

================================================================
== Vitis HLS Report for 'KeccakF1600_StatePermute'
================================================================
* Date:           Thu Dec 29 02:36:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1  |       24|       24|         2|          -|          -|    12|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Aso_1 = alloca i32 1"   --->   Operation 29 'alloca' 'Aso_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Asi_1 = alloca i32 1"   --->   Operation 30 'alloca' 'Asi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Ase_1 = alloca i32 1"   --->   Operation 31 'alloca' 'Ase_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Asa_1 = alloca i32 1"   --->   Operation 32 'alloca' 'Asa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Amu_1 = alloca i32 1"   --->   Operation 33 'alloca' 'Amu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Amo_1 = alloca i32 1"   --->   Operation 34 'alloca' 'Amo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Ami_1 = alloca i32 1"   --->   Operation 35 'alloca' 'Ami_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Ame_1 = alloca i32 1"   --->   Operation 36 'alloca' 'Ame_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Ama_1 = alloca i32 1"   --->   Operation 37 'alloca' 'Ama_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Aku_1 = alloca i32 1"   --->   Operation 38 'alloca' 'Aku_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Ako_1 = alloca i32 1"   --->   Operation 39 'alloca' 'Ako_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Aki_1 = alloca i32 1"   --->   Operation 40 'alloca' 'Aki_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Ake_1 = alloca i32 1"   --->   Operation 41 'alloca' 'Ake_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Aka_1 = alloca i32 1"   --->   Operation 42 'alloca' 'Aka_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Agu_1 = alloca i32 1"   --->   Operation 43 'alloca' 'Agu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Ago_1 = alloca i32 1"   --->   Operation 44 'alloca' 'Ago_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Agi_1 = alloca i32 1"   --->   Operation 45 'alloca' 'Agi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Age_1 = alloca i32 1"   --->   Operation 46 'alloca' 'Age_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Aga_1 = alloca i32 1"   --->   Operation 47 'alloca' 'Aga_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Abu_1 = alloca i32 1"   --->   Operation 48 'alloca' 'Abu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Abo_1 = alloca i32 1"   --->   Operation 49 'alloca' 'Abo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Abi_1 = alloca i32 1"   --->   Operation 50 'alloca' 'Abi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Abe_1 = alloca i32 1"   --->   Operation 51 'alloca' 'Abe_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Aba_1 = alloca i32 1"   --->   Operation 52 'alloca' 'Aba_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Asu_1 = alloca i32 1"   --->   Operation 53 'alloca' 'Asu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%round = alloca i32 1"   --->   Operation 54 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 0" [HLS_Final_vitis_src/spu.cpp:71]   --->   Operation 55 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%Aba = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:71]   --->   Operation 56 'load' 'Aba' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln97 = store i5 0, i5 %round" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 57 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 58 [1/2] (1.29ns)   --->   "%Aba = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:71]   --->   Operation 58 'load' 'Aba' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%this_s_addr_4 = getelementptr i64 %this_s, i64 0, i64 1" [HLS_Final_vitis_src/spu.cpp:72]   --->   Operation 59 'getelementptr' 'this_s_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.29ns)   --->   "%Abe = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:72]   --->   Operation 60 'load' 'Abe' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%this_s_addr_5 = getelementptr i64 %this_s, i64 0, i64 2" [HLS_Final_vitis_src/spu.cpp:73]   --->   Operation 61 'getelementptr' 'this_s_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.29ns)   --->   "%Abi = load i5 %this_s_addr_5" [HLS_Final_vitis_src/spu.cpp:73]   --->   Operation 62 'load' 'Abi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aba, i64 %Aba_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 63 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 64 [1/2] (1.29ns)   --->   "%Abe = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:72]   --->   Operation 64 'load' 'Abe' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 65 [1/2] (1.29ns)   --->   "%Abi = load i5 %this_s_addr_5" [HLS_Final_vitis_src/spu.cpp:73]   --->   Operation 65 'load' 'Abi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%this_s_addr_6 = getelementptr i64 %this_s, i64 0, i64 3" [HLS_Final_vitis_src/spu.cpp:74]   --->   Operation 66 'getelementptr' 'this_s_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.29ns)   --->   "%Abo = load i5 %this_s_addr_6" [HLS_Final_vitis_src/spu.cpp:74]   --->   Operation 67 'load' 'Abo' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%this_s_addr_7 = getelementptr i64 %this_s, i64 0, i64 4" [HLS_Final_vitis_src/spu.cpp:75]   --->   Operation 68 'getelementptr' 'this_s_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.29ns)   --->   "%Abu = load i5 %this_s_addr_7" [HLS_Final_vitis_src/spu.cpp:75]   --->   Operation 69 'load' 'Abu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abe, i64 %Abe_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 70 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abi, i64 %Abi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 71 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 72 [1/2] (1.29ns)   --->   "%Abo = load i5 %this_s_addr_6" [HLS_Final_vitis_src/spu.cpp:74]   --->   Operation 72 'load' 'Abo' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 73 [1/2] (1.29ns)   --->   "%Abu = load i5 %this_s_addr_7" [HLS_Final_vitis_src/spu.cpp:75]   --->   Operation 73 'load' 'Abu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%this_s_addr_8 = getelementptr i64 %this_s, i64 0, i64 5" [HLS_Final_vitis_src/spu.cpp:76]   --->   Operation 74 'getelementptr' 'this_s_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.29ns)   --->   "%Aga = load i5 %this_s_addr_8" [HLS_Final_vitis_src/spu.cpp:76]   --->   Operation 75 'load' 'Aga' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%this_s_addr_9 = getelementptr i64 %this_s, i64 0, i64 6" [HLS_Final_vitis_src/spu.cpp:77]   --->   Operation 76 'getelementptr' 'this_s_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.29ns)   --->   "%Age = load i5 %this_s_addr_9" [HLS_Final_vitis_src/spu.cpp:77]   --->   Operation 77 'load' 'Age' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abo, i64 %Abo_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 78 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 79 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abu, i64 %Abu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 79 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 80 [1/2] (1.29ns)   --->   "%Aga = load i5 %this_s_addr_8" [HLS_Final_vitis_src/spu.cpp:76]   --->   Operation 80 'load' 'Aga' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 81 [1/2] (1.29ns)   --->   "%Age = load i5 %this_s_addr_9" [HLS_Final_vitis_src/spu.cpp:77]   --->   Operation 81 'load' 'Age' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%this_s_addr_10 = getelementptr i64 %this_s, i64 0, i64 7" [HLS_Final_vitis_src/spu.cpp:78]   --->   Operation 82 'getelementptr' 'this_s_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.29ns)   --->   "%Agi = load i5 %this_s_addr_10" [HLS_Final_vitis_src/spu.cpp:78]   --->   Operation 83 'load' 'Agi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%this_s_addr_11 = getelementptr i64 %this_s, i64 0, i64 8" [HLS_Final_vitis_src/spu.cpp:79]   --->   Operation 84 'getelementptr' 'this_s_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (1.29ns)   --->   "%Ago = load i5 %this_s_addr_11" [HLS_Final_vitis_src/spu.cpp:79]   --->   Operation 85 'load' 'Ago' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 86 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aga, i64 %Aga_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 86 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Age, i64 %Age_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 87 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 88 [1/2] (1.29ns)   --->   "%Agi = load i5 %this_s_addr_10" [HLS_Final_vitis_src/spu.cpp:78]   --->   Operation 88 'load' 'Agi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 89 [1/2] (1.29ns)   --->   "%Ago = load i5 %this_s_addr_11" [HLS_Final_vitis_src/spu.cpp:79]   --->   Operation 89 'load' 'Ago' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%this_s_addr_12 = getelementptr i64 %this_s, i64 0, i64 9" [HLS_Final_vitis_src/spu.cpp:80]   --->   Operation 90 'getelementptr' 'this_s_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.29ns)   --->   "%Agu = load i5 %this_s_addr_12" [HLS_Final_vitis_src/spu.cpp:80]   --->   Operation 91 'load' 'Agu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%this_s_addr_13 = getelementptr i64 %this_s, i64 0, i64 10" [HLS_Final_vitis_src/spu.cpp:81]   --->   Operation 92 'getelementptr' 'this_s_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.29ns)   --->   "%Aka = load i5 %this_s_addr_13" [HLS_Final_vitis_src/spu.cpp:81]   --->   Operation 93 'load' 'Aka' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Agi, i64 %Agi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 94 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ago, i64 %Ago_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 95 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 96 [1/2] (1.29ns)   --->   "%Agu = load i5 %this_s_addr_12" [HLS_Final_vitis_src/spu.cpp:80]   --->   Operation 96 'load' 'Agu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 97 [1/2] (1.29ns)   --->   "%Aka = load i5 %this_s_addr_13" [HLS_Final_vitis_src/spu.cpp:81]   --->   Operation 97 'load' 'Aka' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%this_s_addr_14 = getelementptr i64 %this_s, i64 0, i64 11" [HLS_Final_vitis_src/spu.cpp:82]   --->   Operation 98 'getelementptr' 'this_s_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (1.29ns)   --->   "%Ake = load i5 %this_s_addr_14" [HLS_Final_vitis_src/spu.cpp:82]   --->   Operation 99 'load' 'Ake' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%this_s_addr_15 = getelementptr i64 %this_s, i64 0, i64 12" [HLS_Final_vitis_src/spu.cpp:83]   --->   Operation 100 'getelementptr' 'this_s_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (1.29ns)   --->   "%Aki = load i5 %this_s_addr_15" [HLS_Final_vitis_src/spu.cpp:83]   --->   Operation 101 'load' 'Aki' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 102 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Agu, i64 %Agu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 102 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 103 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aka, i64 %Aka_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 103 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 104 [1/2] (1.29ns)   --->   "%Ake = load i5 %this_s_addr_14" [HLS_Final_vitis_src/spu.cpp:82]   --->   Operation 104 'load' 'Ake' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 105 [1/2] (1.29ns)   --->   "%Aki = load i5 %this_s_addr_15" [HLS_Final_vitis_src/spu.cpp:83]   --->   Operation 105 'load' 'Aki' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%this_s_addr_16 = getelementptr i64 %this_s, i64 0, i64 13" [HLS_Final_vitis_src/spu.cpp:84]   --->   Operation 106 'getelementptr' 'this_s_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (1.29ns)   --->   "%Ako = load i5 %this_s_addr_16" [HLS_Final_vitis_src/spu.cpp:84]   --->   Operation 107 'load' 'Ako' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%this_s_addr_17 = getelementptr i64 %this_s, i64 0, i64 14" [HLS_Final_vitis_src/spu.cpp:85]   --->   Operation 108 'getelementptr' 'this_s_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.29ns)   --->   "%Aku = load i5 %this_s_addr_17" [HLS_Final_vitis_src/spu.cpp:85]   --->   Operation 109 'load' 'Aku' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ake, i64 %Ake_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 110 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aki, i64 %Aki_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 111 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 112 [1/2] (1.29ns)   --->   "%Ako = load i5 %this_s_addr_16" [HLS_Final_vitis_src/spu.cpp:84]   --->   Operation 112 'load' 'Ako' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 113 [1/2] (1.29ns)   --->   "%Aku = load i5 %this_s_addr_17" [HLS_Final_vitis_src/spu.cpp:85]   --->   Operation 113 'load' 'Aku' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%this_s_addr_18 = getelementptr i64 %this_s, i64 0, i64 15" [HLS_Final_vitis_src/spu.cpp:86]   --->   Operation 114 'getelementptr' 'this_s_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (1.29ns)   --->   "%Ama = load i5 %this_s_addr_18" [HLS_Final_vitis_src/spu.cpp:86]   --->   Operation 115 'load' 'Ama' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%this_s_addr_19 = getelementptr i64 %this_s, i64 0, i64 16" [HLS_Final_vitis_src/spu.cpp:87]   --->   Operation 116 'getelementptr' 'this_s_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (1.29ns)   --->   "%Ame = load i5 %this_s_addr_19" [HLS_Final_vitis_src/spu.cpp:87]   --->   Operation 117 'load' 'Ame' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ako, i64 %Ako_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 118 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 119 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aku, i64 %Aku_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 119 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 120 [1/2] (1.29ns)   --->   "%Ama = load i5 %this_s_addr_18" [HLS_Final_vitis_src/spu.cpp:86]   --->   Operation 120 'load' 'Ama' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 121 [1/2] (1.29ns)   --->   "%Ame = load i5 %this_s_addr_19" [HLS_Final_vitis_src/spu.cpp:87]   --->   Operation 121 'load' 'Ame' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%this_s_addr_20 = getelementptr i64 %this_s, i64 0, i64 17" [HLS_Final_vitis_src/spu.cpp:88]   --->   Operation 122 'getelementptr' 'this_s_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (1.29ns)   --->   "%Ami = load i5 %this_s_addr_20" [HLS_Final_vitis_src/spu.cpp:88]   --->   Operation 123 'load' 'Ami' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%this_s_addr_21 = getelementptr i64 %this_s, i64 0, i64 18" [HLS_Final_vitis_src/spu.cpp:89]   --->   Operation 124 'getelementptr' 'this_s_addr_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (1.29ns)   --->   "%Amo = load i5 %this_s_addr_21" [HLS_Final_vitis_src/spu.cpp:89]   --->   Operation 125 'load' 'Amo' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 126 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ama, i64 %Ama_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 126 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 127 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ame, i64 %Ame_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 127 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 128 [1/2] (1.29ns)   --->   "%Ami = load i5 %this_s_addr_20" [HLS_Final_vitis_src/spu.cpp:88]   --->   Operation 128 'load' 'Ami' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 129 [1/2] (1.29ns)   --->   "%Amo = load i5 %this_s_addr_21" [HLS_Final_vitis_src/spu.cpp:89]   --->   Operation 129 'load' 'Amo' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%this_s_addr_22 = getelementptr i64 %this_s, i64 0, i64 19" [HLS_Final_vitis_src/spu.cpp:90]   --->   Operation 130 'getelementptr' 'this_s_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (1.29ns)   --->   "%Amu = load i5 %this_s_addr_22" [HLS_Final_vitis_src/spu.cpp:90]   --->   Operation 131 'load' 'Amu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%this_s_addr_23 = getelementptr i64 %this_s, i64 0, i64 20" [HLS_Final_vitis_src/spu.cpp:91]   --->   Operation 132 'getelementptr' 'this_s_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (1.29ns)   --->   "%Asa = load i5 %this_s_addr_23" [HLS_Final_vitis_src/spu.cpp:91]   --->   Operation 133 'load' 'Asa' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 134 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ami, i64 %Ami_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 134 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 135 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Amo, i64 %Amo_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 135 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 136 [1/2] (1.29ns)   --->   "%Amu = load i5 %this_s_addr_22" [HLS_Final_vitis_src/spu.cpp:90]   --->   Operation 136 'load' 'Amu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 137 [1/2] (1.29ns)   --->   "%Asa = load i5 %this_s_addr_23" [HLS_Final_vitis_src/spu.cpp:91]   --->   Operation 137 'load' 'Asa' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%this_s_addr_24 = getelementptr i64 %this_s, i64 0, i64 21" [HLS_Final_vitis_src/spu.cpp:92]   --->   Operation 138 'getelementptr' 'this_s_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [2/2] (1.29ns)   --->   "%Ase = load i5 %this_s_addr_24" [HLS_Final_vitis_src/spu.cpp:92]   --->   Operation 139 'load' 'Ase' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%this_s_addr_25 = getelementptr i64 %this_s, i64 0, i64 22" [HLS_Final_vitis_src/spu.cpp:93]   --->   Operation 140 'getelementptr' 'this_s_addr_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [2/2] (1.29ns)   --->   "%Asi = load i5 %this_s_addr_25" [HLS_Final_vitis_src/spu.cpp:93]   --->   Operation 141 'load' 'Asi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 142 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Amu, i64 %Amu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 142 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asa, i64 %Asa_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 143 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 144 [1/2] (1.29ns)   --->   "%Ase = load i5 %this_s_addr_24" [HLS_Final_vitis_src/spu.cpp:92]   --->   Operation 144 'load' 'Ase' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 145 [1/2] (1.29ns)   --->   "%Asi = load i5 %this_s_addr_25" [HLS_Final_vitis_src/spu.cpp:93]   --->   Operation 145 'load' 'Asi' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%this_s_addr_26 = getelementptr i64 %this_s, i64 0, i64 23" [HLS_Final_vitis_src/spu.cpp:94]   --->   Operation 146 'getelementptr' 'this_s_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [2/2] (1.29ns)   --->   "%Aso = load i5 %this_s_addr_26" [HLS_Final_vitis_src/spu.cpp:94]   --->   Operation 147 'load' 'Aso' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%this_s_addr_27 = getelementptr i64 %this_s, i64 0, i64 24" [HLS_Final_vitis_src/spu.cpp:95]   --->   Operation 148 'getelementptr' 'this_s_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (1.29ns)   --->   "%Asu = load i5 %this_s_addr_27" [HLS_Final_vitis_src/spu.cpp:95]   --->   Operation 149 'load' 'Asu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 150 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ase, i64 %Ase_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 150 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 151 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asi, i64 %Asi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 151 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 152 [1/2] (1.29ns)   --->   "%Aso = load i5 %this_s_addr_26" [HLS_Final_vitis_src/spu.cpp:94]   --->   Operation 152 'load' 'Aso' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 153 [1/2] (1.29ns)   --->   "%Asu = load i5 %this_s_addr_27" [HLS_Final_vitis_src/spu.cpp:95]   --->   Operation 153 'load' 'Asu' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 154 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asu, i64 %Asu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 154 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 155 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aso, i64 %Aso_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 155 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 156 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.01>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%round_1 = load i5 %round" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 157 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %round_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 158 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.72ns)   --->   "%icmp_ln97 = icmp_ult  i5 %round_1, i5 24" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 159 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.end, void %for.inc.split" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 161 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln97" [HLS_Final_vitis_src/spu.cpp:124]   --->   Operation 162 'getelementptr' 'KeccakF_RoundConstants_addr' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (1.29ns)   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [HLS_Final_vitis_src/spu.cpp:124]   --->   Operation 163 'load' 'KeccakF_RoundConstants_load' <Predicate = (icmp_ln97)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln219 = or i5 %round_1, i5 1" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 164 'or' 'or_ln219' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i5 %or_ln219" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 165 'zext' 'zext_ln219' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr_1 = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln219" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 166 'getelementptr' 'KeccakF_RoundConstants_addr_1' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (1.29ns)   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 167 'load' 'KeccakF_RoundConstants_load_1' <Predicate = (icmp_ln97)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_15 : Operation 168 [1/1] (0.82ns)   --->   "%add_ln97 = add i5 %round_1, i5 2" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 168 'add' 'add_ln97' <Predicate = (icmp_ln97)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.46ns)   --->   "%store_ln97 = store i5 %add_ln97, i5 %round" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 169 'store' 'store_ln97' <Predicate = (icmp_ln97)> <Delay = 0.46>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%Abe_1_load_1 = load i64 %Abe_1" [HLS_Final_vitis_src/spu.cpp:292]   --->   Operation 170 'load' 'Abe_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%Aba_1_load_1 = load i64 %Aba_1" [HLS_Final_vitis_src/spu.cpp:291]   --->   Operation 171 'load' 'Aba_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.29ns)   --->   "%store_ln291 = store i64 %Aba_1_load_1, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:291]   --->   Operation 172 'store' 'store_ln291' <Predicate = (!icmp_ln97)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 173 [1/1] (1.29ns)   --->   "%store_ln292 = store i64 %Abe_1_load_1, i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:292]   --->   Operation 173 'store' 'store_ln292' <Predicate = (!icmp_ln97)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 3.38>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%Aso_1_load = load i64 %Aso_1" [HLS_Final_vitis_src/spu.cpp:170]   --->   Operation 174 'load' 'Aso_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%Asi_1_load = load i64 %Asi_1" [HLS_Final_vitis_src/spu.cpp:138]   --->   Operation 175 'load' 'Asi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%Ase_1_load = load i64 %Ase_1" [HLS_Final_vitis_src/spu.cpp:186]   --->   Operation 176 'load' 'Ase_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%Asa_1_load = load i64 %Asa_1" [HLS_Final_vitis_src/spu.cpp:154]   --->   Operation 177 'load' 'Asa_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%Amu_1_load = load i64 %Amu_1" [HLS_Final_vitis_src/spu.cpp:152]   --->   Operation 178 'load' 'Amu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%Amo_1_load = load i64 %Amo_1" [HLS_Final_vitis_src/spu.cpp:119]   --->   Operation 179 'load' 'Amo_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%Ami_1_load = load i64 %Ami_1" [HLS_Final_vitis_src/spu.cpp:168]   --->   Operation 180 'load' 'Ami_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%Ame_1_load = load i64 %Ame_1" [HLS_Final_vitis_src/spu.cpp:136]   --->   Operation 181 'load' 'Ame_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%Ama_1_load = load i64 %Ama_1" [HLS_Final_vitis_src/spu.cpp:184]   --->   Operation 182 'load' 'Ama_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%Aku_1_load = load i64 %Aku_1" [HLS_Final_vitis_src/spu.cpp:182]   --->   Operation 183 'load' 'Aku_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%Ako_1_load = load i64 %Ako_1" [HLS_Final_vitis_src/spu.cpp:150]   --->   Operation 184 'load' 'Ako_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%Aki_1_load = load i64 %Aki_1" [HLS_Final_vitis_src/spu.cpp:117]   --->   Operation 185 'load' 'Aki_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%Ake_1_load = load i64 %Ake_1" [HLS_Final_vitis_src/spu.cpp:166]   --->   Operation 186 'load' 'Ake_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%Aka_1_load = load i64 %Aka_1" [HLS_Final_vitis_src/spu.cpp:134]   --->   Operation 187 'load' 'Aka_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%Agu_1_load = load i64 %Agu_1" [HLS_Final_vitis_src/spu.cpp:132]   --->   Operation 188 'load' 'Agu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%Ago_1_load = load i64 %Ago_1" [HLS_Final_vitis_src/spu.cpp:180]   --->   Operation 189 'load' 'Ago_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%Agi_1_load = load i64 %Agi_1" [HLS_Final_vitis_src/spu.cpp:148]   --->   Operation 190 'load' 'Agi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%Age_1_load = load i64 %Age_1" [HLS_Final_vitis_src/spu.cpp:115]   --->   Operation 191 'load' 'Age_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%Aga_1_load = load i64 %Aga_1" [HLS_Final_vitis_src/spu.cpp:164]   --->   Operation 192 'load' 'Aga_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%Abu_1_load = load i64 %Abu_1" [HLS_Final_vitis_src/spu.cpp:162]   --->   Operation 193 'load' 'Abu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%Abo_1_load = load i64 %Abo_1" [HLS_Final_vitis_src/spu.cpp:130]   --->   Operation 194 'load' 'Abo_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%Abi_1_load = load i64 %Abi_1" [HLS_Final_vitis_src/spu.cpp:178]   --->   Operation 195 'load' 'Abi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%Abe_1_load = load i64 %Abe_1" [HLS_Final_vitis_src/spu.cpp:146]   --->   Operation 196 'load' 'Abe_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%Aba_1_load = load i64 %Aba_1" [HLS_Final_vitis_src/spu.cpp:113]   --->   Operation 197 'load' 'Aba_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%Asu_1_load = load i64 %Asu_1" [HLS_Final_vitis_src/spu.cpp:121]   --->   Operation 198 'load' 'Asu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [HLS_Final_vitis_src/spu.cpp:61]   --->   Operation 199 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln100 = xor i64 %Aka_1_load, i64 %Ama_1_load" [HLS_Final_vitis_src/spu.cpp:100]   --->   Operation 200 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln100_1 = xor i64 %Aga_1_load, i64 %Asa_1_load" [HLS_Final_vitis_src/spu.cpp:100]   --->   Operation 201 'xor' 'xor_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln100_2 = xor i64 %xor_ln100_1, i64 %Aba_1_load" [HLS_Final_vitis_src/spu.cpp:100]   --->   Operation 202 'xor' 'xor_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCa = xor i64 %xor_ln100_2, i64 %xor_ln100" [HLS_Final_vitis_src/spu.cpp:100]   --->   Operation 203 'xor' 'BCa' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln101 = xor i64 %Ake_1_load, i64 %Ame_1_load" [HLS_Final_vitis_src/spu.cpp:101]   --->   Operation 204 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln101_1 = xor i64 %Age_1_load, i64 %Ase_1_load" [HLS_Final_vitis_src/spu.cpp:101]   --->   Operation 205 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln101_2 = xor i64 %xor_ln101_1, i64 %Abe_1_load" [HLS_Final_vitis_src/spu.cpp:101]   --->   Operation 206 'xor' 'xor_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCe = xor i64 %xor_ln101_2, i64 %xor_ln101" [HLS_Final_vitis_src/spu.cpp:101]   --->   Operation 207 'xor' 'BCe' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln102 = xor i64 %Aki_1_load, i64 %Ami_1_load" [HLS_Final_vitis_src/spu.cpp:102]   --->   Operation 208 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln102_1 = xor i64 %Agi_1_load, i64 %Asi_1_load" [HLS_Final_vitis_src/spu.cpp:102]   --->   Operation 209 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln102_2 = xor i64 %xor_ln102_1, i64 %Abi_1_load" [HLS_Final_vitis_src/spu.cpp:102]   --->   Operation 210 'xor' 'xor_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCi = xor i64 %xor_ln102_2, i64 %xor_ln102" [HLS_Final_vitis_src/spu.cpp:102]   --->   Operation 211 'xor' 'BCi' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln103 = xor i64 %Ako_1_load, i64 %Amo_1_load" [HLS_Final_vitis_src/spu.cpp:103]   --->   Operation 212 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln103_1 = xor i64 %Ago_1_load, i64 %Aso_1_load" [HLS_Final_vitis_src/spu.cpp:103]   --->   Operation 213 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln103_2 = xor i64 %xor_ln103_1, i64 %Abo_1_load" [HLS_Final_vitis_src/spu.cpp:103]   --->   Operation 214 'xor' 'xor_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCo = xor i64 %xor_ln103_2, i64 %xor_ln103" [HLS_Final_vitis_src/spu.cpp:103]   --->   Operation 215 'xor' 'BCo' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln104 = xor i64 %Agu_1_load, i64 %Aku_1_load" [HLS_Final_vitis_src/spu.cpp:104]   --->   Operation 216 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln104_1 = xor i64 %Abu_1_load, i64 %Amu_1_load" [HLS_Final_vitis_src/spu.cpp:104]   --->   Operation 217 'xor' 'xor_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln104_2 = xor i64 %xor_ln104_1, i64 %Asu_1_load" [HLS_Final_vitis_src/spu.cpp:104]   --->   Operation 218 'xor' 'xor_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCu = xor i64 %xor_ln104_2, i64 %xor_ln104" [HLS_Final_vitis_src/spu.cpp:104]   --->   Operation 219 'xor' 'BCu' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %BCe" [HLS_Final_vitis_src/spu.cpp:107]   --->   Operation 220 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe, i32 63" [HLS_Final_vitis_src/spu.cpp:107]   --->   Operation 221 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln107, i1 %tmp" [HLS_Final_vitis_src/spu.cpp:107]   --->   Operation 222 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.32ns)   --->   "%Da = xor i64 %or_ln, i64 %BCu" [HLS_Final_vitis_src/spu.cpp:107]   --->   Operation 223 'xor' 'Da' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %BCi" [HLS_Final_vitis_src/spu.cpp:108]   --->   Operation 224 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi, i32 63" [HLS_Final_vitis_src/spu.cpp:108]   --->   Operation 225 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln108, i1 %tmp_1680" [HLS_Final_vitis_src/spu.cpp:108]   --->   Operation 226 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.32ns)   --->   "%De = xor i64 %or_ln2, i64 %BCa" [HLS_Final_vitis_src/spu.cpp:108]   --->   Operation 227 'xor' 'De' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i64 %BCo" [HLS_Final_vitis_src/spu.cpp:109]   --->   Operation 228 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo, i32 63" [HLS_Final_vitis_src/spu.cpp:109]   --->   Operation 229 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln109, i1 %tmp_1681" [HLS_Final_vitis_src/spu.cpp:109]   --->   Operation 230 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.32ns)   --->   "%Di = xor i64 %or_ln3, i64 %BCe" [HLS_Final_vitis_src/spu.cpp:109]   --->   Operation 231 'xor' 'Di' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %BCu" [HLS_Final_vitis_src/spu.cpp:110]   --->   Operation 232 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu, i32 63" [HLS_Final_vitis_src/spu.cpp:110]   --->   Operation 233 'bitselect' 'tmp_1682' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln110, i1 %tmp_1682" [HLS_Final_vitis_src/spu.cpp:110]   --->   Operation 234 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.32ns)   --->   "%Do = xor i64 %BCi, i64 %or_ln4" [HLS_Final_vitis_src/spu.cpp:110]   --->   Operation 235 'xor' 'Do' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %BCa" [HLS_Final_vitis_src/spu.cpp:111]   --->   Operation 236 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa, i32 63" [HLS_Final_vitis_src/spu.cpp:111]   --->   Operation 237 'bitselect' 'tmp_1683' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln111, i1 %tmp_1683" [HLS_Final_vitis_src/spu.cpp:111]   --->   Operation 238 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.32ns)   --->   "%Du = xor i64 %BCo, i64 %or_ln5" [HLS_Final_vitis_src/spu.cpp:111]   --->   Operation 239 'xor' 'Du' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.32ns)   --->   "%Aba_4 = xor i64 %Da, i64 %Aba_1_load" [HLS_Final_vitis_src/spu.cpp:113]   --->   Operation 240 'xor' 'Aba_4' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/1] (0.32ns)   --->   "%Age_2 = xor i64 %De, i64 %Age_1_load" [HLS_Final_vitis_src/spu.cpp:115]   --->   Operation 241 'xor' 'Age_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i64 %Age_2" [HLS_Final_vitis_src/spu.cpp:116]   --->   Operation 242 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Age_2, i32 20, i32 63" [HLS_Final_vitis_src/spu.cpp:116]   --->   Operation 243 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%BCe_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln116, i44 %lshr_ln" [HLS_Final_vitis_src/spu.cpp:116]   --->   Operation 244 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.32ns)   --->   "%Aki_2 = xor i64 %Di, i64 %Aki_1_load" [HLS_Final_vitis_src/spu.cpp:117]   --->   Operation 245 'xor' 'Aki_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %Aki_2" [HLS_Final_vitis_src/spu.cpp:118]   --->   Operation 246 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Aki_2, i32 21, i32 63" [HLS_Final_vitis_src/spu.cpp:118]   --->   Operation 247 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%BCi_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln118, i43 %lshr_ln1" [HLS_Final_vitis_src/spu.cpp:118]   --->   Operation 248 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.32ns)   --->   "%Amo_2 = xor i64 %Do, i64 %Amo_1_load" [HLS_Final_vitis_src/spu.cpp:119]   --->   Operation 249 'xor' 'Amo_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i64 %Amo_2" [HLS_Final_vitis_src/spu.cpp:120]   --->   Operation 250 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Amo_2, i32 43, i32 63" [HLS_Final_vitis_src/spu.cpp:120]   --->   Operation 251 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%BCo_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln120, i21 %lshr_ln2" [HLS_Final_vitis_src/spu.cpp:120]   --->   Operation 252 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.32ns)   --->   "%Asu_2 = xor i64 %Du, i64 %Asu_1_load" [HLS_Final_vitis_src/spu.cpp:121]   --->   Operation 253 'xor' 'Asu_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i64 %Asu_2" [HLS_Final_vitis_src/spu.cpp:122]   --->   Operation 254 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Asu_2, i32 50, i32 63" [HLS_Final_vitis_src/spu.cpp:122]   --->   Operation 255 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%BCu_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln122, i14 %lshr_ln3" [HLS_Final_vitis_src/spu.cpp:122]   --->   Operation 256 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln123 = xor i64 %BCe_1, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:123]   --->   Operation 257 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%and_ln123 = and i64 %BCi_1, i64 %xor_ln123" [HLS_Final_vitis_src/spu.cpp:123]   --->   Operation 258 'and' 'and_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/2] (1.29ns)   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [HLS_Final_vitis_src/spu.cpp:124]   --->   Operation 259 'load' 'KeccakF_RoundConstants_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_16 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln124 = xor i64 %and_ln123, i64 %Aba_4" [HLS_Final_vitis_src/spu.cpp:124]   --->   Operation 260 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eba = xor i64 %xor_ln124, i64 %KeccakF_RoundConstants_load" [HLS_Final_vitis_src/spu.cpp:124]   --->   Operation 261 'xor' 'Eba' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%xor_ln125 = xor i64 %BCi_1, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:125]   --->   Operation 262 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%and_ln125 = and i64 %BCo_1, i64 %xor_ln125" [HLS_Final_vitis_src/spu.cpp:125]   --->   Operation 263 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ebe = xor i64 %and_ln125, i64 %BCe_1" [HLS_Final_vitis_src/spu.cpp:125]   --->   Operation 264 'xor' 'Ebe' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%xor_ln126 = xor i64 %BCo_1, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:126]   --->   Operation 265 'xor' 'xor_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%and_ln126 = and i64 %BCu_1, i64 %xor_ln126" [HLS_Final_vitis_src/spu.cpp:126]   --->   Operation 266 'and' 'and_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ebi = xor i64 %BCi_1, i64 %and_ln126" [HLS_Final_vitis_src/spu.cpp:126]   --->   Operation 267 'xor' 'Ebi' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%xor_ln127 = xor i64 %BCu_1, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:127]   --->   Operation 268 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%and_ln127 = and i64 %Aba_4, i64 %xor_ln127" [HLS_Final_vitis_src/spu.cpp:127]   --->   Operation 269 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ebo = xor i64 %and_ln127, i64 %BCo_1" [HLS_Final_vitis_src/spu.cpp:127]   --->   Operation 270 'xor' 'Ebo' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%xor_ln128 = xor i64 %Aba_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:128]   --->   Operation 271 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%and_ln128 = and i64 %BCe_1, i64 %xor_ln128" [HLS_Final_vitis_src/spu.cpp:128]   --->   Operation 272 'and' 'and_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ebu = xor i64 %and_ln128, i64 %BCu_1" [HLS_Final_vitis_src/spu.cpp:128]   --->   Operation 273 'xor' 'Ebu' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.32ns)   --->   "%Abo_2 = xor i64 %Do, i64 %Abo_1_load" [HLS_Final_vitis_src/spu.cpp:130]   --->   Operation 274 'xor' 'Abo_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %Abo_2" [HLS_Final_vitis_src/spu.cpp:131]   --->   Operation 275 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Abo_2, i32 36, i32 63" [HLS_Final_vitis_src/spu.cpp:131]   --->   Operation 276 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%BCa_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln131, i28 %lshr_ln4" [HLS_Final_vitis_src/spu.cpp:131]   --->   Operation 277 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.32ns)   --->   "%Agu_2 = xor i64 %Du, i64 %Agu_1_load" [HLS_Final_vitis_src/spu.cpp:132]   --->   Operation 278 'xor' 'Agu_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i64 %Agu_2" [HLS_Final_vitis_src/spu.cpp:133]   --->   Operation 279 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Agu_2, i32 44, i32 63" [HLS_Final_vitis_src/spu.cpp:133]   --->   Operation 280 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%BCe_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln133, i20 %lshr_ln5" [HLS_Final_vitis_src/spu.cpp:133]   --->   Operation 281 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.32ns)   --->   "%Aka_2 = xor i64 %Da, i64 %Aka_1_load" [HLS_Final_vitis_src/spu.cpp:134]   --->   Operation 282 'xor' 'Aka_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i64 %Aka_2" [HLS_Final_vitis_src/spu.cpp:135]   --->   Operation 283 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Aka_2, i32 61, i32 63" [HLS_Final_vitis_src/spu.cpp:135]   --->   Operation 284 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%BCi_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln135, i3 %lshr_ln6" [HLS_Final_vitis_src/spu.cpp:135]   --->   Operation 285 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.32ns)   --->   "%Ame_2 = xor i64 %De, i64 %Ame_1_load" [HLS_Final_vitis_src/spu.cpp:136]   --->   Operation 286 'xor' 'Ame_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i64 %Ame_2" [HLS_Final_vitis_src/spu.cpp:137]   --->   Operation 287 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Ame_2, i32 19, i32 63" [HLS_Final_vitis_src/spu.cpp:137]   --->   Operation 288 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%BCo_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln137, i45 %lshr_ln7" [HLS_Final_vitis_src/spu.cpp:137]   --->   Operation 289 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.32ns)   --->   "%Asi_2 = xor i64 %Di, i64 %Asi_1_load" [HLS_Final_vitis_src/spu.cpp:138]   --->   Operation 290 'xor' 'Asi_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i64 %Asi_2" [HLS_Final_vitis_src/spu.cpp:139]   --->   Operation 291 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Asi_2, i32 3, i32 63" [HLS_Final_vitis_src/spu.cpp:139]   --->   Operation 292 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%BCu_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln139, i61 %lshr_ln8" [HLS_Final_vitis_src/spu.cpp:139]   --->   Operation 293 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%xor_ln140 = xor i64 %BCe_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:140]   --->   Operation 294 'xor' 'xor_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%and_ln140 = and i64 %BCi_2, i64 %xor_ln140" [HLS_Final_vitis_src/spu.cpp:140]   --->   Operation 295 'and' 'and_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ega = xor i64 %and_ln140, i64 %BCa_2" [HLS_Final_vitis_src/spu.cpp:140]   --->   Operation 296 'xor' 'Ega' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%xor_ln141 = xor i64 %BCi_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:141]   --->   Operation 297 'xor' 'xor_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%and_ln141 = and i64 %BCo_2, i64 %xor_ln141" [HLS_Final_vitis_src/spu.cpp:141]   --->   Operation 298 'and' 'and_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ege = xor i64 %and_ln141, i64 %BCe_2" [HLS_Final_vitis_src/spu.cpp:141]   --->   Operation 299 'xor' 'Ege' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%xor_ln142 = xor i64 %BCo_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:142]   --->   Operation 300 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%and_ln142 = and i64 %BCu_2, i64 %xor_ln142" [HLS_Final_vitis_src/spu.cpp:142]   --->   Operation 301 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.32ns) (out node of the LUT)   --->   "%Egi = xor i64 %and_ln142, i64 %BCi_2" [HLS_Final_vitis_src/spu.cpp:142]   --->   Operation 302 'xor' 'Egi' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%xor_ln143 = xor i64 %BCu_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:143]   --->   Operation 303 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%and_ln143 = and i64 %BCa_2, i64 %xor_ln143" [HLS_Final_vitis_src/spu.cpp:143]   --->   Operation 304 'and' 'and_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ego = xor i64 %and_ln143, i64 %BCo_2" [HLS_Final_vitis_src/spu.cpp:143]   --->   Operation 305 'xor' 'Ego' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%xor_ln144 = xor i64 %BCa_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:144]   --->   Operation 306 'xor' 'xor_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%and_ln144 = and i64 %BCe_2, i64 %xor_ln144" [HLS_Final_vitis_src/spu.cpp:144]   --->   Operation 307 'and' 'and_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.32ns) (out node of the LUT)   --->   "%Egu = xor i64 %BCu_2, i64 %and_ln144" [HLS_Final_vitis_src/spu.cpp:144]   --->   Operation 308 'xor' 'Egu' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (0.32ns)   --->   "%Abe_2 = xor i64 %De, i64 %Abe_1_load" [HLS_Final_vitis_src/spu.cpp:146]   --->   Operation 309 'xor' 'Abe_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i64 %Abe_2" [HLS_Final_vitis_src/spu.cpp:147]   --->   Operation 310 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Abe_2, i32 63" [HLS_Final_vitis_src/spu.cpp:147]   --->   Operation 311 'bitselect' 'tmp_1684' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%BCa_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln147, i1 %tmp_1684" [HLS_Final_vitis_src/spu.cpp:147]   --->   Operation 312 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.32ns)   --->   "%Agi_2 = xor i64 %Di, i64 %Agi_1_load" [HLS_Final_vitis_src/spu.cpp:148]   --->   Operation 313 'xor' 'Agi_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i64 %Agi_2" [HLS_Final_vitis_src/spu.cpp:149]   --->   Operation 314 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Agi_2, i32 58, i32 63" [HLS_Final_vitis_src/spu.cpp:149]   --->   Operation 315 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%BCe_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln149, i6 %lshr_ln9" [HLS_Final_vitis_src/spu.cpp:149]   --->   Operation 316 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.32ns)   --->   "%Ako_2 = xor i64 %Do, i64 %Ako_1_load" [HLS_Final_vitis_src/spu.cpp:150]   --->   Operation 317 'xor' 'Ako_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i64 %Ako_2" [HLS_Final_vitis_src/spu.cpp:151]   --->   Operation 318 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Ako_2, i32 39, i32 63" [HLS_Final_vitis_src/spu.cpp:151]   --->   Operation 319 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%BCi_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln151, i25 %lshr_ln10" [HLS_Final_vitis_src/spu.cpp:151]   --->   Operation 320 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.32ns)   --->   "%Amu_2 = xor i64 %Du, i64 %Amu_1_load" [HLS_Final_vitis_src/spu.cpp:152]   --->   Operation 321 'xor' 'Amu_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i64 %Amu_2" [HLS_Final_vitis_src/spu.cpp:153]   --->   Operation 322 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Amu_2, i32 56, i32 63" [HLS_Final_vitis_src/spu.cpp:153]   --->   Operation 323 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%BCo_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln153, i8 %lshr_ln11" [HLS_Final_vitis_src/spu.cpp:153]   --->   Operation 324 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.32ns)   --->   "%Asa_2 = xor i64 %Da, i64 %Asa_1_load" [HLS_Final_vitis_src/spu.cpp:154]   --->   Operation 325 'xor' 'Asa_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i64 %Asa_2" [HLS_Final_vitis_src/spu.cpp:155]   --->   Operation 326 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Asa_2, i32 46, i32 63" [HLS_Final_vitis_src/spu.cpp:155]   --->   Operation 327 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%BCu_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln155, i18 %lshr_ln12" [HLS_Final_vitis_src/spu.cpp:155]   --->   Operation 328 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%xor_ln156 = xor i64 %BCe_3, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:156]   --->   Operation 329 'xor' 'xor_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%and_ln156 = and i64 %BCi_3, i64 %xor_ln156" [HLS_Final_vitis_src/spu.cpp:156]   --->   Operation 330 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eka = xor i64 %and_ln156, i64 %BCa_3" [HLS_Final_vitis_src/spu.cpp:156]   --->   Operation 331 'xor' 'Eka' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%xor_ln157 = xor i64 %BCi_3, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:157]   --->   Operation 332 'xor' 'xor_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%and_ln157 = and i64 %BCo_3, i64 %xor_ln157" [HLS_Final_vitis_src/spu.cpp:157]   --->   Operation 333 'and' 'and_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eke = xor i64 %BCe_3, i64 %and_ln157" [HLS_Final_vitis_src/spu.cpp:157]   --->   Operation 334 'xor' 'Eke' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%xor_ln158 = xor i64 %BCo_3, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:158]   --->   Operation 335 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%and_ln158 = and i64 %BCu_3, i64 %xor_ln158" [HLS_Final_vitis_src/spu.cpp:158]   --->   Operation 336 'and' 'and_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eki = xor i64 %and_ln158, i64 %BCi_3" [HLS_Final_vitis_src/spu.cpp:158]   --->   Operation 337 'xor' 'Eki' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%xor_ln159 = xor i64 %BCu_3, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:159]   --->   Operation 338 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%and_ln159 = and i64 %BCa_3, i64 %xor_ln159" [HLS_Final_vitis_src/spu.cpp:159]   --->   Operation 339 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 340 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eko = xor i64 %and_ln159, i64 %BCo_3" [HLS_Final_vitis_src/spu.cpp:159]   --->   Operation 340 'xor' 'Eko' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%xor_ln160 = xor i64 %BCa_3, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:160]   --->   Operation 341 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%and_ln160 = and i64 %BCe_3, i64 %xor_ln160" [HLS_Final_vitis_src/spu.cpp:160]   --->   Operation 342 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eku = xor i64 %and_ln160, i64 %BCu_3" [HLS_Final_vitis_src/spu.cpp:160]   --->   Operation 343 'xor' 'Eku' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 344 [1/1] (0.32ns)   --->   "%Abu_2 = xor i64 %Du, i64 %Abu_1_load" [HLS_Final_vitis_src/spu.cpp:162]   --->   Operation 344 'xor' 'Abu_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i64 %Abu_2" [HLS_Final_vitis_src/spu.cpp:163]   --->   Operation 345 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%lshr_ln13 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Abu_2, i32 37, i32 63" [HLS_Final_vitis_src/spu.cpp:163]   --->   Operation 346 'partselect' 'lshr_ln13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%BCa_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln163, i27 %lshr_ln13" [HLS_Final_vitis_src/spu.cpp:163]   --->   Operation 347 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (0.32ns)   --->   "%Aga_2 = xor i64 %Da, i64 %Aga_1_load" [HLS_Final_vitis_src/spu.cpp:164]   --->   Operation 348 'xor' 'Aga_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i64 %Aga_2" [HLS_Final_vitis_src/spu.cpp:165]   --->   Operation 349 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln14 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Aga_2, i32 28, i32 63" [HLS_Final_vitis_src/spu.cpp:165]   --->   Operation 350 'partselect' 'lshr_ln14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%BCe_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln165, i36 %lshr_ln14" [HLS_Final_vitis_src/spu.cpp:165]   --->   Operation 351 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.32ns)   --->   "%Ake_2 = xor i64 %De, i64 %Ake_1_load" [HLS_Final_vitis_src/spu.cpp:166]   --->   Operation 352 'xor' 'Ake_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i64 %Ake_2" [HLS_Final_vitis_src/spu.cpp:167]   --->   Operation 353 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%lshr_ln15 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Ake_2, i32 54, i32 63" [HLS_Final_vitis_src/spu.cpp:167]   --->   Operation 354 'partselect' 'lshr_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%BCi_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln167, i10 %lshr_ln15" [HLS_Final_vitis_src/spu.cpp:167]   --->   Operation 355 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.32ns)   --->   "%Ami_2 = xor i64 %Di, i64 %Ami_1_load" [HLS_Final_vitis_src/spu.cpp:168]   --->   Operation 356 'xor' 'Ami_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %Ami_2" [HLS_Final_vitis_src/spu.cpp:169]   --->   Operation 357 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%lshr_ln16 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Ami_2, i32 49, i32 63" [HLS_Final_vitis_src/spu.cpp:169]   --->   Operation 358 'partselect' 'lshr_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%BCo_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln169, i15 %lshr_ln16" [HLS_Final_vitis_src/spu.cpp:169]   --->   Operation 359 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.32ns)   --->   "%Aso_2 = xor i64 %Do, i64 %Aso_1_load" [HLS_Final_vitis_src/spu.cpp:170]   --->   Operation 360 'xor' 'Aso_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i64 %Aso_2" [HLS_Final_vitis_src/spu.cpp:171]   --->   Operation 361 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%lshr_ln17 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Aso_2, i32 8, i32 63" [HLS_Final_vitis_src/spu.cpp:171]   --->   Operation 362 'partselect' 'lshr_ln17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%BCu_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln171, i56 %lshr_ln17" [HLS_Final_vitis_src/spu.cpp:171]   --->   Operation 363 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%xor_ln172 = xor i64 %BCe_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:172]   --->   Operation 364 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%and_ln172 = and i64 %BCi_4, i64 %xor_ln172" [HLS_Final_vitis_src/spu.cpp:172]   --->   Operation 365 'and' 'and_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ema = xor i64 %and_ln172, i64 %BCa_4" [HLS_Final_vitis_src/spu.cpp:172]   --->   Operation 366 'xor' 'Ema' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%xor_ln173 = xor i64 %BCi_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:173]   --->   Operation 367 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%and_ln173 = and i64 %BCo_4, i64 %xor_ln173" [HLS_Final_vitis_src/spu.cpp:173]   --->   Operation 368 'and' 'and_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eme = xor i64 %and_ln173, i64 %BCe_4" [HLS_Final_vitis_src/spu.cpp:173]   --->   Operation 369 'xor' 'Eme' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%xor_ln174 = xor i64 %BCo_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:174]   --->   Operation 370 'xor' 'xor_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%and_ln174 = and i64 %BCu_4, i64 %xor_ln174" [HLS_Final_vitis_src/spu.cpp:174]   --->   Operation 371 'and' 'and_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.32ns) (out node of the LUT)   --->   "%Emi = xor i64 %and_ln174, i64 %BCi_4" [HLS_Final_vitis_src/spu.cpp:174]   --->   Operation 372 'xor' 'Emi' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%xor_ln175 = xor i64 %BCu_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:175]   --->   Operation 373 'xor' 'xor_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%and_ln175 = and i64 %BCa_4, i64 %xor_ln175" [HLS_Final_vitis_src/spu.cpp:175]   --->   Operation 374 'and' 'and_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.32ns) (out node of the LUT)   --->   "%Emo = xor i64 %BCo_4, i64 %and_ln175" [HLS_Final_vitis_src/spu.cpp:175]   --->   Operation 375 'xor' 'Emo' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%xor_ln176 = xor i64 %BCa_4, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:176]   --->   Operation 376 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%and_ln176 = and i64 %BCe_4, i64 %xor_ln176" [HLS_Final_vitis_src/spu.cpp:176]   --->   Operation 377 'and' 'and_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.32ns) (out node of the LUT)   --->   "%Emu = xor i64 %and_ln176, i64 %BCu_4" [HLS_Final_vitis_src/spu.cpp:176]   --->   Operation 378 'xor' 'Emu' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.32ns)   --->   "%Abi_2 = xor i64 %Di, i64 %Abi_1_load" [HLS_Final_vitis_src/spu.cpp:178]   --->   Operation 379 'xor' 'Abi_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i64 %Abi_2" [HLS_Final_vitis_src/spu.cpp:179]   --->   Operation 380 'trunc' 'trunc_ln179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%lshr_ln18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Abi_2, i32 2, i32 63" [HLS_Final_vitis_src/spu.cpp:179]   --->   Operation 381 'partselect' 'lshr_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%BCa_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln179, i62 %lshr_ln18" [HLS_Final_vitis_src/spu.cpp:179]   --->   Operation 382 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 383 [1/1] (0.32ns)   --->   "%Ago_2 = xor i64 %Do, i64 %Ago_1_load" [HLS_Final_vitis_src/spu.cpp:180]   --->   Operation 383 'xor' 'Ago_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i64 %Ago_2" [HLS_Final_vitis_src/spu.cpp:181]   --->   Operation 384 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%lshr_ln19 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ago_2, i32 9, i32 63" [HLS_Final_vitis_src/spu.cpp:181]   --->   Operation 385 'partselect' 'lshr_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%BCe_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln181, i55 %lshr_ln19" [HLS_Final_vitis_src/spu.cpp:181]   --->   Operation 386 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.32ns)   --->   "%Aku_2 = xor i64 %Du, i64 %Aku_1_load" [HLS_Final_vitis_src/spu.cpp:182]   --->   Operation 387 'xor' 'Aku_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i64 %Aku_2" [HLS_Final_vitis_src/spu.cpp:183]   --->   Operation 388 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%lshr_ln20 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Aku_2, i32 25, i32 63" [HLS_Final_vitis_src/spu.cpp:183]   --->   Operation 389 'partselect' 'lshr_ln20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%BCi_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln183, i39 %lshr_ln20" [HLS_Final_vitis_src/spu.cpp:183]   --->   Operation 390 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.32ns)   --->   "%Ama_2 = xor i64 %Da, i64 %Ama_1_load" [HLS_Final_vitis_src/spu.cpp:184]   --->   Operation 391 'xor' 'Ama_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %Ama_2" [HLS_Final_vitis_src/spu.cpp:185]   --->   Operation 392 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%lshr_ln21 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ama_2, i32 23, i32 63" [HLS_Final_vitis_src/spu.cpp:185]   --->   Operation 393 'partselect' 'lshr_ln21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%BCo_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln185, i41 %lshr_ln21" [HLS_Final_vitis_src/spu.cpp:185]   --->   Operation 394 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.32ns)   --->   "%Ase_2 = xor i64 %De, i64 %Ase_1_load" [HLS_Final_vitis_src/spu.cpp:186]   --->   Operation 395 'xor' 'Ase_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %Ase_2" [HLS_Final_vitis_src/spu.cpp:187]   --->   Operation 396 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%lshr_ln22 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ase_2, i32 62, i32 63" [HLS_Final_vitis_src/spu.cpp:187]   --->   Operation 397 'partselect' 'lshr_ln22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%BCu_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln187, i2 %lshr_ln22" [HLS_Final_vitis_src/spu.cpp:187]   --->   Operation 398 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%xor_ln188 = xor i64 %BCe_5, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:188]   --->   Operation 399 'xor' 'xor_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%and_ln188 = and i64 %BCi_5, i64 %xor_ln188" [HLS_Final_vitis_src/spu.cpp:188]   --->   Operation 400 'and' 'and_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.32ns) (out node of the LUT)   --->   "%Esa = xor i64 %BCa_5, i64 %and_ln188" [HLS_Final_vitis_src/spu.cpp:188]   --->   Operation 401 'xor' 'Esa' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%xor_ln189 = xor i64 %BCi_5, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:189]   --->   Operation 402 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%and_ln189 = and i64 %BCo_5, i64 %xor_ln189" [HLS_Final_vitis_src/spu.cpp:189]   --->   Operation 403 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ese = xor i64 %and_ln189, i64 %BCe_5" [HLS_Final_vitis_src/spu.cpp:189]   --->   Operation 404 'xor' 'Ese' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%xor_ln190 = xor i64 %BCo_5, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:190]   --->   Operation 405 'xor' 'xor_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%and_ln190 = and i64 %BCu_5, i64 %xor_ln190" [HLS_Final_vitis_src/spu.cpp:190]   --->   Operation 406 'and' 'and_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.32ns) (out node of the LUT)   --->   "%Esi = xor i64 %and_ln190, i64 %BCi_5" [HLS_Final_vitis_src/spu.cpp:190]   --->   Operation 407 'xor' 'Esi' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%xor_ln191 = xor i64 %BCu_5, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:191]   --->   Operation 408 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%and_ln191 = and i64 %BCa_5, i64 %xor_ln191" [HLS_Final_vitis_src/spu.cpp:191]   --->   Operation 409 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.32ns) (out node of the LUT)   --->   "%Eso = xor i64 %and_ln191, i64 %BCo_5" [HLS_Final_vitis_src/spu.cpp:191]   --->   Operation 410 'xor' 'Eso' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%xor_ln192 = xor i64 %BCa_5, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:192]   --->   Operation 411 'xor' 'xor_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%and_ln192 = and i64 %BCe_5, i64 %xor_ln192" [HLS_Final_vitis_src/spu.cpp:192]   --->   Operation 412 'and' 'and_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.32ns) (out node of the LUT)   --->   "%Esu = xor i64 %and_ln192, i64 %BCu_5" [HLS_Final_vitis_src/spu.cpp:192]   --->   Operation 413 'xor' 'Esu' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln195 = xor i64 %Ema, i64 %Eka" [HLS_Final_vitis_src/spu.cpp:195]   --->   Operation 414 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln195_1 = xor i64 %Esa, i64 %Eba" [HLS_Final_vitis_src/spu.cpp:195]   --->   Operation 415 'xor' 'xor_ln195_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln195_2 = xor i64 %xor_ln195_1, i64 %Ega" [HLS_Final_vitis_src/spu.cpp:195]   --->   Operation 416 'xor' 'xor_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCa_6 = xor i64 %xor_ln195_2, i64 %xor_ln195" [HLS_Final_vitis_src/spu.cpp:195]   --->   Operation 417 'xor' 'BCa_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln196 = xor i64 %Ege, i64 %Eme" [HLS_Final_vitis_src/spu.cpp:196]   --->   Operation 418 'xor' 'xor_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln196_1 = xor i64 %Eke, i64 %Ebe" [HLS_Final_vitis_src/spu.cpp:196]   --->   Operation 419 'xor' 'xor_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln196_2 = xor i64 %xor_ln196_1, i64 %Ese" [HLS_Final_vitis_src/spu.cpp:196]   --->   Operation 420 'xor' 'xor_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCe_6 = xor i64 %xor_ln196_2, i64 %xor_ln196" [HLS_Final_vitis_src/spu.cpp:196]   --->   Operation 421 'xor' 'BCe_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln197 = xor i64 %Ebi, i64 %Emi" [HLS_Final_vitis_src/spu.cpp:197]   --->   Operation 422 'xor' 'xor_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln197_1 = xor i64 %Esi, i64 %Egi" [HLS_Final_vitis_src/spu.cpp:197]   --->   Operation 423 'xor' 'xor_ln197_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln197_2 = xor i64 %xor_ln197_1, i64 %Eki" [HLS_Final_vitis_src/spu.cpp:197]   --->   Operation 424 'xor' 'xor_ln197_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCi_6 = xor i64 %xor_ln197_2, i64 %xor_ln197" [HLS_Final_vitis_src/spu.cpp:197]   --->   Operation 425 'xor' 'BCi_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln198 = xor i64 %Emo, i64 %Ego" [HLS_Final_vitis_src/spu.cpp:198]   --->   Operation 426 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln198_1 = xor i64 %Eko, i64 %Eso" [HLS_Final_vitis_src/spu.cpp:198]   --->   Operation 427 'xor' 'xor_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln198_2 = xor i64 %xor_ln198_1, i64 %Ebo" [HLS_Final_vitis_src/spu.cpp:198]   --->   Operation 428 'xor' 'xor_ln198_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCo_6 = xor i64 %xor_ln198_2, i64 %xor_ln198" [HLS_Final_vitis_src/spu.cpp:198]   --->   Operation 429 'xor' 'BCo_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln199 = xor i64 %Egu, i64 %Eku" [HLS_Final_vitis_src/spu.cpp:199]   --->   Operation 430 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln199_1 = xor i64 %Ebu, i64 %Esu" [HLS_Final_vitis_src/spu.cpp:199]   --->   Operation 431 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln199_2 = xor i64 %xor_ln199_1, i64 %Emu" [HLS_Final_vitis_src/spu.cpp:199]   --->   Operation 432 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/1] (0.32ns) (out node of the LUT)   --->   "%BCu_6 = xor i64 %xor_ln199_2, i64 %xor_ln199" [HLS_Final_vitis_src/spu.cpp:199]   --->   Operation 433 'xor' 'BCu_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i64 %BCe_6" [HLS_Final_vitis_src/spu.cpp:202]   --->   Operation 434 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe_6, i32 63" [HLS_Final_vitis_src/spu.cpp:202]   --->   Operation 435 'bitselect' 'tmp_1685' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln202, i1 %tmp_1685" [HLS_Final_vitis_src/spu.cpp:202]   --->   Operation 436 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (0.32ns)   --->   "%Da_1 = xor i64 %or_ln6, i64 %BCu_6" [HLS_Final_vitis_src/spu.cpp:202]   --->   Operation 437 'xor' 'Da_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i64 %BCi_6" [HLS_Final_vitis_src/spu.cpp:203]   --->   Operation 438 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi_6, i32 63" [HLS_Final_vitis_src/spu.cpp:203]   --->   Operation 439 'bitselect' 'tmp_1686' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln203, i1 %tmp_1686" [HLS_Final_vitis_src/spu.cpp:203]   --->   Operation 440 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.32ns)   --->   "%De_1 = xor i64 %BCa_6, i64 %or_ln7" [HLS_Final_vitis_src/spu.cpp:203]   --->   Operation 441 'xor' 'De_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i64 %BCo_6" [HLS_Final_vitis_src/spu.cpp:204]   --->   Operation 442 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo_6, i32 63" [HLS_Final_vitis_src/spu.cpp:204]   --->   Operation 443 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln204, i1 %tmp_1687" [HLS_Final_vitis_src/spu.cpp:204]   --->   Operation 444 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.32ns)   --->   "%Di_1 = xor i64 %or_ln8, i64 %BCe_6" [HLS_Final_vitis_src/spu.cpp:204]   --->   Operation 445 'xor' 'Di_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i64 %BCu_6" [HLS_Final_vitis_src/spu.cpp:205]   --->   Operation 446 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu_6, i32 63" [HLS_Final_vitis_src/spu.cpp:205]   --->   Operation 447 'bitselect' 'tmp_1688' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln205, i1 %tmp_1688" [HLS_Final_vitis_src/spu.cpp:205]   --->   Operation 448 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.32ns)   --->   "%Do_1 = xor i64 %or_ln9, i64 %BCi_6" [HLS_Final_vitis_src/spu.cpp:205]   --->   Operation 449 'xor' 'Do_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i64 %BCa_6" [HLS_Final_vitis_src/spu.cpp:206]   --->   Operation 450 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa_6, i32 63" [HLS_Final_vitis_src/spu.cpp:206]   --->   Operation 451 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln206, i1 %tmp_1689" [HLS_Final_vitis_src/spu.cpp:206]   --->   Operation 452 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.32ns)   --->   "%Du_1 = xor i64 %or_ln1, i64 %BCo_6" [HLS_Final_vitis_src/spu.cpp:206]   --->   Operation 453 'xor' 'Du_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.32ns)   --->   "%Eba_2 = xor i64 %Eba, i64 %Da_1" [HLS_Final_vitis_src/spu.cpp:208]   --->   Operation 454 'xor' 'Eba_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (0.32ns)   --->   "%Ege_1 = xor i64 %De_1, i64 %Ege" [HLS_Final_vitis_src/spu.cpp:210]   --->   Operation 455 'xor' 'Ege_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln211 = trunc i64 %Ege_1" [HLS_Final_vitis_src/spu.cpp:211]   --->   Operation 456 'trunc' 'trunc_ln211' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%lshr_ln23 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Ege_1, i32 20, i32 63" [HLS_Final_vitis_src/spu.cpp:211]   --->   Operation 457 'partselect' 'lshr_ln23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%BCe_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln211, i44 %lshr_ln23" [HLS_Final_vitis_src/spu.cpp:211]   --->   Operation 458 'bitconcatenate' 'BCe_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.32ns)   --->   "%Eki_1 = xor i64 %Di_1, i64 %Eki" [HLS_Final_vitis_src/spu.cpp:212]   --->   Operation 459 'xor' 'Eki_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i64 %Eki_1" [HLS_Final_vitis_src/spu.cpp:213]   --->   Operation 460 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%lshr_ln24 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Eki_1, i32 21, i32 63" [HLS_Final_vitis_src/spu.cpp:213]   --->   Operation 461 'partselect' 'lshr_ln24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%BCi_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln213, i43 %lshr_ln24" [HLS_Final_vitis_src/spu.cpp:213]   --->   Operation 462 'bitconcatenate' 'BCi_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.32ns)   --->   "%Emo_1 = xor i64 %Do_1, i64 %Emo" [HLS_Final_vitis_src/spu.cpp:214]   --->   Operation 463 'xor' 'Emo_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i64 %Emo_1" [HLS_Final_vitis_src/spu.cpp:215]   --->   Operation 464 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%lshr_ln25 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Emo_1, i32 43, i32 63" [HLS_Final_vitis_src/spu.cpp:215]   --->   Operation 465 'partselect' 'lshr_ln25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%BCo_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln215, i21 %lshr_ln25" [HLS_Final_vitis_src/spu.cpp:215]   --->   Operation 466 'bitconcatenate' 'BCo_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 467 [1/1] (0.32ns)   --->   "%Esu_1 = xor i64 %Du_1, i64 %Esu" [HLS_Final_vitis_src/spu.cpp:216]   --->   Operation 467 'xor' 'Esu_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i64 %Esu_1" [HLS_Final_vitis_src/spu.cpp:217]   --->   Operation 468 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 469 [1/1] (0.00ns)   --->   "%lshr_ln26 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Esu_1, i32 50, i32 63" [HLS_Final_vitis_src/spu.cpp:217]   --->   Operation 469 'partselect' 'lshr_ln26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%BCu_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln217, i14 %lshr_ln26" [HLS_Final_vitis_src/spu.cpp:217]   --->   Operation 470 'bitconcatenate' 'BCu_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln218 = xor i64 %BCe_7, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:218]   --->   Operation 471 'xor' 'xor_ln218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%and_ln218 = and i64 %BCi_7, i64 %xor_ln218" [HLS_Final_vitis_src/spu.cpp:218]   --->   Operation 472 'and' 'and_ln218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/2] (1.29ns)   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 473 'load' 'KeccakF_RoundConstants_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_16 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln219 = xor i64 %Eba_2, i64 %and_ln218" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 474 'xor' 'xor_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aba_3 = xor i64 %xor_ln219, i64 %KeccakF_RoundConstants_load_1" [HLS_Final_vitis_src/spu.cpp:219]   --->   Operation 475 'xor' 'Aba_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%xor_ln220 = xor i64 %BCi_7, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:220]   --->   Operation 476 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%and_ln220 = and i64 %BCo_7, i64 %xor_ln220" [HLS_Final_vitis_src/spu.cpp:220]   --->   Operation 477 'and' 'and_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 478 [1/1] (0.32ns) (out node of the LUT)   --->   "%Abe_3 = xor i64 %BCe_7, i64 %and_ln220" [HLS_Final_vitis_src/spu.cpp:220]   --->   Operation 478 'xor' 'Abe_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%xor_ln221 = xor i64 %BCo_7, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:221]   --->   Operation 479 'xor' 'xor_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%and_ln221 = and i64 %BCu_7, i64 %xor_ln221" [HLS_Final_vitis_src/spu.cpp:221]   --->   Operation 480 'and' 'and_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 481 [1/1] (0.32ns) (out node of the LUT)   --->   "%Abi_3 = xor i64 %and_ln221, i64 %BCi_7" [HLS_Final_vitis_src/spu.cpp:221]   --->   Operation 481 'xor' 'Abi_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%xor_ln222 = xor i64 %BCu_7, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:222]   --->   Operation 482 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%and_ln222 = and i64 %Eba_2, i64 %xor_ln222" [HLS_Final_vitis_src/spu.cpp:222]   --->   Operation 483 'and' 'and_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [1/1] (0.32ns) (out node of the LUT)   --->   "%Abo_3 = xor i64 %and_ln222, i64 %BCo_7" [HLS_Final_vitis_src/spu.cpp:222]   --->   Operation 484 'xor' 'Abo_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%xor_ln223 = xor i64 %Eba_2, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:223]   --->   Operation 485 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%and_ln223 = and i64 %BCe_7, i64 %xor_ln223" [HLS_Final_vitis_src/spu.cpp:223]   --->   Operation 486 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 487 [1/1] (0.32ns) (out node of the LUT)   --->   "%Abu_3 = xor i64 %BCu_7, i64 %and_ln223" [HLS_Final_vitis_src/spu.cpp:223]   --->   Operation 487 'xor' 'Abu_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 488 [1/1] (0.32ns)   --->   "%Ebo_1 = xor i64 %Do_1, i64 %Ebo" [HLS_Final_vitis_src/spu.cpp:225]   --->   Operation 488 'xor' 'Ebo_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i64 %Ebo_1" [HLS_Final_vitis_src/spu.cpp:226]   --->   Operation 489 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%lshr_ln27 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Ebo_1, i32 36, i32 63" [HLS_Final_vitis_src/spu.cpp:226]   --->   Operation 490 'partselect' 'lshr_ln27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%BCa_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln226, i28 %lshr_ln27" [HLS_Final_vitis_src/spu.cpp:226]   --->   Operation 491 'bitconcatenate' 'BCa_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.32ns)   --->   "%Egu_1 = xor i64 %Du_1, i64 %Egu" [HLS_Final_vitis_src/spu.cpp:227]   --->   Operation 492 'xor' 'Egu_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i64 %Egu_1" [HLS_Final_vitis_src/spu.cpp:228]   --->   Operation 493 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln28 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Egu_1, i32 44, i32 63" [HLS_Final_vitis_src/spu.cpp:228]   --->   Operation 494 'partselect' 'lshr_ln28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 495 [1/1] (0.00ns)   --->   "%BCe_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln228, i20 %lshr_ln28" [HLS_Final_vitis_src/spu.cpp:228]   --->   Operation 495 'bitconcatenate' 'BCe_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 496 [1/1] (0.32ns)   --->   "%Eka_1 = xor i64 %Da_1, i64 %Eka" [HLS_Final_vitis_src/spu.cpp:229]   --->   Operation 496 'xor' 'Eka_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i64 %Eka_1" [HLS_Final_vitis_src/spu.cpp:230]   --->   Operation 497 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%lshr_ln29 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Eka_1, i32 61, i32 63" [HLS_Final_vitis_src/spu.cpp:230]   --->   Operation 498 'partselect' 'lshr_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%BCi_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln230, i3 %lshr_ln29" [HLS_Final_vitis_src/spu.cpp:230]   --->   Operation 499 'bitconcatenate' 'BCi_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 500 [1/1] (0.32ns)   --->   "%Eme_1 = xor i64 %De_1, i64 %Eme" [HLS_Final_vitis_src/spu.cpp:231]   --->   Operation 500 'xor' 'Eme_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i64 %Eme_1" [HLS_Final_vitis_src/spu.cpp:232]   --->   Operation 501 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%lshr_ln30 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Eme_1, i32 19, i32 63" [HLS_Final_vitis_src/spu.cpp:232]   --->   Operation 502 'partselect' 'lshr_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%BCo_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln232, i45 %lshr_ln30" [HLS_Final_vitis_src/spu.cpp:232]   --->   Operation 503 'bitconcatenate' 'BCo_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 504 [1/1] (0.32ns)   --->   "%Esi_1 = xor i64 %Di_1, i64 %Esi" [HLS_Final_vitis_src/spu.cpp:233]   --->   Operation 504 'xor' 'Esi_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i64 %Esi_1" [HLS_Final_vitis_src/spu.cpp:234]   --->   Operation 505 'trunc' 'trunc_ln234' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%lshr_ln31 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Esi_1, i32 3, i32 63" [HLS_Final_vitis_src/spu.cpp:234]   --->   Operation 506 'partselect' 'lshr_ln31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%BCu_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln234, i61 %lshr_ln31" [HLS_Final_vitis_src/spu.cpp:234]   --->   Operation 507 'bitconcatenate' 'BCu_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%xor_ln235 = xor i64 %BCe_8, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:235]   --->   Operation 508 'xor' 'xor_ln235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%and_ln235 = and i64 %BCi_8, i64 %xor_ln235" [HLS_Final_vitis_src/spu.cpp:235]   --->   Operation 509 'and' 'and_ln235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 510 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aga_3 = xor i64 %and_ln235, i64 %BCa_8" [HLS_Final_vitis_src/spu.cpp:235]   --->   Operation 510 'xor' 'Aga_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%xor_ln236 = xor i64 %BCi_8, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:236]   --->   Operation 511 'xor' 'xor_ln236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%and_ln236 = and i64 %BCo_8, i64 %xor_ln236" [HLS_Final_vitis_src/spu.cpp:236]   --->   Operation 512 'and' 'and_ln236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 513 [1/1] (0.32ns) (out node of the LUT)   --->   "%Age_3 = xor i64 %BCe_8, i64 %and_ln236" [HLS_Final_vitis_src/spu.cpp:236]   --->   Operation 513 'xor' 'Age_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%xor_ln237 = xor i64 %BCo_8, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:237]   --->   Operation 514 'xor' 'xor_ln237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%and_ln237 = and i64 %BCu_8, i64 %xor_ln237" [HLS_Final_vitis_src/spu.cpp:237]   --->   Operation 515 'and' 'and_ln237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.32ns) (out node of the LUT)   --->   "%Agi_3 = xor i64 %and_ln237, i64 %BCi_8" [HLS_Final_vitis_src/spu.cpp:237]   --->   Operation 516 'xor' 'Agi_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%xor_ln238 = xor i64 %BCu_8, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:238]   --->   Operation 517 'xor' 'xor_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%and_ln238 = and i64 %BCa_8, i64 %xor_ln238" [HLS_Final_vitis_src/spu.cpp:238]   --->   Operation 518 'and' 'and_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ago_3 = xor i64 %BCo_8, i64 %and_ln238" [HLS_Final_vitis_src/spu.cpp:238]   --->   Operation 519 'xor' 'Ago_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%xor_ln239 = xor i64 %BCa_8, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:239]   --->   Operation 520 'xor' 'xor_ln239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%and_ln239 = and i64 %BCe_8, i64 %xor_ln239" [HLS_Final_vitis_src/spu.cpp:239]   --->   Operation 521 'and' 'and_ln239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.32ns) (out node of the LUT)   --->   "%Agu_3 = xor i64 %and_ln239, i64 %BCu_8" [HLS_Final_vitis_src/spu.cpp:239]   --->   Operation 522 'xor' 'Agu_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 523 [1/1] (0.32ns)   --->   "%Ebe_1 = xor i64 %De_1, i64 %Ebe" [HLS_Final_vitis_src/spu.cpp:241]   --->   Operation 523 'xor' 'Ebe_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i64 %Ebe_1" [HLS_Final_vitis_src/spu.cpp:242]   --->   Operation 524 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Ebe_1, i32 63" [HLS_Final_vitis_src/spu.cpp:242]   --->   Operation 525 'bitselect' 'tmp_1690' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%BCa_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln242, i1 %tmp_1690" [HLS_Final_vitis_src/spu.cpp:242]   --->   Operation 526 'bitconcatenate' 'BCa_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.32ns)   --->   "%Egi_1 = xor i64 %Di_1, i64 %Egi" [HLS_Final_vitis_src/spu.cpp:243]   --->   Operation 527 'xor' 'Egi_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i64 %Egi_1" [HLS_Final_vitis_src/spu.cpp:244]   --->   Operation 528 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%lshr_ln32 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Egi_1, i32 58, i32 63" [HLS_Final_vitis_src/spu.cpp:244]   --->   Operation 529 'partselect' 'lshr_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%BCe_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln244, i6 %lshr_ln32" [HLS_Final_vitis_src/spu.cpp:244]   --->   Operation 530 'bitconcatenate' 'BCe_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.32ns)   --->   "%Eko_1 = xor i64 %Do_1, i64 %Eko" [HLS_Final_vitis_src/spu.cpp:245]   --->   Operation 531 'xor' 'Eko_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i64 %Eko_1" [HLS_Final_vitis_src/spu.cpp:246]   --->   Operation 532 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%lshr_ln33 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Eko_1, i32 39, i32 63" [HLS_Final_vitis_src/spu.cpp:246]   --->   Operation 533 'partselect' 'lshr_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (0.00ns)   --->   "%BCi_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln246, i25 %lshr_ln33" [HLS_Final_vitis_src/spu.cpp:246]   --->   Operation 534 'bitconcatenate' 'BCi_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 535 [1/1] (0.32ns)   --->   "%Emu_1 = xor i64 %Du_1, i64 %Emu" [HLS_Final_vitis_src/spu.cpp:247]   --->   Operation 535 'xor' 'Emu_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i64 %Emu_1" [HLS_Final_vitis_src/spu.cpp:248]   --->   Operation 536 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%lshr_ln34 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Emu_1, i32 56, i32 63" [HLS_Final_vitis_src/spu.cpp:248]   --->   Operation 537 'partselect' 'lshr_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (0.00ns)   --->   "%BCo_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln248, i8 %lshr_ln34" [HLS_Final_vitis_src/spu.cpp:248]   --->   Operation 538 'bitconcatenate' 'BCo_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 539 [1/1] (0.32ns)   --->   "%Esa_1 = xor i64 %Da_1, i64 %Esa" [HLS_Final_vitis_src/spu.cpp:249]   --->   Operation 539 'xor' 'Esa_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i64 %Esa_1" [HLS_Final_vitis_src/spu.cpp:250]   --->   Operation 540 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%lshr_ln35 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Esa_1, i32 46, i32 63" [HLS_Final_vitis_src/spu.cpp:250]   --->   Operation 541 'partselect' 'lshr_ln35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%BCu_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln250, i18 %lshr_ln35" [HLS_Final_vitis_src/spu.cpp:250]   --->   Operation 542 'bitconcatenate' 'BCu_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%xor_ln251 = xor i64 %BCe_9, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:251]   --->   Operation 543 'xor' 'xor_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%and_ln251 = and i64 %BCi_9, i64 %xor_ln251" [HLS_Final_vitis_src/spu.cpp:251]   --->   Operation 544 'and' 'and_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aka_3 = xor i64 %BCa_9, i64 %and_ln251" [HLS_Final_vitis_src/spu.cpp:251]   --->   Operation 545 'xor' 'Aka_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%xor_ln252 = xor i64 %BCi_9, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:252]   --->   Operation 546 'xor' 'xor_ln252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%and_ln252 = and i64 %BCo_9, i64 %xor_ln252" [HLS_Final_vitis_src/spu.cpp:252]   --->   Operation 547 'and' 'and_ln252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ake_3 = xor i64 %and_ln252, i64 %BCe_9" [HLS_Final_vitis_src/spu.cpp:252]   --->   Operation 548 'xor' 'Ake_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%xor_ln253 = xor i64 %BCo_9, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:253]   --->   Operation 549 'xor' 'xor_ln253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%and_ln253 = and i64 %BCu_9, i64 %xor_ln253" [HLS_Final_vitis_src/spu.cpp:253]   --->   Operation 550 'and' 'and_ln253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aki_3 = xor i64 %and_ln253, i64 %BCi_9" [HLS_Final_vitis_src/spu.cpp:253]   --->   Operation 551 'xor' 'Aki_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%xor_ln254 = xor i64 %BCu_9, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:254]   --->   Operation 552 'xor' 'xor_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%and_ln254 = and i64 %BCa_9, i64 %xor_ln254" [HLS_Final_vitis_src/spu.cpp:254]   --->   Operation 553 'and' 'and_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ako_3 = xor i64 %BCo_9, i64 %and_ln254" [HLS_Final_vitis_src/spu.cpp:254]   --->   Operation 554 'xor' 'Ako_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%xor_ln255 = xor i64 %BCa_9, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:255]   --->   Operation 555 'xor' 'xor_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%and_ln255 = and i64 %BCe_9, i64 %xor_ln255" [HLS_Final_vitis_src/spu.cpp:255]   --->   Operation 556 'and' 'and_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aku_3 = xor i64 %and_ln255, i64 %BCu_9" [HLS_Final_vitis_src/spu.cpp:255]   --->   Operation 557 'xor' 'Aku_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.32ns)   --->   "%Ebu_1 = xor i64 %Du_1, i64 %Ebu" [HLS_Final_vitis_src/spu.cpp:257]   --->   Operation 558 'xor' 'Ebu_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i64 %Ebu_1" [HLS_Final_vitis_src/spu.cpp:258]   --->   Operation 559 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln36 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Ebu_1, i32 37, i32 63" [HLS_Final_vitis_src/spu.cpp:258]   --->   Operation 560 'partselect' 'lshr_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%BCa_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln258, i27 %lshr_ln36" [HLS_Final_vitis_src/spu.cpp:258]   --->   Operation 561 'bitconcatenate' 'BCa_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.32ns)   --->   "%Ega_1 = xor i64 %Da_1, i64 %Ega" [HLS_Final_vitis_src/spu.cpp:259]   --->   Operation 562 'xor' 'Ega_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i64 %Ega_1" [HLS_Final_vitis_src/spu.cpp:260]   --->   Operation 563 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%lshr_ln37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Ega_1, i32 28, i32 63" [HLS_Final_vitis_src/spu.cpp:260]   --->   Operation 564 'partselect' 'lshr_ln37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%BCe_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln260, i36 %lshr_ln37" [HLS_Final_vitis_src/spu.cpp:260]   --->   Operation 565 'bitconcatenate' 'BCe_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.32ns)   --->   "%Eke_1 = xor i64 %De_1, i64 %Eke" [HLS_Final_vitis_src/spu.cpp:261]   --->   Operation 566 'xor' 'Eke_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i64 %Eke_1" [HLS_Final_vitis_src/spu.cpp:262]   --->   Operation 567 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%lshr_ln38 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Eke_1, i32 54, i32 63" [HLS_Final_vitis_src/spu.cpp:262]   --->   Operation 568 'partselect' 'lshr_ln38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%BCi_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln262, i10 %lshr_ln38" [HLS_Final_vitis_src/spu.cpp:262]   --->   Operation 569 'bitconcatenate' 'BCi_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.32ns)   --->   "%Emi_1 = xor i64 %Di_1, i64 %Emi" [HLS_Final_vitis_src/spu.cpp:263]   --->   Operation 570 'xor' 'Emi_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i64 %Emi_1" [HLS_Final_vitis_src/spu.cpp:264]   --->   Operation 571 'trunc' 'trunc_ln264' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%lshr_ln39 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Emi_1, i32 49, i32 63" [HLS_Final_vitis_src/spu.cpp:264]   --->   Operation 572 'partselect' 'lshr_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%BCo_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln264, i15 %lshr_ln39" [HLS_Final_vitis_src/spu.cpp:264]   --->   Operation 573 'bitconcatenate' 'BCo_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.32ns)   --->   "%Eso_1 = xor i64 %Do_1, i64 %Eso" [HLS_Final_vitis_src/spu.cpp:265]   --->   Operation 574 'xor' 'Eso_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i64 %Eso_1" [HLS_Final_vitis_src/spu.cpp:266]   --->   Operation 575 'trunc' 'trunc_ln266' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%lshr_ln40 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Eso_1, i32 8, i32 63" [HLS_Final_vitis_src/spu.cpp:266]   --->   Operation 576 'partselect' 'lshr_ln40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%BCu_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln266, i56 %lshr_ln40" [HLS_Final_vitis_src/spu.cpp:266]   --->   Operation 577 'bitconcatenate' 'BCu_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%xor_ln267 = xor i64 %BCe_10, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:267]   --->   Operation 578 'xor' 'xor_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%and_ln267 = and i64 %BCi_10, i64 %xor_ln267" [HLS_Final_vitis_src/spu.cpp:267]   --->   Operation 579 'and' 'and_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ama_3 = xor i64 %BCa_10, i64 %and_ln267" [HLS_Final_vitis_src/spu.cpp:267]   --->   Operation 580 'xor' 'Ama_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%xor_ln268 = xor i64 %BCi_10, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:268]   --->   Operation 581 'xor' 'xor_ln268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%and_ln268 = and i64 %BCo_10, i64 %xor_ln268" [HLS_Final_vitis_src/spu.cpp:268]   --->   Operation 582 'and' 'and_ln268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ame_3 = xor i64 %and_ln268, i64 %BCe_10" [HLS_Final_vitis_src/spu.cpp:268]   --->   Operation 583 'xor' 'Ame_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%xor_ln269 = xor i64 %BCo_10, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:269]   --->   Operation 584 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%and_ln269 = and i64 %BCu_10, i64 %xor_ln269" [HLS_Final_vitis_src/spu.cpp:269]   --->   Operation 585 'and' 'and_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ami_3 = xor i64 %BCi_10, i64 %and_ln269" [HLS_Final_vitis_src/spu.cpp:269]   --->   Operation 586 'xor' 'Ami_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%xor_ln270 = xor i64 %BCu_10, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:270]   --->   Operation 587 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%and_ln270 = and i64 %BCa_10, i64 %xor_ln270" [HLS_Final_vitis_src/spu.cpp:270]   --->   Operation 588 'and' 'and_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%Amo_3 = xor i64 %and_ln270, i64 %BCo_10" [HLS_Final_vitis_src/spu.cpp:270]   --->   Operation 589 'xor' 'Amo_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%xor_ln271 = xor i64 %BCa_10, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:271]   --->   Operation 590 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%and_ln271 = and i64 %BCe_10, i64 %xor_ln271" [HLS_Final_vitis_src/spu.cpp:271]   --->   Operation 591 'and' 'and_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 592 [1/1] (0.32ns) (out node of the LUT)   --->   "%Amu_3 = xor i64 %and_ln271, i64 %BCu_10" [HLS_Final_vitis_src/spu.cpp:271]   --->   Operation 592 'xor' 'Amu_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 593 [1/1] (0.32ns)   --->   "%Ebi_1 = xor i64 %Di_1, i64 %Ebi" [HLS_Final_vitis_src/spu.cpp:273]   --->   Operation 593 'xor' 'Ebi_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i64 %Ebi_1" [HLS_Final_vitis_src/spu.cpp:274]   --->   Operation 594 'trunc' 'trunc_ln274' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "%lshr_ln41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Ebi_1, i32 2, i32 63" [HLS_Final_vitis_src/spu.cpp:274]   --->   Operation 595 'partselect' 'lshr_ln41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%BCa_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln274, i62 %lshr_ln41" [HLS_Final_vitis_src/spu.cpp:274]   --->   Operation 596 'bitconcatenate' 'BCa_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.32ns)   --->   "%Ego_1 = xor i64 %Do_1, i64 %Ego" [HLS_Final_vitis_src/spu.cpp:275]   --->   Operation 597 'xor' 'Ego_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i64 %Ego_1" [HLS_Final_vitis_src/spu.cpp:276]   --->   Operation 598 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ego_1, i32 9, i32 63" [HLS_Final_vitis_src/spu.cpp:276]   --->   Operation 599 'partselect' 'lshr_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%BCe_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln276, i55 %lshr_ln42" [HLS_Final_vitis_src/spu.cpp:276]   --->   Operation 600 'bitconcatenate' 'BCe_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 601 [1/1] (0.32ns)   --->   "%Eku_1 = xor i64 %Du_1, i64 %Eku" [HLS_Final_vitis_src/spu.cpp:277]   --->   Operation 601 'xor' 'Eku_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln278 = trunc i64 %Eku_1" [HLS_Final_vitis_src/spu.cpp:278]   --->   Operation 602 'trunc' 'trunc_ln278' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%lshr_ln43 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Eku_1, i32 25, i32 63" [HLS_Final_vitis_src/spu.cpp:278]   --->   Operation 603 'partselect' 'lshr_ln43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%BCi_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln278, i39 %lshr_ln43" [HLS_Final_vitis_src/spu.cpp:278]   --->   Operation 604 'bitconcatenate' 'BCi_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.32ns)   --->   "%Ema_1 = xor i64 %Da_1, i64 %Ema" [HLS_Final_vitis_src/spu.cpp:279]   --->   Operation 605 'xor' 'Ema_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i64 %Ema_1" [HLS_Final_vitis_src/spu.cpp:280]   --->   Operation 606 'trunc' 'trunc_ln280' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%lshr_ln44 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ema_1, i32 23, i32 63" [HLS_Final_vitis_src/spu.cpp:280]   --->   Operation 607 'partselect' 'lshr_ln44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%BCo_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln280, i41 %lshr_ln44" [HLS_Final_vitis_src/spu.cpp:280]   --->   Operation 608 'bitconcatenate' 'BCo_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.32ns)   --->   "%Ese_1 = xor i64 %De_1, i64 %Ese" [HLS_Final_vitis_src/spu.cpp:281]   --->   Operation 609 'xor' 'Ese_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i64 %Ese_1" [HLS_Final_vitis_src/spu.cpp:282]   --->   Operation 610 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%lshr_ln45 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ese_1, i32 62, i32 63" [HLS_Final_vitis_src/spu.cpp:282]   --->   Operation 611 'partselect' 'lshr_ln45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%BCu_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln282, i2 %lshr_ln45" [HLS_Final_vitis_src/spu.cpp:282]   --->   Operation 612 'bitconcatenate' 'BCu_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%xor_ln283 = xor i64 %BCe_11, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:283]   --->   Operation 613 'xor' 'xor_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%and_ln283 = and i64 %BCi_11, i64 %xor_ln283" [HLS_Final_vitis_src/spu.cpp:283]   --->   Operation 614 'and' 'and_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 615 [1/1] (0.32ns) (out node of the LUT)   --->   "%Asa_3 = xor i64 %and_ln283, i64 %BCa_11" [HLS_Final_vitis_src/spu.cpp:283]   --->   Operation 615 'xor' 'Asa_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%xor_ln284 = xor i64 %BCi_11, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:284]   --->   Operation 616 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%and_ln284 = and i64 %BCo_11, i64 %xor_ln284" [HLS_Final_vitis_src/spu.cpp:284]   --->   Operation 617 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 618 [1/1] (0.32ns) (out node of the LUT)   --->   "%Ase_3 = xor i64 %and_ln284, i64 %BCe_11" [HLS_Final_vitis_src/spu.cpp:284]   --->   Operation 618 'xor' 'Ase_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%xor_ln285 = xor i64 %BCo_11, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:285]   --->   Operation 619 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%and_ln285 = and i64 %BCu_11, i64 %xor_ln285" [HLS_Final_vitis_src/spu.cpp:285]   --->   Operation 620 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (0.32ns) (out node of the LUT)   --->   "%Asi_3 = xor i64 %BCi_11, i64 %and_ln285" [HLS_Final_vitis_src/spu.cpp:285]   --->   Operation 621 'xor' 'Asi_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%xor_ln286 = xor i64 %BCu_11, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:286]   --->   Operation 622 'xor' 'xor_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%and_ln286 = and i64 %BCa_11, i64 %xor_ln286" [HLS_Final_vitis_src/spu.cpp:286]   --->   Operation 623 'and' 'and_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%Aso_3 = xor i64 %and_ln286, i64 %BCo_11" [HLS_Final_vitis_src/spu.cpp:286]   --->   Operation 624 'xor' 'Aso_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%xor_ln287 = xor i64 %BCa_11, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:287]   --->   Operation 625 'xor' 'xor_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%and_ln287 = and i64 %BCe_11, i64 %xor_ln287" [HLS_Final_vitis_src/spu.cpp:287]   --->   Operation 626 'and' 'and_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [1/1] (0.32ns) (out node of the LUT)   --->   "%Asu_3 = xor i64 %BCu_11, i64 %and_ln287" [HLS_Final_vitis_src/spu.cpp:287]   --->   Operation 627 'xor' 'Asu_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asu_3, i64 %Asu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 628 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 629 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aba_3, i64 %Aba_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 629 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 630 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abe_3, i64 %Abe_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 630 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 631 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abi_3, i64 %Abi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 631 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 632 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abo_3, i64 %Abo_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 632 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 633 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Abu_3, i64 %Abu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 633 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 634 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aga_3, i64 %Aga_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 634 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 635 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Age_3, i64 %Age_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 635 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 636 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Agi_3, i64 %Agi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 636 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 637 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ago_3, i64 %Ago_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 637 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 638 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Agu_3, i64 %Agu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 638 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 639 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aka_3, i64 %Aka_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 639 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 640 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ake_3, i64 %Ake_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 640 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 641 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aki_3, i64 %Aki_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 641 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 642 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ako_3, i64 %Ako_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 642 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 643 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aku_3, i64 %Aku_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 643 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 644 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ama_3, i64 %Ama_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 644 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 645 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ame_3, i64 %Ame_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 645 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 646 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ami_3, i64 %Ami_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 646 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 647 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Amo_3, i64 %Amo_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 647 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 648 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Amu_3, i64 %Amu_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 648 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 649 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asa_3, i64 %Asa_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 649 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 650 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Ase_3, i64 %Ase_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 650 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 651 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Asi_3, i64 %Asi_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 651 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 652 [1/1] (0.46ns)   --->   "%store_ln97 = store i64 %Aso_3, i64 %Aso_1" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 652 'store' 'store_ln97' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc" [HLS_Final_vitis_src/spu.cpp:97]   --->   Operation 653 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 1.29>
ST_17 : Operation 654 [1/1] (0.00ns)   --->   "%Abo_1_load_1 = load i64 %Abo_1" [HLS_Final_vitis_src/spu.cpp:294]   --->   Operation 654 'load' 'Abo_1_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%Abi_1_load_1 = load i64 %Abi_1" [HLS_Final_vitis_src/spu.cpp:293]   --->   Operation 655 'load' 'Abi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 656 [1/1] (1.29ns)   --->   "%store_ln293 = store i64 %Abi_1_load_1, i5 %this_s_addr_5" [HLS_Final_vitis_src/spu.cpp:293]   --->   Operation 656 'store' 'store_ln293' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 657 [1/1] (1.29ns)   --->   "%store_ln294 = store i64 %Abo_1_load_1, i5 %this_s_addr_6" [HLS_Final_vitis_src/spu.cpp:294]   --->   Operation 657 'store' 'store_ln294' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 16> <Delay = 1.29>
ST_18 : Operation 658 [1/1] (0.00ns)   --->   "%Aga_1_load_1 = load i64 %Aga_1" [HLS_Final_vitis_src/spu.cpp:296]   --->   Operation 658 'load' 'Aga_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%Abu_1_load_1 = load i64 %Abu_1" [HLS_Final_vitis_src/spu.cpp:295]   --->   Operation 659 'load' 'Abu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 660 [1/1] (1.29ns)   --->   "%store_ln295 = store i64 %Abu_1_load_1, i5 %this_s_addr_7" [HLS_Final_vitis_src/spu.cpp:295]   --->   Operation 660 'store' 'store_ln295' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 661 [1/1] (1.29ns)   --->   "%store_ln296 = store i64 %Aga_1_load_1, i5 %this_s_addr_8" [HLS_Final_vitis_src/spu.cpp:296]   --->   Operation 661 'store' 'store_ln296' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 19 <SV = 17> <Delay = 1.29>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%Agi_1_load_1 = load i64 %Agi_1" [HLS_Final_vitis_src/spu.cpp:298]   --->   Operation 662 'load' 'Agi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 663 [1/1] (0.00ns)   --->   "%Age_1_load_1 = load i64 %Age_1" [HLS_Final_vitis_src/spu.cpp:297]   --->   Operation 663 'load' 'Age_1_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 664 [1/1] (1.29ns)   --->   "%store_ln297 = store i64 %Age_1_load_1, i5 %this_s_addr_9" [HLS_Final_vitis_src/spu.cpp:297]   --->   Operation 664 'store' 'store_ln297' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 665 [1/1] (1.29ns)   --->   "%store_ln298 = store i64 %Agi_1_load_1, i5 %this_s_addr_10" [HLS_Final_vitis_src/spu.cpp:298]   --->   Operation 665 'store' 'store_ln298' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 18> <Delay = 1.29>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "%Agu_1_load_1 = load i64 %Agu_1" [HLS_Final_vitis_src/spu.cpp:300]   --->   Operation 666 'load' 'Agu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (0.00ns)   --->   "%Ago_1_load_1 = load i64 %Ago_1" [HLS_Final_vitis_src/spu.cpp:299]   --->   Operation 667 'load' 'Ago_1_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 668 [1/1] (1.29ns)   --->   "%store_ln299 = store i64 %Ago_1_load_1, i5 %this_s_addr_11" [HLS_Final_vitis_src/spu.cpp:299]   --->   Operation 668 'store' 'store_ln299' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 669 [1/1] (1.29ns)   --->   "%store_ln300 = store i64 %Agu_1_load_1, i5 %this_s_addr_12" [HLS_Final_vitis_src/spu.cpp:300]   --->   Operation 669 'store' 'store_ln300' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 19> <Delay = 1.29>
ST_21 : Operation 670 [1/1] (0.00ns)   --->   "%Ake_1_load_1 = load i64 %Ake_1" [HLS_Final_vitis_src/spu.cpp:302]   --->   Operation 670 'load' 'Ake_1_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 671 [1/1] (0.00ns)   --->   "%Aka_1_load_1 = load i64 %Aka_1" [HLS_Final_vitis_src/spu.cpp:301]   --->   Operation 671 'load' 'Aka_1_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 672 [1/1] (1.29ns)   --->   "%store_ln301 = store i64 %Aka_1_load_1, i5 %this_s_addr_13" [HLS_Final_vitis_src/spu.cpp:301]   --->   Operation 672 'store' 'store_ln301' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 673 [1/1] (1.29ns)   --->   "%store_ln302 = store i64 %Ake_1_load_1, i5 %this_s_addr_14" [HLS_Final_vitis_src/spu.cpp:302]   --->   Operation 673 'store' 'store_ln302' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 22 <SV = 20> <Delay = 1.29>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%Ako_1_load_1 = load i64 %Ako_1" [HLS_Final_vitis_src/spu.cpp:304]   --->   Operation 674 'load' 'Ako_1_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%Aki_1_load_1 = load i64 %Aki_1" [HLS_Final_vitis_src/spu.cpp:303]   --->   Operation 675 'load' 'Aki_1_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 676 [1/1] (1.29ns)   --->   "%store_ln303 = store i64 %Aki_1_load_1, i5 %this_s_addr_15" [HLS_Final_vitis_src/spu.cpp:303]   --->   Operation 676 'store' 'store_ln303' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_22 : Operation 677 [1/1] (1.29ns)   --->   "%store_ln304 = store i64 %Ako_1_load_1, i5 %this_s_addr_16" [HLS_Final_vitis_src/spu.cpp:304]   --->   Operation 677 'store' 'store_ln304' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 21> <Delay = 1.29>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%Ama_1_load_1 = load i64 %Ama_1" [HLS_Final_vitis_src/spu.cpp:306]   --->   Operation 678 'load' 'Ama_1_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (0.00ns)   --->   "%Aku_1_load_1 = load i64 %Aku_1" [HLS_Final_vitis_src/spu.cpp:305]   --->   Operation 679 'load' 'Aku_1_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 680 [1/1] (1.29ns)   --->   "%store_ln305 = store i64 %Aku_1_load_1, i5 %this_s_addr_17" [HLS_Final_vitis_src/spu.cpp:305]   --->   Operation 680 'store' 'store_ln305' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 681 [1/1] (1.29ns)   --->   "%store_ln306 = store i64 %Ama_1_load_1, i5 %this_s_addr_18" [HLS_Final_vitis_src/spu.cpp:306]   --->   Operation 681 'store' 'store_ln306' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 24 <SV = 22> <Delay = 1.29>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%Ami_1_load_1 = load i64 %Ami_1" [HLS_Final_vitis_src/spu.cpp:308]   --->   Operation 682 'load' 'Ami_1_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%Ame_1_load_1 = load i64 %Ame_1" [HLS_Final_vitis_src/spu.cpp:307]   --->   Operation 683 'load' 'Ame_1_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 684 [1/1] (1.29ns)   --->   "%store_ln307 = store i64 %Ame_1_load_1, i5 %this_s_addr_19" [HLS_Final_vitis_src/spu.cpp:307]   --->   Operation 684 'store' 'store_ln307' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_24 : Operation 685 [1/1] (1.29ns)   --->   "%store_ln308 = store i64 %Ami_1_load_1, i5 %this_s_addr_20" [HLS_Final_vitis_src/spu.cpp:308]   --->   Operation 685 'store' 'store_ln308' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 25 <SV = 23> <Delay = 1.29>
ST_25 : Operation 686 [1/1] (0.00ns)   --->   "%Amu_1_load_1 = load i64 %Amu_1" [HLS_Final_vitis_src/spu.cpp:310]   --->   Operation 686 'load' 'Amu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 687 [1/1] (0.00ns)   --->   "%Amo_1_load_1 = load i64 %Amo_1" [HLS_Final_vitis_src/spu.cpp:309]   --->   Operation 687 'load' 'Amo_1_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 688 [1/1] (1.29ns)   --->   "%store_ln309 = store i64 %Amo_1_load_1, i5 %this_s_addr_21" [HLS_Final_vitis_src/spu.cpp:309]   --->   Operation 688 'store' 'store_ln309' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_25 : Operation 689 [1/1] (1.29ns)   --->   "%store_ln310 = store i64 %Amu_1_load_1, i5 %this_s_addr_22" [HLS_Final_vitis_src/spu.cpp:310]   --->   Operation 689 'store' 'store_ln310' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 26 <SV = 24> <Delay = 1.29>
ST_26 : Operation 690 [1/1] (0.00ns)   --->   "%Ase_1_load_1 = load i64 %Ase_1" [HLS_Final_vitis_src/spu.cpp:312]   --->   Operation 690 'load' 'Ase_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 691 [1/1] (0.00ns)   --->   "%Asa_1_load_1 = load i64 %Asa_1" [HLS_Final_vitis_src/spu.cpp:311]   --->   Operation 691 'load' 'Asa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 692 [1/1] (1.29ns)   --->   "%store_ln311 = store i64 %Asa_1_load_1, i5 %this_s_addr_23" [HLS_Final_vitis_src/spu.cpp:311]   --->   Operation 692 'store' 'store_ln311' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_26 : Operation 693 [1/1] (1.29ns)   --->   "%store_ln312 = store i64 %Ase_1_load_1, i5 %this_s_addr_24" [HLS_Final_vitis_src/spu.cpp:312]   --->   Operation 693 'store' 'store_ln312' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 27 <SV = 25> <Delay = 1.29>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%Aso_1_load_1 = load i64 %Aso_1" [HLS_Final_vitis_src/spu.cpp:314]   --->   Operation 694 'load' 'Aso_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%Asi_1_load_1 = load i64 %Asi_1" [HLS_Final_vitis_src/spu.cpp:313]   --->   Operation 695 'load' 'Asi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (1.29ns)   --->   "%store_ln313 = store i64 %Asi_1_load_1, i5 %this_s_addr_25" [HLS_Final_vitis_src/spu.cpp:313]   --->   Operation 696 'store' 'store_ln313' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_27 : Operation 697 [1/1] (1.29ns)   --->   "%store_ln314 = store i64 %Aso_1_load_1, i5 %this_s_addr_26" [HLS_Final_vitis_src/spu.cpp:314]   --->   Operation 697 'store' 'store_ln314' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 28 <SV = 26> <Delay = 1.29>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%Asu_1_load_1 = load i64 %Asu_1" [HLS_Final_vitis_src/spu.cpp:315]   --->   Operation 698 'load' 'Asu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 699 [1/1] (1.29ns)   --->   "%store_ln315 = store i64 %Asu_1_load_1, i5 %this_s_addr_27" [HLS_Final_vitis_src/spu.cpp:315]   --->   Operation 699 'store' 'store_ln315' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_28 : Operation 700 [1/1] (0.00ns)   --->   "%ret_ln316 = ret" [HLS_Final_vitis_src/spu.cpp:316]   --->   Operation 700 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:71) [29]  (0 ns)
	'load' operation ('Aba', HLS_Final_vitis_src/spu.cpp:71) on array 'this_s' [30]  (1.3 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('Aba', HLS_Final_vitis_src/spu.cpp:71) on array 'this_s' [30]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Aba', HLS_Final_vitis_src/spu.cpp:71 on local variable 'Aba' [81]  (0.46 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'load' operation ('Abe', HLS_Final_vitis_src/spu.cpp:72) on array 'this_s' [32]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Abe', HLS_Final_vitis_src/spu.cpp:72 on local variable 'Abe' [82]  (0.46 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'load' operation ('Abo', HLS_Final_vitis_src/spu.cpp:74) on array 'this_s' [36]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Abo', HLS_Final_vitis_src/spu.cpp:74 on local variable 'Abo' [84]  (0.46 ns)

 <State 5>: 1.76ns
The critical path consists of the following:
	'load' operation ('Aga', HLS_Final_vitis_src/spu.cpp:76) on array 'this_s' [40]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Aga', HLS_Final_vitis_src/spu.cpp:76 on local variable 'Aga' [86]  (0.46 ns)

 <State 6>: 1.76ns
The critical path consists of the following:
	'load' operation ('Agi', HLS_Final_vitis_src/spu.cpp:78) on array 'this_s' [44]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Agi', HLS_Final_vitis_src/spu.cpp:78 on local variable 'Agi' [88]  (0.46 ns)

 <State 7>: 1.76ns
The critical path consists of the following:
	'load' operation ('Agu', HLS_Final_vitis_src/spu.cpp:80) on array 'this_s' [48]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Agu', HLS_Final_vitis_src/spu.cpp:80 on local variable 'Agu' [90]  (0.46 ns)

 <State 8>: 1.76ns
The critical path consists of the following:
	'load' operation ('Ake', HLS_Final_vitis_src/spu.cpp:82) on array 'this_s' [52]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Ake', HLS_Final_vitis_src/spu.cpp:82 on local variable 'Ake' [92]  (0.46 ns)

 <State 9>: 1.76ns
The critical path consists of the following:
	'load' operation ('Ako', HLS_Final_vitis_src/spu.cpp:84) on array 'this_s' [56]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Ako', HLS_Final_vitis_src/spu.cpp:84 on local variable 'Ako' [94]  (0.46 ns)

 <State 10>: 1.76ns
The critical path consists of the following:
	'load' operation ('Ama', HLS_Final_vitis_src/spu.cpp:86) on array 'this_s' [60]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Ama', HLS_Final_vitis_src/spu.cpp:86 on local variable 'Ama' [96]  (0.46 ns)

 <State 11>: 1.76ns
The critical path consists of the following:
	'load' operation ('Ami', HLS_Final_vitis_src/spu.cpp:88) on array 'this_s' [64]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Ami', HLS_Final_vitis_src/spu.cpp:88 on local variable 'Ami' [98]  (0.46 ns)

 <State 12>: 1.76ns
The critical path consists of the following:
	'load' operation ('Amu', HLS_Final_vitis_src/spu.cpp:90) on array 'this_s' [68]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Amu', HLS_Final_vitis_src/spu.cpp:90 on local variable 'Amu' [100]  (0.46 ns)

 <State 13>: 1.76ns
The critical path consists of the following:
	'load' operation ('Ase', HLS_Final_vitis_src/spu.cpp:92) on array 'this_s' [72]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Ase', HLS_Final_vitis_src/spu.cpp:92 on local variable 'Ase' [102]  (0.46 ns)

 <State 14>: 1.76ns
The critical path consists of the following:
	'load' operation ('Asu', HLS_Final_vitis_src/spu.cpp:95) on array 'this_s' [78]  (1.3 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Asu', HLS_Final_vitis_src/spu.cpp:95 on local variable 'Asu' [80]  (0.46 ns)

 <State 15>: 2.02ns
The critical path consists of the following:
	'load' operation ('Aba_1_load_1', HLS_Final_vitis_src/spu.cpp:291) on local variable 'Aba' [623]  (0 ns)
	'store' operation ('store_ln291', HLS_Final_vitis_src/spu.cpp:291) of variable 'Aba_1_load_1', HLS_Final_vitis_src/spu.cpp:291 on array 'this_s' [625]  (1.3 ns)
	blocking operation 0.72 ns on control path)

 <State 16>: 3.39ns
The critical path consists of the following:
	'load' operation ('KeccakF_RoundConstants_load', HLS_Final_vitis_src/spu.cpp:124) on array 'KeccakF_RoundConstants' [199]  (1.3 ns)
	'xor' operation ('Eba', HLS_Final_vitis_src/spu.cpp:124) [201]  (0.326 ns)
	'xor' operation ('xor_ln195_1', HLS_Final_vitis_src/spu.cpp:195) [355]  (0 ns)
	'xor' operation ('xor_ln195_2', HLS_Final_vitis_src/spu.cpp:195) [356]  (0 ns)
	'xor' operation ('BCa', HLS_Final_vitis_src/spu.cpp:195) [357]  (0.326 ns)
	'xor' operation ('De', HLS_Final_vitis_src/spu.cpp:203) [381]  (0.326 ns)
	'xor' operation ('Ese', HLS_Final_vitis_src/spu.cpp:281) [552]  (0.326 ns)
	'xor' operation ('Asu', HLS_Final_vitis_src/spu.cpp:287) [570]  (0.326 ns)
	'store' operation ('store_ln97', HLS_Final_vitis_src/spu.cpp:97) of variable 'Asu', HLS_Final_vitis_src/spu.cpp:287 on local variable 'Asu' [573]  (0.46 ns)

 <State 17>: 1.3ns
The critical path consists of the following:
	'load' operation ('Abi_1_load_1', HLS_Final_vitis_src/spu.cpp:293) on local variable 'Abi' [621]  (0 ns)
	'store' operation ('store_ln293', HLS_Final_vitis_src/spu.cpp:293) of variable 'Abi_1_load_1', HLS_Final_vitis_src/spu.cpp:293 on array 'this_s' [627]  (1.3 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'load' operation ('Abu_1_load_1', HLS_Final_vitis_src/spu.cpp:295) on local variable 'Abu' [619]  (0 ns)
	'store' operation ('store_ln295', HLS_Final_vitis_src/spu.cpp:295) of variable 'Abu_1_load_1', HLS_Final_vitis_src/spu.cpp:295 on array 'this_s' [629]  (1.3 ns)

 <State 19>: 1.3ns
The critical path consists of the following:
	'load' operation ('Age_1_load_1', HLS_Final_vitis_src/spu.cpp:297) on local variable 'Age' [617]  (0 ns)
	'store' operation ('store_ln297', HLS_Final_vitis_src/spu.cpp:297) of variable 'Age_1_load_1', HLS_Final_vitis_src/spu.cpp:297 on array 'this_s' [631]  (1.3 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'load' operation ('Ago_1_load_1', HLS_Final_vitis_src/spu.cpp:299) on local variable 'Ago' [615]  (0 ns)
	'store' operation ('store_ln299', HLS_Final_vitis_src/spu.cpp:299) of variable 'Ago_1_load_1', HLS_Final_vitis_src/spu.cpp:299 on array 'this_s' [633]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'load' operation ('Aka_1_load_1', HLS_Final_vitis_src/spu.cpp:301) on local variable 'Aka' [613]  (0 ns)
	'store' operation ('store_ln301', HLS_Final_vitis_src/spu.cpp:301) of variable 'Aka_1_load_1', HLS_Final_vitis_src/spu.cpp:301 on array 'this_s' [635]  (1.3 ns)

 <State 22>: 1.3ns
The critical path consists of the following:
	'load' operation ('Aki_1_load_1', HLS_Final_vitis_src/spu.cpp:303) on local variable 'Aki' [611]  (0 ns)
	'store' operation ('store_ln303', HLS_Final_vitis_src/spu.cpp:303) of variable 'Aki_1_load_1', HLS_Final_vitis_src/spu.cpp:303 on array 'this_s' [637]  (1.3 ns)

 <State 23>: 1.3ns
The critical path consists of the following:
	'load' operation ('Aku_1_load_1', HLS_Final_vitis_src/spu.cpp:305) on local variable 'Aku' [609]  (0 ns)
	'store' operation ('store_ln305', HLS_Final_vitis_src/spu.cpp:305) of variable 'Aku_1_load_1', HLS_Final_vitis_src/spu.cpp:305 on array 'this_s' [639]  (1.3 ns)

 <State 24>: 1.3ns
The critical path consists of the following:
	'load' operation ('Ame_1_load_1', HLS_Final_vitis_src/spu.cpp:307) on local variable 'Ame' [607]  (0 ns)
	'store' operation ('store_ln307', HLS_Final_vitis_src/spu.cpp:307) of variable 'Ame_1_load_1', HLS_Final_vitis_src/spu.cpp:307 on array 'this_s' [641]  (1.3 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'load' operation ('Amo_1_load_1', HLS_Final_vitis_src/spu.cpp:309) on local variable 'Amo' [605]  (0 ns)
	'store' operation ('store_ln309', HLS_Final_vitis_src/spu.cpp:309) of variable 'Amo_1_load_1', HLS_Final_vitis_src/spu.cpp:309 on array 'this_s' [643]  (1.3 ns)

 <State 26>: 1.3ns
The critical path consists of the following:
	'load' operation ('Asa_1_load_1', HLS_Final_vitis_src/spu.cpp:311) on local variable 'Asa' [603]  (0 ns)
	'store' operation ('store_ln311', HLS_Final_vitis_src/spu.cpp:311) of variable 'Asa_1_load_1', HLS_Final_vitis_src/spu.cpp:311 on array 'this_s' [645]  (1.3 ns)

 <State 27>: 1.3ns
The critical path consists of the following:
	'load' operation ('Asi_1_load_1', HLS_Final_vitis_src/spu.cpp:313) on local variable 'Asi' [601]  (0 ns)
	'store' operation ('store_ln313', HLS_Final_vitis_src/spu.cpp:313) of variable 'Asi_1_load_1', HLS_Final_vitis_src/spu.cpp:313 on array 'this_s' [647]  (1.3 ns)

 <State 28>: 1.3ns
The critical path consists of the following:
	'load' operation ('Asu_1_load_1', HLS_Final_vitis_src/spu.cpp:315) on local variable 'Asu' [624]  (0 ns)
	'store' operation ('store_ln315', HLS_Final_vitis_src/spu.cpp:315) of variable 'Asu_1_load_1', HLS_Final_vitis_src/spu.cpp:315 on array 'this_s' [649]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
