{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550990176620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550990176637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 24 09:36:16 2019 " "Processing started: Sun Feb 24 09:36:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550990176637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990176637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990176637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550990178103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550990178104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy_vlg_vec_tst " "Found entity 1: stepper_corexy_vlg_vec_tst" {  } { { "stepper_corexy_initial.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy_initial.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990201973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990201973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_z.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_z " "Found entity 1: stepper_z" {  } { { "stepper_z.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990201979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990201979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_extruder.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_extruder.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_extruder " "Found entity 1: stepper_extruder" {  } { { "stepper_extruder.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990201984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990201984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990201990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990201990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_stepper.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_stepper.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_stepper " "Found entity 1: driver_stepper" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990201995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990201995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy " "Found entity 1: stepper_corexy" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990202338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990202338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "correction_plus stepper_corexy.v(66) " "Verilog HDL Implicit Net warning at stepper_corexy.v(66): created implicit net for \"correction_plus\"" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550990202340 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "correction_minus stepper_corexy.v(67) " "Verilog HDL Implicit Net warning at stepper_corexy.v(67): created implicit net for \"correction_minus\"" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550990202340 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "correction_plus_reg stepper_corexy.v(66) " "Verilog HDL error at stepper_corexy.v(66): object \"correction_plus_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1550990202341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "correction_minus_reg stepper_corexy.v(67) " "Verilog HDL error at stepper_corexy.v(67): object \"correction_minus_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1550990202342 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550990202496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 24 09:36:42 2019 " "Processing ended: Sun Feb 24 09:36:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550990202496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550990202496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550990202496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990202496 ""}
