
Oct20_Amit_Interfacing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b72  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00002b72  00002be6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000026e8  00000000  00000000  00002c04  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001726  00000000  00000000  000052ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  00006a12  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  00006b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  00006d01  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  00008d46  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  00009e47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  0000adcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  0000af4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  0000b20e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000ba9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 06 	jmp	0xc8e	; 0xc8e <__vector_1>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e7       	ldi	r30, 0x72	; 114
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 72 06 	call	0xce4	; 0xce4 <main>
      7a:	0c 94 b7 15 	jmp	0x2b6e	; 0x2b6e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 df 12 	jmp	0x25be	; 0x25be <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a3 e6       	ldi	r26, 0x63	; 99
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 fb 12 	jmp	0x25f6	; 0x25f6 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 df 12 	jmp	0x25be	; 0x25be <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	83 e6       	ldi	r24, 0x63	; 99
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 fb 12 	jmp	0x25f6	; 0x25f6 <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 e7 12 	jmp	0x25ce	; 0x25ce <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	63 e6       	ldi	r22, 0x63	; 99
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 ef 12 	jmp	0x25de	; 0x25de <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 0b 13 	jmp	0x2616	; 0x2616 <__epilogue_restores__+0x20>

00000942 <__pack_f>:
     942:	df 92       	push	r13
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	fc 01       	movw	r30, r24
     94e:	e4 80       	ldd	r14, Z+4	; 0x04
     950:	f5 80       	ldd	r15, Z+5	; 0x05
     952:	06 81       	ldd	r16, Z+6	; 0x06
     954:	17 81       	ldd	r17, Z+7	; 0x07
     956:	d1 80       	ldd	r13, Z+1	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	82 30       	cpi	r24, 0x02	; 2
     95c:	48 f4       	brcc	.+18     	; 0x970 <__pack_f+0x2e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	a0 e1       	ldi	r26, 0x10	; 16
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e8 2a       	or	r14, r24
     968:	f9 2a       	or	r15, r25
     96a:	0a 2b       	or	r16, r26
     96c:	1b 2b       	or	r17, r27
     96e:	a5 c0       	rjmp	.+330    	; 0xaba <__pack_f+0x178>
     970:	84 30       	cpi	r24, 0x04	; 4
     972:	09 f4       	brne	.+2      	; 0x976 <__pack_f+0x34>
     974:	9f c0       	rjmp	.+318    	; 0xab4 <__pack_f+0x172>
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	21 f4       	brne	.+8      	; 0x982 <__pack_f+0x40>
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	87 01       	movw	r16, r14
     980:	05 c0       	rjmp	.+10     	; 0x98c <__pack_f+0x4a>
     982:	e1 14       	cp	r14, r1
     984:	f1 04       	cpc	r15, r1
     986:	01 05       	cpc	r16, r1
     988:	11 05       	cpc	r17, r1
     98a:	19 f4       	brne	.+6      	; 0x992 <__pack_f+0x50>
     98c:	e0 e0       	ldi	r30, 0x00	; 0
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	96 c0       	rjmp	.+300    	; 0xabe <__pack_f+0x17c>
     992:	62 81       	ldd	r22, Z+2	; 0x02
     994:	73 81       	ldd	r23, Z+3	; 0x03
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	62 38       	cpi	r22, 0x82	; 130
     99a:	79 07       	cpc	r23, r25
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__pack_f+0x5e>
     99e:	5b c0       	rjmp	.+182    	; 0xa56 <__pack_f+0x114>
     9a0:	22 e8       	ldi	r18, 0x82	; 130
     9a2:	3f ef       	ldi	r19, 0xFF	; 255
     9a4:	26 1b       	sub	r18, r22
     9a6:	37 0b       	sbc	r19, r23
     9a8:	2a 31       	cpi	r18, 0x1A	; 26
     9aa:	31 05       	cpc	r19, r1
     9ac:	2c f0       	brlt	.+10     	; 0x9b8 <__pack_f+0x76>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	40 e0       	ldi	r20, 0x00	; 0
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	2a c0       	rjmp	.+84     	; 0xa0c <__pack_f+0xca>
     9b8:	b8 01       	movw	r22, r16
     9ba:	a7 01       	movw	r20, r14
     9bc:	02 2e       	mov	r0, r18
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <__pack_f+0x86>
     9c0:	76 95       	lsr	r23
     9c2:	67 95       	ror	r22
     9c4:	57 95       	ror	r21
     9c6:	47 95       	ror	r20
     9c8:	0a 94       	dec	r0
     9ca:	d2 f7       	brpl	.-12     	; 0x9c0 <__pack_f+0x7e>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	a0 e0       	ldi	r26, 0x00	; 0
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	04 c0       	rjmp	.+8      	; 0x9de <__pack_f+0x9c>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	2a 95       	dec	r18
     9e0:	d2 f7       	brpl	.-12     	; 0x9d6 <__pack_f+0x94>
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	a1 09       	sbc	r26, r1
     9e6:	b1 09       	sbc	r27, r1
     9e8:	8e 21       	and	r24, r14
     9ea:	9f 21       	and	r25, r15
     9ec:	a0 23       	and	r26, r16
     9ee:	b1 23       	and	r27, r17
     9f0:	00 97       	sbiw	r24, 0x00	; 0
     9f2:	a1 05       	cpc	r26, r1
     9f4:	b1 05       	cpc	r27, r1
     9f6:	21 f0       	breq	.+8      	; 0xa00 <__pack_f+0xbe>
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	9a 01       	movw	r18, r20
     a02:	ab 01       	movw	r20, r22
     a04:	28 2b       	or	r18, r24
     a06:	39 2b       	or	r19, r25
     a08:	4a 2b       	or	r20, r26
     a0a:	5b 2b       	or	r21, r27
     a0c:	da 01       	movw	r26, r20
     a0e:	c9 01       	movw	r24, r18
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	90 70       	andi	r25, 0x00	; 0
     a14:	a0 70       	andi	r26, 0x00	; 0
     a16:	b0 70       	andi	r27, 0x00	; 0
     a18:	80 34       	cpi	r24, 0x40	; 64
     a1a:	91 05       	cpc	r25, r1
     a1c:	a1 05       	cpc	r26, r1
     a1e:	b1 05       	cpc	r27, r1
     a20:	39 f4       	brne	.+14     	; 0xa30 <__pack_f+0xee>
     a22:	27 ff       	sbrs	r18, 7
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__pack_f+0xf6>
     a26:	20 5c       	subi	r18, 0xC0	; 192
     a28:	3f 4f       	sbci	r19, 0xFF	; 255
     a2a:	4f 4f       	sbci	r20, 0xFF	; 255
     a2c:	5f 4f       	sbci	r21, 0xFF	; 255
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__pack_f+0xf6>
     a30:	21 5c       	subi	r18, 0xC1	; 193
     a32:	3f 4f       	sbci	r19, 0xFF	; 255
     a34:	4f 4f       	sbci	r20, 0xFF	; 255
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	e0 e0       	ldi	r30, 0x00	; 0
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	20 30       	cpi	r18, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	3a 07       	cpc	r19, r26
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	4a 07       	cpc	r20, r26
     a46:	a0 e4       	ldi	r26, 0x40	; 64
     a48:	5a 07       	cpc	r21, r26
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__pack_f+0x10e>
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	79 01       	movw	r14, r18
     a52:	8a 01       	movw	r16, r20
     a54:	27 c0       	rjmp	.+78     	; 0xaa4 <__pack_f+0x162>
     a56:	60 38       	cpi	r22, 0x80	; 128
     a58:	71 05       	cpc	r23, r1
     a5a:	64 f5       	brge	.+88     	; 0xab4 <__pack_f+0x172>
     a5c:	fb 01       	movw	r30, r22
     a5e:	e1 58       	subi	r30, 0x81	; 129
     a60:	ff 4f       	sbci	r31, 0xFF	; 255
     a62:	d8 01       	movw	r26, r16
     a64:	c7 01       	movw	r24, r14
     a66:	8f 77       	andi	r24, 0x7F	; 127
     a68:	90 70       	andi	r25, 0x00	; 0
     a6a:	a0 70       	andi	r26, 0x00	; 0
     a6c:	b0 70       	andi	r27, 0x00	; 0
     a6e:	80 34       	cpi	r24, 0x40	; 64
     a70:	91 05       	cpc	r25, r1
     a72:	a1 05       	cpc	r26, r1
     a74:	b1 05       	cpc	r27, r1
     a76:	39 f4       	brne	.+14     	; 0xa86 <__pack_f+0x144>
     a78:	e7 fe       	sbrs	r14, 7
     a7a:	0d c0       	rjmp	.+26     	; 0xa96 <__pack_f+0x154>
     a7c:	80 e4       	ldi	r24, 0x40	; 64
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__pack_f+0x14c>
     a86:	8f e3       	ldi	r24, 0x3F	; 63
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	e8 0e       	add	r14, r24
     a90:	f9 1e       	adc	r15, r25
     a92:	0a 1f       	adc	r16, r26
     a94:	1b 1f       	adc	r17, r27
     a96:	17 ff       	sbrs	r17, 7
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <__pack_f+0x162>
     a9a:	16 95       	lsr	r17
     a9c:	07 95       	ror	r16
     a9e:	f7 94       	ror	r15
     aa0:	e7 94       	ror	r14
     aa2:	31 96       	adiw	r30, 0x01	; 1
     aa4:	87 e0       	ldi	r24, 0x07	; 7
     aa6:	16 95       	lsr	r17
     aa8:	07 95       	ror	r16
     aaa:	f7 94       	ror	r15
     aac:	e7 94       	ror	r14
     aae:	8a 95       	dec	r24
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__pack_f+0x164>
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__pack_f+0x17c>
     ab4:	ee 24       	eor	r14, r14
     ab6:	ff 24       	eor	r15, r15
     ab8:	87 01       	movw	r16, r14
     aba:	ef ef       	ldi	r30, 0xFF	; 255
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	6e 2f       	mov	r22, r30
     ac0:	67 95       	ror	r22
     ac2:	66 27       	eor	r22, r22
     ac4:	67 95       	ror	r22
     ac6:	90 2f       	mov	r25, r16
     ac8:	9f 77       	andi	r25, 0x7F	; 127
     aca:	d7 94       	ror	r13
     acc:	dd 24       	eor	r13, r13
     ace:	d7 94       	ror	r13
     ad0:	8e 2f       	mov	r24, r30
     ad2:	86 95       	lsr	r24
     ad4:	49 2f       	mov	r20, r25
     ad6:	46 2b       	or	r20, r22
     ad8:	58 2f       	mov	r21, r24
     ada:	5d 29       	or	r21, r13
     adc:	b7 01       	movw	r22, r14
     ade:	ca 01       	movw	r24, r20
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <__unpack_f>:
     aec:	fc 01       	movw	r30, r24
     aee:	db 01       	movw	r26, r22
     af0:	40 81       	ld	r20, Z
     af2:	51 81       	ldd	r21, Z+1	; 0x01
     af4:	22 81       	ldd	r18, Z+2	; 0x02
     af6:	62 2f       	mov	r22, r18
     af8:	6f 77       	andi	r22, 0x7F	; 127
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	22 1f       	adc	r18, r18
     afe:	22 27       	eor	r18, r18
     b00:	22 1f       	adc	r18, r18
     b02:	93 81       	ldd	r25, Z+3	; 0x03
     b04:	89 2f       	mov	r24, r25
     b06:	88 0f       	add	r24, r24
     b08:	82 2b       	or	r24, r18
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	99 1f       	adc	r25, r25
     b10:	99 27       	eor	r25, r25
     b12:	99 1f       	adc	r25, r25
     b14:	11 96       	adiw	r26, 0x01	; 1
     b16:	9c 93       	st	X, r25
     b18:	11 97       	sbiw	r26, 0x01	; 1
     b1a:	21 15       	cp	r18, r1
     b1c:	31 05       	cpc	r19, r1
     b1e:	a9 f5       	brne	.+106    	; 0xb8a <__unpack_f+0x9e>
     b20:	41 15       	cp	r20, r1
     b22:	51 05       	cpc	r21, r1
     b24:	61 05       	cpc	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	11 f4       	brne	.+4      	; 0xb2e <__unpack_f+0x42>
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	37 c0       	rjmp	.+110    	; 0xb9c <__unpack_f+0xb0>
     b2e:	82 e8       	ldi	r24, 0x82	; 130
     b30:	9f ef       	ldi	r25, 0xFF	; 255
     b32:	13 96       	adiw	r26, 0x03	; 3
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
     b38:	12 97       	sbiw	r26, 0x02	; 2
     b3a:	9a 01       	movw	r18, r20
     b3c:	ab 01       	movw	r20, r22
     b3e:	67 e0       	ldi	r22, 0x07	; 7
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	44 1f       	adc	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	6a 95       	dec	r22
     b4a:	d1 f7       	brne	.-12     	; 0xb40 <__unpack_f+0x54>
     b4c:	83 e0       	ldi	r24, 0x03	; 3
     b4e:	8c 93       	st	X, r24
     b50:	0d c0       	rjmp	.+26     	; 0xb6c <__unpack_f+0x80>
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	12 96       	adiw	r26, 0x02	; 2
     b5c:	8d 91       	ld	r24, X+
     b5e:	9c 91       	ld	r25, X
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	01 97       	sbiw	r24, 0x01	; 1
     b64:	13 96       	adiw	r26, 0x03	; 3
     b66:	9c 93       	st	X, r25
     b68:	8e 93       	st	-X, r24
     b6a:	12 97       	sbiw	r26, 0x02	; 2
     b6c:	20 30       	cpi	r18, 0x00	; 0
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	38 07       	cpc	r19, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	48 07       	cpc	r20, r24
     b76:	80 e4       	ldi	r24, 0x40	; 64
     b78:	58 07       	cpc	r21, r24
     b7a:	58 f3       	brcs	.-42     	; 0xb52 <__unpack_f+0x66>
     b7c:	14 96       	adiw	r26, 0x04	; 4
     b7e:	2d 93       	st	X+, r18
     b80:	3d 93       	st	X+, r19
     b82:	4d 93       	st	X+, r20
     b84:	5c 93       	st	X, r21
     b86:	17 97       	sbiw	r26, 0x07	; 7
     b88:	08 95       	ret
     b8a:	2f 3f       	cpi	r18, 0xFF	; 255
     b8c:	31 05       	cpc	r19, r1
     b8e:	79 f4       	brne	.+30     	; 0xbae <__unpack_f+0xc2>
     b90:	41 15       	cp	r20, r1
     b92:	51 05       	cpc	r21, r1
     b94:	61 05       	cpc	r22, r1
     b96:	71 05       	cpc	r23, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <__unpack_f+0xb4>
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	8c 93       	st	X, r24
     b9e:	08 95       	ret
     ba0:	64 ff       	sbrs	r22, 4
     ba2:	03 c0       	rjmp	.+6      	; 0xbaa <__unpack_f+0xbe>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 93       	st	X, r24
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__unpack_f+0xe2>
     baa:	1c 92       	st	X, r1
     bac:	10 c0       	rjmp	.+32     	; 0xbce <__unpack_f+0xe2>
     bae:	2f 57       	subi	r18, 0x7F	; 127
     bb0:	30 40       	sbci	r19, 0x00	; 0
     bb2:	13 96       	adiw	r26, 0x03	; 3
     bb4:	3c 93       	st	X, r19
     bb6:	2e 93       	st	-X, r18
     bb8:	12 97       	sbiw	r26, 0x02	; 2
     bba:	83 e0       	ldi	r24, 0x03	; 3
     bbc:	8c 93       	st	X, r24
     bbe:	87 e0       	ldi	r24, 0x07	; 7
     bc0:	44 0f       	add	r20, r20
     bc2:	55 1f       	adc	r21, r21
     bc4:	66 1f       	adc	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	d1 f7       	brne	.-12     	; 0xbc0 <__unpack_f+0xd4>
     bcc:	70 64       	ori	r23, 0x40	; 64
     bce:	14 96       	adiw	r26, 0x04	; 4
     bd0:	4d 93       	st	X+, r20
     bd2:	5d 93       	st	X+, r21
     bd4:	6d 93       	st	X+, r22
     bd6:	7c 93       	st	X, r23
     bd8:	17 97       	sbiw	r26, 0x07	; 7
     bda:	08 95       	ret

00000bdc <__fpcmp_parts_f>:
     bdc:	1f 93       	push	r17
     bde:	dc 01       	movw	r26, r24
     be0:	fb 01       	movw	r30, r22
     be2:	9c 91       	ld	r25, X
     be4:	92 30       	cpi	r25, 0x02	; 2
     be6:	08 f4       	brcc	.+2      	; 0xbea <__fpcmp_parts_f+0xe>
     be8:	47 c0       	rjmp	.+142    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bea:	80 81       	ld	r24, Z
     bec:	82 30       	cpi	r24, 0x02	; 2
     bee:	08 f4       	brcc	.+2      	; 0xbf2 <__fpcmp_parts_f+0x16>
     bf0:	43 c0       	rjmp	.+134    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bf2:	94 30       	cpi	r25, 0x04	; 4
     bf4:	51 f4       	brne	.+20     	; 0xc0a <__fpcmp_parts_f+0x2e>
     bf6:	11 96       	adiw	r26, 0x01	; 1
     bf8:	1c 91       	ld	r17, X
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	99 f5       	brne	.+102    	; 0xc64 <__fpcmp_parts_f+0x88>
     bfe:	81 81       	ldd	r24, Z+1	; 0x01
     c00:	68 2f       	mov	r22, r24
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	61 1b       	sub	r22, r17
     c06:	71 09       	sbc	r23, r1
     c08:	3f c0       	rjmp	.+126    	; 0xc88 <__fpcmp_parts_f+0xac>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__fpcmp_parts_f+0x3a>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	31 f4       	brne	.+12     	; 0xc1e <__fpcmp_parts_f+0x42>
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	b9 f1       	breq	.+110    	; 0xc84 <__fpcmp_parts_f+0xa8>
     c16:	81 81       	ldd	r24, Z+1	; 0x01
     c18:	88 23       	and	r24, r24
     c1a:	89 f1       	breq	.+98     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c1c:	2d c0       	rjmp	.+90     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	1c 91       	ld	r17, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__fpcmp_parts_f+0x88>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	18 17       	cp	r17, r24
     c2c:	d9 f4       	brne	.+54     	; 0xc64 <__fpcmp_parts_f+0x88>
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	2d 91       	ld	r18, X+
     c32:	3c 91       	ld	r19, X
     c34:	13 97       	sbiw	r26, 0x03	; 3
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	93 81       	ldd	r25, Z+3	; 0x03
     c3a:	82 17       	cp	r24, r18
     c3c:	93 07       	cpc	r25, r19
     c3e:	94 f0       	brlt	.+36     	; 0xc64 <__fpcmp_parts_f+0x88>
     c40:	28 17       	cp	r18, r24
     c42:	39 07       	cpc	r19, r25
     c44:	bc f0       	brlt	.+46     	; 0xc74 <__fpcmp_parts_f+0x98>
     c46:	14 96       	adiw	r26, 0x04	; 4
     c48:	8d 91       	ld	r24, X+
     c4a:	9d 91       	ld	r25, X+
     c4c:	0d 90       	ld	r0, X+
     c4e:	bc 91       	ld	r27, X
     c50:	a0 2d       	mov	r26, r0
     c52:	24 81       	ldd	r18, Z+4	; 0x04
     c54:	35 81       	ldd	r19, Z+5	; 0x05
     c56:	46 81       	ldd	r20, Z+6	; 0x06
     c58:	57 81       	ldd	r21, Z+7	; 0x07
     c5a:	28 17       	cp	r18, r24
     c5c:	39 07       	cpc	r19, r25
     c5e:	4a 07       	cpc	r20, r26
     c60:	5b 07       	cpc	r21, r27
     c62:	18 f4       	brcc	.+6      	; 0xc6a <__fpcmp_parts_f+0x8e>
     c64:	11 23       	and	r17, r17
     c66:	41 f0       	breq	.+16     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c6a:	82 17       	cp	r24, r18
     c6c:	93 07       	cpc	r25, r19
     c6e:	a4 07       	cpc	r26, r20
     c70:	b5 07       	cpc	r27, r21
     c72:	40 f4       	brcc	.+16     	; 0xc84 <__fpcmp_parts_f+0xa8>
     c74:	11 23       	and	r17, r17
     c76:	19 f0       	breq	.+6      	; 0xc7e <__fpcmp_parts_f+0xa2>
     c78:	61 e0       	ldi	r22, 0x01	; 1
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	05 c0       	rjmp	.+10     	; 0xc88 <__fpcmp_parts_f+0xac>
     c7e:	6f ef       	ldi	r22, 0xFF	; 255
     c80:	7f ef       	ldi	r23, 0xFF	; 255
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <__fpcmp_parts_f+0xac>
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	cb 01       	movw	r24, r22
     c8a:	1f 91       	pop	r17
     c8c:	08 95       	ret

00000c8e <__vector_1>:
#define EXTINT_GICR_REG			(*(u8*)0x5B)
#define EXTINT_MCUCR_REG		(*(u8*)0x55)


ISR(INT0_vect)
{
     c8e:	1f 92       	push	r1
     c90:	0f 92       	push	r0
     c92:	0f b6       	in	r0, 0x3f	; 63
     c94:	0f 92       	push	r0
     c96:	11 24       	eor	r1, r1
     c98:	2f 93       	push	r18
     c9a:	3f 93       	push	r19
     c9c:	4f 93       	push	r20
     c9e:	5f 93       	push	r21
     ca0:	6f 93       	push	r22
     ca2:	7f 93       	push	r23
     ca4:	8f 93       	push	r24
     ca6:	9f 93       	push	r25
     ca8:	af 93       	push	r26
     caa:	bf 93       	push	r27
     cac:	ef 93       	push	r30
     cae:	ff 93       	push	r31
     cb0:	df 93       	push	r29
     cb2:	cf 93       	push	r28
     cb4:	cd b7       	in	r28, 0x3d	; 61
     cb6:	de b7       	in	r29, 0x3e	; 62
	/*	Toggle LED1	*/
	Led_vidledToggle(LED1);
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	0e 94 9c 09 	call	0x1338	; 0x1338 <Led_vidledToggle>
}
     cbe:	cf 91       	pop	r28
     cc0:	df 91       	pop	r29
     cc2:	ff 91       	pop	r31
     cc4:	ef 91       	pop	r30
     cc6:	bf 91       	pop	r27
     cc8:	af 91       	pop	r26
     cca:	9f 91       	pop	r25
     ccc:	8f 91       	pop	r24
     cce:	7f 91       	pop	r23
     cd0:	6f 91       	pop	r22
     cd2:	5f 91       	pop	r21
     cd4:	4f 91       	pop	r20
     cd6:	3f 91       	pop	r19
     cd8:	2f 91       	pop	r18
     cda:	0f 90       	pop	r0
     cdc:	0f be       	out	0x3f, r0	; 63
     cde:	0f 90       	pop	r0
     ce0:	1f 90       	pop	r1
     ce2:	18 95       	reti

00000ce4 <main>:


int main()
{
     ce4:	df 93       	push	r29
     ce6:	cf 93       	push	r28
     ce8:	cd b7       	in	r28, 0x3d	; 61
     cea:	de b7       	in	r29, 0x3e	; 62
     cec:	2e 97       	sbiw	r28, 0x0e	; 14
     cee:	0f b6       	in	r0, 0x3f	; 63
     cf0:	f8 94       	cli
     cf2:	de bf       	out	0x3e, r29	; 62
     cf4:	0f be       	out	0x3f, r0	; 63
     cf6:	cd bf       	out	0x3d, r28	; 61
	Led_vidledInit();
     cf8:	0e 94 24 09 	call	0x1248	; 0x1248 <Led_vidledInit>
	/*	Enable Global Interrupt	*/
	GINT_vidEnableAllInterrupts();
     cfc:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <GINT_vidEnableAllInterrupts>
	/*	Configure INT0 sense control */
	EXTINT_MCUCR_REG|=3;/*	Rising Edge	*/
     d00:	a5 e5       	ldi	r26, 0x55	; 85
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	e5 e5       	ldi	r30, 0x55	; 85
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	83 60       	ori	r24, 0x03	; 3
     d0c:	8c 93       	st	X, r24
	/*	Enable INT0	*/
	SET_BIT(EXTINT_GICR_REG,6);
     d0e:	ab e5       	ldi	r26, 0x5B	; 91
     d10:	b0 e0       	ldi	r27, 0x00	; 0
     d12:	eb e5       	ldi	r30, 0x5B	; 91
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
     d18:	80 64       	ori	r24, 0x40	; 64
     d1a:	8c 93       	st	X, r24

	while (1)
	{
		Led_vidledToggle(LED0);
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	0e 94 9c 09 	call	0x1338	; 0x1338 <Led_vidledToggle>
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	aa ef       	ldi	r26, 0xFA	; 250
     d28:	b3 e4       	ldi	r27, 0x43	; 67
     d2a:	8b 87       	std	Y+11, r24	; 0x0b
     d2c:	9c 87       	std	Y+12, r25	; 0x0c
     d2e:	ad 87       	std	Y+13, r26	; 0x0d
     d30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d32:	6b 85       	ldd	r22, Y+11	; 0x0b
     d34:	7c 85       	ldd	r23, Y+12	; 0x0c
     d36:	8d 85       	ldd	r24, Y+13	; 0x0d
     d38:	9e 85       	ldd	r25, Y+14	; 0x0e
     d3a:	20 e0       	ldi	r18, 0x00	; 0
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	4a e7       	ldi	r20, 0x7A	; 122
     d40:	55 e4       	ldi	r21, 0x45	; 69
     d42:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     d46:	dc 01       	movw	r26, r24
     d48:	cb 01       	movw	r24, r22
     d4a:	8f 83       	std	Y+7, r24	; 0x07
     d4c:	98 87       	std	Y+8, r25	; 0x08
     d4e:	a9 87       	std	Y+9, r26	; 0x09
     d50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     d52:	6f 81       	ldd	r22, Y+7	; 0x07
     d54:	78 85       	ldd	r23, Y+8	; 0x08
     d56:	89 85       	ldd	r24, Y+9	; 0x09
     d58:	9a 85       	ldd	r25, Y+10	; 0x0a
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	40 e8       	ldi	r20, 0x80	; 128
     d60:	5f e3       	ldi	r21, 0x3F	; 63
     d62:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     d66:	88 23       	and	r24, r24
     d68:	2c f4       	brge	.+10     	; 0xd74 <main+0x90>
		__ticks = 1;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	9e 83       	std	Y+6, r25	; 0x06
     d70:	8d 83       	std	Y+5, r24	; 0x05
     d72:	3f c0       	rjmp	.+126    	; 0xdf2 <main+0x10e>
	else if (__tmp > 65535)
     d74:	6f 81       	ldd	r22, Y+7	; 0x07
     d76:	78 85       	ldd	r23, Y+8	; 0x08
     d78:	89 85       	ldd	r24, Y+9	; 0x09
     d7a:	9a 85       	ldd	r25, Y+10	; 0x0a
     d7c:	20 e0       	ldi	r18, 0x00	; 0
     d7e:	3f ef       	ldi	r19, 0xFF	; 255
     d80:	4f e7       	ldi	r20, 0x7F	; 127
     d82:	57 e4       	ldi	r21, 0x47	; 71
     d84:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     d88:	18 16       	cp	r1, r24
     d8a:	4c f5       	brge	.+82     	; 0xdde <main+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d8c:	6b 85       	ldd	r22, Y+11	; 0x0b
     d8e:	7c 85       	ldd	r23, Y+12	; 0x0c
     d90:	8d 85       	ldd	r24, Y+13	; 0x0d
     d92:	9e 85       	ldd	r25, Y+14	; 0x0e
     d94:	20 e0       	ldi	r18, 0x00	; 0
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	40 e2       	ldi	r20, 0x20	; 32
     d9a:	51 e4       	ldi	r21, 0x41	; 65
     d9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     da0:	dc 01       	movw	r26, r24
     da2:	cb 01       	movw	r24, r22
     da4:	bc 01       	movw	r22, r24
     da6:	cd 01       	movw	r24, r26
     da8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     dac:	dc 01       	movw	r26, r24
     dae:	cb 01       	movw	r24, r22
     db0:	9e 83       	std	Y+6, r25	; 0x06
     db2:	8d 83       	std	Y+5, r24	; 0x05
     db4:	0f c0       	rjmp	.+30     	; 0xdd4 <main+0xf0>
     db6:	80 e9       	ldi	r24, 0x90	; 144
     db8:	91 e0       	ldi	r25, 0x01	; 1
     dba:	9c 83       	std	Y+4, r25	; 0x04
     dbc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     dbe:	8b 81       	ldd	r24, Y+3	; 0x03
     dc0:	9c 81       	ldd	r25, Y+4	; 0x04
     dc2:	01 97       	sbiw	r24, 0x01	; 1
     dc4:	f1 f7       	brne	.-4      	; 0xdc2 <main+0xde>
     dc6:	9c 83       	std	Y+4, r25	; 0x04
     dc8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     dca:	8d 81       	ldd	r24, Y+5	; 0x05
     dcc:	9e 81       	ldd	r25, Y+6	; 0x06
     dce:	01 97       	sbiw	r24, 0x01	; 1
     dd0:	9e 83       	std	Y+6, r25	; 0x06
     dd2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     dd4:	8d 81       	ldd	r24, Y+5	; 0x05
     dd6:	9e 81       	ldd	r25, Y+6	; 0x06
     dd8:	00 97       	sbiw	r24, 0x00	; 0
     dda:	69 f7       	brne	.-38     	; 0xdb6 <main+0xd2>
     ddc:	9f cf       	rjmp	.-194    	; 0xd1c <main+0x38>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     dde:	6f 81       	ldd	r22, Y+7	; 0x07
     de0:	78 85       	ldd	r23, Y+8	; 0x08
     de2:	89 85       	ldd	r24, Y+9	; 0x09
     de4:	9a 85       	ldd	r25, Y+10	; 0x0a
     de6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     dea:	dc 01       	movw	r26, r24
     dec:	cb 01       	movw	r24, r22
     dee:	9e 83       	std	Y+6, r25	; 0x06
     df0:	8d 83       	std	Y+5, r24	; 0x05
     df2:	8d 81       	ldd	r24, Y+5	; 0x05
     df4:	9e 81       	ldd	r25, Y+6	; 0x06
     df6:	9a 83       	std	Y+2, r25	; 0x02
     df8:	89 83       	std	Y+1, r24	; 0x01
     dfa:	89 81       	ldd	r24, Y+1	; 0x01
     dfc:	9a 81       	ldd	r25, Y+2	; 0x02
     dfe:	01 97       	sbiw	r24, 0x01	; 1
     e00:	f1 f7       	brne	.-4      	; 0xdfe <main+0x11a>
     e02:	9a 83       	std	Y+2, r25	; 0x02
     e04:	89 83       	std	Y+1, r24	; 0x01
     e06:	8a cf       	rjmp	.-236    	; 0xd1c <main+0x38>

00000e08 <SSD_vidinit>:
#include "SSD.h"
#include "Dio.h"
#include <util/delay.h>

void SSD_vidinit(void)
{
     e08:	df 93       	push	r29
     e0a:	cf 93       	push	r28
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	61 e0       	ldi	r22, 0x01	; 1
     e14:	41 e0       	ldi	r20, 0x01	; 1
     e16:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	62 e0       	ldi	r22, 0x02	; 2
     e1e:	41 e0       	ldi	r20, 0x01	; 1
     e20:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>

	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
     e24:	80 e0       	ldi	r24, 0x00	; 0
     e26:	64 e0       	ldi	r22, 0x04	; 4
     e28:	41 e0       	ldi	r20, 0x01	; 1
     e2a:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	65 e0       	ldi	r22, 0x05	; 5
     e32:	41 e0       	ldi	r20, 0x01	; 1
     e34:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
     e38:	80 e0       	ldi	r24, 0x00	; 0
     e3a:	66 e0       	ldi	r22, 0x06	; 6
     e3c:	41 e0       	ldi	r20, 0x01	; 1
     e3e:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
     e42:	80 e0       	ldi	r24, 0x00	; 0
     e44:	67 e0       	ldi	r22, 0x07	; 7
     e46:	41 e0       	ldi	r20, 0x01	; 1
     e48:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
}
     e4c:	cf 91       	pop	r28
     e4e:	df 91       	pop	r29
     e50:	08 95       	ret

00000e52 <SSD_viddisplyNum>:

void SSD_viddisplyNum(u8 num)
{
     e52:	df 93       	push	r29
     e54:	cf 93       	push	r28
     e56:	cd b7       	in	r28, 0x3d	; 61
     e58:	de b7       	in	r29, 0x3e	; 62
     e5a:	e3 97       	sbiw	r28, 0x33	; 51
     e5c:	0f b6       	in	r0, 0x3f	; 63
     e5e:	f8 94       	cli
     e60:	de bf       	out	0x3e, r29	; 62
     e62:	0f be       	out	0x3f, r0	; 63
     e64:	cd bf       	out	0x3d, r28	; 61
     e66:	8b ab       	std	Y+51, r24	; 0x33
	u8 loc_secondDigit =  (num%10)<<4;
     e68:	8b a9       	ldd	r24, Y+51	; 0x33
     e6a:	9a e0       	ldi	r25, 0x0A	; 10
     e6c:	69 2f       	mov	r22, r25
     e6e:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <__udivmodqi4>
     e72:	89 2f       	mov	r24, r25
     e74:	82 95       	swap	r24
     e76:	80 7f       	andi	r24, 0xF0	; 240
     e78:	8a ab       	std	Y+50, r24	; 0x32
	u8 loc_firstDigit = (num/10)<<4;
     e7a:	8b a9       	ldd	r24, Y+51	; 0x33
     e7c:	9a e0       	ldi	r25, 0x0A	; 10
     e7e:	69 2f       	mov	r22, r25
     e80:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <__udivmodqi4>
     e84:	82 95       	swap	r24
     e86:	80 7f       	andi	r24, 0xF0	; 240
     e88:	89 ab       	std	Y+49, r24	; 0x31

	/* Enable SSD 1	-> EN1 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_HIGH);
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	62 e0       	ldi	r22, 0x02	; 2
     e8e:	41 e0       	ldi	r20, 0x01	; 1
     e90:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	/* Disable SSD 2 -> EN2 =Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	61 e0       	ldi	r22, 0x01	; 1
     e98:	40 e0       	ldi	r20, 0x00	; 0
     e9a:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	/* Write first digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_firstDigit, SSD_MASK);
     e9e:	80 e0       	ldi	r24, 0x00	; 0
     ea0:	69 a9       	ldd	r22, Y+49	; 0x31
     ea2:	4f e0       	ldi	r20, 0x0F	; 15
     ea4:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	aa ef       	ldi	r26, 0xFA	; 250
     eae:	b3 e4       	ldi	r27, 0x43	; 67
     eb0:	8d a7       	std	Y+45, r24	; 0x2d
     eb2:	9e a7       	std	Y+46, r25	; 0x2e
     eb4:	af a7       	std	Y+47, r26	; 0x2f
     eb6:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     eb8:	6d a5       	ldd	r22, Y+45	; 0x2d
     eba:	7e a5       	ldd	r23, Y+46	; 0x2e
     ebc:	8f a5       	ldd	r24, Y+47	; 0x2f
     ebe:	98 a9       	ldd	r25, Y+48	; 0x30
     ec0:	2b ea       	ldi	r18, 0xAB	; 171
     ec2:	3a ea       	ldi	r19, 0xAA	; 170
     ec4:	4a ea       	ldi	r20, 0xAA	; 170
     ec6:	50 e4       	ldi	r21, 0x40	; 64
     ec8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     ecc:	dc 01       	movw	r26, r24
     ece:	cb 01       	movw	r24, r22
     ed0:	89 a7       	std	Y+41, r24	; 0x29
     ed2:	9a a7       	std	Y+42, r25	; 0x2a
     ed4:	ab a7       	std	Y+43, r26	; 0x2b
     ed6:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
     ed8:	69 a5       	ldd	r22, Y+41	; 0x29
     eda:	7a a5       	ldd	r23, Y+42	; 0x2a
     edc:	8b a5       	ldd	r24, Y+43	; 0x2b
     ede:	9c a5       	ldd	r25, Y+44	; 0x2c
     ee0:	20 e0       	ldi	r18, 0x00	; 0
     ee2:	30 e0       	ldi	r19, 0x00	; 0
     ee4:	40 e8       	ldi	r20, 0x80	; 128
     ee6:	5f e3       	ldi	r21, 0x3F	; 63
     ee8:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     eec:	88 23       	and	r24, r24
     eee:	1c f4       	brge	.+6      	; 0xef6 <SSD_viddisplyNum+0xa4>
		__ticks = 1;
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	88 a7       	std	Y+40, r24	; 0x28
     ef4:	91 c0       	rjmp	.+290    	; 0x1018 <SSD_viddisplyNum+0x1c6>
	else if (__tmp > 255)
     ef6:	69 a5       	ldd	r22, Y+41	; 0x29
     ef8:	7a a5       	ldd	r23, Y+42	; 0x2a
     efa:	8b a5       	ldd	r24, Y+43	; 0x2b
     efc:	9c a5       	ldd	r25, Y+44	; 0x2c
     efe:	20 e0       	ldi	r18, 0x00	; 0
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	4f e7       	ldi	r20, 0x7F	; 127
     f04:	53 e4       	ldi	r21, 0x43	; 67
     f06:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     f0a:	18 16       	cp	r1, r24
     f0c:	0c f0       	brlt	.+2      	; 0xf10 <SSD_viddisplyNum+0xbe>
     f0e:	7b c0       	rjmp	.+246    	; 0x1006 <SSD_viddisplyNum+0x1b4>
	{
		_delay_ms(__us / 1000.0);
     f10:	6d a5       	ldd	r22, Y+45	; 0x2d
     f12:	7e a5       	ldd	r23, Y+46	; 0x2e
     f14:	8f a5       	ldd	r24, Y+47	; 0x2f
     f16:	98 a9       	ldd	r25, Y+48	; 0x30
     f18:	20 e0       	ldi	r18, 0x00	; 0
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	4a e7       	ldi	r20, 0x7A	; 122
     f1e:	54 e4       	ldi	r21, 0x44	; 68
     f20:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     f24:	dc 01       	movw	r26, r24
     f26:	cb 01       	movw	r24, r22
     f28:	8c a3       	std	Y+36, r24	; 0x24
     f2a:	9d a3       	std	Y+37, r25	; 0x25
     f2c:	ae a3       	std	Y+38, r26	; 0x26
     f2e:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f30:	6c a1       	ldd	r22, Y+36	; 0x24
     f32:	7d a1       	ldd	r23, Y+37	; 0x25
     f34:	8e a1       	ldd	r24, Y+38	; 0x26
     f36:	9f a1       	ldd	r25, Y+39	; 0x27
     f38:	20 e0       	ldi	r18, 0x00	; 0
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	4a e7       	ldi	r20, 0x7A	; 122
     f3e:	55 e4       	ldi	r21, 0x45	; 69
     f40:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f44:	dc 01       	movw	r26, r24
     f46:	cb 01       	movw	r24, r22
     f48:	88 a3       	std	Y+32, r24	; 0x20
     f4a:	99 a3       	std	Y+33, r25	; 0x21
     f4c:	aa a3       	std	Y+34, r26	; 0x22
     f4e:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
     f50:	68 a1       	ldd	r22, Y+32	; 0x20
     f52:	79 a1       	ldd	r23, Y+33	; 0x21
     f54:	8a a1       	ldd	r24, Y+34	; 0x22
     f56:	9b a1       	ldd	r25, Y+35	; 0x23
     f58:	20 e0       	ldi	r18, 0x00	; 0
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	40 e8       	ldi	r20, 0x80	; 128
     f5e:	5f e3       	ldi	r21, 0x3F	; 63
     f60:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     f64:	88 23       	and	r24, r24
     f66:	2c f4       	brge	.+10     	; 0xf72 <SSD_viddisplyNum+0x120>
		__ticks = 1;
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	9f 8f       	std	Y+31, r25	; 0x1f
     f6e:	8e 8f       	std	Y+30, r24	; 0x1e
     f70:	3f c0       	rjmp	.+126    	; 0xff0 <SSD_viddisplyNum+0x19e>
	else if (__tmp > 65535)
     f72:	68 a1       	ldd	r22, Y+32	; 0x20
     f74:	79 a1       	ldd	r23, Y+33	; 0x21
     f76:	8a a1       	ldd	r24, Y+34	; 0x22
     f78:	9b a1       	ldd	r25, Y+35	; 0x23
     f7a:	20 e0       	ldi	r18, 0x00	; 0
     f7c:	3f ef       	ldi	r19, 0xFF	; 255
     f7e:	4f e7       	ldi	r20, 0x7F	; 127
     f80:	57 e4       	ldi	r21, 0x47	; 71
     f82:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     f86:	18 16       	cp	r1, r24
     f88:	4c f5       	brge	.+82     	; 0xfdc <SSD_viddisplyNum+0x18a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f8a:	6c a1       	ldd	r22, Y+36	; 0x24
     f8c:	7d a1       	ldd	r23, Y+37	; 0x25
     f8e:	8e a1       	ldd	r24, Y+38	; 0x26
     f90:	9f a1       	ldd	r25, Y+39	; 0x27
     f92:	20 e0       	ldi	r18, 0x00	; 0
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	40 e2       	ldi	r20, 0x20	; 32
     f98:	51 e4       	ldi	r21, 0x41	; 65
     f9a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f9e:	dc 01       	movw	r26, r24
     fa0:	cb 01       	movw	r24, r22
     fa2:	bc 01       	movw	r22, r24
     fa4:	cd 01       	movw	r24, r26
     fa6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     faa:	dc 01       	movw	r26, r24
     fac:	cb 01       	movw	r24, r22
     fae:	9f 8f       	std	Y+31, r25	; 0x1f
     fb0:	8e 8f       	std	Y+30, r24	; 0x1e
     fb2:	0f c0       	rjmp	.+30     	; 0xfd2 <SSD_viddisplyNum+0x180>
     fb4:	80 e9       	ldi	r24, 0x90	; 144
     fb6:	91 e0       	ldi	r25, 0x01	; 1
     fb8:	9d 8f       	std	Y+29, r25	; 0x1d
     fba:	8c 8f       	std	Y+28, r24	; 0x1c
     fbc:	8c 8d       	ldd	r24, Y+28	; 0x1c
     fbe:	9d 8d       	ldd	r25, Y+29	; 0x1d
     fc0:	01 97       	sbiw	r24, 0x01	; 1
     fc2:	f1 f7       	brne	.-4      	; 0xfc0 <SSD_viddisplyNum+0x16e>
     fc4:	9d 8f       	std	Y+29, r25	; 0x1d
     fc6:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fc8:	8e 8d       	ldd	r24, Y+30	; 0x1e
     fca:	9f 8d       	ldd	r25, Y+31	; 0x1f
     fcc:	01 97       	sbiw	r24, 0x01	; 1
     fce:	9f 8f       	std	Y+31, r25	; 0x1f
     fd0:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fd2:	8e 8d       	ldd	r24, Y+30	; 0x1e
     fd4:	9f 8d       	ldd	r25, Y+31	; 0x1f
     fd6:	00 97       	sbiw	r24, 0x00	; 0
     fd8:	69 f7       	brne	.-38     	; 0xfb4 <SSD_viddisplyNum+0x162>
     fda:	24 c0       	rjmp	.+72     	; 0x1024 <SSD_viddisplyNum+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fdc:	68 a1       	ldd	r22, Y+32	; 0x20
     fde:	79 a1       	ldd	r23, Y+33	; 0x21
     fe0:	8a a1       	ldd	r24, Y+34	; 0x22
     fe2:	9b a1       	ldd	r25, Y+35	; 0x23
     fe4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fe8:	dc 01       	movw	r26, r24
     fea:	cb 01       	movw	r24, r22
     fec:	9f 8f       	std	Y+31, r25	; 0x1f
     fee:	8e 8f       	std	Y+30, r24	; 0x1e
     ff0:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ff2:	9f 8d       	ldd	r25, Y+31	; 0x1f
     ff4:	9b 8f       	std	Y+27, r25	; 0x1b
     ff6:	8a 8f       	std	Y+26, r24	; 0x1a
     ff8:	8a 8d       	ldd	r24, Y+26	; 0x1a
     ffa:	9b 8d       	ldd	r25, Y+27	; 0x1b
     ffc:	01 97       	sbiw	r24, 0x01	; 1
     ffe:	f1 f7       	brne	.-4      	; 0xffc <SSD_viddisplyNum+0x1aa>
    1000:	9b 8f       	std	Y+27, r25	; 0x1b
    1002:	8a 8f       	std	Y+26, r24	; 0x1a
    1004:	0f c0       	rjmp	.+30     	; 0x1024 <SSD_viddisplyNum+0x1d2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1006:	69 a5       	ldd	r22, Y+41	; 0x29
    1008:	7a a5       	ldd	r23, Y+42	; 0x2a
    100a:	8b a5       	ldd	r24, Y+43	; 0x2b
    100c:	9c a5       	ldd	r25, Y+44	; 0x2c
    100e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1012:	dc 01       	movw	r26, r24
    1014:	cb 01       	movw	r24, r22
    1016:	88 a7       	std	Y+40, r24	; 0x28
    1018:	88 a5       	ldd	r24, Y+40	; 0x28
    101a:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    101c:	89 8d       	ldd	r24, Y+25	; 0x19
    101e:	8a 95       	dec	r24
    1020:	f1 f7       	brne	.-4      	; 0x101e <SSD_viddisplyNum+0x1cc>
    1022:	89 8f       	std	Y+25, r24	; 0x19

	_delay_us(500);

	/* Disable SSD 1	-> EN1 = Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	62 e0       	ldi	r22, 0x02	; 2
    1028:	40 e0       	ldi	r20, 0x00	; 0
    102a:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	/* Enable SSD 2 -> EN2 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	61 e0       	ldi	r22, 0x01	; 1
    1032:	41 e0       	ldi	r20, 0x01	; 1
    1034:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	/* Write second digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_secondDigit, SSD_MASK);
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	6a a9       	ldd	r22, Y+50	; 0x32
    103c:	4f e0       	ldi	r20, 0x0F	; 15
    103e:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
    1042:	80 e0       	ldi	r24, 0x00	; 0
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	aa ef       	ldi	r26, 0xFA	; 250
    1048:	b3 e4       	ldi	r27, 0x43	; 67
    104a:	8d 8b       	std	Y+21, r24	; 0x15
    104c:	9e 8b       	std	Y+22, r25	; 0x16
    104e:	af 8b       	std	Y+23, r26	; 0x17
    1050:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1052:	6d 89       	ldd	r22, Y+21	; 0x15
    1054:	7e 89       	ldd	r23, Y+22	; 0x16
    1056:	8f 89       	ldd	r24, Y+23	; 0x17
    1058:	98 8d       	ldd	r25, Y+24	; 0x18
    105a:	2b ea       	ldi	r18, 0xAB	; 171
    105c:	3a ea       	ldi	r19, 0xAA	; 170
    105e:	4a ea       	ldi	r20, 0xAA	; 170
    1060:	50 e4       	ldi	r21, 0x40	; 64
    1062:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1066:	dc 01       	movw	r26, r24
    1068:	cb 01       	movw	r24, r22
    106a:	89 8b       	std	Y+17, r24	; 0x11
    106c:	9a 8b       	std	Y+18, r25	; 0x12
    106e:	ab 8b       	std	Y+19, r26	; 0x13
    1070:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1072:	69 89       	ldd	r22, Y+17	; 0x11
    1074:	7a 89       	ldd	r23, Y+18	; 0x12
    1076:	8b 89       	ldd	r24, Y+19	; 0x13
    1078:	9c 89       	ldd	r25, Y+20	; 0x14
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	40 e8       	ldi	r20, 0x80	; 128
    1080:	5f e3       	ldi	r21, 0x3F	; 63
    1082:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1086:	88 23       	and	r24, r24
    1088:	1c f4       	brge	.+6      	; 0x1090 <SSD_viddisplyNum+0x23e>
		__ticks = 1;
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	88 8b       	std	Y+16, r24	; 0x10
    108e:	91 c0       	rjmp	.+290    	; 0x11b2 <SSD_viddisplyNum+0x360>
	else if (__tmp > 255)
    1090:	69 89       	ldd	r22, Y+17	; 0x11
    1092:	7a 89       	ldd	r23, Y+18	; 0x12
    1094:	8b 89       	ldd	r24, Y+19	; 0x13
    1096:	9c 89       	ldd	r25, Y+20	; 0x14
    1098:	20 e0       	ldi	r18, 0x00	; 0
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	4f e7       	ldi	r20, 0x7F	; 127
    109e:	53 e4       	ldi	r21, 0x43	; 67
    10a0:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    10a4:	18 16       	cp	r1, r24
    10a6:	0c f0       	brlt	.+2      	; 0x10aa <SSD_viddisplyNum+0x258>
    10a8:	7b c0       	rjmp	.+246    	; 0x11a0 <SSD_viddisplyNum+0x34e>
	{
		_delay_ms(__us / 1000.0);
    10aa:	6d 89       	ldd	r22, Y+21	; 0x15
    10ac:	7e 89       	ldd	r23, Y+22	; 0x16
    10ae:	8f 89       	ldd	r24, Y+23	; 0x17
    10b0:	98 8d       	ldd	r25, Y+24	; 0x18
    10b2:	20 e0       	ldi	r18, 0x00	; 0
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	4a e7       	ldi	r20, 0x7A	; 122
    10b8:	54 e4       	ldi	r21, 0x44	; 68
    10ba:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    10be:	dc 01       	movw	r26, r24
    10c0:	cb 01       	movw	r24, r22
    10c2:	8c 87       	std	Y+12, r24	; 0x0c
    10c4:	9d 87       	std	Y+13, r25	; 0x0d
    10c6:	ae 87       	std	Y+14, r26	; 0x0e
    10c8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10ca:	6c 85       	ldd	r22, Y+12	; 0x0c
    10cc:	7d 85       	ldd	r23, Y+13	; 0x0d
    10ce:	8e 85       	ldd	r24, Y+14	; 0x0e
    10d0:	9f 85       	ldd	r25, Y+15	; 0x0f
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	4a e7       	ldi	r20, 0x7A	; 122
    10d8:	55 e4       	ldi	r21, 0x45	; 69
    10da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    10de:	dc 01       	movw	r26, r24
    10e0:	cb 01       	movw	r24, r22
    10e2:	88 87       	std	Y+8, r24	; 0x08
    10e4:	99 87       	std	Y+9, r25	; 0x09
    10e6:	aa 87       	std	Y+10, r26	; 0x0a
    10e8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    10ea:	68 85       	ldd	r22, Y+8	; 0x08
    10ec:	79 85       	ldd	r23, Y+9	; 0x09
    10ee:	8a 85       	ldd	r24, Y+10	; 0x0a
    10f0:	9b 85       	ldd	r25, Y+11	; 0x0b
    10f2:	20 e0       	ldi	r18, 0x00	; 0
    10f4:	30 e0       	ldi	r19, 0x00	; 0
    10f6:	40 e8       	ldi	r20, 0x80	; 128
    10f8:	5f e3       	ldi	r21, 0x3F	; 63
    10fa:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    10fe:	88 23       	and	r24, r24
    1100:	2c f4       	brge	.+10     	; 0x110c <SSD_viddisplyNum+0x2ba>
		__ticks = 1;
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	9f 83       	std	Y+7, r25	; 0x07
    1108:	8e 83       	std	Y+6, r24	; 0x06
    110a:	3f c0       	rjmp	.+126    	; 0x118a <SSD_viddisplyNum+0x338>
	else if (__tmp > 65535)
    110c:	68 85       	ldd	r22, Y+8	; 0x08
    110e:	79 85       	ldd	r23, Y+9	; 0x09
    1110:	8a 85       	ldd	r24, Y+10	; 0x0a
    1112:	9b 85       	ldd	r25, Y+11	; 0x0b
    1114:	20 e0       	ldi	r18, 0x00	; 0
    1116:	3f ef       	ldi	r19, 0xFF	; 255
    1118:	4f e7       	ldi	r20, 0x7F	; 127
    111a:	57 e4       	ldi	r21, 0x47	; 71
    111c:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1120:	18 16       	cp	r1, r24
    1122:	4c f5       	brge	.+82     	; 0x1176 <SSD_viddisplyNum+0x324>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1124:	6c 85       	ldd	r22, Y+12	; 0x0c
    1126:	7d 85       	ldd	r23, Y+13	; 0x0d
    1128:	8e 85       	ldd	r24, Y+14	; 0x0e
    112a:	9f 85       	ldd	r25, Y+15	; 0x0f
    112c:	20 e0       	ldi	r18, 0x00	; 0
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	40 e2       	ldi	r20, 0x20	; 32
    1132:	51 e4       	ldi	r21, 0x41	; 65
    1134:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1138:	dc 01       	movw	r26, r24
    113a:	cb 01       	movw	r24, r22
    113c:	bc 01       	movw	r22, r24
    113e:	cd 01       	movw	r24, r26
    1140:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1144:	dc 01       	movw	r26, r24
    1146:	cb 01       	movw	r24, r22
    1148:	9f 83       	std	Y+7, r25	; 0x07
    114a:	8e 83       	std	Y+6, r24	; 0x06
    114c:	0f c0       	rjmp	.+30     	; 0x116c <SSD_viddisplyNum+0x31a>
    114e:	80 e9       	ldi	r24, 0x90	; 144
    1150:	91 e0       	ldi	r25, 0x01	; 1
    1152:	9d 83       	std	Y+5, r25	; 0x05
    1154:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1156:	8c 81       	ldd	r24, Y+4	; 0x04
    1158:	9d 81       	ldd	r25, Y+5	; 0x05
    115a:	01 97       	sbiw	r24, 0x01	; 1
    115c:	f1 f7       	brne	.-4      	; 0x115a <SSD_viddisplyNum+0x308>
    115e:	9d 83       	std	Y+5, r25	; 0x05
    1160:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1162:	8e 81       	ldd	r24, Y+6	; 0x06
    1164:	9f 81       	ldd	r25, Y+7	; 0x07
    1166:	01 97       	sbiw	r24, 0x01	; 1
    1168:	9f 83       	std	Y+7, r25	; 0x07
    116a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    116c:	8e 81       	ldd	r24, Y+6	; 0x06
    116e:	9f 81       	ldd	r25, Y+7	; 0x07
    1170:	00 97       	sbiw	r24, 0x00	; 0
    1172:	69 f7       	brne	.-38     	; 0x114e <SSD_viddisplyNum+0x2fc>
    1174:	24 c0       	rjmp	.+72     	; 0x11be <SSD_viddisplyNum+0x36c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1176:	68 85       	ldd	r22, Y+8	; 0x08
    1178:	79 85       	ldd	r23, Y+9	; 0x09
    117a:	8a 85       	ldd	r24, Y+10	; 0x0a
    117c:	9b 85       	ldd	r25, Y+11	; 0x0b
    117e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1182:	dc 01       	movw	r26, r24
    1184:	cb 01       	movw	r24, r22
    1186:	9f 83       	std	Y+7, r25	; 0x07
    1188:	8e 83       	std	Y+6, r24	; 0x06
    118a:	8e 81       	ldd	r24, Y+6	; 0x06
    118c:	9f 81       	ldd	r25, Y+7	; 0x07
    118e:	9b 83       	std	Y+3, r25	; 0x03
    1190:	8a 83       	std	Y+2, r24	; 0x02
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	9b 81       	ldd	r25, Y+3	; 0x03
    1196:	01 97       	sbiw	r24, 0x01	; 1
    1198:	f1 f7       	brne	.-4      	; 0x1196 <SSD_viddisplyNum+0x344>
    119a:	9b 83       	std	Y+3, r25	; 0x03
    119c:	8a 83       	std	Y+2, r24	; 0x02
    119e:	0f c0       	rjmp	.+30     	; 0x11be <SSD_viddisplyNum+0x36c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    11a0:	69 89       	ldd	r22, Y+17	; 0x11
    11a2:	7a 89       	ldd	r23, Y+18	; 0x12
    11a4:	8b 89       	ldd	r24, Y+19	; 0x13
    11a6:	9c 89       	ldd	r25, Y+20	; 0x14
    11a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    11ac:	dc 01       	movw	r26, r24
    11ae:	cb 01       	movw	r24, r22
    11b0:	88 8b       	std	Y+16, r24	; 0x10
    11b2:	88 89       	ldd	r24, Y+16	; 0x10
    11b4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    11b6:	89 81       	ldd	r24, Y+1	; 0x01
    11b8:	8a 95       	dec	r24
    11ba:	f1 f7       	brne	.-4      	; 0x11b8 <SSD_viddisplyNum+0x366>
    11bc:	89 83       	std	Y+1, r24	; 0x01

	_delay_us(500);
}
    11be:	e3 96       	adiw	r28, 0x33	; 51
    11c0:	0f b6       	in	r0, 0x3f	; 63
    11c2:	f8 94       	cli
    11c4:	de bf       	out	0x3e, r29	; 62
    11c6:	0f be       	out	0x3f, r0	; 63
    11c8:	cd bf       	out	0x3d, r28	; 61
    11ca:	cf 91       	pop	r28
    11cc:	df 91       	pop	r29
    11ce:	08 95       	ret

000011d0 <SSD_vidDelayWithDisply_ms>:

void SSD_vidDelayWithDisply_ms(u8 num,u32 delay)
{
    11d0:	df 93       	push	r29
    11d2:	cf 93       	push	r28
    11d4:	cd b7       	in	r28, 0x3d	; 61
    11d6:	de b7       	in	r29, 0x3e	; 62
    11d8:	29 97       	sbiw	r28, 0x09	; 9
    11da:	0f b6       	in	r0, 0x3f	; 63
    11dc:	f8 94       	cli
    11de:	de bf       	out	0x3e, r29	; 62
    11e0:	0f be       	out	0x3f, r0	; 63
    11e2:	cd bf       	out	0x3d, r28	; 61
    11e4:	8d 83       	std	Y+5, r24	; 0x05
    11e6:	4e 83       	std	Y+6, r20	; 0x06
    11e8:	5f 83       	std	Y+7, r21	; 0x07
    11ea:	68 87       	std	Y+8, r22	; 0x08
    11ec:	79 87       	std	Y+9, r23	; 0x09
	u32 cnt=0;
    11ee:	19 82       	std	Y+1, r1	; 0x01
    11f0:	1a 82       	std	Y+2, r1	; 0x02
    11f2:	1b 82       	std	Y+3, r1	; 0x03
    11f4:	1c 82       	std	Y+4, r1	; 0x04
	for (cnt=0; cnt<delay; cnt++)
    11f6:	19 82       	std	Y+1, r1	; 0x01
    11f8:	1a 82       	std	Y+2, r1	; 0x02
    11fa:	1b 82       	std	Y+3, r1	; 0x03
    11fc:	1c 82       	std	Y+4, r1	; 0x04
    11fe:	0e c0       	rjmp	.+28     	; 0x121c <SSD_vidDelayWithDisply_ms+0x4c>
		 {
			 SSD_viddisplyNum(num);
    1200:	8d 81       	ldd	r24, Y+5	; 0x05
    1202:	0e 94 29 07 	call	0xe52	; 0xe52 <SSD_viddisplyNum>
}

void SSD_vidDelayWithDisply_ms(u8 num,u32 delay)
{
	u32 cnt=0;
	for (cnt=0; cnt<delay; cnt++)
    1206:	89 81       	ldd	r24, Y+1	; 0x01
    1208:	9a 81       	ldd	r25, Y+2	; 0x02
    120a:	ab 81       	ldd	r26, Y+3	; 0x03
    120c:	bc 81       	ldd	r27, Y+4	; 0x04
    120e:	01 96       	adiw	r24, 0x01	; 1
    1210:	a1 1d       	adc	r26, r1
    1212:	b1 1d       	adc	r27, r1
    1214:	89 83       	std	Y+1, r24	; 0x01
    1216:	9a 83       	std	Y+2, r25	; 0x02
    1218:	ab 83       	std	Y+3, r26	; 0x03
    121a:	bc 83       	std	Y+4, r27	; 0x04
    121c:	29 81       	ldd	r18, Y+1	; 0x01
    121e:	3a 81       	ldd	r19, Y+2	; 0x02
    1220:	4b 81       	ldd	r20, Y+3	; 0x03
    1222:	5c 81       	ldd	r21, Y+4	; 0x04
    1224:	8e 81       	ldd	r24, Y+6	; 0x06
    1226:	9f 81       	ldd	r25, Y+7	; 0x07
    1228:	a8 85       	ldd	r26, Y+8	; 0x08
    122a:	b9 85       	ldd	r27, Y+9	; 0x09
    122c:	28 17       	cp	r18, r24
    122e:	39 07       	cpc	r19, r25
    1230:	4a 07       	cpc	r20, r26
    1232:	5b 07       	cpc	r21, r27
    1234:	28 f3       	brcs	.-54     	; 0x1200 <SSD_vidDelayWithDisply_ms+0x30>
		 {
			 SSD_viddisplyNum(num);
		 }
}
    1236:	29 96       	adiw	r28, 0x09	; 9
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
    1242:	cf 91       	pop	r28
    1244:	df 91       	pop	r29
    1246:	08 95       	ret

00001248 <Led_vidledInit>:
#include "Led.h"
#include "Dio.h"


void Led_vidledInit(void)
{
    1248:	df 93       	push	r29
    124a:	cf 93       	push	r28
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN2, DIO_OUTPUT);
    1250:	82 e0       	ldi	r24, 0x02	; 2
    1252:	62 e0       	ldi	r22, 0x02	; 2
    1254:	41 e0       	ldi	r20, 0x01	; 1
    1256:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
    125a:	82 e0       	ldi	r24, 0x02	; 2
    125c:	67 e0       	ldi	r22, 0x07	; 7
    125e:	41 e0       	ldi	r20, 0x01	; 1
    1260:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD, DIO_PIN3, DIO_OUTPUT);
    1264:	83 e0       	ldi	r24, 0x03	; 3
    1266:	63 e0       	ldi	r22, 0x03	; 3
    1268:	41 e0       	ldi	r20, 0x01	; 1
    126a:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
}
    126e:	cf 91       	pop	r28
    1270:	df 91       	pop	r29
    1272:	08 95       	ret

00001274 <Led_vidledOn>:

void Led_vidledOn(led_ledId_t led)
{
    1274:	df 93       	push	r29
    1276:	cf 93       	push	r28
    1278:	00 d0       	rcall	.+0      	; 0x127a <Led_vidledOn+0x6>
    127a:	0f 92       	push	r0
    127c:	cd b7       	in	r28, 0x3d	; 61
    127e:	de b7       	in	r29, 0x3e	; 62
    1280:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    1282:	89 81       	ldd	r24, Y+1	; 0x01
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	3b 83       	std	Y+3, r19	; 0x03
    128a:	2a 83       	std	Y+2, r18	; 0x02
    128c:	8a 81       	ldd	r24, Y+2	; 0x02
    128e:	9b 81       	ldd	r25, Y+3	; 0x03
    1290:	81 30       	cpi	r24, 0x01	; 1
    1292:	91 05       	cpc	r25, r1
    1294:	79 f0       	breq	.+30     	; 0x12b4 <Led_vidledOn+0x40>
    1296:	2a 81       	ldd	r18, Y+2	; 0x02
    1298:	3b 81       	ldd	r19, Y+3	; 0x03
    129a:	22 30       	cpi	r18, 0x02	; 2
    129c:	31 05       	cpc	r19, r1
    129e:	81 f0       	breq	.+32     	; 0x12c0 <Led_vidledOn+0x4c>
    12a0:	8a 81       	ldd	r24, Y+2	; 0x02
    12a2:	9b 81       	ldd	r25, Y+3	; 0x03
    12a4:	00 97       	sbiw	r24, 0x00	; 0
    12a6:	89 f4       	brne	.+34     	; 0x12ca <Led_vidledOn+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_HIGH);
    12a8:	82 e0       	ldi	r24, 0x02	; 2
    12aa:	62 e0       	ldi	r22, 0x02	; 2
    12ac:	41 e0       	ldi	r20, 0x01	; 1
    12ae:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    12b2:	0b c0       	rjmp	.+22     	; 0x12ca <Led_vidledOn+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    12b4:	82 e0       	ldi	r24, 0x02	; 2
    12b6:	67 e0       	ldi	r22, 0x07	; 7
    12b8:	41 e0       	ldi	r20, 0x01	; 1
    12ba:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    12be:	05 c0       	rjmp	.+10     	; 0x12ca <Led_vidledOn+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_HIGH);
    12c0:	83 e0       	ldi	r24, 0x03	; 3
    12c2:	63 e0       	ldi	r22, 0x03	; 3
    12c4:	41 e0       	ldi	r20, 0x01	; 1
    12c6:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
		break;
	}
}
    12ca:	0f 90       	pop	r0
    12cc:	0f 90       	pop	r0
    12ce:	0f 90       	pop	r0
    12d0:	cf 91       	pop	r28
    12d2:	df 91       	pop	r29
    12d4:	08 95       	ret

000012d6 <Led_vidledOff>:

void Led_vidledOff(led_ledId_t led)
{
    12d6:	df 93       	push	r29
    12d8:	cf 93       	push	r28
    12da:	00 d0       	rcall	.+0      	; 0x12dc <Led_vidledOff+0x6>
    12dc:	0f 92       	push	r0
    12de:	cd b7       	in	r28, 0x3d	; 61
    12e0:	de b7       	in	r29, 0x3e	; 62
    12e2:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    12e4:	89 81       	ldd	r24, Y+1	; 0x01
    12e6:	28 2f       	mov	r18, r24
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	3b 83       	std	Y+3, r19	; 0x03
    12ec:	2a 83       	std	Y+2, r18	; 0x02
    12ee:	8a 81       	ldd	r24, Y+2	; 0x02
    12f0:	9b 81       	ldd	r25, Y+3	; 0x03
    12f2:	81 30       	cpi	r24, 0x01	; 1
    12f4:	91 05       	cpc	r25, r1
    12f6:	79 f0       	breq	.+30     	; 0x1316 <Led_vidledOff+0x40>
    12f8:	2a 81       	ldd	r18, Y+2	; 0x02
    12fa:	3b 81       	ldd	r19, Y+3	; 0x03
    12fc:	22 30       	cpi	r18, 0x02	; 2
    12fe:	31 05       	cpc	r19, r1
    1300:	81 f0       	breq	.+32     	; 0x1322 <Led_vidledOff+0x4c>
    1302:	8a 81       	ldd	r24, Y+2	; 0x02
    1304:	9b 81       	ldd	r25, Y+3	; 0x03
    1306:	00 97       	sbiw	r24, 0x00	; 0
    1308:	89 f4       	brne	.+34     	; 0x132c <Led_vidledOff+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_LOW);
    130a:	82 e0       	ldi	r24, 0x02	; 2
    130c:	62 e0       	ldi	r22, 0x02	; 2
    130e:	40 e0       	ldi	r20, 0x00	; 0
    1310:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    1314:	0b c0       	rjmp	.+22     	; 0x132c <Led_vidledOff+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1316:	82 e0       	ldi	r24, 0x02	; 2
    1318:	67 e0       	ldi	r22, 0x07	; 7
    131a:	40 e0       	ldi	r20, 0x00	; 0
    131c:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    1320:	05 c0       	rjmp	.+10     	; 0x132c <Led_vidledOff+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_LOW);
    1322:	83 e0       	ldi	r24, 0x03	; 3
    1324:	63 e0       	ldi	r22, 0x03	; 3
    1326:	40 e0       	ldi	r20, 0x00	; 0
    1328:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
		break;
	}
}
    132c:	0f 90       	pop	r0
    132e:	0f 90       	pop	r0
    1330:	0f 90       	pop	r0
    1332:	cf 91       	pop	r28
    1334:	df 91       	pop	r29
    1336:	08 95       	ret

00001338 <Led_vidledToggle>:

void Led_vidledToggle(led_ledId_t ledId)
{
    1338:	df 93       	push	r29
    133a:	cf 93       	push	r28
    133c:	00 d0       	rcall	.+0      	; 0x133e <Led_vidledToggle+0x6>
    133e:	0f 92       	push	r0
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    1344:	89 83       	std	Y+1, r24	; 0x01
	switch (ledId)
    1346:	89 81       	ldd	r24, Y+1	; 0x01
    1348:	28 2f       	mov	r18, r24
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	3b 83       	std	Y+3, r19	; 0x03
    134e:	2a 83       	std	Y+2, r18	; 0x02
    1350:	8a 81       	ldd	r24, Y+2	; 0x02
    1352:	9b 81       	ldd	r25, Y+3	; 0x03
    1354:	81 30       	cpi	r24, 0x01	; 1
    1356:	91 05       	cpc	r25, r1
    1358:	71 f0       	breq	.+28     	; 0x1376 <Led_vidledToggle+0x3e>
    135a:	2a 81       	ldd	r18, Y+2	; 0x02
    135c:	3b 81       	ldd	r19, Y+3	; 0x03
    135e:	22 30       	cpi	r18, 0x02	; 2
    1360:	31 05       	cpc	r19, r1
    1362:	71 f0       	breq	.+28     	; 0x1380 <Led_vidledToggle+0x48>
    1364:	8a 81       	ldd	r24, Y+2	; 0x02
    1366:	9b 81       	ldd	r25, Y+3	; 0x03
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	71 f4       	brne	.+28     	; 0x1388 <Led_vidledToggle+0x50>
	{
	case LED0:
		Dio_vidflipChanel(DIO_PORTC, DIO_PIN2);
    136c:	82 e0       	ldi	r24, 0x02	; 2
    136e:	62 e0       	ldi	r22, 0x02	; 2
    1370:	0e 94 56 12 	call	0x24ac	; 0x24ac <Dio_vidflipChanel>
    1374:	09 c0       	rjmp	.+18     	; 0x1388 <Led_vidledToggle+0x50>
		break;

	case LED1:
		Dio_vidflipChanel(DIO_PORTC, DIO_PIN7);
    1376:	82 e0       	ldi	r24, 0x02	; 2
    1378:	67 e0       	ldi	r22, 0x07	; 7
    137a:	0e 94 56 12 	call	0x24ac	; 0x24ac <Dio_vidflipChanel>
    137e:	04 c0       	rjmp	.+8      	; 0x1388 <Led_vidledToggle+0x50>
		break;

	case LED2:
		Dio_vidflipChanel(DIO_PORTD, DIO_PIN3);
    1380:	83 e0       	ldi	r24, 0x03	; 3
    1382:	63 e0       	ldi	r22, 0x03	; 3
    1384:	0e 94 56 12 	call	0x24ac	; 0x24ac <Dio_vidflipChanel>
		break;
	}
}
    1388:	0f 90       	pop	r0
    138a:	0f 90       	pop	r0
    138c:	0f 90       	pop	r0
    138e:	cf 91       	pop	r28
    1390:	df 91       	pop	r29
    1392:	08 95       	ret

00001394 <Lcd_vidinit>:
#include "util/delay.h"
#include <stdio.h>


void Lcd_vidinit(void)
{
    1394:	df 93       	push	r29
    1396:	cf 93       	push	r28
    1398:	cd b7       	in	r28, 0x3d	; 61
    139a:	de b7       	in	r29, 0x3e	; 62
    139c:	e4 97       	sbiw	r28, 0x34	; 52
    139e:	0f b6       	in	r0, 0x3f	; 63
    13a0:	f8 94       	cli
    13a2:	de bf       	out	0x3e, r29	; 62
    13a4:	0f be       	out	0x3f, r0	; 63
    13a6:	cd bf       	out	0x3d, r28	; 61
	/*	configure control pins as output	*/
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
    13a8:	81 e0       	ldi	r24, 0x01	; 1
    13aa:	61 e0       	ldi	r22, 0x01	; 1
    13ac:	41 e0       	ldi	r20, 0x01	; 1
    13ae:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
    13b2:	81 e0       	ldi	r24, 0x01	; 1
    13b4:	62 e0       	ldi	r22, 0x02	; 2
    13b6:	41 e0       	ldi	r20, 0x01	; 1
    13b8:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	63 e0       	ldi	r22, 0x03	; 3
    13c0:	41 e0       	ldi	r20, 0x01	; 1
    13c2:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>

	/*	configure data pins as output	*/
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
    13c6:	80 e0       	ldi	r24, 0x00	; 0
    13c8:	64 e0       	ldi	r22, 0x04	; 4
    13ca:	41 e0       	ldi	r20, 0x01	; 1
    13cc:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
    13d0:	80 e0       	ldi	r24, 0x00	; 0
    13d2:	65 e0       	ldi	r22, 0x05	; 5
    13d4:	41 e0       	ldi	r20, 0x01	; 1
    13d6:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	66 e0       	ldi	r22, 0x06	; 6
    13de:	41 e0       	ldi	r20, 0x01	; 1
    13e0:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
    13e4:	80 e0       	ldi	r24, 0x00	; 0
    13e6:	67 e0       	ldi	r22, 0x07	; 7
    13e8:	41 e0       	ldi	r20, 0x01	; 1
    13ea:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>

	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	62 e0       	ldi	r22, 0x02	; 2
    13f2:	40 e0       	ldi	r20, 0x00	; 0
    13f4:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	a0 e7       	ldi	r26, 0x70	; 112
    13fe:	b1 e4       	ldi	r27, 0x41	; 65
    1400:	89 ab       	std	Y+49, r24	; 0x31
    1402:	9a ab       	std	Y+50, r25	; 0x32
    1404:	ab ab       	std	Y+51, r26	; 0x33
    1406:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1408:	69 a9       	ldd	r22, Y+49	; 0x31
    140a:	7a a9       	ldd	r23, Y+50	; 0x32
    140c:	8b a9       	ldd	r24, Y+51	; 0x33
    140e:	9c a9       	ldd	r25, Y+52	; 0x34
    1410:	20 e0       	ldi	r18, 0x00	; 0
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	4a e7       	ldi	r20, 0x7A	; 122
    1416:	55 e4       	ldi	r21, 0x45	; 69
    1418:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    141c:	dc 01       	movw	r26, r24
    141e:	cb 01       	movw	r24, r22
    1420:	8d a7       	std	Y+45, r24	; 0x2d
    1422:	9e a7       	std	Y+46, r25	; 0x2e
    1424:	af a7       	std	Y+47, r26	; 0x2f
    1426:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    1428:	6d a5       	ldd	r22, Y+45	; 0x2d
    142a:	7e a5       	ldd	r23, Y+46	; 0x2e
    142c:	8f a5       	ldd	r24, Y+47	; 0x2f
    142e:	98 a9       	ldd	r25, Y+48	; 0x30
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	40 e8       	ldi	r20, 0x80	; 128
    1436:	5f e3       	ldi	r21, 0x3F	; 63
    1438:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    143c:	88 23       	and	r24, r24
    143e:	2c f4       	brge	.+10     	; 0x144a <Lcd_vidinit+0xb6>
		__ticks = 1;
    1440:	81 e0       	ldi	r24, 0x01	; 1
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	9c a7       	std	Y+44, r25	; 0x2c
    1446:	8b a7       	std	Y+43, r24	; 0x2b
    1448:	3f c0       	rjmp	.+126    	; 0x14c8 <Lcd_vidinit+0x134>
	else if (__tmp > 65535)
    144a:	6d a5       	ldd	r22, Y+45	; 0x2d
    144c:	7e a5       	ldd	r23, Y+46	; 0x2e
    144e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1450:	98 a9       	ldd	r25, Y+48	; 0x30
    1452:	20 e0       	ldi	r18, 0x00	; 0
    1454:	3f ef       	ldi	r19, 0xFF	; 255
    1456:	4f e7       	ldi	r20, 0x7F	; 127
    1458:	57 e4       	ldi	r21, 0x47	; 71
    145a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    145e:	18 16       	cp	r1, r24
    1460:	4c f5       	brge	.+82     	; 0x14b4 <Lcd_vidinit+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1462:	69 a9       	ldd	r22, Y+49	; 0x31
    1464:	7a a9       	ldd	r23, Y+50	; 0x32
    1466:	8b a9       	ldd	r24, Y+51	; 0x33
    1468:	9c a9       	ldd	r25, Y+52	; 0x34
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	40 e2       	ldi	r20, 0x20	; 32
    1470:	51 e4       	ldi	r21, 0x41	; 65
    1472:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1476:	dc 01       	movw	r26, r24
    1478:	cb 01       	movw	r24, r22
    147a:	bc 01       	movw	r22, r24
    147c:	cd 01       	movw	r24, r26
    147e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1482:	dc 01       	movw	r26, r24
    1484:	cb 01       	movw	r24, r22
    1486:	9c a7       	std	Y+44, r25	; 0x2c
    1488:	8b a7       	std	Y+43, r24	; 0x2b
    148a:	0f c0       	rjmp	.+30     	; 0x14aa <Lcd_vidinit+0x116>
    148c:	80 e9       	ldi	r24, 0x90	; 144
    148e:	91 e0       	ldi	r25, 0x01	; 1
    1490:	9a a7       	std	Y+42, r25	; 0x2a
    1492:	89 a7       	std	Y+41, r24	; 0x29
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1494:	89 a5       	ldd	r24, Y+41	; 0x29
    1496:	9a a5       	ldd	r25, Y+42	; 0x2a
    1498:	01 97       	sbiw	r24, 0x01	; 1
    149a:	f1 f7       	brne	.-4      	; 0x1498 <Lcd_vidinit+0x104>
    149c:	9a a7       	std	Y+42, r25	; 0x2a
    149e:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14a0:	8b a5       	ldd	r24, Y+43	; 0x2b
    14a2:	9c a5       	ldd	r25, Y+44	; 0x2c
    14a4:	01 97       	sbiw	r24, 0x01	; 1
    14a6:	9c a7       	std	Y+44, r25	; 0x2c
    14a8:	8b a7       	std	Y+43, r24	; 0x2b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14aa:	8b a5       	ldd	r24, Y+43	; 0x2b
    14ac:	9c a5       	ldd	r25, Y+44	; 0x2c
    14ae:	00 97       	sbiw	r24, 0x00	; 0
    14b0:	69 f7       	brne	.-38     	; 0x148c <Lcd_vidinit+0xf8>
    14b2:	14 c0       	rjmp	.+40     	; 0x14dc <Lcd_vidinit+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14b4:	6d a5       	ldd	r22, Y+45	; 0x2d
    14b6:	7e a5       	ldd	r23, Y+46	; 0x2e
    14b8:	8f a5       	ldd	r24, Y+47	; 0x2f
    14ba:	98 a9       	ldd	r25, Y+48	; 0x30
    14bc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14c0:	dc 01       	movw	r26, r24
    14c2:	cb 01       	movw	r24, r22
    14c4:	9c a7       	std	Y+44, r25	; 0x2c
    14c6:	8b a7       	std	Y+43, r24	; 0x2b
    14c8:	8b a5       	ldd	r24, Y+43	; 0x2b
    14ca:	9c a5       	ldd	r25, Y+44	; 0x2c
    14cc:	98 a7       	std	Y+40, r25	; 0x28
    14ce:	8f a3       	std	Y+39, r24	; 0x27
    14d0:	8f a1       	ldd	r24, Y+39	; 0x27
    14d2:	98 a5       	ldd	r25, Y+40	; 0x28
    14d4:	01 97       	sbiw	r24, 0x01	; 1
    14d6:	f1 f7       	brne	.-4      	; 0x14d4 <Lcd_vidinit+0x140>
    14d8:	98 a7       	std	Y+40, r25	; 0x28
    14da:	8f a3       	std	Y+39, r24	; 0x27

	_delay_ms(15);

	Lcd_vidCmd(0x03);
    14dc:	83 e0       	ldi	r24, 0x03	; 3
    14de:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
    14e2:	80 e0       	ldi	r24, 0x00	; 0
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	a0 ea       	ldi	r26, 0xA0	; 160
    14e8:	b0 e4       	ldi	r27, 0x40	; 64
    14ea:	8b a3       	std	Y+35, r24	; 0x23
    14ec:	9c a3       	std	Y+36, r25	; 0x24
    14ee:	ad a3       	std	Y+37, r26	; 0x25
    14f0:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14f2:	6b a1       	ldd	r22, Y+35	; 0x23
    14f4:	7c a1       	ldd	r23, Y+36	; 0x24
    14f6:	8d a1       	ldd	r24, Y+37	; 0x25
    14f8:	9e a1       	ldd	r25, Y+38	; 0x26
    14fa:	20 e0       	ldi	r18, 0x00	; 0
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	4a e7       	ldi	r20, 0x7A	; 122
    1500:	55 e4       	ldi	r21, 0x45	; 69
    1502:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1506:	dc 01       	movw	r26, r24
    1508:	cb 01       	movw	r24, r22
    150a:	8f 8f       	std	Y+31, r24	; 0x1f
    150c:	98 a3       	std	Y+32, r25	; 0x20
    150e:	a9 a3       	std	Y+33, r26	; 0x21
    1510:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1512:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1514:	78 a1       	ldd	r23, Y+32	; 0x20
    1516:	89 a1       	ldd	r24, Y+33	; 0x21
    1518:	9a a1       	ldd	r25, Y+34	; 0x22
    151a:	20 e0       	ldi	r18, 0x00	; 0
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	40 e8       	ldi	r20, 0x80	; 128
    1520:	5f e3       	ldi	r21, 0x3F	; 63
    1522:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1526:	88 23       	and	r24, r24
    1528:	2c f4       	brge	.+10     	; 0x1534 <Lcd_vidinit+0x1a0>
		__ticks = 1;
    152a:	81 e0       	ldi	r24, 0x01	; 1
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	9e 8f       	std	Y+30, r25	; 0x1e
    1530:	8d 8f       	std	Y+29, r24	; 0x1d
    1532:	3f c0       	rjmp	.+126    	; 0x15b2 <Lcd_vidinit+0x21e>
	else if (__tmp > 65535)
    1534:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1536:	78 a1       	ldd	r23, Y+32	; 0x20
    1538:	89 a1       	ldd	r24, Y+33	; 0x21
    153a:	9a a1       	ldd	r25, Y+34	; 0x22
    153c:	20 e0       	ldi	r18, 0x00	; 0
    153e:	3f ef       	ldi	r19, 0xFF	; 255
    1540:	4f e7       	ldi	r20, 0x7F	; 127
    1542:	57 e4       	ldi	r21, 0x47	; 71
    1544:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1548:	18 16       	cp	r1, r24
    154a:	4c f5       	brge	.+82     	; 0x159e <Lcd_vidinit+0x20a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    154c:	6b a1       	ldd	r22, Y+35	; 0x23
    154e:	7c a1       	ldd	r23, Y+36	; 0x24
    1550:	8d a1       	ldd	r24, Y+37	; 0x25
    1552:	9e a1       	ldd	r25, Y+38	; 0x26
    1554:	20 e0       	ldi	r18, 0x00	; 0
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	40 e2       	ldi	r20, 0x20	; 32
    155a:	51 e4       	ldi	r21, 0x41	; 65
    155c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1560:	dc 01       	movw	r26, r24
    1562:	cb 01       	movw	r24, r22
    1564:	bc 01       	movw	r22, r24
    1566:	cd 01       	movw	r24, r26
    1568:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    156c:	dc 01       	movw	r26, r24
    156e:	cb 01       	movw	r24, r22
    1570:	9e 8f       	std	Y+30, r25	; 0x1e
    1572:	8d 8f       	std	Y+29, r24	; 0x1d
    1574:	0f c0       	rjmp	.+30     	; 0x1594 <Lcd_vidinit+0x200>
    1576:	80 e9       	ldi	r24, 0x90	; 144
    1578:	91 e0       	ldi	r25, 0x01	; 1
    157a:	9c 8f       	std	Y+28, r25	; 0x1c
    157c:	8b 8f       	std	Y+27, r24	; 0x1b
    157e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1580:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1582:	01 97       	sbiw	r24, 0x01	; 1
    1584:	f1 f7       	brne	.-4      	; 0x1582 <Lcd_vidinit+0x1ee>
    1586:	9c 8f       	std	Y+28, r25	; 0x1c
    1588:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    158a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    158c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    158e:	01 97       	sbiw	r24, 0x01	; 1
    1590:	9e 8f       	std	Y+30, r25	; 0x1e
    1592:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1594:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1596:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1598:	00 97       	sbiw	r24, 0x00	; 0
    159a:	69 f7       	brne	.-38     	; 0x1576 <Lcd_vidinit+0x1e2>
    159c:	14 c0       	rjmp	.+40     	; 0x15c6 <Lcd_vidinit+0x232>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    159e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    15a0:	78 a1       	ldd	r23, Y+32	; 0x20
    15a2:	89 a1       	ldd	r24, Y+33	; 0x21
    15a4:	9a a1       	ldd	r25, Y+34	; 0x22
    15a6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15aa:	dc 01       	movw	r26, r24
    15ac:	cb 01       	movw	r24, r22
    15ae:	9e 8f       	std	Y+30, r25	; 0x1e
    15b0:	8d 8f       	std	Y+29, r24	; 0x1d
    15b2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    15b4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    15b6:	9a 8f       	std	Y+26, r25	; 0x1a
    15b8:	89 8f       	std	Y+25, r24	; 0x19
    15ba:	89 8d       	ldd	r24, Y+25	; 0x19
    15bc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    15be:	01 97       	sbiw	r24, 0x01	; 1
    15c0:	f1 f7       	brne	.-4      	; 0x15be <Lcd_vidinit+0x22a>
    15c2:	9a 8f       	std	Y+26, r25	; 0x1a
    15c4:	89 8f       	std	Y+25, r24	; 0x19
	_delay_ms(5);
	Lcd_vidCmd(0x03);
    15c6:	83 e0       	ldi	r24, 0x03	; 3
    15c8:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
    15cc:	80 e0       	ldi	r24, 0x00	; 0
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	a8 ec       	ldi	r26, 0xC8	; 200
    15d2:	b2 e4       	ldi	r27, 0x42	; 66
    15d4:	8d 8b       	std	Y+21, r24	; 0x15
    15d6:	9e 8b       	std	Y+22, r25	; 0x16
    15d8:	af 8b       	std	Y+23, r26	; 0x17
    15da:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    15dc:	6d 89       	ldd	r22, Y+21	; 0x15
    15de:	7e 89       	ldd	r23, Y+22	; 0x16
    15e0:	8f 89       	ldd	r24, Y+23	; 0x17
    15e2:	98 8d       	ldd	r25, Y+24	; 0x18
    15e4:	2b ea       	ldi	r18, 0xAB	; 171
    15e6:	3a ea       	ldi	r19, 0xAA	; 170
    15e8:	4a ea       	ldi	r20, 0xAA	; 170
    15ea:	50 e4       	ldi	r21, 0x40	; 64
    15ec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15f0:	dc 01       	movw	r26, r24
    15f2:	cb 01       	movw	r24, r22
    15f4:	89 8b       	std	Y+17, r24	; 0x11
    15f6:	9a 8b       	std	Y+18, r25	; 0x12
    15f8:	ab 8b       	std	Y+19, r26	; 0x13
    15fa:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    15fc:	69 89       	ldd	r22, Y+17	; 0x11
    15fe:	7a 89       	ldd	r23, Y+18	; 0x12
    1600:	8b 89       	ldd	r24, Y+19	; 0x13
    1602:	9c 89       	ldd	r25, Y+20	; 0x14
    1604:	20 e0       	ldi	r18, 0x00	; 0
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	40 e8       	ldi	r20, 0x80	; 128
    160a:	5f e3       	ldi	r21, 0x3F	; 63
    160c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1610:	88 23       	and	r24, r24
    1612:	1c f4       	brge	.+6      	; 0x161a <Lcd_vidinit+0x286>
		__ticks = 1;
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	88 8b       	std	Y+16, r24	; 0x10
    1618:	91 c0       	rjmp	.+290    	; 0x173c <Lcd_vidinit+0x3a8>
	else if (__tmp > 255)
    161a:	69 89       	ldd	r22, Y+17	; 0x11
    161c:	7a 89       	ldd	r23, Y+18	; 0x12
    161e:	8b 89       	ldd	r24, Y+19	; 0x13
    1620:	9c 89       	ldd	r25, Y+20	; 0x14
    1622:	20 e0       	ldi	r18, 0x00	; 0
    1624:	30 e0       	ldi	r19, 0x00	; 0
    1626:	4f e7       	ldi	r20, 0x7F	; 127
    1628:	53 e4       	ldi	r21, 0x43	; 67
    162a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    162e:	18 16       	cp	r1, r24
    1630:	0c f0       	brlt	.+2      	; 0x1634 <Lcd_vidinit+0x2a0>
    1632:	7b c0       	rjmp	.+246    	; 0x172a <Lcd_vidinit+0x396>
	{
		_delay_ms(__us / 1000.0);
    1634:	6d 89       	ldd	r22, Y+21	; 0x15
    1636:	7e 89       	ldd	r23, Y+22	; 0x16
    1638:	8f 89       	ldd	r24, Y+23	; 0x17
    163a:	98 8d       	ldd	r25, Y+24	; 0x18
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	4a e7       	ldi	r20, 0x7A	; 122
    1642:	54 e4       	ldi	r21, 0x44	; 68
    1644:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1648:	dc 01       	movw	r26, r24
    164a:	cb 01       	movw	r24, r22
    164c:	8c 87       	std	Y+12, r24	; 0x0c
    164e:	9d 87       	std	Y+13, r25	; 0x0d
    1650:	ae 87       	std	Y+14, r26	; 0x0e
    1652:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1654:	6c 85       	ldd	r22, Y+12	; 0x0c
    1656:	7d 85       	ldd	r23, Y+13	; 0x0d
    1658:	8e 85       	ldd	r24, Y+14	; 0x0e
    165a:	9f 85       	ldd	r25, Y+15	; 0x0f
    165c:	20 e0       	ldi	r18, 0x00	; 0
    165e:	30 e0       	ldi	r19, 0x00	; 0
    1660:	4a e7       	ldi	r20, 0x7A	; 122
    1662:	55 e4       	ldi	r21, 0x45	; 69
    1664:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1668:	dc 01       	movw	r26, r24
    166a:	cb 01       	movw	r24, r22
    166c:	88 87       	std	Y+8, r24	; 0x08
    166e:	99 87       	std	Y+9, r25	; 0x09
    1670:	aa 87       	std	Y+10, r26	; 0x0a
    1672:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1674:	68 85       	ldd	r22, Y+8	; 0x08
    1676:	79 85       	ldd	r23, Y+9	; 0x09
    1678:	8a 85       	ldd	r24, Y+10	; 0x0a
    167a:	9b 85       	ldd	r25, Y+11	; 0x0b
    167c:	20 e0       	ldi	r18, 0x00	; 0
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	40 e8       	ldi	r20, 0x80	; 128
    1682:	5f e3       	ldi	r21, 0x3F	; 63
    1684:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1688:	88 23       	and	r24, r24
    168a:	2c f4       	brge	.+10     	; 0x1696 <Lcd_vidinit+0x302>
		__ticks = 1;
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	9f 83       	std	Y+7, r25	; 0x07
    1692:	8e 83       	std	Y+6, r24	; 0x06
    1694:	3f c0       	rjmp	.+126    	; 0x1714 <Lcd_vidinit+0x380>
	else if (__tmp > 65535)
    1696:	68 85       	ldd	r22, Y+8	; 0x08
    1698:	79 85       	ldd	r23, Y+9	; 0x09
    169a:	8a 85       	ldd	r24, Y+10	; 0x0a
    169c:	9b 85       	ldd	r25, Y+11	; 0x0b
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	3f ef       	ldi	r19, 0xFF	; 255
    16a2:	4f e7       	ldi	r20, 0x7F	; 127
    16a4:	57 e4       	ldi	r21, 0x47	; 71
    16a6:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    16aa:	18 16       	cp	r1, r24
    16ac:	4c f5       	brge	.+82     	; 0x1700 <Lcd_vidinit+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16ae:	6c 85       	ldd	r22, Y+12	; 0x0c
    16b0:	7d 85       	ldd	r23, Y+13	; 0x0d
    16b2:	8e 85       	ldd	r24, Y+14	; 0x0e
    16b4:	9f 85       	ldd	r25, Y+15	; 0x0f
    16b6:	20 e0       	ldi	r18, 0x00	; 0
    16b8:	30 e0       	ldi	r19, 0x00	; 0
    16ba:	40 e2       	ldi	r20, 0x20	; 32
    16bc:	51 e4       	ldi	r21, 0x41	; 65
    16be:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	bc 01       	movw	r22, r24
    16c8:	cd 01       	movw	r24, r26
    16ca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	9f 83       	std	Y+7, r25	; 0x07
    16d4:	8e 83       	std	Y+6, r24	; 0x06
    16d6:	0f c0       	rjmp	.+30     	; 0x16f6 <Lcd_vidinit+0x362>
    16d8:	80 e9       	ldi	r24, 0x90	; 144
    16da:	91 e0       	ldi	r25, 0x01	; 1
    16dc:	9d 83       	std	Y+5, r25	; 0x05
    16de:	8c 83       	std	Y+4, r24	; 0x04
    16e0:	8c 81       	ldd	r24, Y+4	; 0x04
    16e2:	9d 81       	ldd	r25, Y+5	; 0x05
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	f1 f7       	brne	.-4      	; 0x16e4 <Lcd_vidinit+0x350>
    16e8:	9d 83       	std	Y+5, r25	; 0x05
    16ea:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16ec:	8e 81       	ldd	r24, Y+6	; 0x06
    16ee:	9f 81       	ldd	r25, Y+7	; 0x07
    16f0:	01 97       	sbiw	r24, 0x01	; 1
    16f2:	9f 83       	std	Y+7, r25	; 0x07
    16f4:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16f6:	8e 81       	ldd	r24, Y+6	; 0x06
    16f8:	9f 81       	ldd	r25, Y+7	; 0x07
    16fa:	00 97       	sbiw	r24, 0x00	; 0
    16fc:	69 f7       	brne	.-38     	; 0x16d8 <Lcd_vidinit+0x344>
    16fe:	24 c0       	rjmp	.+72     	; 0x1748 <Lcd_vidinit+0x3b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1700:	68 85       	ldd	r22, Y+8	; 0x08
    1702:	79 85       	ldd	r23, Y+9	; 0x09
    1704:	8a 85       	ldd	r24, Y+10	; 0x0a
    1706:	9b 85       	ldd	r25, Y+11	; 0x0b
    1708:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    170c:	dc 01       	movw	r26, r24
    170e:	cb 01       	movw	r24, r22
    1710:	9f 83       	std	Y+7, r25	; 0x07
    1712:	8e 83       	std	Y+6, r24	; 0x06
    1714:	8e 81       	ldd	r24, Y+6	; 0x06
    1716:	9f 81       	ldd	r25, Y+7	; 0x07
    1718:	9b 83       	std	Y+3, r25	; 0x03
    171a:	8a 83       	std	Y+2, r24	; 0x02
    171c:	8a 81       	ldd	r24, Y+2	; 0x02
    171e:	9b 81       	ldd	r25, Y+3	; 0x03
    1720:	01 97       	sbiw	r24, 0x01	; 1
    1722:	f1 f7       	brne	.-4      	; 0x1720 <Lcd_vidinit+0x38c>
    1724:	9b 83       	std	Y+3, r25	; 0x03
    1726:	8a 83       	std	Y+2, r24	; 0x02
    1728:	0f c0       	rjmp	.+30     	; 0x1748 <Lcd_vidinit+0x3b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    172a:	69 89       	ldd	r22, Y+17	; 0x11
    172c:	7a 89       	ldd	r23, Y+18	; 0x12
    172e:	8b 89       	ldd	r24, Y+19	; 0x13
    1730:	9c 89       	ldd	r25, Y+20	; 0x14
    1732:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1736:	dc 01       	movw	r26, r24
    1738:	cb 01       	movw	r24, r22
    173a:	88 8b       	std	Y+16, r24	; 0x10
    173c:	88 89       	ldd	r24, Y+16	; 0x10
    173e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	8a 95       	dec	r24
    1744:	f1 f7       	brne	.-4      	; 0x1742 <Lcd_vidinit+0x3ae>
    1746:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
	Lcd_vidCmd(0x03);
    1748:	83 e0       	ldi	r24, 0x03	; 3
    174a:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
	Lcd_vidCmd(0x02);
    174e:	82 e0       	ldi	r24, 0x02	; 2
    1750:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
	Lcd_vidCmd(_LCD_4BIT_MODE);
    1754:	88 e2       	ldi	r24, 0x28	; 40
    1756:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
}
    175a:	e4 96       	adiw	r28, 0x34	; 52
    175c:	0f b6       	in	r0, 0x3f	; 63
    175e:	f8 94       	cli
    1760:	de bf       	out	0x3e, r29	; 62
    1762:	0f be       	out	0x3f, r0	; 63
    1764:	cd bf       	out	0x3d, r28	; 61
    1766:	cf 91       	pop	r28
    1768:	df 91       	pop	r29
    176a:	08 95       	ret

0000176c <Lcd_videnablePulse>:

static void Lcd_videnablePulse(void)
{
    176c:	df 93       	push	r29
    176e:	cf 93       	push	r28
    1770:	cd b7       	in	r28, 0x3d	; 61
    1772:	de b7       	in	r29, 0x3e	; 62
    1774:	a6 97       	sbiw	r28, 0x26	; 38
    1776:	0f b6       	in	r0, 0x3f	; 63
    1778:	f8 94       	cli
    177a:	de bf       	out	0x3e, r29	; 62
    177c:	0f be       	out	0x3f, r0	; 63
    177e:	cd bf       	out	0x3d, r28	; 61
	//send Enable pulse
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_HIGH);
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	63 e0       	ldi	r22, 0x03	; 3
    1784:	41 e0       	ldi	r20, 0x01	; 1
    1786:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	a0 e8       	ldi	r26, 0x80	; 128
    1790:	bf e3       	ldi	r27, 0x3F	; 63
    1792:	8b a3       	std	Y+35, r24	; 0x23
    1794:	9c a3       	std	Y+36, r25	; 0x24
    1796:	ad a3       	std	Y+37, r26	; 0x25
    1798:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    179a:	6b a1       	ldd	r22, Y+35	; 0x23
    179c:	7c a1       	ldd	r23, Y+36	; 0x24
    179e:	8d a1       	ldd	r24, Y+37	; 0x25
    17a0:	9e a1       	ldd	r25, Y+38	; 0x26
    17a2:	2b ea       	ldi	r18, 0xAB	; 171
    17a4:	3a ea       	ldi	r19, 0xAA	; 170
    17a6:	4a ea       	ldi	r20, 0xAA	; 170
    17a8:	50 e4       	ldi	r21, 0x40	; 64
    17aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17ae:	dc 01       	movw	r26, r24
    17b0:	cb 01       	movw	r24, r22
    17b2:	8f 8f       	std	Y+31, r24	; 0x1f
    17b4:	98 a3       	std	Y+32, r25	; 0x20
    17b6:	a9 a3       	std	Y+33, r26	; 0x21
    17b8:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    17ba:	6f 8d       	ldd	r22, Y+31	; 0x1f
    17bc:	78 a1       	ldd	r23, Y+32	; 0x20
    17be:	89 a1       	ldd	r24, Y+33	; 0x21
    17c0:	9a a1       	ldd	r25, Y+34	; 0x22
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	40 e8       	ldi	r20, 0x80	; 128
    17c8:	5f e3       	ldi	r21, 0x3F	; 63
    17ca:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    17ce:	88 23       	and	r24, r24
    17d0:	1c f4       	brge	.+6      	; 0x17d8 <Lcd_videnablePulse+0x6c>
		__ticks = 1;
    17d2:	81 e0       	ldi	r24, 0x01	; 1
    17d4:	8e 8f       	std	Y+30, r24	; 0x1e
    17d6:	91 c0       	rjmp	.+290    	; 0x18fa <Lcd_videnablePulse+0x18e>
	else if (__tmp > 255)
    17d8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    17da:	78 a1       	ldd	r23, Y+32	; 0x20
    17dc:	89 a1       	ldd	r24, Y+33	; 0x21
    17de:	9a a1       	ldd	r25, Y+34	; 0x22
    17e0:	20 e0       	ldi	r18, 0x00	; 0
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	4f e7       	ldi	r20, 0x7F	; 127
    17e6:	53 e4       	ldi	r21, 0x43	; 67
    17e8:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    17ec:	18 16       	cp	r1, r24
    17ee:	0c f0       	brlt	.+2      	; 0x17f2 <Lcd_videnablePulse+0x86>
    17f0:	7b c0       	rjmp	.+246    	; 0x18e8 <Lcd_videnablePulse+0x17c>
	{
		_delay_ms(__us / 1000.0);
    17f2:	6b a1       	ldd	r22, Y+35	; 0x23
    17f4:	7c a1       	ldd	r23, Y+36	; 0x24
    17f6:	8d a1       	ldd	r24, Y+37	; 0x25
    17f8:	9e a1       	ldd	r25, Y+38	; 0x26
    17fa:	20 e0       	ldi	r18, 0x00	; 0
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	4a e7       	ldi	r20, 0x7A	; 122
    1800:	54 e4       	ldi	r21, 0x44	; 68
    1802:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1806:	dc 01       	movw	r26, r24
    1808:	cb 01       	movw	r24, r22
    180a:	8a 8f       	std	Y+26, r24	; 0x1a
    180c:	9b 8f       	std	Y+27, r25	; 0x1b
    180e:	ac 8f       	std	Y+28, r26	; 0x1c
    1810:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1812:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1814:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1816:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1818:	9d 8d       	ldd	r25, Y+29	; 0x1d
    181a:	20 e0       	ldi	r18, 0x00	; 0
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	4a e7       	ldi	r20, 0x7A	; 122
    1820:	55 e4       	ldi	r21, 0x45	; 69
    1822:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1826:	dc 01       	movw	r26, r24
    1828:	cb 01       	movw	r24, r22
    182a:	8e 8b       	std	Y+22, r24	; 0x16
    182c:	9f 8b       	std	Y+23, r25	; 0x17
    182e:	a8 8f       	std	Y+24, r26	; 0x18
    1830:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1832:	6e 89       	ldd	r22, Y+22	; 0x16
    1834:	7f 89       	ldd	r23, Y+23	; 0x17
    1836:	88 8d       	ldd	r24, Y+24	; 0x18
    1838:	99 8d       	ldd	r25, Y+25	; 0x19
    183a:	20 e0       	ldi	r18, 0x00	; 0
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	40 e8       	ldi	r20, 0x80	; 128
    1840:	5f e3       	ldi	r21, 0x3F	; 63
    1842:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1846:	88 23       	and	r24, r24
    1848:	2c f4       	brge	.+10     	; 0x1854 <Lcd_videnablePulse+0xe8>
		__ticks = 1;
    184a:	81 e0       	ldi	r24, 0x01	; 1
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	9d 8b       	std	Y+21, r25	; 0x15
    1850:	8c 8b       	std	Y+20, r24	; 0x14
    1852:	3f c0       	rjmp	.+126    	; 0x18d2 <Lcd_videnablePulse+0x166>
	else if (__tmp > 65535)
    1854:	6e 89       	ldd	r22, Y+22	; 0x16
    1856:	7f 89       	ldd	r23, Y+23	; 0x17
    1858:	88 8d       	ldd	r24, Y+24	; 0x18
    185a:	99 8d       	ldd	r25, Y+25	; 0x19
    185c:	20 e0       	ldi	r18, 0x00	; 0
    185e:	3f ef       	ldi	r19, 0xFF	; 255
    1860:	4f e7       	ldi	r20, 0x7F	; 127
    1862:	57 e4       	ldi	r21, 0x47	; 71
    1864:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1868:	18 16       	cp	r1, r24
    186a:	4c f5       	brge	.+82     	; 0x18be <Lcd_videnablePulse+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    186c:	6a 8d       	ldd	r22, Y+26	; 0x1a
    186e:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1870:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1872:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1874:	20 e0       	ldi	r18, 0x00	; 0
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	40 e2       	ldi	r20, 0x20	; 32
    187a:	51 e4       	ldi	r21, 0x41	; 65
    187c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1880:	dc 01       	movw	r26, r24
    1882:	cb 01       	movw	r24, r22
    1884:	bc 01       	movw	r22, r24
    1886:	cd 01       	movw	r24, r26
    1888:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    188c:	dc 01       	movw	r26, r24
    188e:	cb 01       	movw	r24, r22
    1890:	9d 8b       	std	Y+21, r25	; 0x15
    1892:	8c 8b       	std	Y+20, r24	; 0x14
    1894:	0f c0       	rjmp	.+30     	; 0x18b4 <Lcd_videnablePulse+0x148>
    1896:	80 e9       	ldi	r24, 0x90	; 144
    1898:	91 e0       	ldi	r25, 0x01	; 1
    189a:	9b 8b       	std	Y+19, r25	; 0x13
    189c:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    189e:	8a 89       	ldd	r24, Y+18	; 0x12
    18a0:	9b 89       	ldd	r25, Y+19	; 0x13
    18a2:	01 97       	sbiw	r24, 0x01	; 1
    18a4:	f1 f7       	brne	.-4      	; 0x18a2 <Lcd_videnablePulse+0x136>
    18a6:	9b 8b       	std	Y+19, r25	; 0x13
    18a8:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18aa:	8c 89       	ldd	r24, Y+20	; 0x14
    18ac:	9d 89       	ldd	r25, Y+21	; 0x15
    18ae:	01 97       	sbiw	r24, 0x01	; 1
    18b0:	9d 8b       	std	Y+21, r25	; 0x15
    18b2:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18b4:	8c 89       	ldd	r24, Y+20	; 0x14
    18b6:	9d 89       	ldd	r25, Y+21	; 0x15
    18b8:	00 97       	sbiw	r24, 0x00	; 0
    18ba:	69 f7       	brne	.-38     	; 0x1896 <Lcd_videnablePulse+0x12a>
    18bc:	24 c0       	rjmp	.+72     	; 0x1906 <Lcd_videnablePulse+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18be:	6e 89       	ldd	r22, Y+22	; 0x16
    18c0:	7f 89       	ldd	r23, Y+23	; 0x17
    18c2:	88 8d       	ldd	r24, Y+24	; 0x18
    18c4:	99 8d       	ldd	r25, Y+25	; 0x19
    18c6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18ca:	dc 01       	movw	r26, r24
    18cc:	cb 01       	movw	r24, r22
    18ce:	9d 8b       	std	Y+21, r25	; 0x15
    18d0:	8c 8b       	std	Y+20, r24	; 0x14
    18d2:	8c 89       	ldd	r24, Y+20	; 0x14
    18d4:	9d 89       	ldd	r25, Y+21	; 0x15
    18d6:	99 8b       	std	Y+17, r25	; 0x11
    18d8:	88 8b       	std	Y+16, r24	; 0x10
    18da:	88 89       	ldd	r24, Y+16	; 0x10
    18dc:	99 89       	ldd	r25, Y+17	; 0x11
    18de:	01 97       	sbiw	r24, 0x01	; 1
    18e0:	f1 f7       	brne	.-4      	; 0x18de <Lcd_videnablePulse+0x172>
    18e2:	99 8b       	std	Y+17, r25	; 0x11
    18e4:	88 8b       	std	Y+16, r24	; 0x10
    18e6:	0f c0       	rjmp	.+30     	; 0x1906 <Lcd_videnablePulse+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    18e8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    18ea:	78 a1       	ldd	r23, Y+32	; 0x20
    18ec:	89 a1       	ldd	r24, Y+33	; 0x21
    18ee:	9a a1       	ldd	r25, Y+34	; 0x22
    18f0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18f4:	dc 01       	movw	r26, r24
    18f6:	cb 01       	movw	r24, r22
    18f8:	8e 8f       	std	Y+30, r24	; 0x1e
    18fa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    18fc:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    18fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    1900:	8a 95       	dec	r24
    1902:	f1 f7       	brne	.-4      	; 0x1900 <Lcd_videnablePulse+0x194>
    1904:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(1);
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_LOW);
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	63 e0       	ldi	r22, 0x03	; 3
    190a:	40 e0       	ldi	r20, 0x00	; 0
    190c:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
    1910:	80 e0       	ldi	r24, 0x00	; 0
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	a0 e0       	ldi	r26, 0x00	; 0
    1916:	b0 e4       	ldi	r27, 0x40	; 64
    1918:	8b 87       	std	Y+11, r24	; 0x0b
    191a:	9c 87       	std	Y+12, r25	; 0x0c
    191c:	ad 87       	std	Y+13, r26	; 0x0d
    191e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1920:	6b 85       	ldd	r22, Y+11	; 0x0b
    1922:	7c 85       	ldd	r23, Y+12	; 0x0c
    1924:	8d 85       	ldd	r24, Y+13	; 0x0d
    1926:	9e 85       	ldd	r25, Y+14	; 0x0e
    1928:	20 e0       	ldi	r18, 0x00	; 0
    192a:	30 e0       	ldi	r19, 0x00	; 0
    192c:	4a e7       	ldi	r20, 0x7A	; 122
    192e:	55 e4       	ldi	r21, 0x45	; 69
    1930:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1934:	dc 01       	movw	r26, r24
    1936:	cb 01       	movw	r24, r22
    1938:	8f 83       	std	Y+7, r24	; 0x07
    193a:	98 87       	std	Y+8, r25	; 0x08
    193c:	a9 87       	std	Y+9, r26	; 0x09
    193e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1940:	6f 81       	ldd	r22, Y+7	; 0x07
    1942:	78 85       	ldd	r23, Y+8	; 0x08
    1944:	89 85       	ldd	r24, Y+9	; 0x09
    1946:	9a 85       	ldd	r25, Y+10	; 0x0a
    1948:	20 e0       	ldi	r18, 0x00	; 0
    194a:	30 e0       	ldi	r19, 0x00	; 0
    194c:	40 e8       	ldi	r20, 0x80	; 128
    194e:	5f e3       	ldi	r21, 0x3F	; 63
    1950:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1954:	88 23       	and	r24, r24
    1956:	2c f4       	brge	.+10     	; 0x1962 <Lcd_videnablePulse+0x1f6>
		__ticks = 1;
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	9e 83       	std	Y+6, r25	; 0x06
    195e:	8d 83       	std	Y+5, r24	; 0x05
    1960:	3f c0       	rjmp	.+126    	; 0x19e0 <Lcd_videnablePulse+0x274>
	else if (__tmp > 65535)
    1962:	6f 81       	ldd	r22, Y+7	; 0x07
    1964:	78 85       	ldd	r23, Y+8	; 0x08
    1966:	89 85       	ldd	r24, Y+9	; 0x09
    1968:	9a 85       	ldd	r25, Y+10	; 0x0a
    196a:	20 e0       	ldi	r18, 0x00	; 0
    196c:	3f ef       	ldi	r19, 0xFF	; 255
    196e:	4f e7       	ldi	r20, 0x7F	; 127
    1970:	57 e4       	ldi	r21, 0x47	; 71
    1972:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1976:	18 16       	cp	r1, r24
    1978:	4c f5       	brge	.+82     	; 0x19cc <Lcd_videnablePulse+0x260>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    197a:	6b 85       	ldd	r22, Y+11	; 0x0b
    197c:	7c 85       	ldd	r23, Y+12	; 0x0c
    197e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1980:	9e 85       	ldd	r25, Y+14	; 0x0e
    1982:	20 e0       	ldi	r18, 0x00	; 0
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	40 e2       	ldi	r20, 0x20	; 32
    1988:	51 e4       	ldi	r21, 0x41	; 65
    198a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    198e:	dc 01       	movw	r26, r24
    1990:	cb 01       	movw	r24, r22
    1992:	bc 01       	movw	r22, r24
    1994:	cd 01       	movw	r24, r26
    1996:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    199a:	dc 01       	movw	r26, r24
    199c:	cb 01       	movw	r24, r22
    199e:	9e 83       	std	Y+6, r25	; 0x06
    19a0:	8d 83       	std	Y+5, r24	; 0x05
    19a2:	0f c0       	rjmp	.+30     	; 0x19c2 <Lcd_videnablePulse+0x256>
    19a4:	80 e9       	ldi	r24, 0x90	; 144
    19a6:	91 e0       	ldi	r25, 0x01	; 1
    19a8:	9c 83       	std	Y+4, r25	; 0x04
    19aa:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    19ac:	8b 81       	ldd	r24, Y+3	; 0x03
    19ae:	9c 81       	ldd	r25, Y+4	; 0x04
    19b0:	01 97       	sbiw	r24, 0x01	; 1
    19b2:	f1 f7       	brne	.-4      	; 0x19b0 <Lcd_videnablePulse+0x244>
    19b4:	9c 83       	std	Y+4, r25	; 0x04
    19b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19b8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ba:	9e 81       	ldd	r25, Y+6	; 0x06
    19bc:	01 97       	sbiw	r24, 0x01	; 1
    19be:	9e 83       	std	Y+6, r25	; 0x06
    19c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19c2:	8d 81       	ldd	r24, Y+5	; 0x05
    19c4:	9e 81       	ldd	r25, Y+6	; 0x06
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	69 f7       	brne	.-38     	; 0x19a4 <Lcd_videnablePulse+0x238>
    19ca:	14 c0       	rjmp	.+40     	; 0x19f4 <Lcd_videnablePulse+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19cc:	6f 81       	ldd	r22, Y+7	; 0x07
    19ce:	78 85       	ldd	r23, Y+8	; 0x08
    19d0:	89 85       	ldd	r24, Y+9	; 0x09
    19d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    19d4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19d8:	dc 01       	movw	r26, r24
    19da:	cb 01       	movw	r24, r22
    19dc:	9e 83       	std	Y+6, r25	; 0x06
    19de:	8d 83       	std	Y+5, r24	; 0x05
    19e0:	8d 81       	ldd	r24, Y+5	; 0x05
    19e2:	9e 81       	ldd	r25, Y+6	; 0x06
    19e4:	9a 83       	std	Y+2, r25	; 0x02
    19e6:	89 83       	std	Y+1, r24	; 0x01
    19e8:	89 81       	ldd	r24, Y+1	; 0x01
    19ea:	9a 81       	ldd	r25, Y+2	; 0x02
    19ec:	01 97       	sbiw	r24, 0x01	; 1
    19ee:	f1 f7       	brne	.-4      	; 0x19ec <Lcd_videnablePulse+0x280>
    19f0:	9a 83       	std	Y+2, r25	; 0x02
    19f2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    19f4:	a6 96       	adiw	r28, 0x26	; 38
    19f6:	0f b6       	in	r0, 0x3f	; 63
    19f8:	f8 94       	cli
    19fa:	de bf       	out	0x3e, r29	; 62
    19fc:	0f be       	out	0x3f, r0	; 63
    19fe:	cd bf       	out	0x3d, r28	; 61
    1a00:	cf 91       	pop	r28
    1a02:	df 91       	pop	r29
    1a04:	08 95       	ret

00001a06 <Lcd_vidDisplayChar>:
void Lcd_vidDisplayChar(u8 chr)
{
    1a06:	df 93       	push	r29
    1a08:	cf 93       	push	r28
    1a0a:	00 d0       	rcall	.+0      	; 0x1a0c <Lcd_vidDisplayChar+0x6>
    1a0c:	0f 92       	push	r0
    1a0e:	cd b7       	in	r28, 0x3d	; 61
    1a10:	de b7       	in	r29, 0x3e	; 62
    1a12:	8b 83       	std	Y+3, r24	; 0x03
	0b1101  1001

	1101   0000
	1001   0000
*/
	u8 loc_MSB = (chr & ~LCD_MASK);
    1a14:	8b 81       	ldd	r24, Y+3	; 0x03
    1a16:	80 7f       	andi	r24, 0xF0	; 240
    1a18:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = (chr<<4);
    1a1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1c:	82 95       	swap	r24
    1a1e:	80 7f       	andi	r24, 0xF0	; 240
    1a20:	89 83       	std	Y+1, r24	; 0x01
	//RS->1
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	61 e0       	ldi	r22, 0x01	; 1
    1a26:	41 e0       	ldi	r20, 0x01	; 1
    1a28:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    1a2c:	80 e0       	ldi	r24, 0x00	; 0
    1a2e:	6a 81       	ldd	r22, Y+2	; 0x02
    1a30:	4f e0       	ldi	r20, 0x0F	; 15
    1a32:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1a36:	0e 94 b6 0b 	call	0x176c	; 0x176c <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    1a3a:	80 e0       	ldi	r24, 0x00	; 0
    1a3c:	69 81       	ldd	r22, Y+1	; 0x01
    1a3e:	4f e0       	ldi	r20, 0x0F	; 15
    1a40:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1a44:	0e 94 b6 0b 	call	0x176c	; 0x176c <Lcd_videnablePulse>
}
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	0f 90       	pop	r0
    1a4e:	cf 91       	pop	r28
    1a50:	df 91       	pop	r29
    1a52:	08 95       	ret

00001a54 <Lcd_vidCmd>:
void Lcd_vidCmd(lcd_Cmd_t cmd)
{
    1a54:	df 93       	push	r29
    1a56:	cf 93       	push	r28
    1a58:	00 d0       	rcall	.+0      	; 0x1a5a <Lcd_vidCmd+0x6>
    1a5a:	0f 92       	push	r0
    1a5c:	cd b7       	in	r28, 0x3d	; 61
    1a5e:	de b7       	in	r29, 0x3e	; 62
    1a60:	8b 83       	std	Y+3, r24	; 0x03
	u8 loc_MSB = cmd & ~LCD_MASK;
    1a62:	8b 81       	ldd	r24, Y+3	; 0x03
    1a64:	80 7f       	andi	r24, 0xF0	; 240
    1a66:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = cmd<<4;
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	82 95       	swap	r24
    1a6c:	80 7f       	andi	r24, 0xF0	; 240
    1a6e:	89 83       	std	Y+1, r24	; 0x01
	//RS->0
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
    1a70:	81 e0       	ldi	r24, 0x01	; 1
    1a72:	61 e0       	ldi	r22, 0x01	; 1
    1a74:	40 e0       	ldi	r20, 0x00	; 0
    1a76:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    1a7a:	80 e0       	ldi	r24, 0x00	; 0
    1a7c:	6a 81       	ldd	r22, Y+2	; 0x02
    1a7e:	4f e0       	ldi	r20, 0x0F	; 15
    1a80:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1a84:	0e 94 b6 0b 	call	0x176c	; 0x176c <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    1a88:	80 e0       	ldi	r24, 0x00	; 0
    1a8a:	69 81       	ldd	r22, Y+1	; 0x01
    1a8c:	4f e0       	ldi	r20, 0x0F	; 15
    1a8e:	0e 94 67 11 	call	0x22ce	; 0x22ce <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1a92:	0e 94 b6 0b 	call	0x176c	; 0x176c <Lcd_videnablePulse>
}
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	0f 90       	pop	r0
    1a9c:	cf 91       	pop	r28
    1a9e:	df 91       	pop	r29
    1aa0:	08 95       	ret

00001aa2 <Lcd_vidRowColumn>:

void Lcd_vidRowColumn(u8 row, u8 col)
{
    1aa2:	df 93       	push	r29
    1aa4:	cf 93       	push	r28
    1aa6:	00 d0       	rcall	.+0      	; 0x1aa8 <Lcd_vidRowColumn+0x6>
    1aa8:	00 d0       	rcall	.+0      	; 0x1aaa <Lcd_vidRowColumn+0x8>
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
    1aae:	89 83       	std	Y+1, r24	; 0x01
    1ab0:	6a 83       	std	Y+2, r22	; 0x02
	switch (row)
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	28 2f       	mov	r18, r24
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	3c 83       	std	Y+4, r19	; 0x04
    1aba:	2b 83       	std	Y+3, r18	; 0x03
    1abc:	8b 81       	ldd	r24, Y+3	; 0x03
    1abe:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac0:	00 97       	sbiw	r24, 0x00	; 0
    1ac2:	31 f0       	breq	.+12     	; 0x1ad0 <Lcd_vidRowColumn+0x2e>
    1ac4:	2b 81       	ldd	r18, Y+3	; 0x03
    1ac6:	3c 81       	ldd	r19, Y+4	; 0x04
    1ac8:	21 30       	cpi	r18, 0x01	; 1
    1aca:	31 05       	cpc	r19, r1
    1acc:	31 f0       	breq	.+12     	; 0x1ada <Lcd_vidRowColumn+0x38>
    1ace:	09 c0       	rjmp	.+18     	; 0x1ae2 <Lcd_vidRowColumn+0x40>
	{
	case 0:
		Lcd_vidCmd(0x80 + col);
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	80 58       	subi	r24, 0x80	; 128
    1ad4:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
    1ad8:	04 c0       	rjmp	.+8      	; 0x1ae2 <Lcd_vidRowColumn+0x40>
		break;

	case 1:
		Lcd_vidCmd(0xC0 + col);
    1ada:	8a 81       	ldd	r24, Y+2	; 0x02
    1adc:	80 54       	subi	r24, 0x40	; 64
    1ade:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <Lcd_vidCmd>
		break;
	}
}
    1ae2:	0f 90       	pop	r0
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	0f 90       	pop	r0
    1aea:	cf 91       	pop	r28
    1aec:	df 91       	pop	r29
    1aee:	08 95       	ret

00001af0 <Lcd_vidDisplyStr>:
void Lcd_vidDisplyStr(u8* str)
{
    1af0:	df 93       	push	r29
    1af2:	cf 93       	push	r28
    1af4:	00 d0       	rcall	.+0      	; 0x1af6 <Lcd_vidDisplyStr+0x6>
    1af6:	cd b7       	in	r28, 0x3d	; 61
    1af8:	de b7       	in	r29, 0x3e	; 62
    1afa:	9a 83       	std	Y+2, r25	; 0x02
    1afc:	89 83       	std	Y+1, r24	; 0x01
    1afe:	0a c0       	rjmp	.+20     	; 0x1b14 <Lcd_vidDisplyStr+0x24>
	while (*str != '\0')
	{
		Lcd_vidDisplayChar(*str);
    1b00:	e9 81       	ldd	r30, Y+1	; 0x01
    1b02:	fa 81       	ldd	r31, Y+2	; 0x02
    1b04:	80 81       	ld	r24, Z
    1b06:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <Lcd_vidDisplayChar>
		str++;
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01
    1b0c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b0e:	01 96       	adiw	r24, 0x01	; 1
    1b10:	9a 83       	std	Y+2, r25	; 0x02
    1b12:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
}
void Lcd_vidDisplyStr(u8* str)
{
	while (*str != '\0')
    1b14:	e9 81       	ldd	r30, Y+1	; 0x01
    1b16:	fa 81       	ldd	r31, Y+2	; 0x02
    1b18:	80 81       	ld	r24, Z
    1b1a:	88 23       	and	r24, r24
    1b1c:	89 f7       	brne	.-30     	; 0x1b00 <Lcd_vidDisplyStr+0x10>
	{
		Lcd_vidDisplayChar(*str);
		str++;
	}
}
    1b1e:	0f 90       	pop	r0
    1b20:	0f 90       	pop	r0
    1b22:	cf 91       	pop	r28
    1b24:	df 91       	pop	r29
    1b26:	08 95       	ret

00001b28 <Lcd_vidDisplyInt>:

void Lcd_vidDisplyInt(u32 num)
{
    1b28:	df 93       	push	r29
    1b2a:	cf 93       	push	r28
    1b2c:	cd b7       	in	r28, 0x3d	; 61
    1b2e:	de b7       	in	r29, 0x3e	; 62
    1b30:	29 97       	sbiw	r28, 0x09	; 9
    1b32:	0f b6       	in	r0, 0x3f	; 63
    1b34:	f8 94       	cli
    1b36:	de bf       	out	0x3e, r29	; 62
    1b38:	0f be       	out	0x3f, r0	; 63
    1b3a:	cd bf       	out	0x3d, r28	; 61
    1b3c:	6e 83       	std	Y+6, r22	; 0x06
    1b3e:	7f 83       	std	Y+7, r23	; 0x07
    1b40:	88 87       	std	Y+8, r24	; 0x08
    1b42:	99 87       	std	Y+9, r25	; 0x09
	u8 buffer[5];
	sprintf(buffer,"%d",num);
    1b44:	8d b7       	in	r24, 0x3d	; 61
    1b46:	9e b7       	in	r25, 0x3e	; 62
    1b48:	08 97       	sbiw	r24, 0x08	; 8
    1b4a:	0f b6       	in	r0, 0x3f	; 63
    1b4c:	f8 94       	cli
    1b4e:	9e bf       	out	0x3e, r25	; 62
    1b50:	0f be       	out	0x3f, r0	; 63
    1b52:	8d bf       	out	0x3d, r24	; 61
    1b54:	ed b7       	in	r30, 0x3d	; 61
    1b56:	fe b7       	in	r31, 0x3e	; 62
    1b58:	31 96       	adiw	r30, 0x01	; 1
    1b5a:	ce 01       	movw	r24, r28
    1b5c:	01 96       	adiw	r24, 0x01	; 1
    1b5e:	91 83       	std	Z+1, r25	; 0x01
    1b60:	80 83       	st	Z, r24
    1b62:	80 e6       	ldi	r24, 0x60	; 96
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	93 83       	std	Z+3, r25	; 0x03
    1b68:	82 83       	std	Z+2, r24	; 0x02
    1b6a:	8e 81       	ldd	r24, Y+6	; 0x06
    1b6c:	9f 81       	ldd	r25, Y+7	; 0x07
    1b6e:	a8 85       	ldd	r26, Y+8	; 0x08
    1b70:	b9 85       	ldd	r27, Y+9	; 0x09
    1b72:	84 83       	std	Z+4, r24	; 0x04
    1b74:	95 83       	std	Z+5, r25	; 0x05
    1b76:	a6 83       	std	Z+6, r26	; 0x06
    1b78:	b7 83       	std	Z+7, r27	; 0x07
    1b7a:	0e 94 16 13 	call	0x262c	; 0x262c <sprintf>
    1b7e:	8d b7       	in	r24, 0x3d	; 61
    1b80:	9e b7       	in	r25, 0x3e	; 62
    1b82:	08 96       	adiw	r24, 0x08	; 8
    1b84:	0f b6       	in	r0, 0x3f	; 63
    1b86:	f8 94       	cli
    1b88:	9e bf       	out	0x3e, r25	; 62
    1b8a:	0f be       	out	0x3f, r0	; 63
    1b8c:	8d bf       	out	0x3d, r24	; 61
	Lcd_vidDisplyStr(buffer);
    1b8e:	ce 01       	movw	r24, r28
    1b90:	01 96       	adiw	r24, 0x01	; 1
    1b92:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <Lcd_vidDisplyStr>
}
    1b96:	29 96       	adiw	r28, 0x09	; 9
    1b98:	0f b6       	in	r0, 0x3f	; 63
    1b9a:	f8 94       	cli
    1b9c:	de bf       	out	0x3e, r29	; 62
    1b9e:	0f be       	out	0x3f, r0	; 63
    1ba0:	cd bf       	out	0x3d, r28	; 61
    1ba2:	cf 91       	pop	r28
    1ba4:	df 91       	pop	r29
    1ba6:	08 95       	ret

00001ba8 <Keypad_vidinit>:
		{'7','8','9','C'},
		{'*','0','#','D'}
};

void Keypad_vidinit(void)
{
    1ba8:	df 93       	push	r29
    1baa:	cf 93       	push	r28
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
	/*	Configure Rows Pins as input	*/
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN0, DIO_INPUT);
    1bb0:	82 e0       	ldi	r24, 0x02	; 2
    1bb2:	60 e0       	ldi	r22, 0x00	; 0
    1bb4:	40 e0       	ldi	r20, 0x00	; 0
    1bb6:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN1, DIO_INPUT);
    1bba:	82 e0       	ldi	r24, 0x02	; 2
    1bbc:	61 e0       	ldi	r22, 0x01	; 1
    1bbe:	40 e0       	ldi	r20, 0x00	; 0
    1bc0:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN2, DIO_INPUT);
    1bc4:	82 e0       	ldi	r24, 0x02	; 2
    1bc6:	62 e0       	ldi	r22, 0x02	; 2
    1bc8:	40 e0       	ldi	r20, 0x00	; 0
    1bca:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN3, DIO_INPUT);
    1bce:	82 e0       	ldi	r24, 0x02	; 2
    1bd0:	63 e0       	ldi	r22, 0x03	; 3
    1bd2:	40 e0       	ldi	r20, 0x00	; 0
    1bd4:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>

	/*	Configure Columns Pins as output	*/
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN4, DIO_OUTPUT);
    1bd8:	82 e0       	ldi	r24, 0x02	; 2
    1bda:	64 e0       	ldi	r22, 0x04	; 4
    1bdc:	41 e0       	ldi	r20, 0x01	; 1
    1bde:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN5, DIO_OUTPUT);
    1be2:	82 e0       	ldi	r24, 0x02	; 2
    1be4:	65 e0       	ldi	r22, 0x05	; 5
    1be6:	41 e0       	ldi	r20, 0x01	; 1
    1be8:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN6, DIO_OUTPUT);
    1bec:	82 e0       	ldi	r24, 0x02	; 2
    1bee:	66 e0       	ldi	r22, 0x06	; 6
    1bf0:	41 e0       	ldi	r20, 0x01	; 1
    1bf2:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
    1bf6:	82 e0       	ldi	r24, 0x02	; 2
    1bf8:	67 e0       	ldi	r22, 0x07	; 7
    1bfa:	41 e0       	ldi	r20, 0x01	; 1
    1bfc:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>

	/*	initialize output columns with high	*/
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_HIGH);
    1c00:	82 e0       	ldi	r24, 0x02	; 2
    1c02:	64 e0       	ldi	r22, 0x04	; 4
    1c04:	41 e0       	ldi	r20, 0x01	; 1
    1c06:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_HIGH);
    1c0a:	82 e0       	ldi	r24, 0x02	; 2
    1c0c:	65 e0       	ldi	r22, 0x05	; 5
    1c0e:	41 e0       	ldi	r20, 0x01	; 1
    1c10:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_HIGH);
    1c14:	82 e0       	ldi	r24, 0x02	; 2
    1c16:	66 e0       	ldi	r22, 0x06	; 6
    1c18:	41 e0       	ldi	r20, 0x01	; 1
    1c1a:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    1c1e:	82 e0       	ldi	r24, 0x02	; 2
    1c20:	67 e0       	ldi	r22, 0x07	; 7
    1c22:	41 e0       	ldi	r20, 0x01	; 1
    1c24:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
}
    1c28:	cf 91       	pop	r28
    1c2a:	df 91       	pop	r29
    1c2c:	08 95       	ret

00001c2e <Keypad_udtIsPressed>:

boolean Keypad_udtIsPressed()
{
    1c2e:	df 93       	push	r29
    1c30:	cf 93       	push	r28
    1c32:	0f 92       	push	r0
    1c34:	cd b7       	in	r28, 0x3d	; 61
    1c36:	de b7       	in	r29, 0x3e	; 62
	if (
    1c38:	82 e0       	ldi	r24, 0x02	; 2
    1c3a:	60 e0       	ldi	r22, 0x00	; 0
    1c3c:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1c40:	81 30       	cpi	r24, 0x01	; 1
    1c42:	91 f0       	breq	.+36     	; 0x1c68 <Keypad_udtIsPressed+0x3a>
    1c44:	82 e0       	ldi	r24, 0x02	; 2
    1c46:	61 e0       	ldi	r22, 0x01	; 1
    1c48:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1c4c:	81 30       	cpi	r24, 0x01	; 1
    1c4e:	61 f0       	breq	.+24     	; 0x1c68 <Keypad_udtIsPressed+0x3a>
    1c50:	82 e0       	ldi	r24, 0x02	; 2
    1c52:	62 e0       	ldi	r22, 0x02	; 2
    1c54:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1c58:	81 30       	cpi	r24, 0x01	; 1
    1c5a:	31 f0       	breq	.+12     	; 0x1c68 <Keypad_udtIsPressed+0x3a>
    1c5c:	82 e0       	ldi	r24, 0x02	; 2
    1c5e:	63 e0       	ldi	r22, 0x03	; 3
    1c60:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1c64:	81 30       	cpi	r24, 0x01	; 1
    1c66:	19 f4       	brne	.+6      	; 0x1c6e <Keypad_udtIsPressed+0x40>
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN1) == DIO_HIGH)||
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN2) == DIO_HIGH)||
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN3) == DIO_HIGH)
	)
	{
		return TRUE;
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	89 83       	std	Y+1, r24	; 0x01
    1c6c:	01 c0       	rjmp	.+2      	; 0x1c70 <Keypad_udtIsPressed+0x42>
	}
	else
	{
		return FALSE;
    1c6e:	19 82       	std	Y+1, r1	; 0x01
    1c70:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
    1c72:	0f 90       	pop	r0
    1c74:	cf 91       	pop	r28
    1c76:	df 91       	pop	r29
    1c78:	08 95       	ret

00001c7a <Keypad_udtgetRow>:

kp_row_t Keypad_udtgetRow(void)
{
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	0f 92       	push	r0
    1c80:	cd b7       	in	r28, 0x3d	; 61
    1c82:	de b7       	in	r29, 0x3e	; 62
	kp_row_t loc_row = KP_NOROW;
    1c84:	84 e0       	ldi	r24, 0x04	; 4
    1c86:	89 83       	std	Y+1, r24	; 0x01

	if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN0) == DIO_HIGH)
    1c88:	82 e0       	ldi	r24, 0x02	; 2
    1c8a:	60 e0       	ldi	r22, 0x00	; 0
    1c8c:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1c90:	81 30       	cpi	r24, 0x01	; 1
    1c92:	11 f4       	brne	.+4      	; 0x1c98 <Keypad_udtgetRow+0x1e>
	{
		loc_row=KP_ROW0;
    1c94:	19 82       	std	Y+1, r1	; 0x01
    1c96:	1d c0       	rjmp	.+58     	; 0x1cd2 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN1) == DIO_HIGH)
    1c98:	82 e0       	ldi	r24, 0x02	; 2
    1c9a:	61 e0       	ldi	r22, 0x01	; 1
    1c9c:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1ca0:	81 30       	cpi	r24, 0x01	; 1
    1ca2:	19 f4       	brne	.+6      	; 0x1caa <Keypad_udtgetRow+0x30>
	{
		loc_row=KP_ROW1;
    1ca4:	81 e0       	ldi	r24, 0x01	; 1
    1ca6:	89 83       	std	Y+1, r24	; 0x01
    1ca8:	14 c0       	rjmp	.+40     	; 0x1cd2 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN2) == DIO_HIGH)
    1caa:	82 e0       	ldi	r24, 0x02	; 2
    1cac:	62 e0       	ldi	r22, 0x02	; 2
    1cae:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1cb2:	81 30       	cpi	r24, 0x01	; 1
    1cb4:	19 f4       	brne	.+6      	; 0x1cbc <Keypad_udtgetRow+0x42>
	{
		loc_row=KP_ROW2;
    1cb6:	82 e0       	ldi	r24, 0x02	; 2
    1cb8:	89 83       	std	Y+1, r24	; 0x01
    1cba:	0b c0       	rjmp	.+22     	; 0x1cd2 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN3) == DIO_HIGH)
    1cbc:	82 e0       	ldi	r24, 0x02	; 2
    1cbe:	63 e0       	ldi	r22, 0x03	; 3
    1cc0:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1cc4:	81 30       	cpi	r24, 0x01	; 1
    1cc6:	19 f4       	brne	.+6      	; 0x1cce <Keypad_udtgetRow+0x54>
	{
		loc_row=KP_ROW3;
    1cc8:	83 e0       	ldi	r24, 0x03	; 3
    1cca:	89 83       	std	Y+1, r24	; 0x01
    1ccc:	02 c0       	rjmp	.+4      	; 0x1cd2 <Keypad_udtgetRow+0x58>
	}
	else
	{
		loc_row = KP_NOROW;
    1cce:	84 e0       	ldi	r24, 0x04	; 4
    1cd0:	89 83       	std	Y+1, r24	; 0x01
	}
	return loc_row;
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cd4:	0f 90       	pop	r0
    1cd6:	cf 91       	pop	r28
    1cd8:	df 91       	pop	r29
    1cda:	08 95       	ret

00001cdc <Keypad_udtgetCol>:

kp_col_t Keypad_udtgetCol(kp_row_t current_row)
{
    1cdc:	df 93       	push	r29
    1cde:	cf 93       	push	r28
    1ce0:	00 d0       	rcall	.+0      	; 0x1ce2 <Keypad_udtgetCol+0x6>
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	8a 83       	std	Y+2, r24	; 0x02
	kp_col_t loc_column = KP_NOCOL;
    1ce8:	84 e0       	ldi	r24, 0x04	; 4
    1cea:	89 83       	std	Y+1, r24	; 0x01

	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_HIGH);
    1cec:	82 e0       	ldi	r24, 0x02	; 2
    1cee:	64 e0       	ldi	r22, 0x04	; 4
    1cf0:	41 e0       	ldi	r20, 0x01	; 1
    1cf2:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1cf6:	82 e0       	ldi	r24, 0x02	; 2
    1cf8:	65 e0       	ldi	r22, 0x05	; 5
    1cfa:	40 e0       	ldi	r20, 0x00	; 0
    1cfc:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1d00:	82 e0       	ldi	r24, 0x02	; 2
    1d02:	66 e0       	ldi	r22, 0x06	; 6
    1d04:	40 e0       	ldi	r20, 0x00	; 0
    1d06:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1d0a:	82 e0       	ldi	r24, 0x02	; 2
    1d0c:	67 e0       	ldi	r22, 0x07	; 7
    1d0e:	40 e0       	ldi	r20, 0x00	; 0
    1d10:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

	if (Keypad_udtgetRow() == current_row)
    1d14:	0e 94 3d 0e 	call	0x1c7a	; 0x1c7a <Keypad_udtgetRow>
    1d18:	98 2f       	mov	r25, r24
    1d1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d1c:	98 17       	cp	r25, r24
    1d1e:	11 f4       	brne	.+4      	; 0x1d24 <Keypad_udtgetCol+0x48>
	{
		loc_column = KP_COL0;
    1d20:	19 82       	std	Y+1, r1	; 0x01
    1d22:	56 c0       	rjmp	.+172    	; 0x1dd0 <Keypad_udtgetCol+0xf4>
	}
	else
	{
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1d24:	82 e0       	ldi	r24, 0x02	; 2
    1d26:	64 e0       	ldi	r22, 0x04	; 4
    1d28:	40 e0       	ldi	r20, 0x00	; 0
    1d2a:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_HIGH);
    1d2e:	82 e0       	ldi	r24, 0x02	; 2
    1d30:	65 e0       	ldi	r22, 0x05	; 5
    1d32:	41 e0       	ldi	r20, 0x01	; 1
    1d34:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1d38:	82 e0       	ldi	r24, 0x02	; 2
    1d3a:	66 e0       	ldi	r22, 0x06	; 6
    1d3c:	40 e0       	ldi	r20, 0x00	; 0
    1d3e:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1d42:	82 e0       	ldi	r24, 0x02	; 2
    1d44:	67 e0       	ldi	r22, 0x07	; 7
    1d46:	40 e0       	ldi	r20, 0x00	; 0
    1d48:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

		if (Keypad_udtgetRow() == current_row)
    1d4c:	0e 94 3d 0e 	call	0x1c7a	; 0x1c7a <Keypad_udtgetRow>
    1d50:	98 2f       	mov	r25, r24
    1d52:	8a 81       	ldd	r24, Y+2	; 0x02
    1d54:	98 17       	cp	r25, r24
    1d56:	19 f4       	brne	.+6      	; 0x1d5e <Keypad_udtgetCol+0x82>
		{
			loc_column = KP_COL1;
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	89 83       	std	Y+1, r24	; 0x01
    1d5c:	39 c0       	rjmp	.+114    	; 0x1dd0 <Keypad_udtgetCol+0xf4>
		}
		else
		{
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1d5e:	82 e0       	ldi	r24, 0x02	; 2
    1d60:	64 e0       	ldi	r22, 0x04	; 4
    1d62:	40 e0       	ldi	r20, 0x00	; 0
    1d64:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1d68:	82 e0       	ldi	r24, 0x02	; 2
    1d6a:	65 e0       	ldi	r22, 0x05	; 5
    1d6c:	40 e0       	ldi	r20, 0x00	; 0
    1d6e:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_HIGH);
    1d72:	82 e0       	ldi	r24, 0x02	; 2
    1d74:	66 e0       	ldi	r22, 0x06	; 6
    1d76:	41 e0       	ldi	r20, 0x01	; 1
    1d78:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1d7c:	82 e0       	ldi	r24, 0x02	; 2
    1d7e:	67 e0       	ldi	r22, 0x07	; 7
    1d80:	40 e0       	ldi	r20, 0x00	; 0
    1d82:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

			if (Keypad_udtgetRow() == current_row)
    1d86:	0e 94 3d 0e 	call	0x1c7a	; 0x1c7a <Keypad_udtgetRow>
    1d8a:	98 2f       	mov	r25, r24
    1d8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d8e:	98 17       	cp	r25, r24
    1d90:	19 f4       	brne	.+6      	; 0x1d98 <Keypad_udtgetCol+0xbc>
			{
				loc_column = KP_COL2;
    1d92:	82 e0       	ldi	r24, 0x02	; 2
    1d94:	89 83       	std	Y+1, r24	; 0x01
    1d96:	1c c0       	rjmp	.+56     	; 0x1dd0 <Keypad_udtgetCol+0xf4>
			}
			else
			{
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1d98:	82 e0       	ldi	r24, 0x02	; 2
    1d9a:	64 e0       	ldi	r22, 0x04	; 4
    1d9c:	40 e0       	ldi	r20, 0x00	; 0
    1d9e:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1da2:	82 e0       	ldi	r24, 0x02	; 2
    1da4:	65 e0       	ldi	r22, 0x05	; 5
    1da6:	40 e0       	ldi	r20, 0x00	; 0
    1da8:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1dac:	82 e0       	ldi	r24, 0x02	; 2
    1dae:	66 e0       	ldi	r22, 0x06	; 6
    1db0:	40 e0       	ldi	r20, 0x00	; 0
    1db2:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    1db6:	82 e0       	ldi	r24, 0x02	; 2
    1db8:	67 e0       	ldi	r22, 0x07	; 7
    1dba:	41 e0       	ldi	r20, 0x01	; 1
    1dbc:	0e 94 84 10 	call	0x2108	; 0x2108 <Dio_vidwriteChanel>

				if (Keypad_udtgetRow() == current_row)
    1dc0:	0e 94 3d 0e 	call	0x1c7a	; 0x1c7a <Keypad_udtgetRow>
    1dc4:	98 2f       	mov	r25, r24
    1dc6:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc8:	98 17       	cp	r25, r24
    1dca:	11 f4       	brne	.+4      	; 0x1dd0 <Keypad_udtgetCol+0xf4>
				{
					loc_column = KP_COL3;
    1dcc:	83 e0       	ldi	r24, 0x03	; 3
    1dce:	89 83       	std	Y+1, r24	; 0x01

				}
			}
		}
	}
	return loc_column;
    1dd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dd2:	0f 90       	pop	r0
    1dd4:	0f 90       	pop	r0
    1dd6:	cf 91       	pop	r28
    1dd8:	df 91       	pop	r29
    1dda:	08 95       	ret

00001ddc <Keypad_u8GetButton>:

u8 Keypad_u8GetButton(void)
{
    1ddc:	df 93       	push	r29
    1dde:	cf 93       	push	r28
    1de0:	00 d0       	rcall	.+0      	; 0x1de2 <Keypad_u8GetButton+0x6>
    1de2:	0f 92       	push	r0
    1de4:	cd b7       	in	r28, 0x3d	; 61
    1de6:	de b7       	in	r29, 0x3e	; 62
	kp_row_t loc_row = KP_NOROW;
    1de8:	84 e0       	ldi	r24, 0x04	; 4
    1dea:	8b 83       	std	Y+3, r24	; 0x03
	kp_col_t loc_col = KP_NOCOL;
    1dec:	84 e0       	ldi	r24, 0x04	; 4
    1dee:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_button = 0xFF;
    1df0:	8f ef       	ldi	r24, 0xFF	; 255
    1df2:	89 83       	std	Y+1, r24	; 0x01

	Keypad_vidinit();
    1df4:	0e 94 d4 0d 	call	0x1ba8	; 0x1ba8 <Keypad_vidinit>

	if (Keypad_udtIsPressed() == TRUE)
    1df8:	0e 94 17 0e 	call	0x1c2e	; 0x1c2e <Keypad_udtIsPressed>
    1dfc:	81 30       	cpi	r24, 0x01	; 1
    1dfe:	c9 f4       	brne	.+50     	; 0x1e32 <Keypad_u8GetButton+0x56>
	{
		loc_row = Keypad_udtgetRow();
    1e00:	0e 94 3d 0e 	call	0x1c7a	; 0x1c7a <Keypad_udtgetRow>
    1e04:	8b 83       	std	Y+3, r24	; 0x03
		loc_col = Keypad_udtgetCol(loc_row);
    1e06:	8b 81       	ldd	r24, Y+3	; 0x03
    1e08:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <Keypad_udtgetCol>
    1e0c:	8a 83       	std	Y+2, r24	; 0x02
		loc_button = Keypad_Layout[loc_row][loc_col];
    1e0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e10:	48 2f       	mov	r20, r24
    1e12:	50 e0       	ldi	r21, 0x00	; 0
    1e14:	8a 81       	ldd	r24, Y+2	; 0x02
    1e16:	28 2f       	mov	r18, r24
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	ca 01       	movw	r24, r20
    1e1c:	88 0f       	add	r24, r24
    1e1e:	99 1f       	adc	r25, r25
    1e20:	88 0f       	add	r24, r24
    1e22:	99 1f       	adc	r25, r25
    1e24:	82 0f       	add	r24, r18
    1e26:	93 1f       	adc	r25, r19
    1e28:	fc 01       	movw	r30, r24
    1e2a:	e5 59       	subi	r30, 0x95	; 149
    1e2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e2e:	80 81       	ld	r24, Z
    1e30:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return loc_button;
    1e32:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	0f 90       	pop	r0
    1e3a:	cf 91       	pop	r28
    1e3c:	df 91       	pop	r29
    1e3e:	08 95       	ret

00001e40 <Button_vidbuttonInit>:
 *      Author: Eng_Fawzi
 */
#include "Button.h"
#include "Dio.h"
void Button_vidbuttonInit(void)
{
    1e40:	df 93       	push	r29
    1e42:	cf 93       	push	r28
    1e44:	cd b7       	in	r28, 0x3d	; 61
    1e46:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN0,DIO_INPUT);
    1e48:	81 e0       	ldi	r24, 0x01	; 1
    1e4a:	60 e0       	ldi	r22, 0x00	; 0
    1e4c:	40 e0       	ldi	r20, 0x00	; 0
    1e4e:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN4,DIO_INPUT);
    1e52:	81 e0       	ldi	r24, 0x01	; 1
    1e54:	64 e0       	ldi	r22, 0x04	; 4
    1e56:	40 e0       	ldi	r20, 0x00	; 0
    1e58:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD,DIO_PIN2,DIO_INPUT);
    1e5c:	83 e0       	ldi	r24, 0x03	; 3
    1e5e:	62 e0       	ldi	r22, 0x02	; 2
    1e60:	40 e0       	ldi	r20, 0x00	; 0
    1e62:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <Dio_vidconfigChanel>
}
    1e66:	cf 91       	pop	r28
    1e68:	df 91       	pop	r29
    1e6a:	08 95       	ret

00001e6c <Button_udtbuttonStatus>:

button_butStatus_t Button_udtbuttonStatus(button_buttonId_t butnId)
{
    1e6c:	df 93       	push	r29
    1e6e:	cf 93       	push	r28
    1e70:	00 d0       	rcall	.+0      	; 0x1e72 <Button_udtbuttonStatus+0x6>
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <Button_udtbuttonStatus+0x8>
    1e74:	cd b7       	in	r28, 0x3d	; 61
    1e76:	de b7       	in	r29, 0x3e	; 62
    1e78:	8a 83       	std	Y+2, r24	; 0x02
	button_butStatus_t loc_btnStatus = RELEASED;
    1e7a:	19 82       	std	Y+1, r1	; 0x01

	switch (butnId)
    1e7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e7e:	28 2f       	mov	r18, r24
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	3c 83       	std	Y+4, r19	; 0x04
    1e84:	2b 83       	std	Y+3, r18	; 0x03
    1e86:	8b 81       	ldd	r24, Y+3	; 0x03
    1e88:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8a:	81 30       	cpi	r24, 0x01	; 1
    1e8c:	91 05       	cpc	r25, r1
    1e8e:	a1 f0       	breq	.+40     	; 0x1eb8 <Button_udtbuttonStatus+0x4c>
    1e90:	2b 81       	ldd	r18, Y+3	; 0x03
    1e92:	3c 81       	ldd	r19, Y+4	; 0x04
    1e94:	22 30       	cpi	r18, 0x02	; 2
    1e96:	31 05       	cpc	r19, r1
    1e98:	d1 f0       	breq	.+52     	; 0x1ece <Button_udtbuttonStatus+0x62>
    1e9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e9e:	00 97       	sbiw	r24, 0x00	; 0
    1ea0:	01 f5       	brne	.+64     	; 0x1ee2 <Button_udtbuttonStatus+0x76>
	{
	case BUTTON0:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN0) == DIO_HIGH)
    1ea2:	81 e0       	ldi	r24, 0x01	; 1
    1ea4:	60 e0       	ldi	r22, 0x00	; 0
    1ea6:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1eaa:	81 30       	cpi	r24, 0x01	; 1
    1eac:	19 f4       	brne	.+6      	; 0x1eb4 <Button_udtbuttonStatus+0x48>
		{
			loc_btnStatus = PRESSED;
    1eae:	81 e0       	ldi	r24, 0x01	; 1
    1eb0:	89 83       	std	Y+1, r24	; 0x01
    1eb2:	17 c0       	rjmp	.+46     	; 0x1ee2 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1eb4:	19 82       	std	Y+1, r1	; 0x01
    1eb6:	15 c0       	rjmp	.+42     	; 0x1ee2 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON1:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN4) == DIO_HIGH)
    1eb8:	81 e0       	ldi	r24, 0x01	; 1
    1eba:	64 e0       	ldi	r22, 0x04	; 4
    1ebc:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1ec0:	81 30       	cpi	r24, 0x01	; 1
    1ec2:	19 f4       	brne	.+6      	; 0x1eca <Button_udtbuttonStatus+0x5e>
		{
			loc_btnStatus = PRESSED;
    1ec4:	81 e0       	ldi	r24, 0x01	; 1
    1ec6:	89 83       	std	Y+1, r24	; 0x01
    1ec8:	0c c0       	rjmp	.+24     	; 0x1ee2 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1eca:	19 82       	std	Y+1, r1	; 0x01
    1ecc:	0a c0       	rjmp	.+20     	; 0x1ee2 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON2:
		if (Dio_udtreadChanel(DIO_PORTD, DIO_PIN2) == DIO_HIGH)
    1ece:	83 e0       	ldi	r24, 0x03	; 3
    1ed0:	62 e0       	ldi	r22, 0x02	; 2
    1ed2:	0e 94 c3 11 	call	0x2386	; 0x2386 <Dio_udtreadChanel>
    1ed6:	81 30       	cpi	r24, 0x01	; 1
    1ed8:	19 f4       	brne	.+6      	; 0x1ee0 <Button_udtbuttonStatus+0x74>
		{
			loc_btnStatus = PRESSED;
    1eda:	81 e0       	ldi	r24, 0x01	; 1
    1edc:	89 83       	std	Y+1, r24	; 0x01
    1ede:	01 c0       	rjmp	.+2      	; 0x1ee2 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1ee0:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_btnStatus;
    1ee2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ee4:	0f 90       	pop	r0
    1ee6:	0f 90       	pop	r0
    1ee8:	0f 90       	pop	r0
    1eea:	0f 90       	pop	r0
    1eec:	cf 91       	pop	r28
    1eee:	df 91       	pop	r29
    1ef0:	08 95       	ret

00001ef2 <GINT_vidEnableAllInterrupts>:
 */
#include "GINT_Reg.h"
#include "Bit_Math.h"

void GINT_vidEnableAllInterrupts(void)
{
    1ef2:	df 93       	push	r29
    1ef4:	cf 93       	push	r28
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GINT_SREG_REG,7);
    1efa:	af e5       	ldi	r26, 0x5F	; 95
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	ef e5       	ldi	r30, 0x5F	; 95
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	80 81       	ld	r24, Z
    1f04:	80 68       	ori	r24, 0x80	; 128
    1f06:	8c 93       	st	X, r24
}
    1f08:	cf 91       	pop	r28
    1f0a:	df 91       	pop	r29
    1f0c:	08 95       	ret

00001f0e <GINT_vidDisableAllInterrupts>:
void GINT_vidDisableAllInterrupts(void)
{
    1f0e:	df 93       	push	r29
    1f10:	cf 93       	push	r28
    1f12:	cd b7       	in	r28, 0x3d	; 61
    1f14:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(GINT_SREG_REG,7);
    1f16:	af e5       	ldi	r26, 0x5F	; 95
    1f18:	b0 e0       	ldi	r27, 0x00	; 0
    1f1a:	ef e5       	ldi	r30, 0x5F	; 95
    1f1c:	f0 e0       	ldi	r31, 0x00	; 0
    1f1e:	80 81       	ld	r24, Z
    1f20:	8f 77       	andi	r24, 0x7F	; 127
    1f22:	8c 93       	st	X, r24
}
    1f24:	cf 91       	pop	r28
    1f26:	df 91       	pop	r29
    1f28:	08 95       	ret

00001f2a <EXTINT_vidEnableExtInt>:
#include "EXTINT_Types.h"
#include "EXTINT_Reg.h"
#include "Bit_Math.h"

void EXTINT_vidEnableExtInt(extint_intId_t intId, extint_sensId_t snensId)
{
    1f2a:	df 93       	push	r29
    1f2c:	cf 93       	push	r28
    1f2e:	00 d0       	rcall	.+0      	; 0x1f30 <EXTINT_vidEnableExtInt+0x6>
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
    1f34:	89 83       	std	Y+1, r24	; 0x01
    1f36:	6a 83       	std	Y+2, r22	; 0x02

}
    1f38:	0f 90       	pop	r0
    1f3a:	0f 90       	pop	r0
    1f3c:	cf 91       	pop	r28
    1f3e:	df 91       	pop	r29
    1f40:	08 95       	ret

00001f42 <Dio_vidconfigChanel>:
 */
#include "Dio.h"
#include "Bit_Math.h"

void Dio_vidconfigChanel(dio_port_t port, dio_pin_t pin,dio_dir_t dir)
{
    1f42:	df 93       	push	r29
    1f44:	cf 93       	push	r28
    1f46:	00 d0       	rcall	.+0      	; 0x1f48 <Dio_vidconfigChanel+0x6>
    1f48:	00 d0       	rcall	.+0      	; 0x1f4a <Dio_vidconfigChanel+0x8>
    1f4a:	0f 92       	push	r0
    1f4c:	cd b7       	in	r28, 0x3d	; 61
    1f4e:	de b7       	in	r29, 0x3e	; 62
    1f50:	89 83       	std	Y+1, r24	; 0x01
    1f52:	6a 83       	std	Y+2, r22	; 0x02
    1f54:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    1f56:	89 81       	ldd	r24, Y+1	; 0x01
    1f58:	28 2f       	mov	r18, r24
    1f5a:	30 e0       	ldi	r19, 0x00	; 0
    1f5c:	3d 83       	std	Y+5, r19	; 0x05
    1f5e:	2c 83       	std	Y+4, r18	; 0x04
    1f60:	8c 81       	ldd	r24, Y+4	; 0x04
    1f62:	9d 81       	ldd	r25, Y+5	; 0x05
    1f64:	81 30       	cpi	r24, 0x01	; 1
    1f66:	91 05       	cpc	r25, r1
    1f68:	09 f4       	brne	.+2      	; 0x1f6c <Dio_vidconfigChanel+0x2a>
    1f6a:	43 c0       	rjmp	.+134    	; 0x1ff2 <Dio_vidconfigChanel+0xb0>
    1f6c:	2c 81       	ldd	r18, Y+4	; 0x04
    1f6e:	3d 81       	ldd	r19, Y+5	; 0x05
    1f70:	22 30       	cpi	r18, 0x02	; 2
    1f72:	31 05       	cpc	r19, r1
    1f74:	2c f4       	brge	.+10     	; 0x1f80 <Dio_vidconfigChanel+0x3e>
    1f76:	8c 81       	ldd	r24, Y+4	; 0x04
    1f78:	9d 81       	ldd	r25, Y+5	; 0x05
    1f7a:	00 97       	sbiw	r24, 0x00	; 0
    1f7c:	71 f0       	breq	.+28     	; 0x1f9a <Dio_vidconfigChanel+0x58>
    1f7e:	bc c0       	rjmp	.+376    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
    1f80:	2c 81       	ldd	r18, Y+4	; 0x04
    1f82:	3d 81       	ldd	r19, Y+5	; 0x05
    1f84:	22 30       	cpi	r18, 0x02	; 2
    1f86:	31 05       	cpc	r19, r1
    1f88:	09 f4       	brne	.+2      	; 0x1f8c <Dio_vidconfigChanel+0x4a>
    1f8a:	5f c0       	rjmp	.+190    	; 0x204a <Dio_vidconfigChanel+0x108>
    1f8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1f8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1f90:	83 30       	cpi	r24, 0x03	; 3
    1f92:	91 05       	cpc	r25, r1
    1f94:	09 f4       	brne	.+2      	; 0x1f98 <Dio_vidconfigChanel+0x56>
    1f96:	85 c0       	rjmp	.+266    	; 0x20a2 <Dio_vidconfigChanel+0x160>
    1f98:	af c0       	rjmp	.+350    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
	{
	case DIO_PORTA:
		if (dir == DIO_INPUT)
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	88 23       	and	r24, r24
    1f9e:	a9 f4       	brne	.+42     	; 0x1fca <Dio_vidconfigChanel+0x88>
		{
			CLEAR_BIT(DIO_DDRA_REG,pin);
    1fa0:	aa e3       	ldi	r26, 0x3A	; 58
    1fa2:	b0 e0       	ldi	r27, 0x00	; 0
    1fa4:	ea e3       	ldi	r30, 0x3A	; 58
    1fa6:	f0 e0       	ldi	r31, 0x00	; 0
    1fa8:	80 81       	ld	r24, Z
    1faa:	48 2f       	mov	r20, r24
    1fac:	8a 81       	ldd	r24, Y+2	; 0x02
    1fae:	28 2f       	mov	r18, r24
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	81 e0       	ldi	r24, 0x01	; 1
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	02 2e       	mov	r0, r18
    1fb8:	02 c0       	rjmp	.+4      	; 0x1fbe <Dio_vidconfigChanel+0x7c>
    1fba:	88 0f       	add	r24, r24
    1fbc:	99 1f       	adc	r25, r25
    1fbe:	0a 94       	dec	r0
    1fc0:	e2 f7       	brpl	.-8      	; 0x1fba <Dio_vidconfigChanel+0x78>
    1fc2:	80 95       	com	r24
    1fc4:	84 23       	and	r24, r20
    1fc6:	8c 93       	st	X, r24
    1fc8:	97 c0       	rjmp	.+302    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRA_REG,pin);
    1fca:	aa e3       	ldi	r26, 0x3A	; 58
    1fcc:	b0 e0       	ldi	r27, 0x00	; 0
    1fce:	ea e3       	ldi	r30, 0x3A	; 58
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	80 81       	ld	r24, Z
    1fd4:	48 2f       	mov	r20, r24
    1fd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd8:	28 2f       	mov	r18, r24
    1fda:	30 e0       	ldi	r19, 0x00	; 0
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	02 2e       	mov	r0, r18
    1fe2:	02 c0       	rjmp	.+4      	; 0x1fe8 <Dio_vidconfigChanel+0xa6>
    1fe4:	88 0f       	add	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	0a 94       	dec	r0
    1fea:	e2 f7       	brpl	.-8      	; 0x1fe4 <Dio_vidconfigChanel+0xa2>
    1fec:	84 2b       	or	r24, r20
    1fee:	8c 93       	st	X, r24
    1ff0:	83 c0       	rjmp	.+262    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (dir == DIO_INPUT)
    1ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff4:	88 23       	and	r24, r24
    1ff6:	a9 f4       	brne	.+42     	; 0x2022 <Dio_vidconfigChanel+0xe0>
		{
			CLEAR_BIT(DIO_DDRB_REG,pin);
    1ff8:	a7 e3       	ldi	r26, 0x37	; 55
    1ffa:	b0 e0       	ldi	r27, 0x00	; 0
    1ffc:	e7 e3       	ldi	r30, 0x37	; 55
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	80 81       	ld	r24, Z
    2002:	48 2f       	mov	r20, r24
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	28 2f       	mov	r18, r24
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	81 e0       	ldi	r24, 0x01	; 1
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	02 2e       	mov	r0, r18
    2010:	02 c0       	rjmp	.+4      	; 0x2016 <Dio_vidconfigChanel+0xd4>
    2012:	88 0f       	add	r24, r24
    2014:	99 1f       	adc	r25, r25
    2016:	0a 94       	dec	r0
    2018:	e2 f7       	brpl	.-8      	; 0x2012 <Dio_vidconfigChanel+0xd0>
    201a:	80 95       	com	r24
    201c:	84 23       	and	r24, r20
    201e:	8c 93       	st	X, r24
    2020:	6b c0       	rjmp	.+214    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRB_REG,pin);
    2022:	a7 e3       	ldi	r26, 0x37	; 55
    2024:	b0 e0       	ldi	r27, 0x00	; 0
    2026:	e7 e3       	ldi	r30, 0x37	; 55
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	80 81       	ld	r24, Z
    202c:	48 2f       	mov	r20, r24
    202e:	8a 81       	ldd	r24, Y+2	; 0x02
    2030:	28 2f       	mov	r18, r24
    2032:	30 e0       	ldi	r19, 0x00	; 0
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	02 2e       	mov	r0, r18
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <Dio_vidconfigChanel+0xfe>
    203c:	88 0f       	add	r24, r24
    203e:	99 1f       	adc	r25, r25
    2040:	0a 94       	dec	r0
    2042:	e2 f7       	brpl	.-8      	; 0x203c <Dio_vidconfigChanel+0xfa>
    2044:	84 2b       	or	r24, r20
    2046:	8c 93       	st	X, r24
    2048:	57 c0       	rjmp	.+174    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (dir == DIO_INPUT)
    204a:	8b 81       	ldd	r24, Y+3	; 0x03
    204c:	88 23       	and	r24, r24
    204e:	a9 f4       	brne	.+42     	; 0x207a <Dio_vidconfigChanel+0x138>
		{
			CLEAR_BIT(DIO_DDRC_REG,pin);
    2050:	a4 e3       	ldi	r26, 0x34	; 52
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	e4 e3       	ldi	r30, 0x34	; 52
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	80 81       	ld	r24, Z
    205a:	48 2f       	mov	r20, r24
    205c:	8a 81       	ldd	r24, Y+2	; 0x02
    205e:	28 2f       	mov	r18, r24
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	02 2e       	mov	r0, r18
    2068:	02 c0       	rjmp	.+4      	; 0x206e <Dio_vidconfigChanel+0x12c>
    206a:	88 0f       	add	r24, r24
    206c:	99 1f       	adc	r25, r25
    206e:	0a 94       	dec	r0
    2070:	e2 f7       	brpl	.-8      	; 0x206a <Dio_vidconfigChanel+0x128>
    2072:	80 95       	com	r24
    2074:	84 23       	and	r24, r20
    2076:	8c 93       	st	X, r24
    2078:	3f c0       	rjmp	.+126    	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRC_REG,pin);
    207a:	a4 e3       	ldi	r26, 0x34	; 52
    207c:	b0 e0       	ldi	r27, 0x00	; 0
    207e:	e4 e3       	ldi	r30, 0x34	; 52
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	80 81       	ld	r24, Z
    2084:	48 2f       	mov	r20, r24
    2086:	8a 81       	ldd	r24, Y+2	; 0x02
    2088:	28 2f       	mov	r18, r24
    208a:	30 e0       	ldi	r19, 0x00	; 0
    208c:	81 e0       	ldi	r24, 0x01	; 1
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	02 2e       	mov	r0, r18
    2092:	02 c0       	rjmp	.+4      	; 0x2098 <Dio_vidconfigChanel+0x156>
    2094:	88 0f       	add	r24, r24
    2096:	99 1f       	adc	r25, r25
    2098:	0a 94       	dec	r0
    209a:	e2 f7       	brpl	.-8      	; 0x2094 <Dio_vidconfigChanel+0x152>
    209c:	84 2b       	or	r24, r20
    209e:	8c 93       	st	X, r24
    20a0:	2b c0       	rjmp	.+86     	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (dir == DIO_INPUT)
    20a2:	8b 81       	ldd	r24, Y+3	; 0x03
    20a4:	88 23       	and	r24, r24
    20a6:	a9 f4       	brne	.+42     	; 0x20d2 <Dio_vidconfigChanel+0x190>
		{
			CLEAR_BIT(DIO_DDRD_REG,pin);
    20a8:	a1 e3       	ldi	r26, 0x31	; 49
    20aa:	b0 e0       	ldi	r27, 0x00	; 0
    20ac:	e1 e3       	ldi	r30, 0x31	; 49
    20ae:	f0 e0       	ldi	r31, 0x00	; 0
    20b0:	80 81       	ld	r24, Z
    20b2:	48 2f       	mov	r20, r24
    20b4:	8a 81       	ldd	r24, Y+2	; 0x02
    20b6:	28 2f       	mov	r18, r24
    20b8:	30 e0       	ldi	r19, 0x00	; 0
    20ba:	81 e0       	ldi	r24, 0x01	; 1
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	02 2e       	mov	r0, r18
    20c0:	02 c0       	rjmp	.+4      	; 0x20c6 <Dio_vidconfigChanel+0x184>
    20c2:	88 0f       	add	r24, r24
    20c4:	99 1f       	adc	r25, r25
    20c6:	0a 94       	dec	r0
    20c8:	e2 f7       	brpl	.-8      	; 0x20c2 <Dio_vidconfigChanel+0x180>
    20ca:	80 95       	com	r24
    20cc:	84 23       	and	r24, r20
    20ce:	8c 93       	st	X, r24
    20d0:	13 c0       	rjmp	.+38     	; 0x20f8 <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRD_REG,pin);
    20d2:	a1 e3       	ldi	r26, 0x31	; 49
    20d4:	b0 e0       	ldi	r27, 0x00	; 0
    20d6:	e1 e3       	ldi	r30, 0x31	; 49
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	80 81       	ld	r24, Z
    20dc:	48 2f       	mov	r20, r24
    20de:	8a 81       	ldd	r24, Y+2	; 0x02
    20e0:	28 2f       	mov	r18, r24
    20e2:	30 e0       	ldi	r19, 0x00	; 0
    20e4:	81 e0       	ldi	r24, 0x01	; 1
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	02 2e       	mov	r0, r18
    20ea:	02 c0       	rjmp	.+4      	; 0x20f0 <Dio_vidconfigChanel+0x1ae>
    20ec:	88 0f       	add	r24, r24
    20ee:	99 1f       	adc	r25, r25
    20f0:	0a 94       	dec	r0
    20f2:	e2 f7       	brpl	.-8      	; 0x20ec <Dio_vidconfigChanel+0x1aa>
    20f4:	84 2b       	or	r24, r20
    20f6:	8c 93       	st	X, r24
		}
		break;
	}
}
    20f8:	0f 90       	pop	r0
    20fa:	0f 90       	pop	r0
    20fc:	0f 90       	pop	r0
    20fe:	0f 90       	pop	r0
    2100:	0f 90       	pop	r0
    2102:	cf 91       	pop	r28
    2104:	df 91       	pop	r29
    2106:	08 95       	ret

00002108 <Dio_vidwriteChanel>:

void Dio_vidwriteChanel(dio_port_t port, dio_pin_t pin,dio_level_t level)
{
    2108:	df 93       	push	r29
    210a:	cf 93       	push	r28
    210c:	00 d0       	rcall	.+0      	; 0x210e <Dio_vidwriteChanel+0x6>
    210e:	00 d0       	rcall	.+0      	; 0x2110 <Dio_vidwriteChanel+0x8>
    2110:	0f 92       	push	r0
    2112:	cd b7       	in	r28, 0x3d	; 61
    2114:	de b7       	in	r29, 0x3e	; 62
    2116:	89 83       	std	Y+1, r24	; 0x01
    2118:	6a 83       	std	Y+2, r22	; 0x02
    211a:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    211c:	89 81       	ldd	r24, Y+1	; 0x01
    211e:	28 2f       	mov	r18, r24
    2120:	30 e0       	ldi	r19, 0x00	; 0
    2122:	3d 83       	std	Y+5, r19	; 0x05
    2124:	2c 83       	std	Y+4, r18	; 0x04
    2126:	8c 81       	ldd	r24, Y+4	; 0x04
    2128:	9d 81       	ldd	r25, Y+5	; 0x05
    212a:	81 30       	cpi	r24, 0x01	; 1
    212c:	91 05       	cpc	r25, r1
    212e:	09 f4       	brne	.+2      	; 0x2132 <Dio_vidwriteChanel+0x2a>
    2130:	43 c0       	rjmp	.+134    	; 0x21b8 <Dio_vidwriteChanel+0xb0>
    2132:	2c 81       	ldd	r18, Y+4	; 0x04
    2134:	3d 81       	ldd	r19, Y+5	; 0x05
    2136:	22 30       	cpi	r18, 0x02	; 2
    2138:	31 05       	cpc	r19, r1
    213a:	2c f4       	brge	.+10     	; 0x2146 <Dio_vidwriteChanel+0x3e>
    213c:	8c 81       	ldd	r24, Y+4	; 0x04
    213e:	9d 81       	ldd	r25, Y+5	; 0x05
    2140:	00 97       	sbiw	r24, 0x00	; 0
    2142:	71 f0       	breq	.+28     	; 0x2160 <Dio_vidwriteChanel+0x58>
    2144:	bc c0       	rjmp	.+376    	; 0x22be <Dio_vidwriteChanel+0x1b6>
    2146:	2c 81       	ldd	r18, Y+4	; 0x04
    2148:	3d 81       	ldd	r19, Y+5	; 0x05
    214a:	22 30       	cpi	r18, 0x02	; 2
    214c:	31 05       	cpc	r19, r1
    214e:	09 f4       	brne	.+2      	; 0x2152 <Dio_vidwriteChanel+0x4a>
    2150:	5f c0       	rjmp	.+190    	; 0x2210 <Dio_vidwriteChanel+0x108>
    2152:	8c 81       	ldd	r24, Y+4	; 0x04
    2154:	9d 81       	ldd	r25, Y+5	; 0x05
    2156:	83 30       	cpi	r24, 0x03	; 3
    2158:	91 05       	cpc	r25, r1
    215a:	09 f4       	brne	.+2      	; 0x215e <Dio_vidwriteChanel+0x56>
    215c:	85 c0       	rjmp	.+266    	; 0x2268 <Dio_vidwriteChanel+0x160>
    215e:	af c0       	rjmp	.+350    	; 0x22be <Dio_vidwriteChanel+0x1b6>
	{
	case DIO_PORTA:
		if (level == DIO_HIGH)
    2160:	8b 81       	ldd	r24, Y+3	; 0x03
    2162:	81 30       	cpi	r24, 0x01	; 1
    2164:	a1 f4       	brne	.+40     	; 0x218e <Dio_vidwriteChanel+0x86>
		{
			SET_BIT(DIO_PORTA_REG,pin);
    2166:	ab e3       	ldi	r26, 0x3B	; 59
    2168:	b0 e0       	ldi	r27, 0x00	; 0
    216a:	eb e3       	ldi	r30, 0x3B	; 59
    216c:	f0 e0       	ldi	r31, 0x00	; 0
    216e:	80 81       	ld	r24, Z
    2170:	48 2f       	mov	r20, r24
    2172:	8a 81       	ldd	r24, Y+2	; 0x02
    2174:	28 2f       	mov	r18, r24
    2176:	30 e0       	ldi	r19, 0x00	; 0
    2178:	81 e0       	ldi	r24, 0x01	; 1
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	02 2e       	mov	r0, r18
    217e:	02 c0       	rjmp	.+4      	; 0x2184 <Dio_vidwriteChanel+0x7c>
    2180:	88 0f       	add	r24, r24
    2182:	99 1f       	adc	r25, r25
    2184:	0a 94       	dec	r0
    2186:	e2 f7       	brpl	.-8      	; 0x2180 <Dio_vidwriteChanel+0x78>
    2188:	84 2b       	or	r24, r20
    218a:	8c 93       	st	X, r24
    218c:	98 c0       	rjmp	.+304    	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTA_REG,pin);
    218e:	ab e3       	ldi	r26, 0x3B	; 59
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	eb e3       	ldi	r30, 0x3B	; 59
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	48 2f       	mov	r20, r24
    219a:	8a 81       	ldd	r24, Y+2	; 0x02
    219c:	28 2f       	mov	r18, r24
    219e:	30 e0       	ldi	r19, 0x00	; 0
    21a0:	81 e0       	ldi	r24, 0x01	; 1
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	02 2e       	mov	r0, r18
    21a6:	02 c0       	rjmp	.+4      	; 0x21ac <Dio_vidwriteChanel+0xa4>
    21a8:	88 0f       	add	r24, r24
    21aa:	99 1f       	adc	r25, r25
    21ac:	0a 94       	dec	r0
    21ae:	e2 f7       	brpl	.-8      	; 0x21a8 <Dio_vidwriteChanel+0xa0>
    21b0:	80 95       	com	r24
    21b2:	84 23       	and	r24, r20
    21b4:	8c 93       	st	X, r24
    21b6:	83 c0       	rjmp	.+262    	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (level == DIO_HIGH)
    21b8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ba:	81 30       	cpi	r24, 0x01	; 1
    21bc:	a1 f4       	brne	.+40     	; 0x21e6 <Dio_vidwriteChanel+0xde>
		{
			SET_BIT(DIO_PORTB_REG,pin);
    21be:	a8 e3       	ldi	r26, 0x38	; 56
    21c0:	b0 e0       	ldi	r27, 0x00	; 0
    21c2:	e8 e3       	ldi	r30, 0x38	; 56
    21c4:	f0 e0       	ldi	r31, 0x00	; 0
    21c6:	80 81       	ld	r24, Z
    21c8:	48 2f       	mov	r20, r24
    21ca:	8a 81       	ldd	r24, Y+2	; 0x02
    21cc:	28 2f       	mov	r18, r24
    21ce:	30 e0       	ldi	r19, 0x00	; 0
    21d0:	81 e0       	ldi	r24, 0x01	; 1
    21d2:	90 e0       	ldi	r25, 0x00	; 0
    21d4:	02 2e       	mov	r0, r18
    21d6:	02 c0       	rjmp	.+4      	; 0x21dc <Dio_vidwriteChanel+0xd4>
    21d8:	88 0f       	add	r24, r24
    21da:	99 1f       	adc	r25, r25
    21dc:	0a 94       	dec	r0
    21de:	e2 f7       	brpl	.-8      	; 0x21d8 <Dio_vidwriteChanel+0xd0>
    21e0:	84 2b       	or	r24, r20
    21e2:	8c 93       	st	X, r24
    21e4:	6c c0       	rjmp	.+216    	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTB_REG,pin);
    21e6:	a8 e3       	ldi	r26, 0x38	; 56
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	e8 e3       	ldi	r30, 0x38	; 56
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	48 2f       	mov	r20, r24
    21f2:	8a 81       	ldd	r24, Y+2	; 0x02
    21f4:	28 2f       	mov	r18, r24
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	81 e0       	ldi	r24, 0x01	; 1
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	02 2e       	mov	r0, r18
    21fe:	02 c0       	rjmp	.+4      	; 0x2204 <Dio_vidwriteChanel+0xfc>
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	0a 94       	dec	r0
    2206:	e2 f7       	brpl	.-8      	; 0x2200 <Dio_vidwriteChanel+0xf8>
    2208:	80 95       	com	r24
    220a:	84 23       	and	r24, r20
    220c:	8c 93       	st	X, r24
    220e:	57 c0       	rjmp	.+174    	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (level == DIO_HIGH)
    2210:	8b 81       	ldd	r24, Y+3	; 0x03
    2212:	81 30       	cpi	r24, 0x01	; 1
    2214:	a1 f4       	brne	.+40     	; 0x223e <Dio_vidwriteChanel+0x136>
		{
			SET_BIT(DIO_PORTC_REG,pin);
    2216:	a5 e3       	ldi	r26, 0x35	; 53
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	e5 e3       	ldi	r30, 0x35	; 53
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	80 81       	ld	r24, Z
    2220:	48 2f       	mov	r20, r24
    2222:	8a 81       	ldd	r24, Y+2	; 0x02
    2224:	28 2f       	mov	r18, r24
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	02 2e       	mov	r0, r18
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <Dio_vidwriteChanel+0x12c>
    2230:	88 0f       	add	r24, r24
    2232:	99 1f       	adc	r25, r25
    2234:	0a 94       	dec	r0
    2236:	e2 f7       	brpl	.-8      	; 0x2230 <Dio_vidwriteChanel+0x128>
    2238:	84 2b       	or	r24, r20
    223a:	8c 93       	st	X, r24
    223c:	40 c0       	rjmp	.+128    	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTC_REG,pin);
    223e:	a5 e3       	ldi	r26, 0x35	; 53
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	e5 e3       	ldi	r30, 0x35	; 53
    2244:	f0 e0       	ldi	r31, 0x00	; 0
    2246:	80 81       	ld	r24, Z
    2248:	48 2f       	mov	r20, r24
    224a:	8a 81       	ldd	r24, Y+2	; 0x02
    224c:	28 2f       	mov	r18, r24
    224e:	30 e0       	ldi	r19, 0x00	; 0
    2250:	81 e0       	ldi	r24, 0x01	; 1
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	02 2e       	mov	r0, r18
    2256:	02 c0       	rjmp	.+4      	; 0x225c <Dio_vidwriteChanel+0x154>
    2258:	88 0f       	add	r24, r24
    225a:	99 1f       	adc	r25, r25
    225c:	0a 94       	dec	r0
    225e:	e2 f7       	brpl	.-8      	; 0x2258 <Dio_vidwriteChanel+0x150>
    2260:	80 95       	com	r24
    2262:	84 23       	and	r24, r20
    2264:	8c 93       	st	X, r24
    2266:	2b c0       	rjmp	.+86     	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (level == DIO_HIGH)
    2268:	8b 81       	ldd	r24, Y+3	; 0x03
    226a:	81 30       	cpi	r24, 0x01	; 1
    226c:	a1 f4       	brne	.+40     	; 0x2296 <Dio_vidwriteChanel+0x18e>
		{
			SET_BIT(DIO_PORTD_REG,pin);
    226e:	a2 e3       	ldi	r26, 0x32	; 50
    2270:	b0 e0       	ldi	r27, 0x00	; 0
    2272:	e2 e3       	ldi	r30, 0x32	; 50
    2274:	f0 e0       	ldi	r31, 0x00	; 0
    2276:	80 81       	ld	r24, Z
    2278:	48 2f       	mov	r20, r24
    227a:	8a 81       	ldd	r24, Y+2	; 0x02
    227c:	28 2f       	mov	r18, r24
    227e:	30 e0       	ldi	r19, 0x00	; 0
    2280:	81 e0       	ldi	r24, 0x01	; 1
    2282:	90 e0       	ldi	r25, 0x00	; 0
    2284:	02 2e       	mov	r0, r18
    2286:	02 c0       	rjmp	.+4      	; 0x228c <Dio_vidwriteChanel+0x184>
    2288:	88 0f       	add	r24, r24
    228a:	99 1f       	adc	r25, r25
    228c:	0a 94       	dec	r0
    228e:	e2 f7       	brpl	.-8      	; 0x2288 <Dio_vidwriteChanel+0x180>
    2290:	84 2b       	or	r24, r20
    2292:	8c 93       	st	X, r24
    2294:	14 c0       	rjmp	.+40     	; 0x22be <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTD_REG,pin);
    2296:	a2 e3       	ldi	r26, 0x32	; 50
    2298:	b0 e0       	ldi	r27, 0x00	; 0
    229a:	e2 e3       	ldi	r30, 0x32	; 50
    229c:	f0 e0       	ldi	r31, 0x00	; 0
    229e:	80 81       	ld	r24, Z
    22a0:	48 2f       	mov	r20, r24
    22a2:	8a 81       	ldd	r24, Y+2	; 0x02
    22a4:	28 2f       	mov	r18, r24
    22a6:	30 e0       	ldi	r19, 0x00	; 0
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	90 e0       	ldi	r25, 0x00	; 0
    22ac:	02 2e       	mov	r0, r18
    22ae:	02 c0       	rjmp	.+4      	; 0x22b4 <Dio_vidwriteChanel+0x1ac>
    22b0:	88 0f       	add	r24, r24
    22b2:	99 1f       	adc	r25, r25
    22b4:	0a 94       	dec	r0
    22b6:	e2 f7       	brpl	.-8      	; 0x22b0 <Dio_vidwriteChanel+0x1a8>
    22b8:	80 95       	com	r24
    22ba:	84 23       	and	r24, r20
    22bc:	8c 93       	st	X, r24
		}
		break;
	}
}
    22be:	0f 90       	pop	r0
    22c0:	0f 90       	pop	r0
    22c2:	0f 90       	pop	r0
    22c4:	0f 90       	pop	r0
    22c6:	0f 90       	pop	r0
    22c8:	cf 91       	pop	r28
    22ca:	df 91       	pop	r29
    22cc:	08 95       	ret

000022ce <Dio_vidWriteChanelGroup>:

void Dio_vidWriteChanelGroup(dio_port_t port, u8 data, u8 mask)
{
    22ce:	df 93       	push	r29
    22d0:	cf 93       	push	r28
    22d2:	00 d0       	rcall	.+0      	; 0x22d4 <Dio_vidWriteChanelGroup+0x6>
    22d4:	00 d0       	rcall	.+0      	; 0x22d6 <Dio_vidWriteChanelGroup+0x8>
    22d6:	0f 92       	push	r0
    22d8:	cd b7       	in	r28, 0x3d	; 61
    22da:	de b7       	in	r29, 0x3e	; 62
    22dc:	89 83       	std	Y+1, r24	; 0x01
    22de:	6a 83       	std	Y+2, r22	; 0x02
    22e0:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    22e2:	89 81       	ldd	r24, Y+1	; 0x01
    22e4:	28 2f       	mov	r18, r24
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	3d 83       	std	Y+5, r19	; 0x05
    22ea:	2c 83       	std	Y+4, r18	; 0x04
    22ec:	8c 81       	ldd	r24, Y+4	; 0x04
    22ee:	9d 81       	ldd	r25, Y+5	; 0x05
    22f0:	81 30       	cpi	r24, 0x01	; 1
    22f2:	91 05       	cpc	r25, r1
    22f4:	01 f1       	breq	.+64     	; 0x2336 <Dio_vidWriteChanelGroup+0x68>
    22f6:	2c 81       	ldd	r18, Y+4	; 0x04
    22f8:	3d 81       	ldd	r19, Y+5	; 0x05
    22fa:	22 30       	cpi	r18, 0x02	; 2
    22fc:	31 05       	cpc	r19, r1
    22fe:	2c f4       	brge	.+10     	; 0x230a <Dio_vidWriteChanelGroup+0x3c>
    2300:	8c 81       	ldd	r24, Y+4	; 0x04
    2302:	9d 81       	ldd	r25, Y+5	; 0x05
    2304:	00 97       	sbiw	r24, 0x00	; 0
    2306:	61 f0       	breq	.+24     	; 0x2320 <Dio_vidWriteChanelGroup+0x52>
    2308:	36 c0       	rjmp	.+108    	; 0x2376 <Dio_vidWriteChanelGroup+0xa8>
    230a:	2c 81       	ldd	r18, Y+4	; 0x04
    230c:	3d 81       	ldd	r19, Y+5	; 0x05
    230e:	22 30       	cpi	r18, 0x02	; 2
    2310:	31 05       	cpc	r19, r1
    2312:	e1 f0       	breq	.+56     	; 0x234c <Dio_vidWriteChanelGroup+0x7e>
    2314:	8c 81       	ldd	r24, Y+4	; 0x04
    2316:	9d 81       	ldd	r25, Y+5	; 0x05
    2318:	83 30       	cpi	r24, 0x03	; 3
    231a:	91 05       	cpc	r25, r1
    231c:	11 f1       	breq	.+68     	; 0x2362 <Dio_vidWriteChanelGroup+0x94>
    231e:	2b c0       	rjmp	.+86     	; 0x2376 <Dio_vidWriteChanelGroup+0xa8>
	{
	case DIO_PORTA:
		DIO_PORTA_REG = (DIO_PORTA_REG & mask)|(data);
    2320:	ab e3       	ldi	r26, 0x3B	; 59
    2322:	b0 e0       	ldi	r27, 0x00	; 0
    2324:	eb e3       	ldi	r30, 0x3B	; 59
    2326:	f0 e0       	ldi	r31, 0x00	; 0
    2328:	90 81       	ld	r25, Z
    232a:	8b 81       	ldd	r24, Y+3	; 0x03
    232c:	98 23       	and	r25, r24
    232e:	8a 81       	ldd	r24, Y+2	; 0x02
    2330:	89 2b       	or	r24, r25
    2332:	8c 93       	st	X, r24
    2334:	20 c0       	rjmp	.+64     	; 0x2376 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTB:
		DIO_PORTB_REG = (DIO_PORTB_REG & mask)|(data);
    2336:	a8 e3       	ldi	r26, 0x38	; 56
    2338:	b0 e0       	ldi	r27, 0x00	; 0
    233a:	e8 e3       	ldi	r30, 0x38	; 56
    233c:	f0 e0       	ldi	r31, 0x00	; 0
    233e:	90 81       	ld	r25, Z
    2340:	8b 81       	ldd	r24, Y+3	; 0x03
    2342:	98 23       	and	r25, r24
    2344:	8a 81       	ldd	r24, Y+2	; 0x02
    2346:	89 2b       	or	r24, r25
    2348:	8c 93       	st	X, r24
    234a:	15 c0       	rjmp	.+42     	; 0x2376 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTC:
		DIO_PORTC_REG = (DIO_PORTC_REG & mask)|(data);
    234c:	a5 e3       	ldi	r26, 0x35	; 53
    234e:	b0 e0       	ldi	r27, 0x00	; 0
    2350:	e5 e3       	ldi	r30, 0x35	; 53
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	90 81       	ld	r25, Z
    2356:	8b 81       	ldd	r24, Y+3	; 0x03
    2358:	98 23       	and	r25, r24
    235a:	8a 81       	ldd	r24, Y+2	; 0x02
    235c:	89 2b       	or	r24, r25
    235e:	8c 93       	st	X, r24
    2360:	0a c0       	rjmp	.+20     	; 0x2376 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTD:
		DIO_PORTD_REG = (DIO_PORTD_REG & mask)|(data);
    2362:	a2 e3       	ldi	r26, 0x32	; 50
    2364:	b0 e0       	ldi	r27, 0x00	; 0
    2366:	e2 e3       	ldi	r30, 0x32	; 50
    2368:	f0 e0       	ldi	r31, 0x00	; 0
    236a:	90 81       	ld	r25, Z
    236c:	8b 81       	ldd	r24, Y+3	; 0x03
    236e:	98 23       	and	r25, r24
    2370:	8a 81       	ldd	r24, Y+2	; 0x02
    2372:	89 2b       	or	r24, r25
    2374:	8c 93       	st	X, r24
		break;
	}
}
    2376:	0f 90       	pop	r0
    2378:	0f 90       	pop	r0
    237a:	0f 90       	pop	r0
    237c:	0f 90       	pop	r0
    237e:	0f 90       	pop	r0
    2380:	cf 91       	pop	r28
    2382:	df 91       	pop	r29
    2384:	08 95       	ret

00002386 <Dio_udtreadChanel>:

dio_level_t Dio_udtreadChanel(dio_port_t port, dio_pin_t pin)
{
    2386:	df 93       	push	r29
    2388:	cf 93       	push	r28
    238a:	00 d0       	rcall	.+0      	; 0x238c <Dio_udtreadChanel+0x6>
    238c:	00 d0       	rcall	.+0      	; 0x238e <Dio_udtreadChanel+0x8>
    238e:	0f 92       	push	r0
    2390:	cd b7       	in	r28, 0x3d	; 61
    2392:	de b7       	in	r29, 0x3e	; 62
    2394:	8a 83       	std	Y+2, r24	; 0x02
    2396:	6b 83       	std	Y+3, r22	; 0x03
	dio_level_t loc_result = DIO_LOW;
    2398:	19 82       	std	Y+1, r1	; 0x01

	switch (port)
    239a:	8a 81       	ldd	r24, Y+2	; 0x02
    239c:	28 2f       	mov	r18, r24
    239e:	30 e0       	ldi	r19, 0x00	; 0
    23a0:	3d 83       	std	Y+5, r19	; 0x05
    23a2:	2c 83       	std	Y+4, r18	; 0x04
    23a4:	4c 81       	ldd	r20, Y+4	; 0x04
    23a6:	5d 81       	ldd	r21, Y+5	; 0x05
    23a8:	41 30       	cpi	r20, 0x01	; 1
    23aa:	51 05       	cpc	r21, r1
    23ac:	79 f1       	breq	.+94     	; 0x240c <Dio_udtreadChanel+0x86>
    23ae:	8c 81       	ldd	r24, Y+4	; 0x04
    23b0:	9d 81       	ldd	r25, Y+5	; 0x05
    23b2:	82 30       	cpi	r24, 0x02	; 2
    23b4:	91 05       	cpc	r25, r1
    23b6:	34 f4       	brge	.+12     	; 0x23c4 <Dio_udtreadChanel+0x3e>
    23b8:	2c 81       	ldd	r18, Y+4	; 0x04
    23ba:	3d 81       	ldd	r19, Y+5	; 0x05
    23bc:	21 15       	cp	r18, r1
    23be:	31 05       	cpc	r19, r1
    23c0:	69 f0       	breq	.+26     	; 0x23dc <Dio_udtreadChanel+0x56>
    23c2:	6b c0       	rjmp	.+214    	; 0x249a <Dio_udtreadChanel+0x114>
    23c4:	4c 81       	ldd	r20, Y+4	; 0x04
    23c6:	5d 81       	ldd	r21, Y+5	; 0x05
    23c8:	42 30       	cpi	r20, 0x02	; 2
    23ca:	51 05       	cpc	r21, r1
    23cc:	b9 f1       	breq	.+110    	; 0x243c <Dio_udtreadChanel+0xb6>
    23ce:	8c 81       	ldd	r24, Y+4	; 0x04
    23d0:	9d 81       	ldd	r25, Y+5	; 0x05
    23d2:	83 30       	cpi	r24, 0x03	; 3
    23d4:	91 05       	cpc	r25, r1
    23d6:	09 f4       	brne	.+2      	; 0x23da <Dio_udtreadChanel+0x54>
    23d8:	49 c0       	rjmp	.+146    	; 0x246c <Dio_udtreadChanel+0xe6>
    23da:	5f c0       	rjmp	.+190    	; 0x249a <Dio_udtreadChanel+0x114>
	{
	case DIO_PORTA:
		if (CHECK_BIT(DIO_PINA_REG,pin) == 1)
    23dc:	e9 e3       	ldi	r30, 0x39	; 57
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
    23e2:	28 2f       	mov	r18, r24
    23e4:	30 e0       	ldi	r19, 0x00	; 0
    23e6:	8b 81       	ldd	r24, Y+3	; 0x03
    23e8:	88 2f       	mov	r24, r24
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	a9 01       	movw	r20, r18
    23ee:	02 c0       	rjmp	.+4      	; 0x23f4 <Dio_udtreadChanel+0x6e>
    23f0:	55 95       	asr	r21
    23f2:	47 95       	ror	r20
    23f4:	8a 95       	dec	r24
    23f6:	e2 f7       	brpl	.-8      	; 0x23f0 <Dio_udtreadChanel+0x6a>
    23f8:	ca 01       	movw	r24, r20
    23fa:	81 70       	andi	r24, 0x01	; 1
    23fc:	90 70       	andi	r25, 0x00	; 0
    23fe:	88 23       	and	r24, r24
    2400:	19 f0       	breq	.+6      	; 0x2408 <Dio_udtreadChanel+0x82>
		{
			loc_result = DIO_HIGH;
    2402:	81 e0       	ldi	r24, 0x01	; 1
    2404:	89 83       	std	Y+1, r24	; 0x01
    2406:	49 c0       	rjmp	.+146    	; 0x249a <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    2408:	19 82       	std	Y+1, r1	; 0x01
    240a:	47 c0       	rjmp	.+142    	; 0x249a <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTB:
		if (CHECK_BIT(DIO_PINB_REG,pin) == 1)
    240c:	e6 e3       	ldi	r30, 0x36	; 54
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	80 81       	ld	r24, Z
    2412:	28 2f       	mov	r18, r24
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	8b 81       	ldd	r24, Y+3	; 0x03
    2418:	88 2f       	mov	r24, r24
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	a9 01       	movw	r20, r18
    241e:	02 c0       	rjmp	.+4      	; 0x2424 <Dio_udtreadChanel+0x9e>
    2420:	55 95       	asr	r21
    2422:	47 95       	ror	r20
    2424:	8a 95       	dec	r24
    2426:	e2 f7       	brpl	.-8      	; 0x2420 <Dio_udtreadChanel+0x9a>
    2428:	ca 01       	movw	r24, r20
    242a:	81 70       	andi	r24, 0x01	; 1
    242c:	90 70       	andi	r25, 0x00	; 0
    242e:	88 23       	and	r24, r24
    2430:	19 f0       	breq	.+6      	; 0x2438 <Dio_udtreadChanel+0xb2>
		{
			loc_result = DIO_HIGH;
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	89 83       	std	Y+1, r24	; 0x01
    2436:	31 c0       	rjmp	.+98     	; 0x249a <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    2438:	19 82       	std	Y+1, r1	; 0x01
    243a:	2f c0       	rjmp	.+94     	; 0x249a <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTC:
		if (CHECK_BIT(DIO_PINC_REG,pin) == 1)
    243c:	e3 e3       	ldi	r30, 0x33	; 51
    243e:	f0 e0       	ldi	r31, 0x00	; 0
    2440:	80 81       	ld	r24, Z
    2442:	28 2f       	mov	r18, r24
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	8b 81       	ldd	r24, Y+3	; 0x03
    2448:	88 2f       	mov	r24, r24
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	a9 01       	movw	r20, r18
    244e:	02 c0       	rjmp	.+4      	; 0x2454 <Dio_udtreadChanel+0xce>
    2450:	55 95       	asr	r21
    2452:	47 95       	ror	r20
    2454:	8a 95       	dec	r24
    2456:	e2 f7       	brpl	.-8      	; 0x2450 <Dio_udtreadChanel+0xca>
    2458:	ca 01       	movw	r24, r20
    245a:	81 70       	andi	r24, 0x01	; 1
    245c:	90 70       	andi	r25, 0x00	; 0
    245e:	88 23       	and	r24, r24
    2460:	19 f0       	breq	.+6      	; 0x2468 <Dio_udtreadChanel+0xe2>
		{
			loc_result = DIO_HIGH;
    2462:	81 e0       	ldi	r24, 0x01	; 1
    2464:	89 83       	std	Y+1, r24	; 0x01
    2466:	19 c0       	rjmp	.+50     	; 0x249a <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    2468:	19 82       	std	Y+1, r1	; 0x01
    246a:	17 c0       	rjmp	.+46     	; 0x249a <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTD:
		if (CHECK_BIT(DIO_PIND_REG,pin) == 1)
    246c:	e0 e3       	ldi	r30, 0x30	; 48
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	28 2f       	mov	r18, r24
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	8b 81       	ldd	r24, Y+3	; 0x03
    2478:	88 2f       	mov	r24, r24
    247a:	90 e0       	ldi	r25, 0x00	; 0
    247c:	a9 01       	movw	r20, r18
    247e:	02 c0       	rjmp	.+4      	; 0x2484 <Dio_udtreadChanel+0xfe>
    2480:	55 95       	asr	r21
    2482:	47 95       	ror	r20
    2484:	8a 95       	dec	r24
    2486:	e2 f7       	brpl	.-8      	; 0x2480 <Dio_udtreadChanel+0xfa>
    2488:	ca 01       	movw	r24, r20
    248a:	81 70       	andi	r24, 0x01	; 1
    248c:	90 70       	andi	r25, 0x00	; 0
    248e:	88 23       	and	r24, r24
    2490:	19 f0       	breq	.+6      	; 0x2498 <Dio_udtreadChanel+0x112>
		{
			loc_result = DIO_HIGH;
    2492:	81 e0       	ldi	r24, 0x01	; 1
    2494:	89 83       	std	Y+1, r24	; 0x01
    2496:	01 c0       	rjmp	.+2      	; 0x249a <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    2498:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_result;
    249a:	89 81       	ldd	r24, Y+1	; 0x01
}
    249c:	0f 90       	pop	r0
    249e:	0f 90       	pop	r0
    24a0:	0f 90       	pop	r0
    24a2:	0f 90       	pop	r0
    24a4:	0f 90       	pop	r0
    24a6:	cf 91       	pop	r28
    24a8:	df 91       	pop	r29
    24aa:	08 95       	ret

000024ac <Dio_vidflipChanel>:

void Dio_vidflipChanel(dio_port_t port, dio_pin_t pin)
{
    24ac:	df 93       	push	r29
    24ae:	cf 93       	push	r28
    24b0:	00 d0       	rcall	.+0      	; 0x24b2 <Dio_vidflipChanel+0x6>
    24b2:	00 d0       	rcall	.+0      	; 0x24b4 <Dio_vidflipChanel+0x8>
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62
    24b8:	89 83       	std	Y+1, r24	; 0x01
    24ba:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	28 2f       	mov	r18, r24
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	3c 83       	std	Y+4, r19	; 0x04
    24c4:	2b 83       	std	Y+3, r18	; 0x03
    24c6:	8b 81       	ldd	r24, Y+3	; 0x03
    24c8:	9c 81       	ldd	r25, Y+4	; 0x04
    24ca:	81 30       	cpi	r24, 0x01	; 1
    24cc:	91 05       	cpc	r25, r1
    24ce:	49 f1       	breq	.+82     	; 0x2522 <Dio_vidflipChanel+0x76>
    24d0:	2b 81       	ldd	r18, Y+3	; 0x03
    24d2:	3c 81       	ldd	r19, Y+4	; 0x04
    24d4:	22 30       	cpi	r18, 0x02	; 2
    24d6:	31 05       	cpc	r19, r1
    24d8:	2c f4       	brge	.+10     	; 0x24e4 <Dio_vidflipChanel+0x38>
    24da:	8b 81       	ldd	r24, Y+3	; 0x03
    24dc:	9c 81       	ldd	r25, Y+4	; 0x04
    24de:	00 97       	sbiw	r24, 0x00	; 0
    24e0:	61 f0       	breq	.+24     	; 0x24fa <Dio_vidflipChanel+0x4e>
    24e2:	5a c0       	rjmp	.+180    	; 0x2598 <Dio_vidflipChanel+0xec>
    24e4:	2b 81       	ldd	r18, Y+3	; 0x03
    24e6:	3c 81       	ldd	r19, Y+4	; 0x04
    24e8:	22 30       	cpi	r18, 0x02	; 2
    24ea:	31 05       	cpc	r19, r1
    24ec:	71 f1       	breq	.+92     	; 0x254a <Dio_vidflipChanel+0x9e>
    24ee:	8b 81       	ldd	r24, Y+3	; 0x03
    24f0:	9c 81       	ldd	r25, Y+4	; 0x04
    24f2:	83 30       	cpi	r24, 0x03	; 3
    24f4:	91 05       	cpc	r25, r1
    24f6:	e9 f1       	breq	.+122    	; 0x2572 <Dio_vidflipChanel+0xc6>
    24f8:	4f c0       	rjmp	.+158    	; 0x2598 <Dio_vidflipChanel+0xec>
	{
	case DIO_PORTA:
		FLIP_BIT(DIO_PORTA_REG,pin);
    24fa:	ab e3       	ldi	r26, 0x3B	; 59
    24fc:	b0 e0       	ldi	r27, 0x00	; 0
    24fe:	eb e3       	ldi	r30, 0x3B	; 59
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	48 2f       	mov	r20, r24
    2506:	8a 81       	ldd	r24, Y+2	; 0x02
    2508:	28 2f       	mov	r18, r24
    250a:	30 e0       	ldi	r19, 0x00	; 0
    250c:	81 e0       	ldi	r24, 0x01	; 1
    250e:	90 e0       	ldi	r25, 0x00	; 0
    2510:	02 2e       	mov	r0, r18
    2512:	02 c0       	rjmp	.+4      	; 0x2518 <Dio_vidflipChanel+0x6c>
    2514:	88 0f       	add	r24, r24
    2516:	99 1f       	adc	r25, r25
    2518:	0a 94       	dec	r0
    251a:	e2 f7       	brpl	.-8      	; 0x2514 <Dio_vidflipChanel+0x68>
    251c:	84 27       	eor	r24, r20
    251e:	8c 93       	st	X, r24
    2520:	3b c0       	rjmp	.+118    	; 0x2598 <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTB:
		FLIP_BIT(DIO_PORTB_REG,pin);
    2522:	a8 e3       	ldi	r26, 0x38	; 56
    2524:	b0 e0       	ldi	r27, 0x00	; 0
    2526:	e8 e3       	ldi	r30, 0x38	; 56
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	80 81       	ld	r24, Z
    252c:	48 2f       	mov	r20, r24
    252e:	8a 81       	ldd	r24, Y+2	; 0x02
    2530:	28 2f       	mov	r18, r24
    2532:	30 e0       	ldi	r19, 0x00	; 0
    2534:	81 e0       	ldi	r24, 0x01	; 1
    2536:	90 e0       	ldi	r25, 0x00	; 0
    2538:	02 2e       	mov	r0, r18
    253a:	02 c0       	rjmp	.+4      	; 0x2540 <Dio_vidflipChanel+0x94>
    253c:	88 0f       	add	r24, r24
    253e:	99 1f       	adc	r25, r25
    2540:	0a 94       	dec	r0
    2542:	e2 f7       	brpl	.-8      	; 0x253c <Dio_vidflipChanel+0x90>
    2544:	84 27       	eor	r24, r20
    2546:	8c 93       	st	X, r24
    2548:	27 c0       	rjmp	.+78     	; 0x2598 <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTC:
		FLIP_BIT(DIO_PORTC_REG,pin);
    254a:	a5 e3       	ldi	r26, 0x35	; 53
    254c:	b0 e0       	ldi	r27, 0x00	; 0
    254e:	e5 e3       	ldi	r30, 0x35	; 53
    2550:	f0 e0       	ldi	r31, 0x00	; 0
    2552:	80 81       	ld	r24, Z
    2554:	48 2f       	mov	r20, r24
    2556:	8a 81       	ldd	r24, Y+2	; 0x02
    2558:	28 2f       	mov	r18, r24
    255a:	30 e0       	ldi	r19, 0x00	; 0
    255c:	81 e0       	ldi	r24, 0x01	; 1
    255e:	90 e0       	ldi	r25, 0x00	; 0
    2560:	02 2e       	mov	r0, r18
    2562:	02 c0       	rjmp	.+4      	; 0x2568 <Dio_vidflipChanel+0xbc>
    2564:	88 0f       	add	r24, r24
    2566:	99 1f       	adc	r25, r25
    2568:	0a 94       	dec	r0
    256a:	e2 f7       	brpl	.-8      	; 0x2564 <Dio_vidflipChanel+0xb8>
    256c:	84 27       	eor	r24, r20
    256e:	8c 93       	st	X, r24
    2570:	13 c0       	rjmp	.+38     	; 0x2598 <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTD:
		FLIP_BIT(DIO_PORTD_REG,pin);
    2572:	a2 e3       	ldi	r26, 0x32	; 50
    2574:	b0 e0       	ldi	r27, 0x00	; 0
    2576:	e2 e3       	ldi	r30, 0x32	; 50
    2578:	f0 e0       	ldi	r31, 0x00	; 0
    257a:	80 81       	ld	r24, Z
    257c:	48 2f       	mov	r20, r24
    257e:	8a 81       	ldd	r24, Y+2	; 0x02
    2580:	28 2f       	mov	r18, r24
    2582:	30 e0       	ldi	r19, 0x00	; 0
    2584:	81 e0       	ldi	r24, 0x01	; 1
    2586:	90 e0       	ldi	r25, 0x00	; 0
    2588:	02 2e       	mov	r0, r18
    258a:	02 c0       	rjmp	.+4      	; 0x2590 <Dio_vidflipChanel+0xe4>
    258c:	88 0f       	add	r24, r24
    258e:	99 1f       	adc	r25, r25
    2590:	0a 94       	dec	r0
    2592:	e2 f7       	brpl	.-8      	; 0x258c <Dio_vidflipChanel+0xe0>
    2594:	84 27       	eor	r24, r20
    2596:	8c 93       	st	X, r24
		break;
	}
}
    2598:	0f 90       	pop	r0
    259a:	0f 90       	pop	r0
    259c:	0f 90       	pop	r0
    259e:	0f 90       	pop	r0
    25a0:	cf 91       	pop	r28
    25a2:	df 91       	pop	r29
    25a4:	08 95       	ret

000025a6 <__udivmodqi4>:
    25a6:	99 1b       	sub	r25, r25
    25a8:	79 e0       	ldi	r23, 0x09	; 9
    25aa:	04 c0       	rjmp	.+8      	; 0x25b4 <__udivmodqi4_ep>

000025ac <__udivmodqi4_loop>:
    25ac:	99 1f       	adc	r25, r25
    25ae:	96 17       	cp	r25, r22
    25b0:	08 f0       	brcs	.+2      	; 0x25b4 <__udivmodqi4_ep>
    25b2:	96 1b       	sub	r25, r22

000025b4 <__udivmodqi4_ep>:
    25b4:	88 1f       	adc	r24, r24
    25b6:	7a 95       	dec	r23
    25b8:	c9 f7       	brne	.-14     	; 0x25ac <__udivmodqi4_loop>
    25ba:	80 95       	com	r24
    25bc:	08 95       	ret

000025be <__prologue_saves__>:
    25be:	2f 92       	push	r2
    25c0:	3f 92       	push	r3
    25c2:	4f 92       	push	r4
    25c4:	5f 92       	push	r5
    25c6:	6f 92       	push	r6
    25c8:	7f 92       	push	r7
    25ca:	8f 92       	push	r8
    25cc:	9f 92       	push	r9
    25ce:	af 92       	push	r10
    25d0:	bf 92       	push	r11
    25d2:	cf 92       	push	r12
    25d4:	df 92       	push	r13
    25d6:	ef 92       	push	r14
    25d8:	ff 92       	push	r15
    25da:	0f 93       	push	r16
    25dc:	1f 93       	push	r17
    25de:	cf 93       	push	r28
    25e0:	df 93       	push	r29
    25e2:	cd b7       	in	r28, 0x3d	; 61
    25e4:	de b7       	in	r29, 0x3e	; 62
    25e6:	ca 1b       	sub	r28, r26
    25e8:	db 0b       	sbc	r29, r27
    25ea:	0f b6       	in	r0, 0x3f	; 63
    25ec:	f8 94       	cli
    25ee:	de bf       	out	0x3e, r29	; 62
    25f0:	0f be       	out	0x3f, r0	; 63
    25f2:	cd bf       	out	0x3d, r28	; 61
    25f4:	09 94       	ijmp

000025f6 <__epilogue_restores__>:
    25f6:	2a 88       	ldd	r2, Y+18	; 0x12
    25f8:	39 88       	ldd	r3, Y+17	; 0x11
    25fa:	48 88       	ldd	r4, Y+16	; 0x10
    25fc:	5f 84       	ldd	r5, Y+15	; 0x0f
    25fe:	6e 84       	ldd	r6, Y+14	; 0x0e
    2600:	7d 84       	ldd	r7, Y+13	; 0x0d
    2602:	8c 84       	ldd	r8, Y+12	; 0x0c
    2604:	9b 84       	ldd	r9, Y+11	; 0x0b
    2606:	aa 84       	ldd	r10, Y+10	; 0x0a
    2608:	b9 84       	ldd	r11, Y+9	; 0x09
    260a:	c8 84       	ldd	r12, Y+8	; 0x08
    260c:	df 80       	ldd	r13, Y+7	; 0x07
    260e:	ee 80       	ldd	r14, Y+6	; 0x06
    2610:	fd 80       	ldd	r15, Y+5	; 0x05
    2612:	0c 81       	ldd	r16, Y+4	; 0x04
    2614:	1b 81       	ldd	r17, Y+3	; 0x03
    2616:	aa 81       	ldd	r26, Y+2	; 0x02
    2618:	b9 81       	ldd	r27, Y+1	; 0x01
    261a:	ce 0f       	add	r28, r30
    261c:	d1 1d       	adc	r29, r1
    261e:	0f b6       	in	r0, 0x3f	; 63
    2620:	f8 94       	cli
    2622:	de bf       	out	0x3e, r29	; 62
    2624:	0f be       	out	0x3f, r0	; 63
    2626:	cd bf       	out	0x3d, r28	; 61
    2628:	ed 01       	movw	r28, r26
    262a:	08 95       	ret

0000262c <sprintf>:
    262c:	ae e0       	ldi	r26, 0x0E	; 14
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	ec e1       	ldi	r30, 0x1C	; 28
    2632:	f3 e1       	ldi	r31, 0x13	; 19
    2634:	0c 94 ed 12 	jmp	0x25da	; 0x25da <__prologue_saves__+0x1c>
    2638:	0d 89       	ldd	r16, Y+21	; 0x15
    263a:	1e 89       	ldd	r17, Y+22	; 0x16
    263c:	86 e0       	ldi	r24, 0x06	; 6
    263e:	8c 83       	std	Y+4, r24	; 0x04
    2640:	1a 83       	std	Y+2, r17	; 0x02
    2642:	09 83       	std	Y+1, r16	; 0x01
    2644:	8f ef       	ldi	r24, 0xFF	; 255
    2646:	9f e7       	ldi	r25, 0x7F	; 127
    2648:	9e 83       	std	Y+6, r25	; 0x06
    264a:	8d 83       	std	Y+5, r24	; 0x05
    264c:	9e 01       	movw	r18, r28
    264e:	27 5e       	subi	r18, 0xE7	; 231
    2650:	3f 4f       	sbci	r19, 0xFF	; 255
    2652:	ce 01       	movw	r24, r28
    2654:	01 96       	adiw	r24, 0x01	; 1
    2656:	6f 89       	ldd	r22, Y+23	; 0x17
    2658:	78 8d       	ldd	r23, Y+24	; 0x18
    265a:	a9 01       	movw	r20, r18
    265c:	0e 94 3a 13 	call	0x2674	; 0x2674 <vfprintf>
    2660:	2f 81       	ldd	r18, Y+7	; 0x07
    2662:	38 85       	ldd	r19, Y+8	; 0x08
    2664:	02 0f       	add	r16, r18
    2666:	13 1f       	adc	r17, r19
    2668:	f8 01       	movw	r30, r16
    266a:	10 82       	st	Z, r1
    266c:	2e 96       	adiw	r28, 0x0e	; 14
    266e:	e4 e0       	ldi	r30, 0x04	; 4
    2670:	0c 94 09 13 	jmp	0x2612	; 0x2612 <__epilogue_restores__+0x1c>

00002674 <vfprintf>:
    2674:	ab e0       	ldi	r26, 0x0B	; 11
    2676:	b0 e0       	ldi	r27, 0x00	; 0
    2678:	e0 e4       	ldi	r30, 0x40	; 64
    267a:	f3 e1       	ldi	r31, 0x13	; 19
    267c:	0c 94 df 12 	jmp	0x25be	; 0x25be <__prologue_saves__>
    2680:	3c 01       	movw	r6, r24
    2682:	2b 01       	movw	r4, r22
    2684:	5a 01       	movw	r10, r20
    2686:	fc 01       	movw	r30, r24
    2688:	17 82       	std	Z+7, r1	; 0x07
    268a:	16 82       	std	Z+6, r1	; 0x06
    268c:	83 81       	ldd	r24, Z+3	; 0x03
    268e:	81 fd       	sbrc	r24, 1
    2690:	03 c0       	rjmp	.+6      	; 0x2698 <vfprintf+0x24>
    2692:	6f ef       	ldi	r22, 0xFF	; 255
    2694:	7f ef       	ldi	r23, 0xFF	; 255
    2696:	c6 c1       	rjmp	.+908    	; 0x2a24 <vfprintf+0x3b0>
    2698:	9a e0       	ldi	r25, 0x0A	; 10
    269a:	89 2e       	mov	r8, r25
    269c:	1e 01       	movw	r2, r28
    269e:	08 94       	sec
    26a0:	21 1c       	adc	r2, r1
    26a2:	31 1c       	adc	r3, r1
    26a4:	f3 01       	movw	r30, r6
    26a6:	23 81       	ldd	r18, Z+3	; 0x03
    26a8:	f2 01       	movw	r30, r4
    26aa:	23 fd       	sbrc	r18, 3
    26ac:	85 91       	lpm	r24, Z+
    26ae:	23 ff       	sbrs	r18, 3
    26b0:	81 91       	ld	r24, Z+
    26b2:	2f 01       	movw	r4, r30
    26b4:	88 23       	and	r24, r24
    26b6:	09 f4       	brne	.+2      	; 0x26ba <vfprintf+0x46>
    26b8:	b2 c1       	rjmp	.+868    	; 0x2a1e <vfprintf+0x3aa>
    26ba:	85 32       	cpi	r24, 0x25	; 37
    26bc:	39 f4       	brne	.+14     	; 0x26cc <vfprintf+0x58>
    26be:	23 fd       	sbrc	r18, 3
    26c0:	85 91       	lpm	r24, Z+
    26c2:	23 ff       	sbrs	r18, 3
    26c4:	81 91       	ld	r24, Z+
    26c6:	2f 01       	movw	r4, r30
    26c8:	85 32       	cpi	r24, 0x25	; 37
    26ca:	29 f4       	brne	.+10     	; 0x26d6 <vfprintf+0x62>
    26cc:	90 e0       	ldi	r25, 0x00	; 0
    26ce:	b3 01       	movw	r22, r6
    26d0:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    26d4:	e7 cf       	rjmp	.-50     	; 0x26a4 <vfprintf+0x30>
    26d6:	98 2f       	mov	r25, r24
    26d8:	ff 24       	eor	r15, r15
    26da:	ee 24       	eor	r14, r14
    26dc:	99 24       	eor	r9, r9
    26de:	ff e1       	ldi	r31, 0x1F	; 31
    26e0:	ff 15       	cp	r31, r15
    26e2:	d0 f0       	brcs	.+52     	; 0x2718 <vfprintf+0xa4>
    26e4:	9b 32       	cpi	r25, 0x2B	; 43
    26e6:	69 f0       	breq	.+26     	; 0x2702 <vfprintf+0x8e>
    26e8:	9c 32       	cpi	r25, 0x2C	; 44
    26ea:	28 f4       	brcc	.+10     	; 0x26f6 <vfprintf+0x82>
    26ec:	90 32       	cpi	r25, 0x20	; 32
    26ee:	59 f0       	breq	.+22     	; 0x2706 <vfprintf+0x92>
    26f0:	93 32       	cpi	r25, 0x23	; 35
    26f2:	91 f4       	brne	.+36     	; 0x2718 <vfprintf+0xa4>
    26f4:	0e c0       	rjmp	.+28     	; 0x2712 <vfprintf+0x9e>
    26f6:	9d 32       	cpi	r25, 0x2D	; 45
    26f8:	49 f0       	breq	.+18     	; 0x270c <vfprintf+0x98>
    26fa:	90 33       	cpi	r25, 0x30	; 48
    26fc:	69 f4       	brne	.+26     	; 0x2718 <vfprintf+0xa4>
    26fe:	41 e0       	ldi	r20, 0x01	; 1
    2700:	24 c0       	rjmp	.+72     	; 0x274a <vfprintf+0xd6>
    2702:	52 e0       	ldi	r21, 0x02	; 2
    2704:	f5 2a       	or	r15, r21
    2706:	84 e0       	ldi	r24, 0x04	; 4
    2708:	f8 2a       	or	r15, r24
    270a:	28 c0       	rjmp	.+80     	; 0x275c <vfprintf+0xe8>
    270c:	98 e0       	ldi	r25, 0x08	; 8
    270e:	f9 2a       	or	r15, r25
    2710:	25 c0       	rjmp	.+74     	; 0x275c <vfprintf+0xe8>
    2712:	e0 e1       	ldi	r30, 0x10	; 16
    2714:	fe 2a       	or	r15, r30
    2716:	22 c0       	rjmp	.+68     	; 0x275c <vfprintf+0xe8>
    2718:	f7 fc       	sbrc	r15, 7
    271a:	29 c0       	rjmp	.+82     	; 0x276e <vfprintf+0xfa>
    271c:	89 2f       	mov	r24, r25
    271e:	80 53       	subi	r24, 0x30	; 48
    2720:	8a 30       	cpi	r24, 0x0A	; 10
    2722:	70 f4       	brcc	.+28     	; 0x2740 <vfprintf+0xcc>
    2724:	f6 fe       	sbrs	r15, 6
    2726:	05 c0       	rjmp	.+10     	; 0x2732 <vfprintf+0xbe>
    2728:	98 9c       	mul	r9, r8
    272a:	90 2c       	mov	r9, r0
    272c:	11 24       	eor	r1, r1
    272e:	98 0e       	add	r9, r24
    2730:	15 c0       	rjmp	.+42     	; 0x275c <vfprintf+0xe8>
    2732:	e8 9c       	mul	r14, r8
    2734:	e0 2c       	mov	r14, r0
    2736:	11 24       	eor	r1, r1
    2738:	e8 0e       	add	r14, r24
    273a:	f0 e2       	ldi	r31, 0x20	; 32
    273c:	ff 2a       	or	r15, r31
    273e:	0e c0       	rjmp	.+28     	; 0x275c <vfprintf+0xe8>
    2740:	9e 32       	cpi	r25, 0x2E	; 46
    2742:	29 f4       	brne	.+10     	; 0x274e <vfprintf+0xda>
    2744:	f6 fc       	sbrc	r15, 6
    2746:	6b c1       	rjmp	.+726    	; 0x2a1e <vfprintf+0x3aa>
    2748:	40 e4       	ldi	r20, 0x40	; 64
    274a:	f4 2a       	or	r15, r20
    274c:	07 c0       	rjmp	.+14     	; 0x275c <vfprintf+0xe8>
    274e:	9c 36       	cpi	r25, 0x6C	; 108
    2750:	19 f4       	brne	.+6      	; 0x2758 <vfprintf+0xe4>
    2752:	50 e8       	ldi	r21, 0x80	; 128
    2754:	f5 2a       	or	r15, r21
    2756:	02 c0       	rjmp	.+4      	; 0x275c <vfprintf+0xe8>
    2758:	98 36       	cpi	r25, 0x68	; 104
    275a:	49 f4       	brne	.+18     	; 0x276e <vfprintf+0xfa>
    275c:	f2 01       	movw	r30, r4
    275e:	23 fd       	sbrc	r18, 3
    2760:	95 91       	lpm	r25, Z+
    2762:	23 ff       	sbrs	r18, 3
    2764:	91 91       	ld	r25, Z+
    2766:	2f 01       	movw	r4, r30
    2768:	99 23       	and	r25, r25
    276a:	09 f0       	breq	.+2      	; 0x276e <vfprintf+0xfa>
    276c:	b8 cf       	rjmp	.-144    	; 0x26de <vfprintf+0x6a>
    276e:	89 2f       	mov	r24, r25
    2770:	85 54       	subi	r24, 0x45	; 69
    2772:	83 30       	cpi	r24, 0x03	; 3
    2774:	18 f0       	brcs	.+6      	; 0x277c <vfprintf+0x108>
    2776:	80 52       	subi	r24, 0x20	; 32
    2778:	83 30       	cpi	r24, 0x03	; 3
    277a:	38 f4       	brcc	.+14     	; 0x278a <vfprintf+0x116>
    277c:	44 e0       	ldi	r20, 0x04	; 4
    277e:	50 e0       	ldi	r21, 0x00	; 0
    2780:	a4 0e       	add	r10, r20
    2782:	b5 1e       	adc	r11, r21
    2784:	5f e3       	ldi	r21, 0x3F	; 63
    2786:	59 83       	std	Y+1, r21	; 0x01
    2788:	0f c0       	rjmp	.+30     	; 0x27a8 <vfprintf+0x134>
    278a:	93 36       	cpi	r25, 0x63	; 99
    278c:	31 f0       	breq	.+12     	; 0x279a <vfprintf+0x126>
    278e:	93 37       	cpi	r25, 0x73	; 115
    2790:	79 f0       	breq	.+30     	; 0x27b0 <vfprintf+0x13c>
    2792:	93 35       	cpi	r25, 0x53	; 83
    2794:	09 f0       	breq	.+2      	; 0x2798 <vfprintf+0x124>
    2796:	56 c0       	rjmp	.+172    	; 0x2844 <vfprintf+0x1d0>
    2798:	20 c0       	rjmp	.+64     	; 0x27da <vfprintf+0x166>
    279a:	f5 01       	movw	r30, r10
    279c:	80 81       	ld	r24, Z
    279e:	89 83       	std	Y+1, r24	; 0x01
    27a0:	42 e0       	ldi	r20, 0x02	; 2
    27a2:	50 e0       	ldi	r21, 0x00	; 0
    27a4:	a4 0e       	add	r10, r20
    27a6:	b5 1e       	adc	r11, r21
    27a8:	61 01       	movw	r12, r2
    27aa:	01 e0       	ldi	r16, 0x01	; 1
    27ac:	10 e0       	ldi	r17, 0x00	; 0
    27ae:	12 c0       	rjmp	.+36     	; 0x27d4 <vfprintf+0x160>
    27b0:	f5 01       	movw	r30, r10
    27b2:	c0 80       	ld	r12, Z
    27b4:	d1 80       	ldd	r13, Z+1	; 0x01
    27b6:	f6 fc       	sbrc	r15, 6
    27b8:	03 c0       	rjmp	.+6      	; 0x27c0 <vfprintf+0x14c>
    27ba:	6f ef       	ldi	r22, 0xFF	; 255
    27bc:	7f ef       	ldi	r23, 0xFF	; 255
    27be:	02 c0       	rjmp	.+4      	; 0x27c4 <vfprintf+0x150>
    27c0:	69 2d       	mov	r22, r9
    27c2:	70 e0       	ldi	r23, 0x00	; 0
    27c4:	42 e0       	ldi	r20, 0x02	; 2
    27c6:	50 e0       	ldi	r21, 0x00	; 0
    27c8:	a4 0e       	add	r10, r20
    27ca:	b5 1e       	adc	r11, r21
    27cc:	c6 01       	movw	r24, r12
    27ce:	0e 94 22 15 	call	0x2a44	; 0x2a44 <strnlen>
    27d2:	8c 01       	movw	r16, r24
    27d4:	5f e7       	ldi	r21, 0x7F	; 127
    27d6:	f5 22       	and	r15, r21
    27d8:	14 c0       	rjmp	.+40     	; 0x2802 <vfprintf+0x18e>
    27da:	f5 01       	movw	r30, r10
    27dc:	c0 80       	ld	r12, Z
    27de:	d1 80       	ldd	r13, Z+1	; 0x01
    27e0:	f6 fc       	sbrc	r15, 6
    27e2:	03 c0       	rjmp	.+6      	; 0x27ea <vfprintf+0x176>
    27e4:	6f ef       	ldi	r22, 0xFF	; 255
    27e6:	7f ef       	ldi	r23, 0xFF	; 255
    27e8:	02 c0       	rjmp	.+4      	; 0x27ee <vfprintf+0x17a>
    27ea:	69 2d       	mov	r22, r9
    27ec:	70 e0       	ldi	r23, 0x00	; 0
    27ee:	42 e0       	ldi	r20, 0x02	; 2
    27f0:	50 e0       	ldi	r21, 0x00	; 0
    27f2:	a4 0e       	add	r10, r20
    27f4:	b5 1e       	adc	r11, r21
    27f6:	c6 01       	movw	r24, r12
    27f8:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <strnlen_P>
    27fc:	8c 01       	movw	r16, r24
    27fe:	50 e8       	ldi	r21, 0x80	; 128
    2800:	f5 2a       	or	r15, r21
    2802:	f3 fe       	sbrs	r15, 3
    2804:	07 c0       	rjmp	.+14     	; 0x2814 <vfprintf+0x1a0>
    2806:	1a c0       	rjmp	.+52     	; 0x283c <vfprintf+0x1c8>
    2808:	80 e2       	ldi	r24, 0x20	; 32
    280a:	90 e0       	ldi	r25, 0x00	; 0
    280c:	b3 01       	movw	r22, r6
    280e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    2812:	ea 94       	dec	r14
    2814:	8e 2d       	mov	r24, r14
    2816:	90 e0       	ldi	r25, 0x00	; 0
    2818:	08 17       	cp	r16, r24
    281a:	19 07       	cpc	r17, r25
    281c:	a8 f3       	brcs	.-22     	; 0x2808 <vfprintf+0x194>
    281e:	0e c0       	rjmp	.+28     	; 0x283c <vfprintf+0x1c8>
    2820:	f6 01       	movw	r30, r12
    2822:	f7 fc       	sbrc	r15, 7
    2824:	85 91       	lpm	r24, Z+
    2826:	f7 fe       	sbrs	r15, 7
    2828:	81 91       	ld	r24, Z+
    282a:	6f 01       	movw	r12, r30
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	b3 01       	movw	r22, r6
    2830:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    2834:	e1 10       	cpse	r14, r1
    2836:	ea 94       	dec	r14
    2838:	01 50       	subi	r16, 0x01	; 1
    283a:	10 40       	sbci	r17, 0x00	; 0
    283c:	01 15       	cp	r16, r1
    283e:	11 05       	cpc	r17, r1
    2840:	79 f7       	brne	.-34     	; 0x2820 <vfprintf+0x1ac>
    2842:	ea c0       	rjmp	.+468    	; 0x2a18 <vfprintf+0x3a4>
    2844:	94 36       	cpi	r25, 0x64	; 100
    2846:	11 f0       	breq	.+4      	; 0x284c <vfprintf+0x1d8>
    2848:	99 36       	cpi	r25, 0x69	; 105
    284a:	69 f5       	brne	.+90     	; 0x28a6 <vfprintf+0x232>
    284c:	f7 fe       	sbrs	r15, 7
    284e:	08 c0       	rjmp	.+16     	; 0x2860 <vfprintf+0x1ec>
    2850:	f5 01       	movw	r30, r10
    2852:	20 81       	ld	r18, Z
    2854:	31 81       	ldd	r19, Z+1	; 0x01
    2856:	42 81       	ldd	r20, Z+2	; 0x02
    2858:	53 81       	ldd	r21, Z+3	; 0x03
    285a:	84 e0       	ldi	r24, 0x04	; 4
    285c:	90 e0       	ldi	r25, 0x00	; 0
    285e:	0a c0       	rjmp	.+20     	; 0x2874 <vfprintf+0x200>
    2860:	f5 01       	movw	r30, r10
    2862:	80 81       	ld	r24, Z
    2864:	91 81       	ldd	r25, Z+1	; 0x01
    2866:	9c 01       	movw	r18, r24
    2868:	44 27       	eor	r20, r20
    286a:	37 fd       	sbrc	r19, 7
    286c:	40 95       	com	r20
    286e:	54 2f       	mov	r21, r20
    2870:	82 e0       	ldi	r24, 0x02	; 2
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	a8 0e       	add	r10, r24
    2876:	b9 1e       	adc	r11, r25
    2878:	9f e6       	ldi	r25, 0x6F	; 111
    287a:	f9 22       	and	r15, r25
    287c:	57 ff       	sbrs	r21, 7
    287e:	09 c0       	rjmp	.+18     	; 0x2892 <vfprintf+0x21e>
    2880:	50 95       	com	r21
    2882:	40 95       	com	r20
    2884:	30 95       	com	r19
    2886:	21 95       	neg	r18
    2888:	3f 4f       	sbci	r19, 0xFF	; 255
    288a:	4f 4f       	sbci	r20, 0xFF	; 255
    288c:	5f 4f       	sbci	r21, 0xFF	; 255
    288e:	e0 e8       	ldi	r30, 0x80	; 128
    2890:	fe 2a       	or	r15, r30
    2892:	ca 01       	movw	r24, r20
    2894:	b9 01       	movw	r22, r18
    2896:	a1 01       	movw	r20, r2
    2898:	2a e0       	ldi	r18, 0x0A	; 10
    289a:	30 e0       	ldi	r19, 0x00	; 0
    289c:	0e 94 59 15 	call	0x2ab2	; 0x2ab2 <__ultoa_invert>
    28a0:	d8 2e       	mov	r13, r24
    28a2:	d2 18       	sub	r13, r2
    28a4:	40 c0       	rjmp	.+128    	; 0x2926 <vfprintf+0x2b2>
    28a6:	95 37       	cpi	r25, 0x75	; 117
    28a8:	29 f4       	brne	.+10     	; 0x28b4 <vfprintf+0x240>
    28aa:	1f 2d       	mov	r17, r15
    28ac:	1f 7e       	andi	r17, 0xEF	; 239
    28ae:	2a e0       	ldi	r18, 0x0A	; 10
    28b0:	30 e0       	ldi	r19, 0x00	; 0
    28b2:	1d c0       	rjmp	.+58     	; 0x28ee <vfprintf+0x27a>
    28b4:	1f 2d       	mov	r17, r15
    28b6:	19 7f       	andi	r17, 0xF9	; 249
    28b8:	9f 36       	cpi	r25, 0x6F	; 111
    28ba:	61 f0       	breq	.+24     	; 0x28d4 <vfprintf+0x260>
    28bc:	90 37       	cpi	r25, 0x70	; 112
    28be:	20 f4       	brcc	.+8      	; 0x28c8 <vfprintf+0x254>
    28c0:	98 35       	cpi	r25, 0x58	; 88
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <vfprintf+0x252>
    28c4:	ac c0       	rjmp	.+344    	; 0x2a1e <vfprintf+0x3aa>
    28c6:	0f c0       	rjmp	.+30     	; 0x28e6 <vfprintf+0x272>
    28c8:	90 37       	cpi	r25, 0x70	; 112
    28ca:	39 f0       	breq	.+14     	; 0x28da <vfprintf+0x266>
    28cc:	98 37       	cpi	r25, 0x78	; 120
    28ce:	09 f0       	breq	.+2      	; 0x28d2 <vfprintf+0x25e>
    28d0:	a6 c0       	rjmp	.+332    	; 0x2a1e <vfprintf+0x3aa>
    28d2:	04 c0       	rjmp	.+8      	; 0x28dc <vfprintf+0x268>
    28d4:	28 e0       	ldi	r18, 0x08	; 8
    28d6:	30 e0       	ldi	r19, 0x00	; 0
    28d8:	0a c0       	rjmp	.+20     	; 0x28ee <vfprintf+0x27a>
    28da:	10 61       	ori	r17, 0x10	; 16
    28dc:	14 fd       	sbrc	r17, 4
    28de:	14 60       	ori	r17, 0x04	; 4
    28e0:	20 e1       	ldi	r18, 0x10	; 16
    28e2:	30 e0       	ldi	r19, 0x00	; 0
    28e4:	04 c0       	rjmp	.+8      	; 0x28ee <vfprintf+0x27a>
    28e6:	14 fd       	sbrc	r17, 4
    28e8:	16 60       	ori	r17, 0x06	; 6
    28ea:	20 e1       	ldi	r18, 0x10	; 16
    28ec:	32 e0       	ldi	r19, 0x02	; 2
    28ee:	17 ff       	sbrs	r17, 7
    28f0:	08 c0       	rjmp	.+16     	; 0x2902 <vfprintf+0x28e>
    28f2:	f5 01       	movw	r30, r10
    28f4:	60 81       	ld	r22, Z
    28f6:	71 81       	ldd	r23, Z+1	; 0x01
    28f8:	82 81       	ldd	r24, Z+2	; 0x02
    28fa:	93 81       	ldd	r25, Z+3	; 0x03
    28fc:	44 e0       	ldi	r20, 0x04	; 4
    28fe:	50 e0       	ldi	r21, 0x00	; 0
    2900:	08 c0       	rjmp	.+16     	; 0x2912 <vfprintf+0x29e>
    2902:	f5 01       	movw	r30, r10
    2904:	80 81       	ld	r24, Z
    2906:	91 81       	ldd	r25, Z+1	; 0x01
    2908:	bc 01       	movw	r22, r24
    290a:	80 e0       	ldi	r24, 0x00	; 0
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	42 e0       	ldi	r20, 0x02	; 2
    2910:	50 e0       	ldi	r21, 0x00	; 0
    2912:	a4 0e       	add	r10, r20
    2914:	b5 1e       	adc	r11, r21
    2916:	a1 01       	movw	r20, r2
    2918:	0e 94 59 15 	call	0x2ab2	; 0x2ab2 <__ultoa_invert>
    291c:	d8 2e       	mov	r13, r24
    291e:	d2 18       	sub	r13, r2
    2920:	8f e7       	ldi	r24, 0x7F	; 127
    2922:	f8 2e       	mov	r15, r24
    2924:	f1 22       	and	r15, r17
    2926:	f6 fe       	sbrs	r15, 6
    2928:	0b c0       	rjmp	.+22     	; 0x2940 <vfprintf+0x2cc>
    292a:	5e ef       	ldi	r21, 0xFE	; 254
    292c:	f5 22       	and	r15, r21
    292e:	d9 14       	cp	r13, r9
    2930:	38 f4       	brcc	.+14     	; 0x2940 <vfprintf+0x2cc>
    2932:	f4 fe       	sbrs	r15, 4
    2934:	07 c0       	rjmp	.+14     	; 0x2944 <vfprintf+0x2d0>
    2936:	f2 fc       	sbrc	r15, 2
    2938:	05 c0       	rjmp	.+10     	; 0x2944 <vfprintf+0x2d0>
    293a:	8f ee       	ldi	r24, 0xEF	; 239
    293c:	f8 22       	and	r15, r24
    293e:	02 c0       	rjmp	.+4      	; 0x2944 <vfprintf+0x2d0>
    2940:	1d 2d       	mov	r17, r13
    2942:	01 c0       	rjmp	.+2      	; 0x2946 <vfprintf+0x2d2>
    2944:	19 2d       	mov	r17, r9
    2946:	f4 fe       	sbrs	r15, 4
    2948:	0d c0       	rjmp	.+26     	; 0x2964 <vfprintf+0x2f0>
    294a:	fe 01       	movw	r30, r28
    294c:	ed 0d       	add	r30, r13
    294e:	f1 1d       	adc	r31, r1
    2950:	80 81       	ld	r24, Z
    2952:	80 33       	cpi	r24, 0x30	; 48
    2954:	19 f4       	brne	.+6      	; 0x295c <vfprintf+0x2e8>
    2956:	99 ee       	ldi	r25, 0xE9	; 233
    2958:	f9 22       	and	r15, r25
    295a:	08 c0       	rjmp	.+16     	; 0x296c <vfprintf+0x2f8>
    295c:	1f 5f       	subi	r17, 0xFF	; 255
    295e:	f2 fe       	sbrs	r15, 2
    2960:	05 c0       	rjmp	.+10     	; 0x296c <vfprintf+0x2f8>
    2962:	03 c0       	rjmp	.+6      	; 0x296a <vfprintf+0x2f6>
    2964:	8f 2d       	mov	r24, r15
    2966:	86 78       	andi	r24, 0x86	; 134
    2968:	09 f0       	breq	.+2      	; 0x296c <vfprintf+0x2f8>
    296a:	1f 5f       	subi	r17, 0xFF	; 255
    296c:	0f 2d       	mov	r16, r15
    296e:	f3 fc       	sbrc	r15, 3
    2970:	14 c0       	rjmp	.+40     	; 0x299a <vfprintf+0x326>
    2972:	f0 fe       	sbrs	r15, 0
    2974:	0f c0       	rjmp	.+30     	; 0x2994 <vfprintf+0x320>
    2976:	1e 15       	cp	r17, r14
    2978:	10 f0       	brcs	.+4      	; 0x297e <vfprintf+0x30a>
    297a:	9d 2c       	mov	r9, r13
    297c:	0b c0       	rjmp	.+22     	; 0x2994 <vfprintf+0x320>
    297e:	9d 2c       	mov	r9, r13
    2980:	9e 0c       	add	r9, r14
    2982:	91 1a       	sub	r9, r17
    2984:	1e 2d       	mov	r17, r14
    2986:	06 c0       	rjmp	.+12     	; 0x2994 <vfprintf+0x320>
    2988:	80 e2       	ldi	r24, 0x20	; 32
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	b3 01       	movw	r22, r6
    298e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    2992:	1f 5f       	subi	r17, 0xFF	; 255
    2994:	1e 15       	cp	r17, r14
    2996:	c0 f3       	brcs	.-16     	; 0x2988 <vfprintf+0x314>
    2998:	04 c0       	rjmp	.+8      	; 0x29a2 <vfprintf+0x32e>
    299a:	1e 15       	cp	r17, r14
    299c:	10 f4       	brcc	.+4      	; 0x29a2 <vfprintf+0x32e>
    299e:	e1 1a       	sub	r14, r17
    29a0:	01 c0       	rjmp	.+2      	; 0x29a4 <vfprintf+0x330>
    29a2:	ee 24       	eor	r14, r14
    29a4:	04 ff       	sbrs	r16, 4
    29a6:	0f c0       	rjmp	.+30     	; 0x29c6 <vfprintf+0x352>
    29a8:	80 e3       	ldi	r24, 0x30	; 48
    29aa:	90 e0       	ldi	r25, 0x00	; 0
    29ac:	b3 01       	movw	r22, r6
    29ae:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    29b2:	02 ff       	sbrs	r16, 2
    29b4:	1d c0       	rjmp	.+58     	; 0x29f0 <vfprintf+0x37c>
    29b6:	01 fd       	sbrc	r16, 1
    29b8:	03 c0       	rjmp	.+6      	; 0x29c0 <vfprintf+0x34c>
    29ba:	88 e7       	ldi	r24, 0x78	; 120
    29bc:	90 e0       	ldi	r25, 0x00	; 0
    29be:	0e c0       	rjmp	.+28     	; 0x29dc <vfprintf+0x368>
    29c0:	88 e5       	ldi	r24, 0x58	; 88
    29c2:	90 e0       	ldi	r25, 0x00	; 0
    29c4:	0b c0       	rjmp	.+22     	; 0x29dc <vfprintf+0x368>
    29c6:	80 2f       	mov	r24, r16
    29c8:	86 78       	andi	r24, 0x86	; 134
    29ca:	91 f0       	breq	.+36     	; 0x29f0 <vfprintf+0x37c>
    29cc:	01 ff       	sbrs	r16, 1
    29ce:	02 c0       	rjmp	.+4      	; 0x29d4 <vfprintf+0x360>
    29d0:	8b e2       	ldi	r24, 0x2B	; 43
    29d2:	01 c0       	rjmp	.+2      	; 0x29d6 <vfprintf+0x362>
    29d4:	80 e2       	ldi	r24, 0x20	; 32
    29d6:	f7 fc       	sbrc	r15, 7
    29d8:	8d e2       	ldi	r24, 0x2D	; 45
    29da:	90 e0       	ldi	r25, 0x00	; 0
    29dc:	b3 01       	movw	r22, r6
    29de:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    29e2:	06 c0       	rjmp	.+12     	; 0x29f0 <vfprintf+0x37c>
    29e4:	80 e3       	ldi	r24, 0x30	; 48
    29e6:	90 e0       	ldi	r25, 0x00	; 0
    29e8:	b3 01       	movw	r22, r6
    29ea:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    29ee:	9a 94       	dec	r9
    29f0:	d9 14       	cp	r13, r9
    29f2:	c0 f3       	brcs	.-16     	; 0x29e4 <vfprintf+0x370>
    29f4:	da 94       	dec	r13
    29f6:	f1 01       	movw	r30, r2
    29f8:	ed 0d       	add	r30, r13
    29fa:	f1 1d       	adc	r31, r1
    29fc:	80 81       	ld	r24, Z
    29fe:	90 e0       	ldi	r25, 0x00	; 0
    2a00:	b3 01       	movw	r22, r6
    2a02:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    2a06:	dd 20       	and	r13, r13
    2a08:	a9 f7       	brne	.-22     	; 0x29f4 <vfprintf+0x380>
    2a0a:	06 c0       	rjmp	.+12     	; 0x2a18 <vfprintf+0x3a4>
    2a0c:	80 e2       	ldi	r24, 0x20	; 32
    2a0e:	90 e0       	ldi	r25, 0x00	; 0
    2a10:	b3 01       	movw	r22, r6
    2a12:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <fputc>
    2a16:	ea 94       	dec	r14
    2a18:	ee 20       	and	r14, r14
    2a1a:	c1 f7       	brne	.-16     	; 0x2a0c <vfprintf+0x398>
    2a1c:	43 ce       	rjmp	.-890    	; 0x26a4 <vfprintf+0x30>
    2a1e:	f3 01       	movw	r30, r6
    2a20:	66 81       	ldd	r22, Z+6	; 0x06
    2a22:	77 81       	ldd	r23, Z+7	; 0x07
    2a24:	cb 01       	movw	r24, r22
    2a26:	2b 96       	adiw	r28, 0x0b	; 11
    2a28:	e2 e1       	ldi	r30, 0x12	; 18
    2a2a:	0c 94 fb 12 	jmp	0x25f6	; 0x25f6 <__epilogue_restores__>

00002a2e <strnlen_P>:
    2a2e:	fc 01       	movw	r30, r24
    2a30:	05 90       	lpm	r0, Z+
    2a32:	61 50       	subi	r22, 0x01	; 1
    2a34:	70 40       	sbci	r23, 0x00	; 0
    2a36:	01 10       	cpse	r0, r1
    2a38:	d8 f7       	brcc	.-10     	; 0x2a30 <strnlen_P+0x2>
    2a3a:	80 95       	com	r24
    2a3c:	90 95       	com	r25
    2a3e:	8e 0f       	add	r24, r30
    2a40:	9f 1f       	adc	r25, r31
    2a42:	08 95       	ret

00002a44 <strnlen>:
    2a44:	fc 01       	movw	r30, r24
    2a46:	61 50       	subi	r22, 0x01	; 1
    2a48:	70 40       	sbci	r23, 0x00	; 0
    2a4a:	01 90       	ld	r0, Z+
    2a4c:	01 10       	cpse	r0, r1
    2a4e:	d8 f7       	brcc	.-10     	; 0x2a46 <strnlen+0x2>
    2a50:	80 95       	com	r24
    2a52:	90 95       	com	r25
    2a54:	8e 0f       	add	r24, r30
    2a56:	9f 1f       	adc	r25, r31
    2a58:	08 95       	ret

00002a5a <fputc>:
    2a5a:	0f 93       	push	r16
    2a5c:	1f 93       	push	r17
    2a5e:	cf 93       	push	r28
    2a60:	df 93       	push	r29
    2a62:	8c 01       	movw	r16, r24
    2a64:	eb 01       	movw	r28, r22
    2a66:	8b 81       	ldd	r24, Y+3	; 0x03
    2a68:	81 ff       	sbrs	r24, 1
    2a6a:	1b c0       	rjmp	.+54     	; 0x2aa2 <fputc+0x48>
    2a6c:	82 ff       	sbrs	r24, 2
    2a6e:	0d c0       	rjmp	.+26     	; 0x2a8a <fputc+0x30>
    2a70:	2e 81       	ldd	r18, Y+6	; 0x06
    2a72:	3f 81       	ldd	r19, Y+7	; 0x07
    2a74:	8c 81       	ldd	r24, Y+4	; 0x04
    2a76:	9d 81       	ldd	r25, Y+5	; 0x05
    2a78:	28 17       	cp	r18, r24
    2a7a:	39 07       	cpc	r19, r25
    2a7c:	64 f4       	brge	.+24     	; 0x2a96 <fputc+0x3c>
    2a7e:	e8 81       	ld	r30, Y
    2a80:	f9 81       	ldd	r31, Y+1	; 0x01
    2a82:	01 93       	st	Z+, r16
    2a84:	f9 83       	std	Y+1, r31	; 0x01
    2a86:	e8 83       	st	Y, r30
    2a88:	06 c0       	rjmp	.+12     	; 0x2a96 <fputc+0x3c>
    2a8a:	e8 85       	ldd	r30, Y+8	; 0x08
    2a8c:	f9 85       	ldd	r31, Y+9	; 0x09
    2a8e:	80 2f       	mov	r24, r16
    2a90:	09 95       	icall
    2a92:	89 2b       	or	r24, r25
    2a94:	31 f4       	brne	.+12     	; 0x2aa2 <fputc+0x48>
    2a96:	8e 81       	ldd	r24, Y+6	; 0x06
    2a98:	9f 81       	ldd	r25, Y+7	; 0x07
    2a9a:	01 96       	adiw	r24, 0x01	; 1
    2a9c:	9f 83       	std	Y+7, r25	; 0x07
    2a9e:	8e 83       	std	Y+6, r24	; 0x06
    2aa0:	02 c0       	rjmp	.+4      	; 0x2aa6 <fputc+0x4c>
    2aa2:	0f ef       	ldi	r16, 0xFF	; 255
    2aa4:	1f ef       	ldi	r17, 0xFF	; 255
    2aa6:	c8 01       	movw	r24, r16
    2aa8:	df 91       	pop	r29
    2aaa:	cf 91       	pop	r28
    2aac:	1f 91       	pop	r17
    2aae:	0f 91       	pop	r16
    2ab0:	08 95       	ret

00002ab2 <__ultoa_invert>:
    2ab2:	fa 01       	movw	r30, r20
    2ab4:	aa 27       	eor	r26, r26
    2ab6:	28 30       	cpi	r18, 0x08	; 8
    2ab8:	51 f1       	breq	.+84     	; 0x2b0e <__ultoa_invert+0x5c>
    2aba:	20 31       	cpi	r18, 0x10	; 16
    2abc:	81 f1       	breq	.+96     	; 0x2b1e <__ultoa_invert+0x6c>
    2abe:	e8 94       	clt
    2ac0:	6f 93       	push	r22
    2ac2:	6e 7f       	andi	r22, 0xFE	; 254
    2ac4:	6e 5f       	subi	r22, 0xFE	; 254
    2ac6:	7f 4f       	sbci	r23, 0xFF	; 255
    2ac8:	8f 4f       	sbci	r24, 0xFF	; 255
    2aca:	9f 4f       	sbci	r25, 0xFF	; 255
    2acc:	af 4f       	sbci	r26, 0xFF	; 255
    2ace:	b1 e0       	ldi	r27, 0x01	; 1
    2ad0:	3e d0       	rcall	.+124    	; 0x2b4e <__ultoa_invert+0x9c>
    2ad2:	b4 e0       	ldi	r27, 0x04	; 4
    2ad4:	3c d0       	rcall	.+120    	; 0x2b4e <__ultoa_invert+0x9c>
    2ad6:	67 0f       	add	r22, r23
    2ad8:	78 1f       	adc	r23, r24
    2ada:	89 1f       	adc	r24, r25
    2adc:	9a 1f       	adc	r25, r26
    2ade:	a1 1d       	adc	r26, r1
    2ae0:	68 0f       	add	r22, r24
    2ae2:	79 1f       	adc	r23, r25
    2ae4:	8a 1f       	adc	r24, r26
    2ae6:	91 1d       	adc	r25, r1
    2ae8:	a1 1d       	adc	r26, r1
    2aea:	6a 0f       	add	r22, r26
    2aec:	71 1d       	adc	r23, r1
    2aee:	81 1d       	adc	r24, r1
    2af0:	91 1d       	adc	r25, r1
    2af2:	a1 1d       	adc	r26, r1
    2af4:	20 d0       	rcall	.+64     	; 0x2b36 <__ultoa_invert+0x84>
    2af6:	09 f4       	brne	.+2      	; 0x2afa <__ultoa_invert+0x48>
    2af8:	68 94       	set
    2afa:	3f 91       	pop	r19
    2afc:	2a e0       	ldi	r18, 0x0A	; 10
    2afe:	26 9f       	mul	r18, r22
    2b00:	11 24       	eor	r1, r1
    2b02:	30 19       	sub	r19, r0
    2b04:	30 5d       	subi	r19, 0xD0	; 208
    2b06:	31 93       	st	Z+, r19
    2b08:	de f6       	brtc	.-74     	; 0x2ac0 <__ultoa_invert+0xe>
    2b0a:	cf 01       	movw	r24, r30
    2b0c:	08 95       	ret
    2b0e:	46 2f       	mov	r20, r22
    2b10:	47 70       	andi	r20, 0x07	; 7
    2b12:	40 5d       	subi	r20, 0xD0	; 208
    2b14:	41 93       	st	Z+, r20
    2b16:	b3 e0       	ldi	r27, 0x03	; 3
    2b18:	0f d0       	rcall	.+30     	; 0x2b38 <__ultoa_invert+0x86>
    2b1a:	c9 f7       	brne	.-14     	; 0x2b0e <__ultoa_invert+0x5c>
    2b1c:	f6 cf       	rjmp	.-20     	; 0x2b0a <__ultoa_invert+0x58>
    2b1e:	46 2f       	mov	r20, r22
    2b20:	4f 70       	andi	r20, 0x0F	; 15
    2b22:	40 5d       	subi	r20, 0xD0	; 208
    2b24:	4a 33       	cpi	r20, 0x3A	; 58
    2b26:	18 f0       	brcs	.+6      	; 0x2b2e <__ultoa_invert+0x7c>
    2b28:	49 5d       	subi	r20, 0xD9	; 217
    2b2a:	31 fd       	sbrc	r19, 1
    2b2c:	40 52       	subi	r20, 0x20	; 32
    2b2e:	41 93       	st	Z+, r20
    2b30:	02 d0       	rcall	.+4      	; 0x2b36 <__ultoa_invert+0x84>
    2b32:	a9 f7       	brne	.-22     	; 0x2b1e <__ultoa_invert+0x6c>
    2b34:	ea cf       	rjmp	.-44     	; 0x2b0a <__ultoa_invert+0x58>
    2b36:	b4 e0       	ldi	r27, 0x04	; 4
    2b38:	a6 95       	lsr	r26
    2b3a:	97 95       	ror	r25
    2b3c:	87 95       	ror	r24
    2b3e:	77 95       	ror	r23
    2b40:	67 95       	ror	r22
    2b42:	ba 95       	dec	r27
    2b44:	c9 f7       	brne	.-14     	; 0x2b38 <__ultoa_invert+0x86>
    2b46:	00 97       	sbiw	r24, 0x00	; 0
    2b48:	61 05       	cpc	r22, r1
    2b4a:	71 05       	cpc	r23, r1
    2b4c:	08 95       	ret
    2b4e:	9b 01       	movw	r18, r22
    2b50:	ac 01       	movw	r20, r24
    2b52:	0a 2e       	mov	r0, r26
    2b54:	06 94       	lsr	r0
    2b56:	57 95       	ror	r21
    2b58:	47 95       	ror	r20
    2b5a:	37 95       	ror	r19
    2b5c:	27 95       	ror	r18
    2b5e:	ba 95       	dec	r27
    2b60:	c9 f7       	brne	.-14     	; 0x2b54 <__ultoa_invert+0xa2>
    2b62:	62 0f       	add	r22, r18
    2b64:	73 1f       	adc	r23, r19
    2b66:	84 1f       	adc	r24, r20
    2b68:	95 1f       	adc	r25, r21
    2b6a:	a0 1d       	adc	r26, r0
    2b6c:	08 95       	ret

00002b6e <_exit>:
    2b6e:	f8 94       	cli

00002b70 <__stop_program>:
    2b70:	ff cf       	rjmp	.-2      	; 0x2b70 <__stop_program>
