m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/Projects/max10/hdmi/avalon_st/testbench_ip/user_test_program
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 @QlF>1YAX<EI;fJCVK3>i1
!s110 1701452012
!i10b 1
!s100 zk8eJBhnjVD8AZ?j;V6GO2
IoH3;JKBJcRKVTF^Ukm`<T3
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
R0
w1701452003
8../hdmi_qsys/testbench/hdmi_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv
F../hdmi_qsys/testbench/hdmi_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1701452012.000000
!s107 ../hdmi_qsys/testbench/hdmi_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-y|/home/user/Projects/max10/hdmi/avalon_st/testbench_ip/user_test_program|-##implicit##pop_minusfile_path##|-reportprogress|300|-sv|../hdmi_qsys/testbench/hdmi_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|hdmi_qsys_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work hdmi_qsys_inst_clk_bfm
!s92 -y /home/user/Projects/max10/hdmi/avalon_st/testbench_ip/user_test_program -sv -L altera_common_sv_packages -work hdmi_qsys_inst_clk_bfm
tSvlog 1 CvgOpt 0
