# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/Windows/Downloads/verilog/alu.v" \
"../../../../Lab5.srcs/sim_1/new/alu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
