Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: Encoder_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Encoder_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Encoder_Module"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : Encoder_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" into library work
Parsing entity <Encoder_Module>.
Parsing architecture <Behavioral> of entity <encoder_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Encoder_Module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 43: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 44: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 45: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 46: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 47: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 48: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 49: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 50: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 51: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 52: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 53: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 54: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 55: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 56: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 57: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 58: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 59: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 60: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 61: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 62: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 63: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 64: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 65: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 66: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 67: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 68: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 69: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 70: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 71: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 72: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 73: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 74: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 75: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 76: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 77: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 78: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 79: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 80: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 81: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 82: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 83: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 84: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 85: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 86: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 87: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 88: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 89: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 90: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 91: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 92: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 93: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 94: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 95: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 96: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 97: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd" Line 98: Comparison between arrays of unequal length always returns FALSE.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Encoder_Module>.
    Related source file is "F:\Project europlanetarium\Code\Encoder\Zedboard test\Encoder\Encoder_Module.vhd".
WARNING:Xst:647 - Input <InVertical> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InHorizontal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Encoder_Module> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Encoder_Module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Encoder_Module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Encoder_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      VCC                         : 1
# IO Buffers                       : 6
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                   6  out of    200     3%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.53 secs
 
--> 

Total memory usage is 438368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :    0 (   0 filtered)

