Warning: Design 'topfft' has '14' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'topfft' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : topfft
Version: O-2018.06-SP2
Date   : Fri Nov  8 15:33:29 2019
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              65.00
  Critical Path Length:          1.94
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         27
  Hierarchical Port Count:       2153
  Leaf Cell Count:              66111
  Buf/Inv Cell Count:           14789
  Buf Cell Count:                3670
  Inv Cell Count:               11119
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     58031
  Sequential Cell Count:         8080
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   195877.841872
  Noncombinational Area: 64463.046570
  Buf/Inv Area:          24429.880240
  Total Buffer Area:          8613.53
  Total Inverter Area:       15816.35
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            260340.888442
  Design Area:          260340.888442


  Design Rules
  -----------------------------------
  Total Number of Nets:         73664
  Nets With Violations:          5152
  Max Trans Violations:             0
  Max Cap Violations:            5152
  -----------------------------------


  Hostname: nina.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.06
  Logic Optimization:                 32.99
  Mapping Optimization:              260.79
  -----------------------------------------
  Overall Compile Time:              437.26
  Overall Compile Wall Clock Time:   246.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
