==37706== Cachegrind, a cache and branch-prediction profiler
==37706== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==37706== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==37706== Command: ./sift .
==37706== 
--37706-- warning: L3 cache found, using its data for the LL simulation.
--37706-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--37706-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==37706== brk segment overflow in thread #1: can't grow to 0x4a36000
==37706== (see section Limitations in user manual)
==37706== NOTE: further instances of this message will not be shown
==37706== 
==37706== I   refs:      1,142,732,544
==37706== I1  misses:            5,146
==37706== LLi misses:            2,082
==37706== I1  miss rate:          0.00%
==37706== LLi miss rate:          0.00%
==37706== 
==37706== D   refs:        350,629,241  (243,842,203 rd   + 106,787,038 wr)
==37706== D1  misses:       24,428,763  ( 18,625,423 rd   +   5,803,340 wr)
==37706== LLd misses:          543,320  (      8,779 rd   +     534,541 wr)
==37706== D1  miss rate:           7.0% (        7.6%     +         5.4%  )
==37706== LLd miss rate:           0.2% (        0.0%     +         0.5%  )
==37706== 
==37706== LL refs:          24,433,909  ( 18,630,569 rd   +   5,803,340 wr)
==37706== LL misses:           545,402  (     10,861 rd   +     534,541 wr)
==37706== LL miss rate:            0.0% (        0.0%     +         0.5%  )
