// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_11_address0;
reg    layer_in_V_11_ce0;
reg    layer_in_V_11_we0;
wire  signed [15:0] layer_in_V_11_q0;
reg   [31:0] sX_1;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
wire   [8:0] w51_V_address0;
reg    w51_V_ce0;
wire   [500:0] w51_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_1924_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [23:0] acc_V_62_0_reg_1114;
reg   [23:0] acc_V_61_0_reg_1126;
reg   [23:0] acc_V_60_0_reg_1138;
reg   [23:0] acc_V_59_0_reg_1150;
reg   [23:0] acc_V_58_0_reg_1162;
reg   [23:0] acc_V_57_0_reg_1174;
reg   [23:0] acc_V_56_0_reg_1186;
reg   [23:0] acc_V_55_0_reg_1198;
reg   [23:0] acc_V_54_0_reg_1210;
reg   [23:0] acc_V_53_0_reg_1222;
reg   [23:0] acc_V_52_0_reg_1234;
reg   [23:0] acc_V_51_0_reg_1246;
reg   [23:0] acc_V_50_0_reg_1258;
reg   [23:0] acc_V_49_0_reg_1270;
reg   [23:0] acc_V_48_0_reg_1282;
reg   [23:0] acc_V_47_0_reg_1294;
reg   [23:0] acc_V_46_0_reg_1306;
reg   [23:0] acc_V_45_0_reg_1318;
reg   [23:0] acc_V_44_0_reg_1330;
reg   [23:0] acc_V_43_0_reg_1342;
reg   [23:0] acc_V_42_0_reg_1354;
reg   [23:0] acc_V_41_0_reg_1366;
reg   [23:0] acc_V_40_0_reg_1378;
reg   [23:0] acc_V_39_0_reg_1390;
reg   [23:0] acc_V_38_0_reg_1402;
reg   [23:0] acc_V_37_0_reg_1414;
reg   [23:0] acc_V_36_0_reg_1426;
reg   [23:0] acc_V_35_0_reg_1438;
reg   [23:0] acc_V_34_0_reg_1450;
reg   [23:0] acc_V_33_0_reg_1462;
reg   [23:0] acc_V_32_0_reg_1474;
reg   [23:0] acc_V_31_0_reg_1486;
reg   [23:0] acc_V_30_0_reg_1498;
reg   [23:0] acc_V_29_0_reg_1510;
reg   [23:0] acc_V_28_0_reg_1522;
reg   [23:0] acc_V_27_0_reg_1534;
reg   [23:0] acc_V_26_0_reg_1546;
reg   [23:0] acc_V_25_0_reg_1558;
reg   [23:0] acc_V_24_0_reg_1570;
reg   [23:0] acc_V_23_0_reg_1582;
reg   [23:0] acc_V_22_0_reg_1594;
reg   [23:0] acc_V_21_0_reg_1606;
reg   [23:0] acc_V_20_0_reg_1618;
reg   [23:0] acc_V_19_0_reg_1630;
reg   [23:0] acc_V_18_0_reg_1642;
reg   [23:0] acc_V_17_0_reg_1654;
reg   [23:0] acc_V_16_0_reg_1666;
reg   [23:0] acc_V_15_0_reg_1678;
reg   [23:0] acc_V_14_0_reg_1690;
reg   [23:0] acc_V_13_0_reg_1702;
reg   [23:0] acc_V_12_0_reg_1714;
reg   [23:0] acc_V_11_0_reg_1726;
reg   [23:0] acc_V_10_0_reg_1738;
reg   [23:0] acc_V_9_0_reg_1750;
reg   [23:0] acc_V_8_0_reg_1762;
reg   [23:0] acc_V_7_0_reg_1774;
reg   [23:0] acc_V_6_0_reg_1786;
reg   [23:0] acc_V_5_0_reg_1798;
reg   [23:0] acc_V_4_0_reg_1810;
reg   [23:0] acc_V_3_0_reg_1822;
reg   [23:0] acc_V_2_0_reg_1834;
reg   [23:0] acc_V_1_0_reg_1846;
reg   [23:0] acc_V_0_0_reg_1858;
reg   [8:0] in_index_reg_1870;
reg    ap_block_state1;
wire   [6:0] i_fu_1918_p2;
reg   [6:0] i_reg_4483;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1930_p2;
reg    ap_block_state3;
reg   [31:0] sX_1_load_reg_4496;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done;
wire   [0:0] icmp_ln326_fu_1945_p2;
reg   [0:0] icmp_ln326_reg_4501;
reg   [31:0] sY_1_load_reg_4506;
wire   [0:0] icmp_ln326_4_fu_1955_p2;
reg   [0:0] icmp_ln326_4_reg_4511;
reg   [31:0] pY_1_load_reg_4516;
reg   [31:0] pX_1_load_reg_4522;
wire   [0:0] and_ln326_4_fu_2013_p2;
reg   [0:0] and_ln326_4_reg_4528;
wire   [0:0] icmp_ln324_fu_2019_p2;
reg   [0:0] icmp_ln324_reg_4532;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_2025_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [23:0] grp_fu_3656_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [23:0] grp_fu_3664_p3;
wire  signed [23:0] grp_fu_3672_p3;
wire  signed [23:0] grp_fu_3680_p3;
wire  signed [23:0] grp_fu_3688_p3;
wire  signed [23:0] grp_fu_3696_p3;
wire  signed [23:0] grp_fu_3704_p3;
wire  signed [23:0] grp_fu_3712_p3;
wire  signed [23:0] grp_fu_3720_p3;
wire  signed [23:0] grp_fu_3728_p3;
wire  signed [23:0] grp_fu_3736_p3;
wire  signed [23:0] grp_fu_3744_p3;
wire  signed [23:0] grp_fu_3752_p3;
wire  signed [23:0] grp_fu_3760_p3;
wire  signed [23:0] grp_fu_3768_p3;
wire  signed [23:0] grp_fu_3776_p3;
wire  signed [23:0] grp_fu_3784_p3;
wire  signed [23:0] grp_fu_3792_p3;
wire  signed [23:0] grp_fu_3800_p3;
wire  signed [23:0] grp_fu_3808_p3;
wire  signed [23:0] grp_fu_3816_p3;
wire  signed [23:0] grp_fu_3824_p3;
wire  signed [23:0] grp_fu_3832_p3;
wire  signed [23:0] grp_fu_3840_p3;
wire  signed [23:0] grp_fu_3848_p3;
wire  signed [23:0] grp_fu_3856_p3;
wire  signed [23:0] grp_fu_3864_p3;
wire  signed [23:0] grp_fu_3872_p3;
wire  signed [23:0] grp_fu_3880_p3;
wire  signed [23:0] grp_fu_3888_p3;
wire  signed [23:0] grp_fu_3896_p3;
wire  signed [23:0] grp_fu_3904_p3;
wire  signed [23:0] grp_fu_3912_p3;
wire  signed [23:0] grp_fu_3920_p3;
wire  signed [23:0] grp_fu_3928_p3;
wire  signed [23:0] grp_fu_3936_p3;
wire  signed [23:0] grp_fu_3944_p3;
wire  signed [23:0] grp_fu_3952_p3;
wire  signed [23:0] grp_fu_3960_p3;
wire  signed [23:0] grp_fu_3968_p3;
wire  signed [23:0] grp_fu_3976_p3;
wire  signed [23:0] grp_fu_3984_p3;
wire  signed [23:0] grp_fu_3992_p3;
wire  signed [23:0] grp_fu_4000_p3;
wire  signed [23:0] grp_fu_4008_p3;
wire  signed [23:0] grp_fu_4016_p3;
wire  signed [23:0] grp_fu_4024_p3;
wire  signed [23:0] grp_fu_4032_p3;
wire  signed [23:0] grp_fu_4040_p3;
wire  signed [23:0] grp_fu_4048_p3;
wire  signed [23:0] grp_fu_4056_p3;
wire  signed [23:0] grp_fu_4064_p3;
wire  signed [23:0] grp_fu_4072_p3;
wire  signed [23:0] grp_fu_4080_p3;
wire  signed [23:0] grp_fu_4088_p3;
wire  signed [23:0] grp_fu_4096_p3;
wire  signed [23:0] grp_fu_4104_p3;
wire  signed [23:0] grp_fu_4112_p3;
wire  signed [23:0] grp_fu_4120_p3;
wire  signed [23:0] grp_fu_4128_p3;
wire  signed [23:0] grp_fu_4136_p3;
wire  signed [23:0] grp_fu_4144_p3;
wire  signed [23:0] grp_fu_4152_p3;
reg   [15:0] trunc_ln708_169_reg_4866;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln708_170_reg_4871;
reg   [15:0] trunc_ln708_171_reg_4876;
reg   [15:0] trunc_ln708_172_reg_4881;
reg   [15:0] trunc_ln708_173_reg_4886;
reg   [15:0] trunc_ln708_174_reg_4891;
reg   [15:0] trunc_ln708_175_reg_4896;
reg   [15:0] trunc_ln708_176_reg_4901;
reg   [15:0] trunc_ln708_177_reg_4906;
reg   [15:0] trunc_ln708_178_reg_4911;
reg   [15:0] trunc_ln708_179_reg_4916;
reg   [15:0] trunc_ln708_180_reg_4921;
reg   [15:0] trunc_ln708_181_reg_4926;
reg   [15:0] trunc_ln708_182_reg_4931;
reg   [15:0] trunc_ln708_183_reg_4936;
reg   [15:0] trunc_ln708_184_reg_4941;
reg   [15:0] trunc_ln708_185_reg_4946;
reg   [15:0] trunc_ln708_186_reg_4951;
reg   [15:0] trunc_ln708_187_reg_4956;
reg   [15:0] trunc_ln708_188_reg_4961;
reg   [15:0] trunc_ln708_189_reg_4966;
reg   [15:0] trunc_ln708_190_reg_4971;
reg   [15:0] trunc_ln708_191_reg_4976;
reg   [15:0] trunc_ln708_192_reg_4981;
reg   [15:0] trunc_ln708_193_reg_4986;
reg   [15:0] trunc_ln708_194_reg_4991;
reg   [15:0] trunc_ln708_195_reg_4996;
reg   [15:0] trunc_ln708_196_reg_5001;
reg   [15:0] trunc_ln708_197_reg_5006;
reg   [15:0] trunc_ln708_198_reg_5011;
reg   [15:0] trunc_ln708_199_reg_5016;
reg   [15:0] trunc_ln708_200_reg_5021;
reg   [15:0] trunc_ln708_201_reg_5026;
reg   [15:0] trunc_ln708_202_reg_5031;
reg   [15:0] trunc_ln708_203_reg_5036;
reg   [15:0] trunc_ln708_204_reg_5041;
reg   [15:0] trunc_ln708_205_reg_5046;
reg   [15:0] trunc_ln708_206_reg_5051;
reg   [15:0] trunc_ln708_207_reg_5056;
reg   [15:0] trunc_ln708_208_reg_5061;
reg   [15:0] trunc_ln708_209_reg_5066;
reg   [15:0] trunc_ln708_210_reg_5071;
reg   [15:0] trunc_ln708_211_reg_5076;
reg   [15:0] trunc_ln708_212_reg_5081;
reg   [15:0] trunc_ln708_213_reg_5086;
reg   [15:0] trunc_ln708_214_reg_5091;
reg   [15:0] trunc_ln708_215_reg_5096;
reg   [15:0] trunc_ln708_216_reg_5101;
reg   [15:0] trunc_ln708_217_reg_5106;
reg   [15:0] trunc_ln708_218_reg_5111;
reg   [15:0] trunc_ln708_219_reg_5116;
reg   [15:0] trunc_ln708_220_reg_5121;
reg   [15:0] trunc_ln708_221_reg_5126;
reg   [15:0] trunc_ln708_222_reg_5131;
reg   [15:0] trunc_ln708_223_reg_5136;
reg   [15:0] trunc_ln708_224_reg_5141;
reg   [15:0] trunc_ln708_225_reg_5146;
reg   [15:0] trunc_ln708_226_reg_5151;
reg   [15:0] trunc_ln708_227_reg_5156;
reg   [15:0] trunc_ln708_228_reg_5161;
reg   [15:0] trunc_ln708_229_reg_5166;
wire   [6:0] i_ic_fu_3559_p2;
reg   [6:0] i_ic_reg_5174;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_3553_p2;
wire   [0:0] icmp_ln346_fu_3570_p2;
reg   [0:0] icmp_ln346_reg_5184;
wire   [31:0] select_ln356_fu_3637_p3;
wire   [0:0] icmp_ln350_fu_3616_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_d0;
reg   [6:0] i_0_i_reg_1092;
wire    ap_CS_fsm_state41;
reg   [5:0] i1_0_i_reg_1103;
wire   [0:0] icmp_ln313_fu_1912_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_1881;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_1892;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_1936_p1;
wire   [63:0] zext_ln332_fu_2031_p1;
wire   [63:0] zext_ln340_fu_3565_p1;
wire   [31:0] select_ln361_fu_3591_p3;
wire   [31:0] add_ln354_fu_3621_p2;
wire   [31:0] add_ln359_fu_3575_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_5_fu_1965_p4;
wire   [30:0] tmp_6_fu_1985_p4;
wire   [0:0] icmp_ln326_5_fu_1975_p2;
wire   [0:0] icmp_ln326_6_fu_1995_p2;
wire   [0:0] and_ln326_3_fu_2007_p2;
wire   [0:0] and_ln326_fu_2001_p2;
wire  signed [15:0] sext_ln1116_fu_2041_p0;
wire  signed [7:0] trunc_ln332_fu_2037_p1;
wire  signed [7:0] tmp_316_fu_2053_p4;
wire  signed [7:0] tmp_317_fu_2067_p4;
wire  signed [7:0] tmp_318_fu_2081_p4;
wire  signed [7:0] tmp_319_fu_2095_p4;
wire  signed [7:0] tmp_320_fu_2109_p4;
wire  signed [7:0] tmp_321_fu_2123_p4;
wire  signed [7:0] tmp_322_fu_2137_p4;
wire  signed [7:0] tmp_323_fu_2151_p4;
wire  signed [7:0] tmp_324_fu_2165_p4;
wire  signed [7:0] tmp_325_fu_2179_p4;
wire  signed [7:0] tmp_326_fu_2193_p4;
wire  signed [7:0] tmp_327_fu_2207_p4;
wire  signed [7:0] tmp_328_fu_2221_p4;
wire  signed [7:0] tmp_329_fu_2235_p4;
wire  signed [7:0] tmp_330_fu_2249_p4;
wire  signed [7:0] tmp_331_fu_2263_p4;
wire  signed [7:0] tmp_332_fu_2277_p4;
wire  signed [7:0] tmp_333_fu_2291_p4;
wire  signed [7:0] tmp_334_fu_2305_p4;
wire  signed [7:0] tmp_335_fu_2319_p4;
wire  signed [7:0] tmp_336_fu_2333_p4;
wire  signed [7:0] tmp_337_fu_2347_p4;
wire  signed [7:0] tmp_338_fu_2361_p4;
wire  signed [7:0] tmp_339_fu_2375_p4;
wire  signed [7:0] tmp_340_fu_2389_p4;
wire  signed [7:0] tmp_341_fu_2403_p4;
wire  signed [7:0] tmp_342_fu_2417_p4;
wire  signed [7:0] tmp_343_fu_2431_p4;
wire  signed [7:0] tmp_344_fu_2445_p4;
wire  signed [7:0] tmp_345_fu_2459_p4;
wire  signed [7:0] tmp_346_fu_2473_p4;
wire  signed [7:0] tmp_347_fu_2487_p4;
wire  signed [7:0] tmp_348_fu_2501_p4;
wire  signed [7:0] tmp_349_fu_2515_p4;
wire  signed [7:0] tmp_350_fu_2529_p4;
wire  signed [7:0] tmp_351_fu_2543_p4;
wire  signed [7:0] tmp_352_fu_2557_p4;
wire  signed [7:0] tmp_353_fu_2571_p4;
wire  signed [7:0] tmp_354_fu_2585_p4;
wire  signed [7:0] tmp_355_fu_2599_p4;
wire  signed [7:0] tmp_356_fu_2613_p4;
wire  signed [7:0] tmp_357_fu_2627_p4;
wire  signed [7:0] tmp_358_fu_2641_p4;
wire  signed [7:0] tmp_359_fu_2655_p4;
wire  signed [7:0] tmp_360_fu_2669_p4;
wire  signed [7:0] tmp_361_fu_2683_p4;
wire  signed [7:0] tmp_362_fu_2697_p4;
wire  signed [7:0] tmp_363_fu_2711_p4;
wire  signed [7:0] tmp_364_fu_2725_p4;
wire  signed [7:0] tmp_365_fu_2739_p4;
wire  signed [7:0] tmp_366_fu_2753_p4;
wire  signed [7:0] tmp_367_fu_2767_p4;
wire  signed [7:0] tmp_368_fu_2781_p4;
wire  signed [7:0] tmp_369_fu_2795_p4;
wire  signed [7:0] tmp_370_fu_2809_p4;
wire  signed [7:0] tmp_371_fu_2823_p4;
wire  signed [7:0] tmp_372_fu_2837_p4;
wire  signed [7:0] tmp_373_fu_2851_p4;
wire  signed [7:0] tmp_374_fu_2865_p4;
wire  signed [7:0] tmp_375_fu_2879_p4;
wire  signed [7:0] tmp_376_fu_2893_p4;
wire  signed [4:0] tmp_20_fu_2907_p4;
wire   [31:0] add_ln361_fu_3586_p2;
wire   [31:0] add_ln356_fu_3632_p2;
wire  signed [15:0] grp_fu_3656_p1;
wire  signed [23:0] sext_ln1116_fu_2041_p1;
wire  signed [15:0] grp_fu_3664_p1;
wire  signed [15:0] grp_fu_3672_p1;
wire  signed [15:0] grp_fu_3680_p1;
wire  signed [15:0] grp_fu_3688_p1;
wire  signed [15:0] grp_fu_3696_p1;
wire  signed [15:0] grp_fu_3704_p1;
wire  signed [15:0] grp_fu_3712_p1;
wire  signed [15:0] grp_fu_3720_p1;
wire  signed [15:0] grp_fu_3728_p1;
wire  signed [15:0] grp_fu_3736_p1;
wire  signed [15:0] grp_fu_3744_p1;
wire  signed [15:0] grp_fu_3752_p1;
wire  signed [15:0] grp_fu_3760_p1;
wire  signed [15:0] grp_fu_3768_p1;
wire  signed [15:0] grp_fu_3776_p1;
wire  signed [15:0] grp_fu_3784_p1;
wire  signed [15:0] grp_fu_3792_p1;
wire  signed [15:0] grp_fu_3800_p1;
wire  signed [15:0] grp_fu_3808_p1;
wire  signed [15:0] grp_fu_3816_p1;
wire  signed [15:0] grp_fu_3824_p1;
wire  signed [15:0] grp_fu_3832_p1;
wire  signed [15:0] grp_fu_3840_p1;
wire  signed [15:0] grp_fu_3848_p1;
wire  signed [15:0] grp_fu_3856_p1;
wire  signed [15:0] grp_fu_3864_p1;
wire  signed [15:0] grp_fu_3872_p1;
wire  signed [15:0] grp_fu_3880_p1;
wire  signed [15:0] grp_fu_3888_p1;
wire  signed [15:0] grp_fu_3896_p1;
wire  signed [15:0] grp_fu_3904_p1;
wire  signed [15:0] grp_fu_3912_p1;
wire  signed [15:0] grp_fu_3920_p1;
wire  signed [15:0] grp_fu_3928_p1;
wire  signed [15:0] grp_fu_3936_p1;
wire  signed [15:0] grp_fu_3944_p1;
wire  signed [15:0] grp_fu_3952_p1;
wire  signed [15:0] grp_fu_3960_p1;
wire  signed [15:0] grp_fu_3968_p1;
wire  signed [15:0] grp_fu_3976_p1;
wire  signed [15:0] grp_fu_3984_p1;
wire  signed [15:0] grp_fu_3992_p1;
wire  signed [15:0] grp_fu_4000_p1;
wire  signed [15:0] grp_fu_4008_p1;
wire  signed [15:0] grp_fu_4016_p1;
wire  signed [15:0] grp_fu_4024_p1;
wire  signed [15:0] grp_fu_4032_p1;
wire  signed [15:0] grp_fu_4040_p1;
wire  signed [15:0] grp_fu_4048_p1;
wire  signed [15:0] grp_fu_4056_p1;
wire  signed [15:0] grp_fu_4064_p1;
wire  signed [15:0] grp_fu_4072_p1;
wire  signed [15:0] grp_fu_4080_p1;
wire  signed [15:0] grp_fu_4088_p1;
wire  signed [15:0] grp_fu_4096_p1;
wire  signed [15:0] grp_fu_4104_p1;
wire  signed [15:0] grp_fu_4112_p1;
wire  signed [15:0] grp_fu_4120_p1;
wire  signed [15:0] grp_fu_4128_p1;
wire  signed [15:0] grp_fu_4136_p1;
wire  signed [15:0] grp_fu_4144_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_982;
reg    ap_condition_984;
reg    ap_condition_736;
reg    ap_condition_888;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_s_layAem #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_11_address0),
    .ce0(layer_in_V_11_ce0),
    .we0(layer_in_V_11_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_d0),
    .q0(layer_in_V_11_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_w51_V #(
    .DataWidth( 501 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w51_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w51_V_address0),
    .ce0(w51_V_ce0),
    .q0(w51_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_s_tmpBew #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_layHfu #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_d0),
    .output_V_q0(layer_in_V_11_q0)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U288(
    .din0(trunc_ln332_fu_2037_p1),
    .din1(grp_fu_3656_p1),
    .din2(acc_V_0_0_reg_1858),
    .dout(grp_fu_3656_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U289(
    .din0(tmp_316_fu_2053_p4),
    .din1(grp_fu_3664_p1),
    .din2(acc_V_1_0_reg_1846),
    .dout(grp_fu_3664_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U290(
    .din0(tmp_317_fu_2067_p4),
    .din1(grp_fu_3672_p1),
    .din2(acc_V_2_0_reg_1834),
    .dout(grp_fu_3672_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U291(
    .din0(tmp_318_fu_2081_p4),
    .din1(grp_fu_3680_p1),
    .din2(acc_V_3_0_reg_1822),
    .dout(grp_fu_3680_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U292(
    .din0(tmp_319_fu_2095_p4),
    .din1(grp_fu_3688_p1),
    .din2(acc_V_4_0_reg_1810),
    .dout(grp_fu_3688_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U293(
    .din0(tmp_320_fu_2109_p4),
    .din1(grp_fu_3696_p1),
    .din2(acc_V_5_0_reg_1798),
    .dout(grp_fu_3696_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U294(
    .din0(tmp_321_fu_2123_p4),
    .din1(grp_fu_3704_p1),
    .din2(acc_V_6_0_reg_1786),
    .dout(grp_fu_3704_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U295(
    .din0(tmp_322_fu_2137_p4),
    .din1(grp_fu_3712_p1),
    .din2(acc_V_7_0_reg_1774),
    .dout(grp_fu_3712_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U296(
    .din0(tmp_323_fu_2151_p4),
    .din1(grp_fu_3720_p1),
    .din2(acc_V_8_0_reg_1762),
    .dout(grp_fu_3720_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U297(
    .din0(tmp_324_fu_2165_p4),
    .din1(grp_fu_3728_p1),
    .din2(acc_V_9_0_reg_1750),
    .dout(grp_fu_3728_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U298(
    .din0(tmp_325_fu_2179_p4),
    .din1(grp_fu_3736_p1),
    .din2(acc_V_10_0_reg_1738),
    .dout(grp_fu_3736_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U299(
    .din0(tmp_326_fu_2193_p4),
    .din1(grp_fu_3744_p1),
    .din2(acc_V_11_0_reg_1726),
    .dout(grp_fu_3744_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U300(
    .din0(tmp_327_fu_2207_p4),
    .din1(grp_fu_3752_p1),
    .din2(acc_V_12_0_reg_1714),
    .dout(grp_fu_3752_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U301(
    .din0(tmp_328_fu_2221_p4),
    .din1(grp_fu_3760_p1),
    .din2(acc_V_13_0_reg_1702),
    .dout(grp_fu_3760_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U302(
    .din0(tmp_329_fu_2235_p4),
    .din1(grp_fu_3768_p1),
    .din2(acc_V_14_0_reg_1690),
    .dout(grp_fu_3768_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U303(
    .din0(tmp_330_fu_2249_p4),
    .din1(grp_fu_3776_p1),
    .din2(acc_V_15_0_reg_1678),
    .dout(grp_fu_3776_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U304(
    .din0(tmp_331_fu_2263_p4),
    .din1(grp_fu_3784_p1),
    .din2(acc_V_16_0_reg_1666),
    .dout(grp_fu_3784_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U305(
    .din0(tmp_332_fu_2277_p4),
    .din1(grp_fu_3792_p1),
    .din2(acc_V_17_0_reg_1654),
    .dout(grp_fu_3792_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U306(
    .din0(tmp_333_fu_2291_p4),
    .din1(grp_fu_3800_p1),
    .din2(acc_V_18_0_reg_1642),
    .dout(grp_fu_3800_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U307(
    .din0(tmp_334_fu_2305_p4),
    .din1(grp_fu_3808_p1),
    .din2(acc_V_19_0_reg_1630),
    .dout(grp_fu_3808_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U308(
    .din0(tmp_335_fu_2319_p4),
    .din1(grp_fu_3816_p1),
    .din2(acc_V_20_0_reg_1618),
    .dout(grp_fu_3816_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U309(
    .din0(tmp_336_fu_2333_p4),
    .din1(grp_fu_3824_p1),
    .din2(acc_V_21_0_reg_1606),
    .dout(grp_fu_3824_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U310(
    .din0(tmp_337_fu_2347_p4),
    .din1(grp_fu_3832_p1),
    .din2(acc_V_22_0_reg_1594),
    .dout(grp_fu_3832_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U311(
    .din0(tmp_338_fu_2361_p4),
    .din1(grp_fu_3840_p1),
    .din2(acc_V_23_0_reg_1582),
    .dout(grp_fu_3840_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U312(
    .din0(tmp_339_fu_2375_p4),
    .din1(grp_fu_3848_p1),
    .din2(acc_V_24_0_reg_1570),
    .dout(grp_fu_3848_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U313(
    .din0(tmp_340_fu_2389_p4),
    .din1(grp_fu_3856_p1),
    .din2(acc_V_25_0_reg_1558),
    .dout(grp_fu_3856_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U314(
    .din0(tmp_341_fu_2403_p4),
    .din1(grp_fu_3864_p1),
    .din2(acc_V_26_0_reg_1546),
    .dout(grp_fu_3864_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U315(
    .din0(tmp_342_fu_2417_p4),
    .din1(grp_fu_3872_p1),
    .din2(acc_V_27_0_reg_1534),
    .dout(grp_fu_3872_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U316(
    .din0(tmp_343_fu_2431_p4),
    .din1(grp_fu_3880_p1),
    .din2(acc_V_28_0_reg_1522),
    .dout(grp_fu_3880_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U317(
    .din0(tmp_344_fu_2445_p4),
    .din1(grp_fu_3888_p1),
    .din2(acc_V_29_0_reg_1510),
    .dout(grp_fu_3888_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U318(
    .din0(tmp_345_fu_2459_p4),
    .din1(grp_fu_3896_p1),
    .din2(acc_V_30_0_reg_1498),
    .dout(grp_fu_3896_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U319(
    .din0(tmp_346_fu_2473_p4),
    .din1(grp_fu_3904_p1),
    .din2(acc_V_31_0_reg_1486),
    .dout(grp_fu_3904_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U320(
    .din0(tmp_347_fu_2487_p4),
    .din1(grp_fu_3912_p1),
    .din2(acc_V_32_0_reg_1474),
    .dout(grp_fu_3912_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U321(
    .din0(tmp_348_fu_2501_p4),
    .din1(grp_fu_3920_p1),
    .din2(acc_V_33_0_reg_1462),
    .dout(grp_fu_3920_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U322(
    .din0(tmp_349_fu_2515_p4),
    .din1(grp_fu_3928_p1),
    .din2(acc_V_34_0_reg_1450),
    .dout(grp_fu_3928_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U323(
    .din0(tmp_350_fu_2529_p4),
    .din1(grp_fu_3936_p1),
    .din2(acc_V_35_0_reg_1438),
    .dout(grp_fu_3936_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U324(
    .din0(tmp_351_fu_2543_p4),
    .din1(grp_fu_3944_p1),
    .din2(acc_V_36_0_reg_1426),
    .dout(grp_fu_3944_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U325(
    .din0(tmp_352_fu_2557_p4),
    .din1(grp_fu_3952_p1),
    .din2(acc_V_37_0_reg_1414),
    .dout(grp_fu_3952_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U326(
    .din0(tmp_353_fu_2571_p4),
    .din1(grp_fu_3960_p1),
    .din2(acc_V_38_0_reg_1402),
    .dout(grp_fu_3960_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U327(
    .din0(tmp_354_fu_2585_p4),
    .din1(grp_fu_3968_p1),
    .din2(acc_V_39_0_reg_1390),
    .dout(grp_fu_3968_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U328(
    .din0(tmp_355_fu_2599_p4),
    .din1(grp_fu_3976_p1),
    .din2(acc_V_40_0_reg_1378),
    .dout(grp_fu_3976_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U329(
    .din0(tmp_356_fu_2613_p4),
    .din1(grp_fu_3984_p1),
    .din2(acc_V_41_0_reg_1366),
    .dout(grp_fu_3984_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U330(
    .din0(tmp_357_fu_2627_p4),
    .din1(grp_fu_3992_p1),
    .din2(acc_V_42_0_reg_1354),
    .dout(grp_fu_3992_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U331(
    .din0(tmp_358_fu_2641_p4),
    .din1(grp_fu_4000_p1),
    .din2(acc_V_43_0_reg_1342),
    .dout(grp_fu_4000_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U332(
    .din0(tmp_359_fu_2655_p4),
    .din1(grp_fu_4008_p1),
    .din2(acc_V_44_0_reg_1330),
    .dout(grp_fu_4008_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U333(
    .din0(tmp_360_fu_2669_p4),
    .din1(grp_fu_4016_p1),
    .din2(acc_V_45_0_reg_1318),
    .dout(grp_fu_4016_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U334(
    .din0(tmp_361_fu_2683_p4),
    .din1(grp_fu_4024_p1),
    .din2(acc_V_46_0_reg_1306),
    .dout(grp_fu_4024_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U335(
    .din0(tmp_362_fu_2697_p4),
    .din1(grp_fu_4032_p1),
    .din2(acc_V_47_0_reg_1294),
    .dout(grp_fu_4032_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U336(
    .din0(tmp_363_fu_2711_p4),
    .din1(grp_fu_4040_p1),
    .din2(acc_V_48_0_reg_1282),
    .dout(grp_fu_4040_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U337(
    .din0(tmp_364_fu_2725_p4),
    .din1(grp_fu_4048_p1),
    .din2(acc_V_49_0_reg_1270),
    .dout(grp_fu_4048_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U338(
    .din0(tmp_365_fu_2739_p4),
    .din1(grp_fu_4056_p1),
    .din2(acc_V_50_0_reg_1258),
    .dout(grp_fu_4056_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U339(
    .din0(tmp_366_fu_2753_p4),
    .din1(grp_fu_4064_p1),
    .din2(acc_V_51_0_reg_1246),
    .dout(grp_fu_4064_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U340(
    .din0(tmp_367_fu_2767_p4),
    .din1(grp_fu_4072_p1),
    .din2(acc_V_52_0_reg_1234),
    .dout(grp_fu_4072_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U341(
    .din0(tmp_368_fu_2781_p4),
    .din1(grp_fu_4080_p1),
    .din2(acc_V_53_0_reg_1222),
    .dout(grp_fu_4080_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U342(
    .din0(tmp_369_fu_2795_p4),
    .din1(grp_fu_4088_p1),
    .din2(acc_V_54_0_reg_1210),
    .dout(grp_fu_4088_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U343(
    .din0(tmp_370_fu_2809_p4),
    .din1(grp_fu_4096_p1),
    .din2(acc_V_55_0_reg_1198),
    .dout(grp_fu_4096_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U344(
    .din0(tmp_371_fu_2823_p4),
    .din1(grp_fu_4104_p1),
    .din2(acc_V_56_0_reg_1186),
    .dout(grp_fu_4104_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U345(
    .din0(tmp_372_fu_2837_p4),
    .din1(grp_fu_4112_p1),
    .din2(acc_V_57_0_reg_1174),
    .dout(grp_fu_4112_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U346(
    .din0(tmp_373_fu_2851_p4),
    .din1(grp_fu_4120_p1),
    .din2(acc_V_58_0_reg_1162),
    .dout(grp_fu_4120_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U347(
    .din0(tmp_374_fu_2865_p4),
    .din1(grp_fu_4128_p1),
    .din2(acc_V_59_0_reg_1150),
    .dout(grp_fu_4128_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U348(
    .din0(tmp_375_fu_2879_p4),
    .din1(grp_fu_4136_p1),
    .din2(acc_V_60_0_reg_1138),
    .dout(grp_fu_4136_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U349(
    .din0(tmp_376_fu_2893_p4),
    .din1(grp_fu_4144_p1),
    .din2(acc_V_61_0_reg_1126),
    .dout(grp_fu_4144_p3)
);

myproject_mac_muladd_5s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_5s_16s_24ns_24_1_1_U350(
    .din0(tmp_20_fu_2907_p4),
    .din1(layer_in_V_11_q0),
    .din2(acc_V_62_0_reg_1114),
    .dout(grp_fu_4152_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_0_0_reg_1858 <= grp_fu_3656_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1858 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_10_0_reg_1738 <= grp_fu_3736_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1738 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_11_0_reg_1726 <= grp_fu_3744_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1726 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_12_0_reg_1714 <= grp_fu_3752_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1714 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_13_0_reg_1702 <= grp_fu_3760_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1702 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_14_0_reg_1690 <= grp_fu_3768_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1690 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_15_0_reg_1678 <= grp_fu_3776_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1678 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_16_0_reg_1666 <= grp_fu_3784_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1666 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_17_0_reg_1654 <= grp_fu_3792_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1654 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_18_0_reg_1642 <= grp_fu_3800_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1642 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_19_0_reg_1630 <= grp_fu_3808_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1630 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_1_0_reg_1846 <= grp_fu_3664_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1846 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_20_0_reg_1618 <= grp_fu_3816_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1618 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_21_0_reg_1606 <= grp_fu_3824_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1606 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_22_0_reg_1594 <= grp_fu_3832_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1594 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_23_0_reg_1582 <= grp_fu_3840_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1582 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_24_0_reg_1570 <= grp_fu_3848_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1570 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_25_0_reg_1558 <= grp_fu_3856_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1558 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_26_0_reg_1546 <= grp_fu_3864_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1546 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_27_0_reg_1534 <= grp_fu_3872_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1534 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_28_0_reg_1522 <= grp_fu_3880_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1522 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_29_0_reg_1510 <= grp_fu_3888_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1510 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_2_0_reg_1834 <= grp_fu_3672_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1834 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_30_0_reg_1498 <= grp_fu_3896_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1498 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_31_0_reg_1486 <= grp_fu_3904_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1486 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_32_0_reg_1474 <= grp_fu_3912_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1474 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_33_0_reg_1462 <= grp_fu_3920_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1462 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_34_0_reg_1450 <= grp_fu_3928_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1450 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_35_0_reg_1438 <= grp_fu_3936_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1438 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_36_0_reg_1426 <= grp_fu_3944_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1426 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_37_0_reg_1414 <= grp_fu_3952_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1414 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_38_0_reg_1402 <= grp_fu_3960_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1402 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_39_0_reg_1390 <= grp_fu_3968_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1390 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_3_0_reg_1822 <= grp_fu_3680_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1822 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_40_0_reg_1378 <= grp_fu_3976_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1378 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_41_0_reg_1366 <= grp_fu_3984_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1366 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_42_0_reg_1354 <= grp_fu_3992_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1354 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_43_0_reg_1342 <= grp_fu_4000_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1342 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_44_0_reg_1330 <= grp_fu_4008_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1330 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_45_0_reg_1318 <= grp_fu_4016_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1318 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_46_0_reg_1306 <= grp_fu_4024_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1306 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_47_0_reg_1294 <= grp_fu_4032_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1294 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_48_0_reg_1282 <= grp_fu_4040_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1282 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_49_0_reg_1270 <= grp_fu_4048_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1270 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_4_0_reg_1810 <= grp_fu_3688_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1810 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_50_0_reg_1258 <= grp_fu_4056_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1258 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_51_0_reg_1246 <= grp_fu_4064_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1246 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_52_0_reg_1234 <= grp_fu_4072_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1234 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_53_0_reg_1222 <= grp_fu_4080_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1222 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_54_0_reg_1210 <= grp_fu_4088_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1210 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_55_0_reg_1198 <= grp_fu_4096_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1198 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_56_0_reg_1186 <= grp_fu_4104_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1186 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_57_0_reg_1174 <= grp_fu_4112_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1174 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_58_0_reg_1162 <= grp_fu_4120_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1162 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_59_0_reg_1150 <= grp_fu_4128_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1150 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_5_0_reg_1798 <= grp_fu_3696_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1798 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_60_0_reg_1138 <= grp_fu_4136_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1138 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_61_0_reg_1126 <= grp_fu_4144_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1126 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_62_0_reg_1114 <= grp_fu_4152_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1114 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_6_0_reg_1786 <= grp_fu_3704_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1786 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_7_0_reg_1774 <= grp_fu_3712_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1774 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_8_0_reg_1762 <= grp_fu_3720_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1762 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4532 == 1'd0))) begin
        acc_V_9_0_reg_1750 <= grp_fu_3728_p3;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1750 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        i1_0_i_reg_1103 <= i1_fu_1930_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_1912_p2 == 1'd0))) begin
        i1_0_i_reg_1103 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1092 <= i_reg_4483;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1092 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_1881 <= i_ic_reg_5174;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_1881 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2019_p2 == 1'd0))) begin
        in_index_reg_1870 <= ir_fu_2025_p2;
    end else if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1870 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_984)) begin
            pX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_982)) begin
            pX_1 <= add_ln359_fu_3575_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_888)) begin
            pY_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_736)) begin
            pY_1 <= add_ln354_fu_3621_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_984)) begin
            sX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_982)) begin
            sX_1 <= select_ln361_fu_3591_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_888)) begin
            storemerge_i_reg_1892 <= 32'd0;
        end else if ((1'b1 == ap_condition_736)) begin
            storemerge_i_reg_1892 <= select_ln356_fu_3637_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_4_reg_4528 <= and_ln326_4_fu_2013_p2;
        icmp_ln326_4_reg_4511 <= icmp_ln326_4_fu_1955_p2;
        icmp_ln326_reg_4501 <= icmp_ln326_fu_1945_p2;
        pX_1_load_reg_4522 <= pX_1;
        pY_1_load_reg_4516 <= pY_1;
        sX_1_load_reg_4496 <= sX_1;
        sY_1_load_reg_4506 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_4_reg_4528) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5174 <= i_ic_fu_3559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4483 <= i_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4532 <= icmp_ln324_fu_2019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3553_p2 == 1'd1) | (1'd0 == and_ln326_4_reg_4528)))) begin
        icmp_ln346_reg_5184 <= icmp_ln346_fu_3570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5184 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_1 <= storemerge_i_reg_1892;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln708_169_reg_4866 <= {{acc_V_2_0_reg_1834[22:7]}};
        trunc_ln708_170_reg_4871 <= {{acc_V_3_0_reg_1822[22:7]}};
        trunc_ln708_171_reg_4876 <= {{acc_V_4_0_reg_1810[22:7]}};
        trunc_ln708_172_reg_4881 <= {{acc_V_5_0_reg_1798[22:7]}};
        trunc_ln708_173_reg_4886 <= {{acc_V_6_0_reg_1786[22:7]}};
        trunc_ln708_174_reg_4891 <= {{acc_V_7_0_reg_1774[22:7]}};
        trunc_ln708_175_reg_4896 <= {{acc_V_8_0_reg_1762[22:7]}};
        trunc_ln708_176_reg_4901 <= {{acc_V_9_0_reg_1750[22:7]}};
        trunc_ln708_177_reg_4906 <= {{acc_V_10_0_reg_1738[22:7]}};
        trunc_ln708_178_reg_4911 <= {{acc_V_11_0_reg_1726[22:7]}};
        trunc_ln708_179_reg_4916 <= {{acc_V_12_0_reg_1714[22:7]}};
        trunc_ln708_180_reg_4921 <= {{acc_V_13_0_reg_1702[22:7]}};
        trunc_ln708_181_reg_4926 <= {{acc_V_14_0_reg_1690[22:7]}};
        trunc_ln708_182_reg_4931 <= {{acc_V_15_0_reg_1678[22:7]}};
        trunc_ln708_183_reg_4936 <= {{acc_V_16_0_reg_1666[22:7]}};
        trunc_ln708_184_reg_4941 <= {{acc_V_17_0_reg_1654[22:7]}};
        trunc_ln708_185_reg_4946 <= {{acc_V_18_0_reg_1642[22:7]}};
        trunc_ln708_186_reg_4951 <= {{acc_V_19_0_reg_1630[22:7]}};
        trunc_ln708_187_reg_4956 <= {{acc_V_20_0_reg_1618[22:7]}};
        trunc_ln708_188_reg_4961 <= {{acc_V_21_0_reg_1606[22:7]}};
        trunc_ln708_189_reg_4966 <= {{acc_V_22_0_reg_1594[22:7]}};
        trunc_ln708_190_reg_4971 <= {{acc_V_23_0_reg_1582[22:7]}};
        trunc_ln708_191_reg_4976 <= {{acc_V_24_0_reg_1570[22:7]}};
        trunc_ln708_192_reg_4981 <= {{acc_V_25_0_reg_1558[22:7]}};
        trunc_ln708_193_reg_4986 <= {{acc_V_26_0_reg_1546[22:7]}};
        trunc_ln708_194_reg_4991 <= {{acc_V_27_0_reg_1534[22:7]}};
        trunc_ln708_195_reg_4996 <= {{acc_V_28_0_reg_1522[22:7]}};
        trunc_ln708_196_reg_5001 <= {{acc_V_29_0_reg_1510[22:7]}};
        trunc_ln708_197_reg_5006 <= {{acc_V_30_0_reg_1498[22:7]}};
        trunc_ln708_198_reg_5011 <= {{acc_V_31_0_reg_1486[22:7]}};
        trunc_ln708_199_reg_5016 <= {{acc_V_32_0_reg_1474[22:7]}};
        trunc_ln708_200_reg_5021 <= {{acc_V_33_0_reg_1462[22:7]}};
        trunc_ln708_201_reg_5026 <= {{acc_V_34_0_reg_1450[22:7]}};
        trunc_ln708_202_reg_5031 <= {{acc_V_35_0_reg_1438[22:7]}};
        trunc_ln708_203_reg_5036 <= {{acc_V_36_0_reg_1426[22:7]}};
        trunc_ln708_204_reg_5041 <= {{acc_V_37_0_reg_1414[22:7]}};
        trunc_ln708_205_reg_5046 <= {{acc_V_38_0_reg_1402[22:7]}};
        trunc_ln708_206_reg_5051 <= {{acc_V_39_0_reg_1390[22:7]}};
        trunc_ln708_207_reg_5056 <= {{acc_V_40_0_reg_1378[22:7]}};
        trunc_ln708_208_reg_5061 <= {{acc_V_41_0_reg_1366[22:7]}};
        trunc_ln708_209_reg_5066 <= {{acc_V_42_0_reg_1354[22:7]}};
        trunc_ln708_210_reg_5071 <= {{acc_V_43_0_reg_1342[22:7]}};
        trunc_ln708_211_reg_5076 <= {{acc_V_44_0_reg_1330[22:7]}};
        trunc_ln708_212_reg_5081 <= {{acc_V_45_0_reg_1318[22:7]}};
        trunc_ln708_213_reg_5086 <= {{acc_V_46_0_reg_1306[22:7]}};
        trunc_ln708_214_reg_5091 <= {{acc_V_47_0_reg_1294[22:7]}};
        trunc_ln708_215_reg_5096 <= {{acc_V_48_0_reg_1282[22:7]}};
        trunc_ln708_216_reg_5101 <= {{acc_V_49_0_reg_1270[22:7]}};
        trunc_ln708_217_reg_5106 <= {{acc_V_50_0_reg_1258[22:7]}};
        trunc_ln708_218_reg_5111 <= {{acc_V_51_0_reg_1246[22:7]}};
        trunc_ln708_219_reg_5116 <= {{acc_V_52_0_reg_1234[22:7]}};
        trunc_ln708_220_reg_5121 <= {{acc_V_53_0_reg_1222[22:7]}};
        trunc_ln708_221_reg_5126 <= {{acc_V_54_0_reg_1210[22:7]}};
        trunc_ln708_222_reg_5131 <= {{acc_V_55_0_reg_1198[22:7]}};
        trunc_ln708_223_reg_5136 <= {{acc_V_56_0_reg_1186[22:7]}};
        trunc_ln708_224_reg_5141 <= {{acc_V_57_0_reg_1174[22:7]}};
        trunc_ln708_225_reg_5146 <= {{acc_V_58_0_reg_1162[22:7]}};
        trunc_ln708_226_reg_5151 <= {{acc_V_59_0_reg_1150[22:7]}};
        trunc_ln708_227_reg_5156 <= {{acc_V_60_0_reg_1138[22:7]}};
        trunc_ln708_228_reg_5161 <= {{acc_V_61_0_reg_1126[22:7]}};
        trunc_ln708_229_reg_5166 <= {{acc_V_62_0_reg_1114[22:7]}};
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2019_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_11_address0 = zext_ln332_fu_2031_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_11_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_address0;
    end else begin
        layer_in_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_11_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_ce0;
    end else begin
        layer_in_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_11_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_output_V_we0;
    end else begin
        layer_in_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_3565_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = trunc_ln708_229_reg_5166;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = trunc_ln708_227_reg_5156;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = trunc_ln708_225_reg_5146;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = trunc_ln708_223_reg_5136;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = trunc_ln708_221_reg_5126;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = trunc_ln708_219_reg_5116;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = trunc_ln708_217_reg_5106;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = trunc_ln708_215_reg_5096;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = trunc_ln708_213_reg_5086;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = trunc_ln708_211_reg_5076;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = trunc_ln708_209_reg_5066;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = trunc_ln708_207_reg_5056;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = trunc_ln708_205_reg_5046;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = trunc_ln708_203_reg_5036;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = trunc_ln708_201_reg_5026;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = trunc_ln708_199_reg_5016;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = trunc_ln708_197_reg_5006;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = trunc_ln708_195_reg_4996;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = trunc_ln708_193_reg_4986;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = trunc_ln708_191_reg_4976;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = trunc_ln708_189_reg_4966;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = trunc_ln708_187_reg_4956;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = trunc_ln708_185_reg_4946;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = trunc_ln708_183_reg_4936;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = trunc_ln708_181_reg_4926;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = trunc_ln708_179_reg_4916;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = trunc_ln708_177_reg_4906;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = trunc_ln708_175_reg_4896;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = trunc_ln708_173_reg_4886;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = trunc_ln708_171_reg_4876;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = trunc_ln708_169_reg_4866;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = {{acc_V_0_0_reg_1858[22:7]}};
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = trunc_ln708_228_reg_5161;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = trunc_ln708_226_reg_5151;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = trunc_ln708_224_reg_5141;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = trunc_ln708_222_reg_5131;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = trunc_ln708_220_reg_5121;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = trunc_ln708_218_reg_5111;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = trunc_ln708_216_reg_5101;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = trunc_ln708_214_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = trunc_ln708_212_reg_5081;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = trunc_ln708_210_reg_5071;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = trunc_ln708_208_reg_5061;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = trunc_ln708_206_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = trunc_ln708_204_reg_5041;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = trunc_ln708_202_reg_5031;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = trunc_ln708_200_reg_5021;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = trunc_ln708_198_reg_5011;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = trunc_ln708_196_reg_5001;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = trunc_ln708_194_reg_4991;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = trunc_ln708_192_reg_4981;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = trunc_ln708_190_reg_4971;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = trunc_ln708_188_reg_4961;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = trunc_ln708_186_reg_4951;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = trunc_ln708_184_reg_4941;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = trunc_ln708_182_reg_4931;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = trunc_ln708_180_reg_4921;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = trunc_ln708_178_reg_4911;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = trunc_ln708_176_reg_4901;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = trunc_ln708_174_reg_4891;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = trunc_ln708_172_reg_4881;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = trunc_ln708_170_reg_4871;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = {{acc_V_1_0_reg_1846[22:7]}};
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_1936_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w51_V_ce0 = 1'b1;
    end else begin
        w51_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1924_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_4_fu_2013_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_4_fu_2013_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2019_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2019_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3553_p2 == 1'd1) | (1'd0 == and_ln326_4_reg_4528)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln354_fu_3621_p2 = (pY_1_load_reg_4516 + 32'd1);

assign add_ln356_fu_3632_p2 = (sY_1_load_reg_4506 + 32'd1);

assign add_ln359_fu_3575_p2 = (pX_1_load_reg_4522 + 32'd1);

assign add_ln361_fu_3586_p2 = (sX_1_load_reg_4496 + 32'd1);

assign and_ln326_3_fu_2007_p2 = (icmp_ln326_6_fu_1995_p2 & icmp_ln326_5_fu_1975_p2);

assign and_ln326_4_fu_2013_p2 = (and_ln326_fu_2001_p2 & and_ln326_3_fu_2007_p2);

assign and_ln326_fu_2001_p2 = (icmp_ln326_fu_1945_p2 & icmp_ln326_4_fu_1955_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1924_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_736 = (((icmp_ln346_fu_3570_p2 == 1'd1) & (icmp_ln350_fu_3616_p2 == 1'd0) & (1'd0 == and_ln326_4_reg_4528)) | ((icmp_ln346_fu_3570_p2 == 1'd1) & (icmp_ln338_fu_3553_p2 == 1'd1) & (icmp_ln350_fu_3616_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_888 = (((icmp_ln350_fu_3616_p2 == 1'd1) & (icmp_ln346_fu_3570_p2 == 1'd1) & (1'd0 == and_ln326_4_reg_4528)) | ((icmp_ln350_fu_3616_p2 == 1'd1) & (icmp_ln346_fu_3570_p2 == 1'd1) & (icmp_ln338_fu_3553_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_982 = (((icmp_ln346_fu_3570_p2 == 1'd0) & (1'd0 == and_ln326_4_reg_4528)) | ((icmp_ln338_fu_3553_p2 == 1'd1) & (icmp_ln346_fu_3570_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_984 = (((icmp_ln346_fu_3570_p2 == 1'd1) & (1'd0 == and_ln326_4_reg_4528)) | ((icmp_ln346_fu_3570_p2 == 1'd1) & (icmp_ln338_fu_3553_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_5_5_3_0_config51_s_fu_1903_ap_start_reg;

assign grp_fu_3656_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3664_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3672_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3680_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3688_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3696_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3704_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3712_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3720_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3728_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3736_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3744_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3752_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3760_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3768_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3776_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3784_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3792_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3800_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3808_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3816_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3824_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3832_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3840_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3848_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3856_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3864_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3872_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3880_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3888_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3896_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3904_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3912_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3920_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3928_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3936_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3944_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3952_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3960_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3968_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3976_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3984_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_3992_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4000_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4008_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4016_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4024_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4032_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4040_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4048_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4056_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4064_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4072_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4080_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4088_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4096_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4104_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4112_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4120_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4128_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4136_p1 = sext_ln1116_fu_2041_p1;

assign grp_fu_4144_p1 = sext_ln1116_fu_2041_p1;

assign i1_fu_1930_p2 = (i1_0_i_reg_1103 + 6'd1);

assign i_fu_1918_p2 = (i_0_i_reg_1092 + 7'd1);

assign i_ic_fu_3559_p2 = (i_ic_0_i_reg_1881 + 7'd1);

assign icmp_ln313_fu_1912_p2 = ((i_0_i_reg_1092 == 7'd81) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1924_p2 = ((i1_0_i_reg_1103 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2019_p2 = ((in_index_reg_1870 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln326_4_fu_1955_p2 = ((sY_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_5_fu_1975_p2 = (($signed(tmp_5_fu_1965_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_6_fu_1995_p2 = (($signed(tmp_6_fu_1985_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1945_p2 = ((sX_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_3553_p2 = ((i_ic_0_i_reg_1881 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_3570_p2 = ((pX_1_load_reg_4522 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3616_p2 = ((pY_1_load_reg_4516 == 32'd8) ? 1'b1 : 1'b0);

assign ir_fu_2025_p2 = (in_index_reg_1870 + 9'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_3637_p3 = ((icmp_ln326_4_reg_4511[0:0] === 1'b1) ? 32'd1 : add_ln356_fu_3632_p2);

assign select_ln361_fu_3591_p3 = ((icmp_ln326_reg_4501[0:0] === 1'b1) ? 32'd1 : add_ln361_fu_3586_p2);

assign sext_ln1116_fu_2041_p0 = layer_in_V_11_q0;

assign sext_ln1116_fu_2041_p1 = sext_ln1116_fu_2041_p0;

assign start_out = real_start;

assign tmp_20_fu_2907_p4 = {{w51_V_q0[500:496]}};

assign tmp_316_fu_2053_p4 = {{w51_V_q0[15:8]}};

assign tmp_317_fu_2067_p4 = {{w51_V_q0[23:16]}};

assign tmp_318_fu_2081_p4 = {{w51_V_q0[31:24]}};

assign tmp_319_fu_2095_p4 = {{w51_V_q0[39:32]}};

assign tmp_320_fu_2109_p4 = {{w51_V_q0[47:40]}};

assign tmp_321_fu_2123_p4 = {{w51_V_q0[55:48]}};

assign tmp_322_fu_2137_p4 = {{w51_V_q0[63:56]}};

assign tmp_323_fu_2151_p4 = {{w51_V_q0[71:64]}};

assign tmp_324_fu_2165_p4 = {{w51_V_q0[79:72]}};

assign tmp_325_fu_2179_p4 = {{w51_V_q0[87:80]}};

assign tmp_326_fu_2193_p4 = {{w51_V_q0[95:88]}};

assign tmp_327_fu_2207_p4 = {{w51_V_q0[103:96]}};

assign tmp_328_fu_2221_p4 = {{w51_V_q0[111:104]}};

assign tmp_329_fu_2235_p4 = {{w51_V_q0[119:112]}};

assign tmp_330_fu_2249_p4 = {{w51_V_q0[127:120]}};

assign tmp_331_fu_2263_p4 = {{w51_V_q0[135:128]}};

assign tmp_332_fu_2277_p4 = {{w51_V_q0[143:136]}};

assign tmp_333_fu_2291_p4 = {{w51_V_q0[151:144]}};

assign tmp_334_fu_2305_p4 = {{w51_V_q0[159:152]}};

assign tmp_335_fu_2319_p4 = {{w51_V_q0[167:160]}};

assign tmp_336_fu_2333_p4 = {{w51_V_q0[175:168]}};

assign tmp_337_fu_2347_p4 = {{w51_V_q0[183:176]}};

assign tmp_338_fu_2361_p4 = {{w51_V_q0[191:184]}};

assign tmp_339_fu_2375_p4 = {{w51_V_q0[199:192]}};

assign tmp_340_fu_2389_p4 = {{w51_V_q0[207:200]}};

assign tmp_341_fu_2403_p4 = {{w51_V_q0[215:208]}};

assign tmp_342_fu_2417_p4 = {{w51_V_q0[223:216]}};

assign tmp_343_fu_2431_p4 = {{w51_V_q0[231:224]}};

assign tmp_344_fu_2445_p4 = {{w51_V_q0[239:232]}};

assign tmp_345_fu_2459_p4 = {{w51_V_q0[247:240]}};

assign tmp_346_fu_2473_p4 = {{w51_V_q0[255:248]}};

assign tmp_347_fu_2487_p4 = {{w51_V_q0[263:256]}};

assign tmp_348_fu_2501_p4 = {{w51_V_q0[271:264]}};

assign tmp_349_fu_2515_p4 = {{w51_V_q0[279:272]}};

assign tmp_350_fu_2529_p4 = {{w51_V_q0[287:280]}};

assign tmp_351_fu_2543_p4 = {{w51_V_q0[295:288]}};

assign tmp_352_fu_2557_p4 = {{w51_V_q0[303:296]}};

assign tmp_353_fu_2571_p4 = {{w51_V_q0[311:304]}};

assign tmp_354_fu_2585_p4 = {{w51_V_q0[319:312]}};

assign tmp_355_fu_2599_p4 = {{w51_V_q0[327:320]}};

assign tmp_356_fu_2613_p4 = {{w51_V_q0[335:328]}};

assign tmp_357_fu_2627_p4 = {{w51_V_q0[343:336]}};

assign tmp_358_fu_2641_p4 = {{w51_V_q0[351:344]}};

assign tmp_359_fu_2655_p4 = {{w51_V_q0[359:352]}};

assign tmp_360_fu_2669_p4 = {{w51_V_q0[367:360]}};

assign tmp_361_fu_2683_p4 = {{w51_V_q0[375:368]}};

assign tmp_362_fu_2697_p4 = {{w51_V_q0[383:376]}};

assign tmp_363_fu_2711_p4 = {{w51_V_q0[391:384]}};

assign tmp_364_fu_2725_p4 = {{w51_V_q0[399:392]}};

assign tmp_365_fu_2739_p4 = {{w51_V_q0[407:400]}};

assign tmp_366_fu_2753_p4 = {{w51_V_q0[415:408]}};

assign tmp_367_fu_2767_p4 = {{w51_V_q0[423:416]}};

assign tmp_368_fu_2781_p4 = {{w51_V_q0[431:424]}};

assign tmp_369_fu_2795_p4 = {{w51_V_q0[439:432]}};

assign tmp_370_fu_2809_p4 = {{w51_V_q0[447:440]}};

assign tmp_371_fu_2823_p4 = {{w51_V_q0[455:448]}};

assign tmp_372_fu_2837_p4 = {{w51_V_q0[463:456]}};

assign tmp_373_fu_2851_p4 = {{w51_V_q0[471:464]}};

assign tmp_374_fu_2865_p4 = {{w51_V_q0[479:472]}};

assign tmp_375_fu_2879_p4 = {{w51_V_q0[487:480]}};

assign tmp_376_fu_2893_p4 = {{w51_V_q0[495:488]}};

assign tmp_5_fu_1965_p4 = {{pY_1[31:1]}};

assign tmp_6_fu_1985_p4 = {{pX_1[31:1]}};

assign trunc_ln332_fu_2037_p1 = w51_V_q0[7:0];

assign w51_V_address0 = zext_ln332_fu_2031_p1;

assign zext_ln317_fu_1936_p1 = i1_0_i_reg_1103;

assign zext_ln332_fu_2031_p1 = in_index_reg_1870;

assign zext_ln340_fu_3565_p1 = i_ic_0_i_reg_1881;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_s
