{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621272491814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621272491814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 18:28:11 2021 " "Processing started: Mon May 17 18:28:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621272491814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272491814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272491814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621272492068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621272492068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496982 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496983 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496984 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file xtea_enc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec-Behavioral " "Found design unit 1: xtea_dec-Behavioral" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496986 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec " "Found entity 1: xtea_dec" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_sum-Behavioral " "Found design unit 1: xtea_sum-Behavioral" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496987 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_sum " "Found entity 1: xtea_sum" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496989 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621272496989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272496989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621272497009 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_data_ready xtea_top.vhd(63) " "VHDL Signal Declaration warning at xtea_top.vhd(63): used implicit default value for signal \"s_data_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621272497010 "|xtea_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec xtea_dec:dec " "Elaborating entity \"xtea_dec\" for hierarchy \"xtea_dec:dec\"" {  } { { "xtea_top.vhd" "dec" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621272497010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_sum xtea_dec:dec\|xtea_sum:sumblock " "Elaborating entity \"xtea_sum\" for hierarchy \"xtea_dec:dec\|xtea_sum:sumblock\"" {  } { { "xtea_dec.vhd" "sumblock" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621272497012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec1_enc2 xtea_dec:dec\|xtea_dec1_enc2:dec1 " "Elaborating entity \"xtea_dec1_enc2\" for hierarchy \"xtea_dec:dec\|xtea_dec1_enc2:dec1\"" {  } { { "xtea_dec.vhd" "dec1" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621272497013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec2_enc1 xtea_dec:dec\|xtea_dec2_enc1:dec2 " "Elaborating entity \"xtea_dec2_enc1\" for hierarchy \"xtea_dec:dec\|xtea_dec2_enc1:dec2\"" {  } { { "xtea_dec.vhd" "dec2" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621272497015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621272497376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_ready GND " "Pin \"data_ready\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621272497458 "|xtea_top|data_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621272497458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621272497512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621272497793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621272497793 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "128 " "Design contains 128 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[0\] " "No output dependent on input pin \"key_word_in\[0\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[1\] " "No output dependent on input pin \"key_word_in\[1\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[2\] " "No output dependent on input pin \"key_word_in\[2\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[3\] " "No output dependent on input pin \"key_word_in\[3\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[4\] " "No output dependent on input pin \"key_word_in\[4\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[5\] " "No output dependent on input pin \"key_word_in\[5\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[6\] " "No output dependent on input pin \"key_word_in\[6\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[7\] " "No output dependent on input pin \"key_word_in\[7\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[8\] " "No output dependent on input pin \"key_word_in\[8\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[9\] " "No output dependent on input pin \"key_word_in\[9\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[10\] " "No output dependent on input pin \"key_word_in\[10\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[11\] " "No output dependent on input pin \"key_word_in\[11\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[12\] " "No output dependent on input pin \"key_word_in\[12\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[13\] " "No output dependent on input pin \"key_word_in\[13\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[14\] " "No output dependent on input pin \"key_word_in\[14\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[15\] " "No output dependent on input pin \"key_word_in\[15\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[16\] " "No output dependent on input pin \"key_word_in\[16\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[17\] " "No output dependent on input pin \"key_word_in\[17\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[18\] " "No output dependent on input pin \"key_word_in\[18\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[19\] " "No output dependent on input pin \"key_word_in\[19\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[20\] " "No output dependent on input pin \"key_word_in\[20\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[21\] " "No output dependent on input pin \"key_word_in\[21\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[22\] " "No output dependent on input pin \"key_word_in\[22\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[23\] " "No output dependent on input pin \"key_word_in\[23\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[24\] " "No output dependent on input pin \"key_word_in\[24\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[25\] " "No output dependent on input pin \"key_word_in\[25\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[26\] " "No output dependent on input pin \"key_word_in\[26\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[27\] " "No output dependent on input pin \"key_word_in\[27\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[28\] " "No output dependent on input pin \"key_word_in\[28\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[29\] " "No output dependent on input pin \"key_word_in\[29\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[30\] " "No output dependent on input pin \"key_word_in\[30\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[31\] " "No output dependent on input pin \"key_word_in\[31\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[32\] " "No output dependent on input pin \"key_word_in\[32\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[33\] " "No output dependent on input pin \"key_word_in\[33\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[34\] " "No output dependent on input pin \"key_word_in\[34\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[35\] " "No output dependent on input pin \"key_word_in\[35\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[36\] " "No output dependent on input pin \"key_word_in\[36\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[37\] " "No output dependent on input pin \"key_word_in\[37\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[38\] " "No output dependent on input pin \"key_word_in\[38\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[39\] " "No output dependent on input pin \"key_word_in\[39\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[40\] " "No output dependent on input pin \"key_word_in\[40\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[41\] " "No output dependent on input pin \"key_word_in\[41\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[42\] " "No output dependent on input pin \"key_word_in\[42\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[43\] " "No output dependent on input pin \"key_word_in\[43\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[44\] " "No output dependent on input pin \"key_word_in\[44\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[45\] " "No output dependent on input pin \"key_word_in\[45\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[46\] " "No output dependent on input pin \"key_word_in\[46\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[47\] " "No output dependent on input pin \"key_word_in\[47\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[48\] " "No output dependent on input pin \"key_word_in\[48\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[49\] " "No output dependent on input pin \"key_word_in\[49\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[50\] " "No output dependent on input pin \"key_word_in\[50\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[51\] " "No output dependent on input pin \"key_word_in\[51\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[52\] " "No output dependent on input pin \"key_word_in\[52\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[53\] " "No output dependent on input pin \"key_word_in\[53\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[54\] " "No output dependent on input pin \"key_word_in\[54\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[55\] " "No output dependent on input pin \"key_word_in\[55\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[56\] " "No output dependent on input pin \"key_word_in\[56\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[57\] " "No output dependent on input pin \"key_word_in\[57\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[58\] " "No output dependent on input pin \"key_word_in\[58\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[59\] " "No output dependent on input pin \"key_word_in\[59\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[60\] " "No output dependent on input pin \"key_word_in\[60\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[61\] " "No output dependent on input pin \"key_word_in\[61\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[62\] " "No output dependent on input pin \"key_word_in\[62\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[63\] " "No output dependent on input pin \"key_word_in\[63\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[64\] " "No output dependent on input pin \"key_word_in\[64\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[65\] " "No output dependent on input pin \"key_word_in\[65\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[66\] " "No output dependent on input pin \"key_word_in\[66\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[67\] " "No output dependent on input pin \"key_word_in\[67\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[68\] " "No output dependent on input pin \"key_word_in\[68\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[69\] " "No output dependent on input pin \"key_word_in\[69\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[70\] " "No output dependent on input pin \"key_word_in\[70\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[71\] " "No output dependent on input pin \"key_word_in\[71\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[72\] " "No output dependent on input pin \"key_word_in\[72\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[73\] " "No output dependent on input pin \"key_word_in\[73\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[74\] " "No output dependent on input pin \"key_word_in\[74\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[75\] " "No output dependent on input pin \"key_word_in\[75\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[76\] " "No output dependent on input pin \"key_word_in\[76\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[77\] " "No output dependent on input pin \"key_word_in\[77\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[78\] " "No output dependent on input pin \"key_word_in\[78\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[79\] " "No output dependent on input pin \"key_word_in\[79\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[80\] " "No output dependent on input pin \"key_word_in\[80\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[81\] " "No output dependent on input pin \"key_word_in\[81\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[82\] " "No output dependent on input pin \"key_word_in\[82\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[83\] " "No output dependent on input pin \"key_word_in\[83\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[84\] " "No output dependent on input pin \"key_word_in\[84\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[85\] " "No output dependent on input pin \"key_word_in\[85\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[86\] " "No output dependent on input pin \"key_word_in\[86\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[87\] " "No output dependent on input pin \"key_word_in\[87\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[88\] " "No output dependent on input pin \"key_word_in\[88\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[89\] " "No output dependent on input pin \"key_word_in\[89\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[90\] " "No output dependent on input pin \"key_word_in\[90\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[91\] " "No output dependent on input pin \"key_word_in\[91\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[92\] " "No output dependent on input pin \"key_word_in\[92\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[93\] " "No output dependent on input pin \"key_word_in\[93\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[94\] " "No output dependent on input pin \"key_word_in\[94\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[95\] " "No output dependent on input pin \"key_word_in\[95\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[96\] " "No output dependent on input pin \"key_word_in\[96\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[96]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[97\] " "No output dependent on input pin \"key_word_in\[97\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[97]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[98\] " "No output dependent on input pin \"key_word_in\[98\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[99\] " "No output dependent on input pin \"key_word_in\[99\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[100\] " "No output dependent on input pin \"key_word_in\[100\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[101\] " "No output dependent on input pin \"key_word_in\[101\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[102\] " "No output dependent on input pin \"key_word_in\[102\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[103\] " "No output dependent on input pin \"key_word_in\[103\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[103]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[104\] " "No output dependent on input pin \"key_word_in\[104\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[104]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[105\] " "No output dependent on input pin \"key_word_in\[105\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[105]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[106\] " "No output dependent on input pin \"key_word_in\[106\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[106]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[107\] " "No output dependent on input pin \"key_word_in\[107\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[107]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[108\] " "No output dependent on input pin \"key_word_in\[108\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[108]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[109\] " "No output dependent on input pin \"key_word_in\[109\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[109]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[110\] " "No output dependent on input pin \"key_word_in\[110\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[110]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[111\] " "No output dependent on input pin \"key_word_in\[111\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[111]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[112\] " "No output dependent on input pin \"key_word_in\[112\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[112]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[113\] " "No output dependent on input pin \"key_word_in\[113\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[113]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[114\] " "No output dependent on input pin \"key_word_in\[114\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[114]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[115\] " "No output dependent on input pin \"key_word_in\[115\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[115]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[116\] " "No output dependent on input pin \"key_word_in\[116\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[116]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[117\] " "No output dependent on input pin \"key_word_in\[117\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[117]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[118\] " "No output dependent on input pin \"key_word_in\[118\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[118]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[119\] " "No output dependent on input pin \"key_word_in\[119\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[119]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[120\] " "No output dependent on input pin \"key_word_in\[120\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[120]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[121\] " "No output dependent on input pin \"key_word_in\[121\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[121]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[122\] " "No output dependent on input pin \"key_word_in\[122\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[122]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[123\] " "No output dependent on input pin \"key_word_in\[123\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[123]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[124\] " "No output dependent on input pin \"key_word_in\[124\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[124]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[125\] " "No output dependent on input pin \"key_word_in\[125\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[125]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[126\] " "No output dependent on input pin \"key_word_in\[126\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[126]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[127\] " "No output dependent on input pin \"key_word_in\[127\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621272497846 "|xtea_top|key_word_in[127]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621272497846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "907 " "Implemented 907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621272497851 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621272497851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621272497851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621272497851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621272497864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 18:28:17 2021 " "Processing ended: Mon May 17 18:28:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621272497864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621272497864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621272497864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621272497864 ""}
