// Seed: 2753019712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd96,
    parameter id_6  = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output logic [7:0] id_13;
  output wire id_12;
  input wire _id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7,
      id_7,
      id_10,
      id_8
  );
  input wire id_8;
  inout wire id_7;
  input wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wor id_3;
  xor primCall (id_12, id_8, id_5, id_3, id_10, id_4, id_2, id_9, id_7);
  input wire id_2;
  output wire id_1;
  assign id_13[id_11] = 1;
  assign id_7 = id_2;
  wire id_14[id_6 : 1];
  ;
  assign id_3  = 1;
  assign id_12 = id_2;
endmodule
