--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15190 paths analyzed, 1869 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.135ns.
--------------------------------------------------------------------------------
Slack:                  13.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.039ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (2.391ns logic, 3.648ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  13.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.039ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (2.393ns logic, 3.646ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  13.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.963ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (2.524ns logic, 3.439ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  13.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.963ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (2.526ns logic, 3.437ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.770 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y89.A2      net (fanout=32)       1.108   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y89.CLK     Tas                   0.095   PWM1/count[14]
                                                       PWM1/count_11_rstpot
                                                       PWM1/count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (2.393ns logic, 3.506ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  14.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 10)
  Clock Path Skew:      -0.057ns (0.772 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y93.A2      net (fanout=32)       1.106   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y93.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (2.393ns logic, 3.504ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  14.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.856ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B4      net (fanout=1)        0.577   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (2.276ns logic, 3.580ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  14.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.856ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B4      net (fanout=1)        0.577   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (2.274ns logic, 3.582ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  14.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.823ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.770 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y89.A2      net (fanout=32)       1.108   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y89.CLK     Tas                   0.095   PWM1/count[14]
                                                       PWM1/count_11_rstpot
                                                       PWM1/count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (2.526ns logic, 3.297ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  14.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.166 - 0.194)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y87.A2      net (fanout=32)       1.063   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y87.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (2.393ns logic, 3.461ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  14.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 10)
  Clock Path Skew:      -0.057ns (0.772 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y93.A2      net (fanout=32)       1.106   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y93.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (2.526ns logic, 3.295ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  14.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B3      net (fanout=1)        0.652   PWM1/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (2.159ns logic, 3.657ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  14.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B3      net (fanout=1)        0.652   PWM1/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (2.161ns logic, 3.655ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.D4      net (fanout=32)       1.016   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.092   PWM1/count[10]
                                                       PWM1/count_10_rstpot
                                                       PWM1/count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (2.390ns logic, 3.414ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  14.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.C4      net (fanout=32)       1.013   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_9_rstpot
                                                       PWM1/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (2.391ns logic, 3.411ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  14.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A4      net (fanout=1)        0.578   PWM1/count[31]_GND_7_o_add_0_OUT[27]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.384ns logic, 3.416ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  14.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A4      net (fanout=1)        0.578   PWM1/count[31]_GND_7_o_add_0_OUT[27]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.386ns logic, 3.414ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  14.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B4      net (fanout=1)        0.577   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (2.407ns logic, 3.373ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  14.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B4      net (fanout=1)        0.577   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (2.409ns logic, 3.371ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.764ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.A2      net (fanout=1)        0.659   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (2.267ns logic, 3.497ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_2 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.764ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_2 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.DQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_2
    SLICE_X32Y85.C1      net (fanout=3)        1.182   PWM1/count[2]
    SLICE_X32Y85.COUT    Topcyc                0.504   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[2]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.A2      net (fanout=1)        0.659   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (2.269ns logic, 3.495ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  14.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.778ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.166 - 0.194)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y87.A2      net (fanout=32)       1.063   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y87.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.778ns (2.526ns logic, 3.252ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  14.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B3      net (fanout=1)        0.652   PWM1/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.294ns logic, 3.446ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  14.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_0 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.768 - 0.829)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_0 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_0
    SLICE_X32Y85.A5      net (fanout=3)        0.973   PWM1/count[0]
    SLICE_X32Y85.COUT    Topcya                0.637   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y86.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y86.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y90.B3      net (fanout=1)        0.652   PWM1/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X33Y90.B       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y91.B4      net (fanout=1)        0.573   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.292ns logic, 3.448ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_5 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.768 - 0.826)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_5 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.CQ      Tcko                  0.456   PWM1/count[6]
                                                       PWM1/count_5
    SLICE_X32Y86.B1      net (fanout=3)        0.847   PWM1/count[5]
    SLICE_X32Y86.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/count[5]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.A1      net (fanout=32)       1.248   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.429ns logic, 3.311ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.390ns (1.342 - 1.732)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y109.C2     net (fanout=7)        0.825   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y109.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y94.B6      net (fanout=2)        0.856   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y94.B       Tilo                  0.124   sLED_DutyCycle[26]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y102.B4     net (fanout=131)      1.099   module_1_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y102.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y99.SR      net (fanout=18)       1.276   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.352ns logic, 4.056ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.390ns (1.342 - 1.732)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y109.C2     net (fanout=7)        0.825   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y109.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y94.B6      net (fanout=2)        0.856   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y94.B       Tilo                  0.124   sLED_DutyCycle[26]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y102.B4     net (fanout=131)      1.099   module_1_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y102.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y99.SR      net (fanout=18)       1.276   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.352ns logic, 4.056ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.390ns (1.342 - 1.732)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y109.C2     net (fanout=7)        0.825   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y109.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y94.B6      net (fanout=2)        0.856   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y94.B       Tilo                  0.124   sLED_DutyCycle[26]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y102.B4     net (fanout=131)      1.099   module_1_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y102.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y99.SR      net (fanout=18)       1.276   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.352ns logic, 4.056ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_5 (FF)
  Destination:          PWM1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.768 - 0.826)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_5 to PWM1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.CQ      Tcko                  0.456   PWM1/count[6]
                                                       PWM1/count_5
    SLICE_X32Y86.B1      net (fanout=3)        0.847   PWM1/count[5]
    SLICE_X32Y86.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/count[5]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y87.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y87.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y88.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y88.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y91.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y90.A1      net (fanout=1)        0.810   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y90.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y91.B5      net (fanout=1)        0.406   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y91.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y87.B1      net (fanout=32)       1.250   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y87.CLK     Tas                   0.093   PWM1/count[10]
                                                       PWM1/count_8_rstpot
                                                       PWM1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.427ns logic, 3.313ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  14.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.390ns (1.342 - 1.732)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y109.C2     net (fanout=7)        0.825   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y109.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y94.B6      net (fanout=2)        0.856   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y94.B       Tilo                  0.124   sLED_DutyCycle[26]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y102.B4     net (fanout=131)      1.099   module_1_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y102.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y99.SR      net (fanout=18)       1.276   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.352ns logic, 4.056ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_4/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_4/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_5/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_5/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_6/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_6/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_7/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_7/CLK
  Location pin: SLICE_X26Y81.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X26Y82.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y116.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y116.BX     net (fanout=1)        0.483   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y116.CLK    Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y116.BQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y116.CX     net (fanout=1)        0.481   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y116.CLK    Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15192 paths, 0 nets, and 2108 connections

Design statistics:
   Minimum period:   6.135ns{1}   (Maximum frequency: 162.999MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 09 10:49:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 631 MB



