TimeQuest Timing Analyzer report for DE2_115_Media_Computer
Thu Dec 14 16:52:34 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'n/a'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'TD_CLK27'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'TD_CLK27'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'n/a'
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Setup: 'TD_CLK27'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'TD_CLK27'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 39. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 42. Slow 1200mV 0C Model Metastability Summary
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'n/a'
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Setup: 'TD_CLK27'
 51. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 53. Fast 1200mV 0C Model Hold: 'TD_CLK27'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 56. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 59. Fast 1200mV 0C Model Metastability Summary
 60. Multicorner Timing Analysis Summary
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Recovery Transfers
 69. Removal Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; DE2_115_Media_Computer                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C8                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.8%      ;
;     Processor 3            ;  16.1%      ;
;     Processor 4            ;  12.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; DE2_115_Media_Computer.sdc                                           ; OK     ; Thu Dec 14 16:52:16 2017 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Thu Dec 14 16:52:16 2017 ;
; nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc  ; OK     ; Thu Dec 14 16:52:17 2017 ;
; nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc           ; OK     ; Thu Dec 14 16:52:17 2017 ;
; nios_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Thu Dec 14 16:52:17 2017 ;
+----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
; TD_CLK27            ; Base ; 37.037  ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TD_CLK27 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 60.93 MHz  ; 60.93 MHz       ; altera_reserved_tck ;      ;
; 62.15 MHz  ; 62.15 MHz       ; CLOCK_50            ;      ;
; 144.47 MHz ; 144.47 MHz      ; TD_CLK27            ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; n/a                 ; -5.740 ; -357.060      ;
; CLOCK_50            ; 3.911  ; 0.000         ;
; TD_CLK27            ; 30.115 ; 0.000         ;
; altera_reserved_tck ; 41.794 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.306 ; 0.000         ;
; TD_CLK27            ; 0.388 ; 0.000         ;
; altera_reserved_tck ; 0.425 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 11.531 ; 0.000         ;
; altera_reserved_tck ; 47.716 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.303 ; 0.000         ;
; CLOCK_50            ; 1.385 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.471  ; 0.000              ;
; TD_CLK27            ; 18.162 ; 0.000              ;
; altera_reserved_tck ; 49.492 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                             ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -5.740 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[12]          ; SRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; -0.352     ; 5.388      ;
; -5.714 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[9]           ; SRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.366     ; 5.348      ;
; -5.709 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[15]          ; SRAM_ADDR[15] ; CLOCK_50     ; n/a         ; 0.000        ; -0.352     ; 5.357      ;
; -5.669 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[19]          ; SRAM_ADDR[19] ; CLOCK_50     ; n/a         ; 0.000        ; -0.321     ; 5.348      ;
; -3.721 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]           ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.356     ; 3.365      ;
; -3.713 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]            ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.358     ; 3.355      ;
; -3.713 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[10]          ; SRAM_ADDR[10] ; CLOCK_50     ; n/a         ; 0.000        ; -0.358     ; 3.355      ;
; -3.712 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]           ; DRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.337     ; 3.375      ;
; -3.708 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]           ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.363     ; 3.345      ;
; -3.706 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]           ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.335      ;
; -3.706 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]            ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.335      ;
; -3.703 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]            ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.358     ; 3.345      ;
; -3.701 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]           ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.356     ; 3.345      ;
; -3.701 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[12]      ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.356     ; 3.345      ;
; -3.700 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[8]       ; SRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.325     ; 3.375      ;
; -3.698 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N              ; SRAM_UB_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.363     ; 3.335      ;
; -3.698 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]             ; DRAM_DQM[0]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.363     ; 3.335      ;
; -3.697 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]           ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.355      ;
; -3.696 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]           ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.325      ;
; -3.696 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]           ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.325      ;
; -3.696 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]            ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.361     ; 3.335      ;
; -3.692 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[13]          ; SRAM_ADDR[13] ; CLOCK_50     ; n/a         ; 0.000        ; -0.337     ; 3.355      ;
; -3.691 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]            ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.346     ; 3.345      ;
; -3.688 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[9]       ; SRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.333     ; 3.355      ;
; -3.688 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[11]          ; SRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; -0.333     ; 3.355      ;
; -3.687 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]            ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.352     ; 3.335      ;
; -3.686 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]            ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.361     ; 3.325      ;
; -3.686 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]           ; SRAM_ADDR[7]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.361     ; 3.325      ;
; -3.686 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]            ; DRAM_ADDR[3]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.351     ; 3.335      ;
; -3.683 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]             ; DRAM_CS_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.368     ; 3.315      ;
; -3.678 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[4]           ; SRAM_ADDR[4]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.363     ; 3.315      ;
; -3.678 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[6]           ; SRAM_ADDR[6]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.363     ; 3.315      ;
; -3.677 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]            ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.335      ;
; -3.676 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]           ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.305      ;
; -3.673 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]           ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.348     ; 3.325      ;
; -3.671 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]           ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.366     ; 3.305      ;
; -3.671 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[11]      ; SRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.306     ; 3.365      ;
; -3.667 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]            ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.325      ;
; -3.666 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]           ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.295      ;
; -3.666 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]            ; DRAM_ADDR[0]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.371     ; 3.295      ;
; -3.665 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]           ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.340     ; 3.325      ;
; -3.663 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]            ; DRAM_BA[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.368     ; 3.295      ;
; -3.662 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]      ; SRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.297     ; 3.365      ;
; -3.658 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]             ; DRAM_DQM[2]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.333     ; 3.325      ;
; -3.657 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]           ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.315      ;
; -3.657 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]           ; DRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.315      ;
; -3.655 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]           ; DRAM_DQ[20]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.340     ; 3.315      ;
; -3.647 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]           ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.305      ;
; -3.647 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[14]          ; SRAM_ADDR[14] ; CLOCK_50     ; n/a         ; 0.000        ; -0.312     ; 3.335      ;
; -3.642 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]           ; DRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; -0.337     ; 3.305      ;
; -3.641 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]             ; DRAM_RAS_N    ; CLOCK_50     ; n/a         ; 0.000        ; -0.346     ; 3.295      ;
; -3.640 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]            ; DRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.325     ; 3.315      ;
; -3.638 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]           ; DRAM_DQ[17]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.333     ; 3.305      ;
; -3.638 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]            ; DRAM_ADDR[8]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.333     ; 3.305      ;
; -3.637 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]           ; DRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.312     ; 3.325      ;
; -3.637 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]           ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.295      ;
; -3.636 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]             ; DRAM_DQM[1]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.321     ; 3.315      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_30     ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7      ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_27     ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_26     ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_28     ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.633 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_25     ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.355     ; 3.278      ;
; -3.632 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]            ; DRAM_ADDR[5]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.337     ; 3.295      ;
; -3.631 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]           ; DRAM_DQ[23]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.336     ; 3.295      ;
; -3.630 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]            ; DRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.325     ; 3.305      ;
; -3.628 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_29     ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.350     ; 3.278      ;
; -3.626 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]             ; DRAM_CAS_N    ; CLOCK_50     ; n/a         ; 0.000        ; -0.321     ; 3.305      ;
; -3.625 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]           ; DRAM_DQ[21]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.310     ; 3.315      ;
; -3.625 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_31     ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.347     ; 3.278      ;
; -3.623 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2      ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.345     ; 3.278      ;
; -3.623 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4      ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.345     ; 3.278      ;
; -3.621 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]             ; DRAM_WE_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.306     ; 3.315      ;
; -3.620 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6      ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.278      ;
; -3.620 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5      ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.342     ; 3.278      ;
; -3.618 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10     ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.340     ; 3.278      ;
; -3.618 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12     ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.340     ; 3.278      ;
; -3.618 ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12 ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.340     ; 3.278      ;
; -3.617 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]            ; DRAM_ADDR[4]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.312     ; 3.305      ;
; -3.614 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1      ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.336     ; 3.278      ;
; -3.610 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_18     ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.332     ; 3.278      ;
; -3.608 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3      ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.330     ; 3.278      ;
; -3.607 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]            ; DRAM_ADDR[1]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.312     ; 3.295      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15     ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9      ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8      ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_22     ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_16     ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.604 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_24     ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.326     ; 3.278      ;
; -3.602 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_19     ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.324     ; 3.278      ;
; -3.602 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_20     ; DRAM_DQ[20]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.324     ; 3.278      ;
; -3.599 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13     ; DRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.321     ; 3.278      ;
; -3.598 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_23     ; DRAM_DQ[23]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.320     ; 3.278      ;
; -3.595 ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9  ; SRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.317     ; 3.278      ;
; -3.595 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_17     ; DRAM_DQ[17]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.317     ; 3.278      ;
; -3.587 ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8  ; SRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.309     ; 3.278      ;
; -3.587 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe                   ; DRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.309     ; 3.278      ;
; -3.578 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[3]       ; SRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.368     ; 3.210      ;
; -3.578 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[2]       ; SRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.368     ; 3.210      ;
; -3.578 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[0]       ; SRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.368     ; 3.210      ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.911 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 15.808     ;
; 4.073 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 15.634     ;
; 4.097 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 15.783     ;
; 4.115 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.806     ;
; 4.115 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.806     ;
; 4.162 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.759     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.731     ;
; 4.253 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 15.419     ;
; 4.260 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_leds_avalon_parallel_port_slave_translator|read_latency_shift_reg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 15.620     ;
; 4.263 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 15.401     ;
; 4.283 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 15.458     ;
; 4.310 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 15.570     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.333 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.583     ;
; 4.360 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[4]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 15.359     ;
; 4.393 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[7]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.336     ;
; 4.399 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 15.353     ;
; 4.403 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 15.291     ;
; 4.418 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 15.242     ;
; 4.428 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 15.224     ;
; 4.428 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][90]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.488     ;
; 4.438 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 15.291     ;
; 4.445 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.476     ;
; 4.445 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.476     ;
; 4.450 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 15.423     ;
; 4.450 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 15.423     ;
; 4.466 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_1                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.263     ;
; 4.466 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_13                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.263     ;
; 4.466 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_15                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.263     ;
; 4.471 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 15.484     ;
; 4.471 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 15.484     ;
; 4.476 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|A_mem_stall                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 15.435     ;
; 4.477 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_4                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 15.251     ;
; 4.477 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_14                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 15.251     ;
; 4.478 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_2                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.251     ;
; 4.478 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_3                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.251     ;
; 4.486 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.243     ;
; 4.492 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.429     ;
; 4.497 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 15.376     ;
; 4.509 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 15.410     ;
; 4.509 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 15.410     ;
; 4.510 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 15.391     ;
; 4.518 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[2]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 15.191     ;
; 4.518 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 15.437     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.523 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 15.401     ;
; 4.527 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|read_latency_shift_reg[0]                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 15.368     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.528 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 15.348     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.549 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 15.409     ;
; 4.553 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][89]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.363     ;
; 4.554 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 15.186     ;
; 4.566 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[11]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 15.143     ;
; 4.568 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 15.114     ;
; 4.615 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 15.246     ;
; 4.615 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 15.246     ;
; 4.629 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 15.125     ;
; 4.631 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_1                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.086     ;
; 4.631 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_13                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.086     ;
; 4.631 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_15                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.086     ;
; 4.642 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_4                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 15.074     ;
; 4.642 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_14                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 15.074     ;
; 4.643 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_2                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.074     ;
; 4.643 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_3                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.074     ;
; 4.651 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 15.066     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 15.199     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.267     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.267     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.267     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.267     ;
; 4.662 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.267     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
; 4.663 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.253     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.115 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.860      ;
; 30.120 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.855      ;
; 30.448 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.527      ;
; 30.458 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.517      ;
; 30.462 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.513      ;
; 30.865 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 6.146      ;
; 30.870 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 6.141      ;
; 30.873 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.102      ;
; 30.879 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.063     ; 6.096      ;
; 31.198 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 5.813      ;
; 31.208 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 5.803      ;
; 31.212 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 5.799      ;
; 31.623 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 5.388      ;
; 31.629 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.027     ; 5.382      ;
; 31.641 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.043     ; 5.354      ;
; 31.646 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.043     ; 5.349      ;
; 31.708 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.307      ;
; 31.713 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.302      ;
; 31.717 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.298      ;
; 31.722 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.293      ;
; 31.725 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.662     ; 4.651      ;
; 31.842 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.173      ;
; 31.847 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 5.168      ;
; 31.974 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.043     ; 5.021      ;
; 31.979 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.662     ; 4.397      ;
; 31.984 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.043     ; 5.011      ;
; 31.988 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.043     ; 5.007      ;
; 32.041 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.974      ;
; 32.050 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.965      ;
; 32.051 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.964      ;
; 32.055 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.960      ;
; 32.057 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.891      ;
; 32.060 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.888      ;
; 32.060 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.955      ;
; 32.064 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.951      ;
; 32.069 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.879      ;
; 32.075 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.872      ;
; 32.078 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.869      ;
; 32.087 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.860      ;
; 32.088 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.927      ;
; 32.093 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.922      ;
; 32.098 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.849      ;
; 32.101 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.846      ;
; 32.110 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.837      ;
; 32.130 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.817      ;
; 32.133 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.814      ;
; 32.142 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.805      ;
; 32.175 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.840      ;
; 32.185 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.830      ;
; 32.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.826      ;
; 32.233 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.715      ;
; 32.236 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.712      ;
; 32.245 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.703      ;
; 32.279 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.671      ;
; 32.279 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.671      ;
; 32.290 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.658      ;
; 32.293 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.655      ;
; 32.297 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.652      ;
; 32.297 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.652      ;
; 32.302 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.646      ;
; 32.314 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.701      ;
; 32.319 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.023     ; 4.696      ;
; 32.320 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.629      ;
; 32.320 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.629      ;
; 32.326 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.085     ; 4.627      ;
; 32.326 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.085     ; 4.627      ;
; 32.326 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.085     ; 4.627      ;
; 32.344 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.608      ;
; 32.344 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.608      ;
; 32.344 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.608      ;
; 32.349 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.599      ;
; 32.349 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.599      ;
; 32.349 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.090     ; 4.599      ;
; 32.352 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.597      ;
; 32.352 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.597      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.585      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.585      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.086     ; 4.585      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.580      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.580      ;
; 32.367 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.580      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.088     ; 4.571      ;
; 32.390 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.557      ;
; 32.390 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.557      ;
; 32.390 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.091     ; 4.557      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
; 32.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.089     ; 4.552      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 8.412      ;
; 41.912 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 8.298      ;
; 41.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 8.280      ;
; 42.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.816      ;
; 42.601 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.281     ; 7.119      ;
; 42.637 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 7.579      ;
; 42.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 7.264      ;
; 43.098 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 7.176      ;
; 43.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 6.805      ;
; 43.806 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.369      ;
; 43.865 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 6.306      ;
; 43.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.285      ;
; 44.883 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.321      ;
; 44.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 5.326      ;
; 45.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 5.043      ;
; 45.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.965      ;
; 45.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 4.771      ;
; 46.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.863      ;
; 46.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.617      ;
; 46.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.613      ;
; 46.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.613      ;
; 46.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.425      ;
; 46.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.413      ;
; 46.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.323      ;
; 47.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.969      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.935      ;
; 47.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.886      ;
; 47.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 2.761      ;
; 47.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.772      ;
; 47.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.748      ;
; 47.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.616      ;
; 47.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.494      ;
; 47.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.448      ;
; 48.743 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 1.464      ;
; 49.109 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 1.096      ;
; 88.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 11.160     ;
; 88.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 11.084     ;
; 88.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 10.982     ;
; 88.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 10.985     ;
; 88.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 10.902     ;
; 89.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 10.840     ;
; 89.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 10.818     ;
; 89.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 10.811     ;
; 89.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 10.742     ;
; 89.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 10.640     ;
; 89.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 10.643     ;
; 89.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 10.560     ;
; 89.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 10.556     ;
; 89.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 10.498     ;
; 89.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 10.469     ;
; 89.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 10.426     ;
; 89.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 10.236     ;
; 89.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 10.233     ;
; 89.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 10.214     ;
; 89.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 9.955      ;
; 89.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 9.935      ;
; 89.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 9.894      ;
; 90.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.805      ;
; 90.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.718      ;
; 90.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.731      ;
; 90.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.710      ;
; 90.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 9.602      ;
; 90.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 9.601      ;
; 90.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.613      ;
; 90.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 9.576      ;
; 90.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.551      ;
; 90.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 9.531      ;
; 90.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.504      ;
; 90.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.499      ;
; 90.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.459      ;
; 90.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 9.430      ;
; 90.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 9.424      ;
; 90.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 9.376      ;
; 90.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 9.389      ;
; 90.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.353      ;
; 90.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 9.360      ;
; 90.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[29]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.351      ;
; 90.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[21]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.360      ;
; 90.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[22]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.359      ;
; 90.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[23]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.357      ;
; 90.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.337      ;
; 90.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.320      ;
; 90.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 9.260      ;
; 90.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 9.259      ;
; 90.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 9.234      ;
; 90.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.222      ;
; 90.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 9.202      ;
; 90.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.193      ;
; 90.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 9.162      ;
; 90.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 9.157      ;
; 90.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 9.161      ;
; 90.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.146      ;
; 90.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.156      ;
; 90.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.148      ;
; 90.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.147      ;
; 90.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.124      ;
; 90.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.082      ;
; 90.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.085      ;
; 90.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 9.074      ;
; 90.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.044      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[22]                                                                                                                              ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.501      ; 1.061      ;
; 0.351 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                                                             ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.087      ;
; 0.354 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                             ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.090      ;
; 0.357 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 1.103      ;
; 0.358 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[5]                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 1.104      ;
; 0.358 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                                             ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.094      ;
; 0.360 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                                                                             ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.096      ;
; 0.381 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[2]                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 1.127      ;
; 0.387 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.144      ;
; 0.387 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.144      ;
; 0.388 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.145      ;
; 0.388 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.145      ;
; 0.389 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.146      ;
; 0.390 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.139      ;
; 0.392 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.151      ;
; 0.392 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.143      ;
; 0.393 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.142      ;
; 0.393 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.144      ;
; 0.394 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.143      ;
; 0.394 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.151      ;
; 0.395 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[8]                                                                                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.140      ;
; 0.395 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.146      ;
; 0.396 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_data[1]                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.501      ; 1.151      ;
; 0.396 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.147      ;
; 0.397 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.134      ;
; 0.397 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.154      ;
; 0.399 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.143      ;
; 0.399 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.144      ;
; 0.399 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.158      ;
; 0.399 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.148      ;
; 0.399 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.148      ;
; 0.399 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.148      ;
; 0.400 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.144      ;
; 0.400 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.142      ;
; 0.400 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[2]                                                                                                                                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.145      ;
; 0.401 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[4]                                                                                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.146      ;
; 0.402 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.147      ;
; 0.402 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.161      ;
; 0.402 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.139      ;
; 0.402 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.153      ;
; 0.403 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.140      ;
; 0.404 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.141      ;
; 0.405 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.156      ;
; 0.406 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.150      ;
; 0.406 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.165      ;
; 0.407 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.143      ;
; 0.407 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.494      ; 1.155      ;
; 0.408 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.153      ;
; 0.408 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.150      ;
; 0.408 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.150      ;
; 0.409 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.154      ;
; 0.410 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.154      ;
; 0.411 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.170      ;
; 0.412 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[7]                                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.154      ;
; 0.412 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                                                ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.149      ;
; 0.412 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                               ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.163      ;
; 0.413 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.155      ;
; 0.413 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.162      ;
; 0.413 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.155      ;
; 0.414 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.156      ;
; 0.414 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.165      ;
; 0.417 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[6]                                                                                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.159      ;
; 0.417 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.162      ;
; 0.417 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.159      ;
; 0.417 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.159      ;
; 0.418 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.163      ;
; 0.418 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.154      ;
; 0.419 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.170      ;
; 0.420 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.156      ;
; 0.420 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                                                ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.157      ;
; 0.421 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 1.180      ;
; 0.421 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                               ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.172      ;
; 0.421 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.494      ; 1.169      ;
; 0.423 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.174      ;
; 0.423 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                                                ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.160      ;
; 0.423 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.167      ;
; 0.423 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.180      ;
; 0.423 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 1.166      ;
; 0.423 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.174      ;
; 0.424 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[1]                                                                                                                               ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 1.178      ;
; 0.425 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.169      ;
; 0.425 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                                                                                        ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.170      ;
; 0.425 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.161      ;
; 0.425 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 1.168      ;
; 0.426 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.162      ;
; 0.426 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                   ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 1.164      ;
; 0.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.171      ;
; 0.428 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[5]                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.490      ; 1.172      ;
; 0.428 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.164      ;
; 0.428 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.164      ;
; 0.429 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.166      ;
; 0.430 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.181      ;
; 0.430 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~portb_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.498      ; 1.182      ;
; 0.430 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 1.179      ;
; 0.430 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[9]                                                                                                                               ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 1.191      ;
; 0.430 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 1.173      ;
; 0.430 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.167      ;
; 0.430 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                               ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.181      ;
; 0.430 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.172      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.136      ;
; 0.400 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.143      ;
; 0.404 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.146      ;
; 0.406 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.149      ;
; 0.408 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.151      ;
; 0.408 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.151      ;
; 0.414 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.156      ;
; 0.416 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.164      ;
; 0.416 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.159      ;
; 0.429 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.177      ;
; 0.430 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.172      ;
; 0.431 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.179      ;
; 0.439 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.187      ;
; 0.443 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.746      ;
; 0.447 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.489      ; 1.190      ;
; 0.456 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.758      ;
; 0.459 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.207      ;
; 0.459 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.201      ;
; 0.461 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.203      ;
; 0.473 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.109      ; 0.794      ;
; 0.475 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.217      ;
; 0.476 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.218      ;
; 0.476 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[1]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.778      ;
; 0.480 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[14]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.111      ; 0.803      ;
; 0.481 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.109      ; 0.802      ;
; 0.491 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[12]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.795      ;
; 0.496 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.111      ; 0.819      ;
; 0.499 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.111      ; 0.822      ;
; 0.500 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.802      ;
; 0.509 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.811      ;
; 0.515 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.817      ;
; 0.517 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[7]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.819      ;
; 0.518 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[4]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.820      ;
; 0.526 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.828      ;
; 0.632 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.935      ;
; 0.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.935      ;
; 0.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.937      ;
; 0.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.937      ;
; 0.650 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 0.952      ;
; 0.668 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.111      ; 0.991      ;
; 0.670 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.109      ; 0.991      ;
; 0.670 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.109      ; 0.991      ;
; 0.680 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.488      ; 1.422      ;
; 0.683 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.986      ;
; 0.692 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.993      ;
; 0.695 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 0.998      ;
; 0.698 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.999      ;
; 0.698 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.089      ; 0.999      ;
; 0.698 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.088      ; 0.998      ;
; 0.700 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.002      ;
; 0.700 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.002      ;
; 0.701 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.088      ; 1.001      ;
; 0.710 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.012      ;
; 0.714 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.016      ;
; 0.715 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.017      ;
; 0.716 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe9a[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe10a[7] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.018      ;
; 0.723 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.025      ;
; 0.725 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.028      ;
; 0.728 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.491      ; 1.473      ;
; 0.732 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.035      ;
; 0.732 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.034      ;
; 0.732 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.034      ;
; 0.732 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.034      ;
; 0.733 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.035      ;
; 0.733 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.035      ;
; 0.733 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.036      ;
; 0.734 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.037      ;
; 0.734 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.037      ;
; 0.734 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.037      ;
; 0.735 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.038      ;
; 0.737 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.090      ; 1.039      ;
; 0.741 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.044      ;
; 0.742 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.091      ; 1.045      ;
; 0.751 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.494      ; 1.499      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.425 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.746      ;
; 0.425 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.746      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.758      ;
; 0.455 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.469 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 0.794      ;
; 0.470 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 0.795      ;
; 0.472 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 0.794      ;
; 0.472 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.793      ;
; 0.472 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 0.794      ;
; 0.472 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.793      ;
; 0.473 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 0.795      ;
; 0.473 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.794      ;
; 0.474 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 0.796      ;
; 0.474 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                   ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 0.794      ;
; 0.474 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|ir_out[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 0.794      ;
; 0.475 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 0.796      ;
; 0.476 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.100                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[35]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.777      ;
; 0.476 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.000                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.777      ;
; 0.477 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.010                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[15]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.778      ;
; 0.479 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.782      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.786      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.786      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.785      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.786      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.786      ;
; 0.489 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.792      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.796      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.531 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.212     ; 8.118      ;
; 11.605 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.298     ; 7.956      ;
; 11.605 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.298     ; 7.956      ;
; 11.615 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.296     ; 7.948      ;
; 11.615 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.296     ; 7.948      ;
; 11.616 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 8.123      ;
; 11.616 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.327     ; 7.916      ;
; 11.617 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.303     ; 7.939      ;
; 11.618 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.305     ; 7.936      ;
; 11.619 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[30]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.997      ;
; 11.619 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[28]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.997      ;
; 11.619 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.997      ;
; 11.629 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.253     ; 7.977      ;
; 11.629 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.253     ; 7.977      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 7.979      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 7.958      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 7.982      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 7.954      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[27]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.987      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[26]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.987      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[25]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.987      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 7.958      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 7.958      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 7.958      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.974      ;
; 11.630 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.974      ;
; 11.631 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.299     ; 7.929      ;
; 11.631 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 7.961      ;
; 11.632 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.291     ; 7.936      ;
; 11.635 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 8.268      ;
; 11.635 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[6]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 8.268      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 8.062      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 8.062      ;
; 11.643 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.287     ; 7.929      ;
; 11.643 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.287     ; 7.929      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 7.958      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 7.958      ;
; 11.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 8.054      ;
; 11.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 8.054      ;
; 11.649 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 8.022      ;
; 11.649 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.950      ;
; 11.650 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 8.045      ;
; 11.651 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 8.059      ;
; 11.651 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 8.042      ;
; 11.651 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 8.042      ;
; 11.651 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 8.059      ;
; 11.652 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 8.103      ;
; 11.652 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 8.103      ;
; 11.652 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 8.103      ;
; 11.652 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 8.103      ;
; 11.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 8.083      ;
; 11.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 8.083      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.085      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.085      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.088      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.093      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.093      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.093      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.064      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.064      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 8.060      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.064      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.064      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 8.080      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 8.080      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.088      ;
; 11.663 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 8.089      ;
; 11.664 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 8.035      ;
; 11.664 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 8.067      ;
; 11.665 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 8.042      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 8.031      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 8.035      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 8.035      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 8.035      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 8.047      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 8.047      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.051      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 8.169      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 8.169      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[19]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 8.169      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[20]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 8.169      ;
; 11.676 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 8.169      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 8.064      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 8.064      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.042      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.042      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 8.022      ;
; 11.677 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 8.022      ;
; 11.678 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 8.015      ;
; 11.678 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 8.015      ;
; 11.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 8.056      ;
; 11.685 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.231      ;
; 11.685 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|av_readdata_pre[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.231      ;
; 11.685 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.202      ;
; 11.685 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.207      ;
; 11.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 8.039      ;
; 11.701 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.143      ;
; 11.701 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.143      ;
; 11.701 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.143      ;
; 11.701 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.143      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.470      ;
; 47.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.470      ;
; 47.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.438      ;
; 47.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.383      ;
; 94.511 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.561     ; 4.929      ;
; 94.511 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.561     ; 4.929      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 94.885 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.559     ; 4.557      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.007 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.555     ; 2.439      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.551      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.379 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.550     ; 2.072      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.482      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.470      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.470      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.467      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.436      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.442      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.442      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.442      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.440      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.440      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.440      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.440      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.429      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.416      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.406      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.404      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.404      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.404      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.303 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.624      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.698      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.932      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.008      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.825 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.351     ; 1.686      ;
; 1.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.224      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.235      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.235      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.235      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.235      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.235      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.264      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.272      ;
; 1.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.284      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.297      ;
; 1.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.302      ;
; 1.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.302      ;
; 1.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.302      ;
; 1.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.302      ;
; 1.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.304      ;
; 1.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.304      ;
; 1.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.304      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.307      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.352      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.385 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.690      ;
; 1.572 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.226      ;
; 1.572 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.226      ;
; 1.572 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.226      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.574 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.239      ;
; 1.585 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.232      ;
; 1.585 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.232      ;
; 1.585 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.232      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.272      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.272      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.272      ;
; 1.791 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.462      ;
; 1.791 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.462      ;
; 1.791 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.462      ;
; 1.816 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.116      ;
; 1.816 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.116      ;
; 1.816 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.116      ;
; 1.816 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.116      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.821 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|hold_waitrequest                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.121      ;
; 1.883 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.545      ;
; 1.883 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.545      ;
; 1.883 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.545      ;
; 1.898 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.543      ;
; 1.898 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.543      ;
; 1.898 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.543      ;
; 1.905 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.559      ;
; 1.905 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.559      ;
; 1.905 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.559      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.542      ;
; 1.933 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.571      ;
; 1.933 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.571      ;
; 1.936 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 2.591      ;
; 1.936 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 2.591      ;
; 1.936 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 2.591      ;
; 1.936 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 2.591      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.940 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.611      ;
; 1.970 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 2.636      ;
; 1.970 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 2.636      ;
; 1.970 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 2.636      ;
; 2.066 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 2.756      ;
; 2.066 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 2.756      ;
; 2.066 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 2.756      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.105 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.762      ;
; 2.113 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 2.807      ;
; 2.113 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 2.807      ;
; 2.113 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 2.807      ;
; 2.150 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 2.814      ;
; 2.150 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 2.814      ;
; 2.150 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 2.814      ;
; 2.160 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.822      ;
; 2.160 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.822      ;
; 2.160 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.822      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.830      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
; 2.185 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.823      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 114
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
Worst Case Available Settling Time: 19.092 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 65.14 MHz  ; 65.14 MHz       ; altera_reserved_tck ;      ;
; 65.34 MHz  ; 65.34 MHz       ; CLOCK_50            ;      ;
; 152.81 MHz ; 152.81 MHz      ; TD_CLK27            ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; n/a                 ; -5.167 ; -327.335      ;
; CLOCK_50            ; 4.696  ; 0.000         ;
; TD_CLK27            ; 30.493 ; 0.000         ;
; altera_reserved_tck ; 42.324 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.298 ; 0.000         ;
; TD_CLK27            ; 0.373 ; 0.000         ;
; altera_reserved_tck ; 0.374 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.100 ; 0.000         ;
; altera_reserved_tck ; 48.005 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.168 ; 0.000         ;
; CLOCK_50            ; 1.241 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.471  ; 0.000             ;
; TD_CLK27            ; 18.160 ; 0.000             ;
; altera_reserved_tck ; 49.363 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                              ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -5.167 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[12]          ; SRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; -0.430     ; 4.737      ;
; -5.144 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[9]           ; SRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.447     ; 4.697      ;
; -5.133 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[15]          ; SRAM_ADDR[15] ; CLOCK_50     ; n/a         ; 0.000        ; -0.424     ; 4.709      ;
; -5.097 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[19]          ; SRAM_ADDR[19] ; CLOCK_50     ; n/a         ; 0.000        ; -0.400     ; 4.697      ;
; -3.405 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]           ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.969      ;
; -3.397 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]            ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.438     ; 2.959      ;
; -3.397 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[10]          ; SRAM_ADDR[10] ; CLOCK_50     ; n/a         ; 0.000        ; -0.438     ; 2.959      ;
; -3.395 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]           ; DRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.416     ; 2.979      ;
; -3.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]           ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.949      ;
; -3.389 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]           ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.450     ; 2.939      ;
; -3.389 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]            ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.450     ; 2.939      ;
; -3.387 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]            ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.438     ; 2.949      ;
; -3.385 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]           ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.949      ;
; -3.385 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[12]      ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.949      ;
; -3.383 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[8]       ; SRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.404     ; 2.979      ;
; -3.382 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]           ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.423     ; 2.959      ;
; -3.381 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]            ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.939      ;
; -3.381 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N              ; SRAM_UB_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.939      ;
; -3.381 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]             ; DRAM_DQM[0]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.939      ;
; -3.380 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]           ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.451     ; 2.929      ;
; -3.380 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]           ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.451     ; 2.929      ;
; -3.375 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[13]          ; SRAM_ADDR[13] ; CLOCK_50     ; n/a         ; 0.000        ; -0.416     ; 2.959      ;
; -3.374 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]            ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.425     ; 2.949      ;
; -3.371 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]            ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.929      ;
; -3.371 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]           ; SRAM_ADDR[7]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.929      ;
; -3.370 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[9]       ; SRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.959      ;
; -3.370 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[11]          ; SRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.959      ;
; -3.369 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]            ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.430     ; 2.939      ;
; -3.369 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]            ; DRAM_ADDR[3]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.430     ; 2.939      ;
; -3.368 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]             ; DRAM_CS_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.449     ; 2.919      ;
; -3.362 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]            ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.423     ; 2.939      ;
; -3.361 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[4]           ; SRAM_ADDR[4]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.919      ;
; -3.361 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[6]           ; SRAM_ADDR[6]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.442     ; 2.919      ;
; -3.359 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]           ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.450     ; 2.909      ;
; -3.358 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]           ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.449     ; 2.909      ;
; -3.357 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]           ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.428     ; 2.929      ;
; -3.353 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[11]      ; SRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.384     ; 2.969      ;
; -3.352 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]            ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.423     ; 2.929      ;
; -3.350 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]           ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.451     ; 2.899      ;
; -3.349 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]            ; DRAM_ADDR[0]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.450     ; 2.899      ;
; -3.348 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]           ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.419     ; 2.929      ;
; -3.348 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]            ; DRAM_BA[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.449     ; 2.899      ;
; -3.346 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]      ; SRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.377     ; 2.969      ;
; -3.343 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]           ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.424     ; 2.919      ;
; -3.342 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]           ; DRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; -0.423     ; 2.919      ;
; -3.340 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]             ; DRAM_DQM[2]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.929      ;
; -3.338 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]           ; DRAM_DQ[20]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.419     ; 2.919      ;
; -3.333 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]           ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.424     ; 2.909      ;
; -3.331 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[14]          ; SRAM_ADDR[14] ; CLOCK_50     ; n/a         ; 0.000        ; -0.392     ; 2.939      ;
; -3.325 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]           ; DRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; -0.416     ; 2.909      ;
; -3.324 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]             ; DRAM_RAS_N    ; CLOCK_50     ; n/a         ; 0.000        ; -0.425     ; 2.899      ;
; -3.323 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]            ; DRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.404     ; 2.919      ;
; -3.322 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]           ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.423     ; 2.899      ;
; -3.322 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_27     ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.437     ; 2.885      ;
; -3.322 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_26     ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.437     ; 2.885      ;
; -3.322 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_25     ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.437     ; 2.885      ;
; -3.321 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]           ; DRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.392     ; 2.929      ;
; -3.321 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_30     ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.885      ;
; -3.321 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7      ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.885      ;
; -3.321 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_28     ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.436     ; 2.885      ;
; -3.320 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]           ; DRAM_DQ[17]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.909      ;
; -3.320 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]            ; DRAM_ADDR[8]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.909      ;
; -3.320 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_29     ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.435     ; 2.885      ;
; -3.319 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]             ; DRAM_DQM[1]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.400     ; 2.919      ;
; -3.315 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]            ; DRAM_ADDR[5]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.416     ; 2.899      ;
; -3.314 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]           ; DRAM_DQ[23]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.415     ; 2.899      ;
; -3.313 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]            ; DRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.404     ; 2.909      ;
; -3.313 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_31     ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.428     ; 2.885      ;
; -3.313 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2      ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.428     ; 2.885      ;
; -3.313 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4      ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.428     ; 2.885      ;
; -3.312 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[0]       ; SRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.441     ; 2.871      ;
; -3.311 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[3]       ; SRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.440     ; 2.871      ;
; -3.311 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[2]       ; SRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.440     ; 2.871      ;
; -3.309 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]           ; DRAM_DQ[21]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.390     ; 2.919      ;
; -3.309 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]             ; DRAM_CAS_N    ; CLOCK_50     ; n/a         ; 0.000        ; -0.400     ; 2.909      ;
; -3.309 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6      ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.424     ; 2.885      ;
; -3.309 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5      ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.424     ; 2.885      ;
; -3.307 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10     ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.422     ; 2.885      ;
; -3.307 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12     ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.422     ; 2.885      ;
; -3.307 ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12 ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.422     ; 2.885      ;
; -3.303 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]             ; DRAM_WE_N     ; CLOCK_50     ; n/a         ; 0.000        ; -0.384     ; 2.919      ;
; -3.302 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[13]      ; SRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.441     ; 2.861      ;
; -3.302 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[15]      ; SRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.441     ; 2.861      ;
; -3.301 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]            ; DRAM_ADDR[4]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.392     ; 2.909      ;
; -3.301 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1      ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.416     ; 2.885      ;
; -3.300 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[6]       ; SRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.439     ; 2.861      ;
; -3.300 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[5]       ; SRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.439     ; 2.861      ;
; -3.299 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_18     ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.414     ; 2.885      ;
; -3.296 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3      ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.411     ; 2.885      ;
; -3.295 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_22     ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.410     ; 2.885      ;
; -3.295 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_16     ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.410     ; 2.885      ;
; -3.294 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15     ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.409     ; 2.885      ;
; -3.294 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9      ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.409     ; 2.885      ;
; -3.294 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8      ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.409     ; 2.885      ;
; -3.294 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_24     ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.409     ; 2.885      ;
; -3.292 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[1]       ; SRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.441     ; 2.851      ;
; -3.291 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]      ; SRAM_DQ[14]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.440     ; 2.851      ;
; -3.291 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[4]       ; SRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.440     ; 2.851      ;
; -3.291 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]            ; DRAM_ADDR[1]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.392     ; 2.899      ;
; -3.290 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_19     ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.405     ; 2.885      ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.696 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 15.197     ;
; 4.781 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.150     ;
; 4.781 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.150     ;
; 4.814 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_leds_avalon_parallel_port_slave_translator|read_latency_shift_reg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 15.079     ;
; 4.845 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.086     ;
; 4.859 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 15.034     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.861 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.070     ;
; 4.937 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.789     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 4.965 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.958     ;
; 5.043 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][90]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.882     ;
; 5.076 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.855     ;
; 5.076 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.855     ;
; 5.096 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 14.620     ;
; 5.114 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][89]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.811     ;
; 5.140 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.791     ;
; 5.151 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.814     ;
; 5.151 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.814     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.156 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.775     ;
; 5.169 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|A_mem_stall                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 14.752     ;
; 5.176 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|read_latency_shift_reg[0]                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 14.734     ;
; 5.179 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.750     ;
; 5.179 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.750     ;
; 5.215 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.750     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.231 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 14.734     ;
; 5.247 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 14.439     ;
; 5.259 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 14.421     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.260 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.663     ;
; 5.298 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.617     ;
; 5.310 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.629     ;
; 5.310 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.629     ;
; 5.310 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.629     ;
; 5.310 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.629     ;
; 5.310 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.629     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.323 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.616     ;
; 5.328 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[4]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.398     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.335 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.622     ;
; 5.342 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator|read_latency_shift_reg[0]         ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.583     ;
; 5.376 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.553     ;
; 5.389 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 14.321     ;
; 5.391 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[7]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 14.348     ;
; 5.406 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 14.270     ;
; 5.412 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 14.340     ;
; 5.418 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 14.252     ;
; 5.446 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_1                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.289     ;
; 5.446 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_13                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.289     ;
; 5.446 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_15                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.289     ;
; 5.457 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.480     ;
; 5.457 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.480     ;
; 5.457 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.480     ;
; 5.457 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.480     ;
; 5.457 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.480     ;
; 5.459 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 14.275     ;
; 5.459 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_3                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 14.275     ;
; 5.459 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_4                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.276     ;
; 5.459 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_14                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.276     ;
; 5.464 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|A_mem_stall                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 14.457     ;
; 5.467 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 14.268     ;
; 5.469 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 14.414     ;
; 5.469 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 14.414     ;
; 5.474 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.455     ;
; 5.474 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.455     ;
; 5.492 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 14.275     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.493 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 6.493      ;
; 30.536 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 6.450      ;
; 30.802 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 6.184      ;
; 30.843 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 6.143      ;
; 30.846 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 6.140      ;
; 31.192 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.830      ;
; 31.206 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 5.780      ;
; 31.219 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.053     ; 5.767      ;
; 31.235 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.787      ;
; 31.501 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.521      ;
; 31.542 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.480      ;
; 31.545 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.477      ;
; 31.880 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 5.125      ;
; 31.905 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.117      ;
; 31.918 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.017     ; 5.104      ;
; 31.923 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 5.082      ;
; 31.952 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.626     ; 4.461      ;
; 32.021 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 5.004      ;
; 32.034 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.991      ;
; 32.064 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.961      ;
; 32.077 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.948      ;
; 32.185 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.840      ;
; 32.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 4.816      ;
; 32.228 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.797      ;
; 32.230 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 4.775      ;
; 32.233 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 4.772      ;
; 32.304 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.653      ;
; 32.306 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.651      ;
; 32.308 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.626     ; 4.105      ;
; 32.312 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.645      ;
; 32.315 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.641      ;
; 32.317 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.639      ;
; 32.323 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.633      ;
; 32.329 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.696      ;
; 32.330 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.695      ;
; 32.343 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.682      ;
; 32.350 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.606      ;
; 32.352 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.604      ;
; 32.358 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.598      ;
; 32.371 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.654      ;
; 32.371 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.585      ;
; 32.372 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.653      ;
; 32.373 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.583      ;
; 32.374 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.651      ;
; 32.379 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.577      ;
; 32.384 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.641      ;
; 32.387 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.638      ;
; 32.494 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.531      ;
; 32.511 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.446      ;
; 32.513 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.444      ;
; 32.519 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.438      ;
; 32.532 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.426      ;
; 32.532 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.426      ;
; 32.535 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.490      ;
; 32.538 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.487      ;
; 32.543 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.414      ;
; 32.543 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.414      ;
; 32.573 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.384      ;
; 32.575 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.382      ;
; 32.578 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.379      ;
; 32.578 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.379      ;
; 32.581 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.376      ;
; 32.585 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.077     ; 4.377      ;
; 32.585 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.077     ; 4.377      ;
; 32.585 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.077     ; 4.377      ;
; 32.588 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.369      ;
; 32.588 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.369      ;
; 32.588 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.369      ;
; 32.593 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 4.412      ;
; 32.596 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.365      ;
; 32.596 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.365      ;
; 32.596 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.365      ;
; 32.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.358      ;
; 32.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.082     ; 4.358      ;
; 32.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.357      ;
; 32.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.357      ;
; 32.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.357      ;
; 32.606 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.034     ; 4.399      ;
; 32.614 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.411      ;
; 32.631 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.330      ;
; 32.631 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.330      ;
; 32.631 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.078     ; 4.330      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.080     ; 4.326      ;
; 32.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.322      ;
; 32.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.322      ;
; 32.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.083     ; 4.322      ;
; 32.638 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.014     ; 4.387      ;
; 32.644 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.314      ;
; 32.644 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.314      ;
; 32.644 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.314      ;
; 32.644 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.081     ; 4.314      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 8.024      ;
; 42.426 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 7.930      ;
; 42.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 7.915      ;
; 42.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 7.411      ;
; 43.101 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 6.799      ;
; 43.106 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 7.256      ;
; 43.563 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 6.859      ;
; 43.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 6.788      ;
; 43.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 6.438      ;
; 44.232 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 6.093      ;
; 44.262 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 6.058      ;
; 44.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 6.025      ;
; 45.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 5.098      ;
; 45.280 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 5.073      ;
; 45.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 4.701      ;
; 45.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 4.667      ;
; 45.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 4.519      ;
; 46.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 3.579      ;
; 46.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.462      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 3.336      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.373      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.262      ;
; 47.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 3.190      ;
; 47.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 3.121      ;
; 47.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.771      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 2.754      ;
; 47.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 2.752      ;
; 47.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.640      ;
; 47.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 2.625      ;
; 47.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.593      ;
; 47.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 2.511      ;
; 47.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.366      ;
; 48.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.348      ; 2.287      ;
; 48.960 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 1.392      ;
; 49.307 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 1.038      ;
; 89.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 10.724     ;
; 89.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 10.640     ;
; 89.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 10.577     ;
; 89.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 10.549     ;
; 89.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 10.491     ;
; 89.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 10.413     ;
; 89.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 10.376     ;
; 89.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 10.166     ;
; 89.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 10.065     ;
; 89.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.983      ;
; 89.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 9.918      ;
; 89.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.898      ;
; 89.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 9.892      ;
; 90.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.847      ;
; 90.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 9.839      ;
; 90.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.761      ;
; 90.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.719      ;
; 90.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.556      ;
; 90.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 9.522      ;
; 90.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 9.507      ;
; 90.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 9.411      ;
; 90.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 9.340      ;
; 90.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.309      ;
; 90.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 9.250      ;
; 90.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.208      ;
; 90.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.208      ;
; 90.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 9.202      ;
; 90.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.192      ;
; 90.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.111      ;
; 90.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 9.095      ;
; 90.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 9.103      ;
; 90.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 9.077      ;
; 90.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 9.062      ;
; 90.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[21]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 9.001      ;
; 90.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[22]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 9.000      ;
; 90.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[23]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 8.999      ;
; 90.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.981      ;
; 90.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.978      ;
; 90.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[29]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.975      ;
; 90.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 8.905      ;
; 90.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.884      ;
; 91.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 8.862      ;
; 91.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.811      ;
; 91.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 8.778      ;
; 91.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 8.753      ;
; 91.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 8.724      ;
; 91.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.727      ;
; 91.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 8.715      ;
; 91.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 8.687      ;
; 91.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 8.682      ;
; 91.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 8.629      ;
; 91.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.603      ;
; 91.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 8.549      ;
; 91.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 8.549      ;
; 91.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 8.543      ;
; 91.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 8.551      ;
; 91.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 8.542      ;
; 91.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 8.538      ;
; 91.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.540      ;
; 91.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 8.534      ;
; 91.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 8.514      ;
; 91.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.522      ;
; 91.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.509      ;
; 91.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.511      ;
; 91.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 8.497      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[22]                      ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.970      ;
; 0.331 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                     ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.987      ;
; 0.332 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.988      ;
; 0.334 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.998      ;
; 0.337 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.993      ;
; 0.338 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[5]                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.002      ;
; 0.339 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                     ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.995      ;
; 0.358 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[2]                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.022      ;
; 0.371 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_data[1]                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.044      ;
; 0.371 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.046      ;
; 0.372 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.047      ;
; 0.372 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.047      ;
; 0.374 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.049      ;
; 0.374 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.049      ;
; 0.375 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.043      ;
; 0.376 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.054      ;
; 0.376 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.046      ;
; 0.377 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[2]                                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.040      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                     ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.034      ;
; 0.378 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.048      ;
; 0.379 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.047      ;
; 0.379 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.054      ;
; 0.379 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.049      ;
; 0.380 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[8] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.043      ;
; 0.381 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.056      ;
; 0.381 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.051      ;
; 0.382 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.050      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                     ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.038      ;
; 0.383 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.046      ;
; 0.384 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.047      ;
; 0.384 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.047      ;
; 0.384 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.062      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                     ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.040      ;
; 0.385 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.048      ;
; 0.385 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.046      ;
; 0.385 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.053      ;
; 0.385 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.055      ;
; 0.386 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.049      ;
; 0.386 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.064      ;
; 0.386 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.054      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                     ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.042      ;
; 0.387 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.055      ;
; 0.388 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.044      ;
; 0.388 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.055      ;
; 0.390 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.053      ;
; 0.390 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.068      ;
; 0.390 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.060      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                                 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[6]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[6]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[5]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[5]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[4]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[4]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[3]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[2]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.069      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[0]                                                                                         ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[1]                                                                                         ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[3]                                                                                         ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[4]                                                                                         ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[4]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                               ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                                                                                                              ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                                 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[4]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[3]                                                                                                                                                                             ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[2]                                                                                                                                                                             ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[1]                                                                                                                                                                             ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|readdata[9]                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Serial_Port:serial_port|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[0]                                                                                        ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_in_subsystem_edge_detection_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_in_subsystem_edge_detection_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_in_subsystem_edge_detection_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_in_subsystem_edge_detection_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                        ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                        ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                        ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[0]                                                                                                                               ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                               ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[3]                                                                                                                               ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                               ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                               ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                              ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                           ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 1.051      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[0]                                                                                                                                      ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[5]                                                                                                                              ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[21]                                                                                                                             ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[17]                                                                                                                             ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[9]                                                                                                                                      ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[1]                                                                                                                                      ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[19]                                                                                                                             ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.373 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.041      ;
; 0.385 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.047      ;
; 0.385 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.047      ;
; 0.389 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.051      ;
; 0.390 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.052      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.055      ;
; 0.393 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.396 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.058      ;
; 0.397 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.065      ;
; 0.399 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.061      ;
; 0.407 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.069      ;
; 0.407 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.684      ;
; 0.408 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.076      ;
; 0.409 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.077      ;
; 0.418 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.086      ;
; 0.428 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.432      ; 1.090      ;
; 0.433 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.096      ;
; 0.433 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.096      ;
; 0.434 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.102      ;
; 0.439 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[1]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.716      ;
; 0.444 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.737      ;
; 0.449 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.112      ;
; 0.449 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.112      ;
; 0.450 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[14]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.100      ; 0.745      ;
; 0.453 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.746      ;
; 0.461 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[12]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.739      ;
; 0.464 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.100      ; 0.759      ;
; 0.465 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.739      ;
; 0.467 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.100      ; 0.762      ;
; 0.468 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.744      ;
; 0.471 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.745      ;
; 0.472 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.746      ;
; 0.482 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[7]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[4]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.761      ;
; 0.488 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.765      ;
; 0.590 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.867      ;
; 0.591 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.868      ;
; 0.592 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.868      ;
; 0.592 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.868      ;
; 0.594 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.887      ;
; 0.599 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.876      ;
; 0.608 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.884      ;
; 0.615 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.083      ; 0.893      ;
; 0.618 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.100      ; 0.913      ;
; 0.620 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.913      ;
; 0.622 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.285      ;
; 0.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.910      ;
; 0.634 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.910      ;
; 0.635 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.911      ;
; 0.636 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.913      ;
; 0.637 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe9a[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe10a[7] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.913      ;
; 0.638 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.083      ; 0.916      ;
; 0.640 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.914      ;
; 0.646 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.920      ;
; 0.647 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.921      ;
; 0.647 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.921      ;
; 0.648 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.925      ;
; 0.650 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.924      ;
; 0.666 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.943      ;
; 0.677 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.342      ;
; 0.679 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.956      ;
; 0.681 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.957      ;
; 0.681 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.957      ;
; 0.681 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.958      ;
; 0.683 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.960      ;
; 0.683 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.960      ;
; 0.684 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.960      ;
; 0.684 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.961      ;
; 0.684 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.960      ;
; 0.685 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.961      ;
; 0.685 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.961      ;
; 0.687 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.963      ;
; 0.688 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.965      ;
; 0.691 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.968      ;
; 0.698 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.374 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.684      ;
; 0.406 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.684      ;
; 0.407 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.684      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.684      ;
; 0.407 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.684      ;
; 0.408 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.440 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.738      ;
; 0.441 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.739      ;
; 0.441 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.100                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[35]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.441 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.000                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.737      ;
; 0.442 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.010                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[15]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.443 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.738      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.738      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.738      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.737      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.721      ;
; 0.445 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.740      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.740      ;
; 0.445 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                   ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.738      ;
; 0.445 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|ir_out[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.738      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.738      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.723      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.723      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.723      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.723      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.724      ;
; 0.454 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.732      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.733      ;
; 0.459 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.737      ;
; 0.459 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.736      ;
; 0.460 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.100 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 7.563      ;
; 12.181 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 7.566      ;
; 12.190 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 7.394      ;
; 12.190 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 7.394      ;
; 12.198 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[30]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.438      ;
; 12.198 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[28]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.438      ;
; 12.198 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.438      ;
; 12.199 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.285     ; 7.381      ;
; 12.199 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.309     ; 7.357      ;
; 12.199 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 7.378      ;
; 12.201 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 7.388      ;
; 12.201 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 7.388      ;
; 12.211 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 7.424      ;
; 12.211 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[27]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.425      ;
; 12.211 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[26]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.425      ;
; 12.211 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[25]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 7.425      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.236     ; 7.417      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.398      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.398      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.398      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.255     ; 7.398      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.413      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.413      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.416      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.253     ; 7.400      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.416      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.699      ;
; 12.212 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[6]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.699      ;
; 12.213 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 7.391      ;
; 12.213 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.285     ; 7.367      ;
; 12.215 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 7.378      ;
; 12.220 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 7.372      ;
; 12.220 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 7.372      ;
; 12.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.400      ;
; 12.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.400      ;
; 12.228 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 7.488      ;
; 12.228 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 7.488      ;
; 12.229 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.249     ; 7.387      ;
; 12.236 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.532      ;
; 12.236 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.532      ;
; 12.236 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.532      ;
; 12.236 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.532      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 7.490      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 7.472      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 7.475      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 7.451      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 7.472      ;
; 12.237 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 7.490      ;
; 12.239 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 7.482      ;
; 12.239 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 7.482      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 7.518      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.519      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.519      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 7.519      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 7.518      ;
; 12.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 7.518      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.511      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.511      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 7.492      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 7.492      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 7.492      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 7.492      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 7.507      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 7.507      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 7.510      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 7.494      ;
; 12.250 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 7.510      ;
; 12.251 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 7.485      ;
; 12.251 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 7.461      ;
; 12.253 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 7.472      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 7.466      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 7.466      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 7.466      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 7.597      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 7.597      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[19]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 7.597      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[20]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 7.597      ;
; 12.258 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 7.597      ;
; 12.259 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 7.471      ;
; 12.259 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 7.471      ;
; 12.259 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 7.477      ;
; 12.259 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 7.477      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 7.494      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 7.494      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 7.452      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 7.444      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 7.452      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 7.482      ;
; 12.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 7.444      ;
; 12.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 7.458      ;
; 12.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.663      ;
; 12.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|av_readdata_pre[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.663      ;
; 12.265 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.631      ;
; 12.266 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.634      ;
; 12.267 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 7.481      ;
; 12.275 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 7.469      ;
; 12.282 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|last_channel[25]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 7.593      ;
; 12.282 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|last_channel[22]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 7.593      ;
; 12.288 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 7.570      ;
; 12.288 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 7.570      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.326      ;
; 48.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.326      ;
; 48.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 2.290      ;
; 48.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 2.231      ;
; 94.753 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.518     ; 4.731      ;
; 94.753 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.518     ; 4.731      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 95.118 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.517     ; 4.367      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.201 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.514     ; 2.287      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.405      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.557 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.509     ; 1.936      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.334      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.326      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.326      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.329      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.287      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.293      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.293      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.293      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.288      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.288      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.288      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.288      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.274      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.263      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.262      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.252      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.252      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.252      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.168 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.461      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.529      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.760      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.826      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.649 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.514      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.996      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.017      ;
; 1.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.020      ;
; 1.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.020      ;
; 1.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.020      ;
; 1.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.020      ;
; 1.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.020      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.047      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.049      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.062      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.064      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.073      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.073      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.073      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.073      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.074      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.076      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.076      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.076      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
; 1.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.120      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.241 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.520      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.427 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.021      ;
; 1.429 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.012      ;
; 1.429 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.012      ;
; 1.429 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.012      ;
; 1.440 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.017      ;
; 1.440 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.017      ;
; 1.440 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.017      ;
; 1.466 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.050      ;
; 1.466 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.050      ;
; 1.466 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.050      ;
; 1.623 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.224      ;
; 1.623 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.224      ;
; 1.623 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.224      ;
; 1.627 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.901      ;
; 1.627 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.901      ;
; 1.627 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.901      ;
; 1.627 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.901      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.628 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|hold_waitrequest                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.903      ;
; 1.707 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.297      ;
; 1.707 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.297      ;
; 1.707 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.297      ;
; 1.721 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.293      ;
; 1.721 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.293      ;
; 1.721 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.293      ;
; 1.732 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.311      ;
; 1.732 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.311      ;
; 1.732 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.311      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.748 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.294      ;
; 1.757 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.321      ;
; 1.757 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.321      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.342      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.342      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.342      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.342      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.760 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.359      ;
; 1.784 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.379      ;
; 1.784 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.379      ;
; 1.784 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.379      ;
; 1.866 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.480      ;
; 1.866 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.480      ;
; 1.866 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.480      ;
; 1.907 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.526      ;
; 1.907 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.526      ;
; 1.907 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.526      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.911 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.492      ;
; 1.937 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.533      ;
; 1.937 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.533      ;
; 1.937 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.533      ;
; 1.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.537      ;
; 1.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.537      ;
; 1.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.537      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.967 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.549      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
; 1.981 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.548      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 114
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
Worst Case Available Settling Time: 19.103 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; n/a                 ; -3.207 ; -173.838      ;
; CLOCK_50            ; 12.719 ; 0.000         ;
; TD_CLK27            ; 33.933 ; 0.000         ;
; altera_reserved_tck ; 46.646 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.088 ; 0.000         ;
; TD_CLK27            ; 0.134 ; 0.000         ;
; altera_reserved_tck ; 0.173 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 15.868 ; 0.000         ;
; altera_reserved_tck ; 49.289 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.541 ; 0.000         ;
; CLOCK_50            ; 0.564 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.151  ; 0.000             ;
; TD_CLK27            ; 17.726 ; 0.000             ;
; altera_reserved_tck ; 49.301 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                              ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -3.207 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[12]          ; SRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; 0.016      ; 3.223      ;
; -3.185 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[15]          ; SRAM_ADDR[15] ; CLOCK_50     ; n/a         ; 0.000        ; 0.022      ; 3.207      ;
; -3.181 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[9]           ; SRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.002      ; 3.183      ;
; -3.134 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[19]          ; SRAM_ADDR[19] ; CLOCK_50     ; n/a         ; 0.000        ; 0.049      ; 3.183      ;
; -1.810 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]           ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.013      ; 1.823      ;
; -1.803 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]           ; DRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.833      ;
; -1.803 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]            ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.010      ; 1.813      ;
; -1.803 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[10]          ; SRAM_ADDR[10] ; CLOCK_50     ; n/a         ; 0.000        ; 0.010      ; 1.813      ;
; -1.799 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]           ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.004      ; 1.803      ;
; -1.794 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]           ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.001     ; 1.793      ;
; -1.794 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]            ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; -0.001     ; 1.793      ;
; -1.793 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]            ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.010      ; 1.803      ;
; -1.791 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[8]       ; SRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.042      ; 1.833      ;
; -1.790 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]           ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.013      ; 1.803      ;
; -1.790 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[12]      ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.013      ; 1.803      ;
; -1.789 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N              ; SRAM_UB_N     ; CLOCK_50     ; n/a         ; 0.000        ; 0.004      ; 1.793      ;
; -1.789 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]             ; DRAM_DQM[0]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.004      ; 1.793      ;
; -1.787 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]           ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.813      ;
; -1.787 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]            ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.793      ;
; -1.785 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]           ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.002     ; 1.783      ;
; -1.785 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]           ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.002     ; 1.783      ;
; -1.783 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]            ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.020      ; 1.803      ;
; -1.783 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[13]          ; SRAM_ADDR[13] ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.813      ;
; -1.782 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]            ; DRAM_ADDR[3]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.011      ; 1.793      ;
; -1.778 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[9]       ; SRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.035      ; 1.813      ;
; -1.778 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[11]          ; SRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; 0.035      ; 1.813      ;
; -1.777 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]            ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.783      ;
; -1.777 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]            ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.016      ; 1.793      ;
; -1.777 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]           ; SRAM_ADDR[7]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.783      ;
; -1.773 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]             ; DRAM_CS_N     ; CLOCK_50     ; n/a         ; 0.000        ; 0.000      ; 1.773      ;
; -1.769 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]           ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.014      ; 1.783      ;
; -1.769 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[4]           ; SRAM_ADDR[4]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.004      ; 1.773      ;
; -1.769 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[6]           ; SRAM_ADDR[6]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.004      ; 1.773      ;
; -1.767 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]            ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.793      ;
; -1.764 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]           ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.001     ; 1.763      ;
; -1.762 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]           ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.001      ; 1.763      ;
; -1.762 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]           ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.021      ; 1.783      ;
; -1.760 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[11]      ; SRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.063      ; 1.823      ;
; -1.757 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]            ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.783      ;
; -1.755 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]           ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; -0.002     ; 1.753      ;
; -1.755 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]           ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.018      ; 1.773      ;
; -1.754 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]            ; DRAM_ADDR[0]  ; CLOCK_50     ; n/a         ; 0.000        ; -0.001     ; 1.753      ;
; -1.753 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]      ; SRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.070      ; 1.823      ;
; -1.753 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]            ; DRAM_BA[1]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.000      ; 1.753      ;
; -1.753 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]             ; DRAM_DQM[2]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.783      ;
; -1.752 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]           ; DRAM_DQ[20]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.021      ; 1.773      ;
; -1.750 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_27     ; DRAM_DQ[27]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.756      ;
; -1.750 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_26     ; DRAM_DQ[26]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.756      ;
; -1.750 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_25     ; DRAM_DQ[25]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.756      ;
; -1.749 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_30     ; DRAM_DQ[30]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.007      ; 1.756      ;
; -1.749 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7      ; DRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.007      ; 1.756      ;
; -1.749 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_28     ; DRAM_DQ[28]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.007      ; 1.756      ;
; -1.748 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[0]       ; SRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.753      ;
; -1.747 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[3]       ; SRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.753      ;
; -1.747 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[2]       ; SRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.753      ;
; -1.747 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]           ; DRAM_ADDR[11] ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.773      ;
; -1.747 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_29     ; DRAM_DQ[29]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.009      ; 1.756      ;
; -1.745 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]           ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.018      ; 1.763      ;
; -1.744 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_31     ; DRAM_DQ[31]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.012      ; 1.756      ;
; -1.742 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2      ; DRAM_DQ[2]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.014      ; 1.756      ;
; -1.742 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4      ; DRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.014      ; 1.756      ;
; -1.738 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[13]      ; SRAM_DQ[13]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.743      ;
; -1.738 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[15]      ; SRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.743      ;
; -1.738 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6      ; DRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.018      ; 1.756      ;
; -1.738 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5      ; DRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.018      ; 1.756      ;
; -1.737 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[6]       ; SRAM_DQ[6]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.743      ;
; -1.737 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[5]       ; SRAM_DQ[5]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.006      ; 1.743      ;
; -1.737 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[14]          ; SRAM_ADDR[14] ; CLOCK_50     ; n/a         ; 0.000        ; 0.056      ; 1.793      ;
; -1.735 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10     ; DRAM_DQ[10]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.021      ; 1.756      ;
; -1.735 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12     ; DRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.021      ; 1.756      ;
; -1.735 ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12 ; SRAM_DQ[12]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.021      ; 1.756      ;
; -1.734 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_18     ; DRAM_DQ[18]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.022      ; 1.756      ;
; -1.733 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]           ; DRAM_DQ[17]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.763      ;
; -1.733 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]           ; DRAM_ADDR[12] ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.763      ;
; -1.733 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]             ; DRAM_RAS_N    ; CLOCK_50     ; n/a         ; 0.000        ; 0.020      ; 1.753      ;
; -1.732 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1      ; DRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.024      ; 1.756      ;
; -1.731 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]            ; DRAM_DQ[0]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.042      ; 1.773      ;
; -1.730 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_22     ; DRAM_DQ[22]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.756      ;
; -1.730 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_16     ; DRAM_DQ[16]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.756      ;
; -1.728 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]      ; SRAM_DQ[14]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.733      ;
; -1.728 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[1]       ; SRAM_DQ[1]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.733      ;
; -1.728 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[4]       ; SRAM_DQ[4]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.005      ; 1.733      ;
; -1.728 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]            ; DRAM_ADDR[8]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.035      ; 1.763      ;
; -1.728 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3      ; DRAM_DQ[3]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.028      ; 1.756      ;
; -1.727 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]           ; DRAM_DQ[11]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.056      ; 1.783      ;
; -1.727 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]           ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.753      ;
; -1.727 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]           ; DRAM_DQ[23]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.026      ; 1.753      ;
; -1.727 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_19     ; DRAM_DQ[19]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.029      ; 1.756      ;
; -1.727 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_20     ; DRAM_DQ[20]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.029      ; 1.756      ;
; -1.724 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]             ; DRAM_DQM[1]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.049      ; 1.773      ;
; -1.723 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]            ; DRAM_ADDR[5]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.030      ; 1.753      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]           ; DRAM_DQ[21]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.051      ; 1.773      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15     ; DRAM_DQ[15]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.034      ; 1.756      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9      ; DRAM_DQ[9]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.034      ; 1.756      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8      ; DRAM_DQ[8]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.034      ; 1.756      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_24     ; DRAM_DQ[24]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.034      ; 1.756      ;
; -1.722 ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_23     ; DRAM_DQ[23]   ; CLOCK_50     ; n/a         ; 0.000        ; 0.034      ; 1.756      ;
; -1.721 ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[16]          ; SRAM_ADDR[16] ; CLOCK_50     ; n/a         ; 0.000        ; 0.002      ; 1.723      ;
; -1.721 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]            ; DRAM_ADDR[9]  ; CLOCK_50     ; n/a         ; 0.000        ; 0.042      ; 1.763      ;
; -1.718 ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]       ; SRAM_DQ[7]    ; CLOCK_50     ; n/a         ; 0.000        ; 0.015      ; 1.733      ;
+--------+-----------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.719 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.148      ;
; 12.768 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.187      ;
; 12.775 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.180      ;
; 12.775 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.180      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.797 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.159      ;
; 12.806 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.051      ;
; 12.861 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[4]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.006      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.886 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.065      ;
; 12.892 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|A_mem_stall                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.055      ;
; 12.909 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[2]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.927 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_leds_avalon_parallel_port_slave_translator|read_latency_shift_reg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.009      ;
; 12.928 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 7.025      ;
; 12.928 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 7.025      ;
; 12.935 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.904      ;
; 12.938 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 6.895      ;
; 12.948 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[7]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.933      ;
; 12.950 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.986      ;
; 12.960 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.995      ;
; 12.961 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.975      ;
; 12.967 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.988      ;
; 12.967 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.988      ;
; 12.983 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 7.006      ;
; 12.987 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|read_latency_shift_reg[0]                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 6.966      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.989 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.967      ;
; 12.990 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.999      ;
; 12.990 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.999      ;
; 13.006 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.955      ;
; 13.006 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.955      ;
; 13.006 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.955      ;
; 13.006 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.955      ;
; 13.006 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.955      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.012 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.978      ;
; 13.014 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.846      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.015 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.946      ;
; 13.022 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.807      ;
; 13.025 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 6.798      ;
; 13.037 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][89]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.919      ;
; 13.037 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_1                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.840      ;
; 13.038 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_13                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.839      ;
; 13.038 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_15                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.839      ;
; 13.041 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.909      ;
; 13.041 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_4                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.836      ;
; 13.041 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_14                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.836      ;
; 13.042 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[11]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.818      ;
; 13.042 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.834      ;
; 13.042 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_3                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.834      ;
; 13.044 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.830      ;
; 13.046 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[15]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.831      ;
; 13.056 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.903      ;
; 13.056 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.903      ;
; 13.056 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.903      ;
; 13.056 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.903      ;
; 13.056 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_read                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.903      ;
; 13.070 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][90]                             ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[10]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.886      ;
; 13.070 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[13]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.797      ;
; 13.072 ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_slow_inst_result[26]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.884      ;
; 13.077 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[4]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.762      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.078 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.873      ;
; 13.080 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[4]                                                             ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_8                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 6.753      ;
; 13.081 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[14]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_7                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.776      ;
; 13.084 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|d_write                                                                                               ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|A_mem_stall                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.863      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|A_mem_baddr[19]                                                            ; nios_system:NiosII|nios_system_SRAM:sram|is_write~_Duplicate_12                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.749      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
; 13.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|clr_break_line                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.884      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.933 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 3.081      ;
; 33.969 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 3.045      ;
; 34.084 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 2.930      ;
; 34.101 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 2.913      ;
; 34.104 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 2.910      ;
; 34.264 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 2.750      ;
; 34.268 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.010     ; 2.746      ;
; 34.302 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.748      ;
; 34.338 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.712      ;
; 34.453 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.597      ;
; 34.470 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.580      ;
; 34.473 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.577      ;
; 34.612 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.316     ; 2.096      ;
; 34.633 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.417      ;
; 34.636 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.397      ;
; 34.637 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.026      ; 2.413      ;
; 34.672 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.361      ;
; 34.699 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.354      ;
; 34.700 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.353      ;
; 34.735 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.318      ;
; 34.736 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.317      ;
; 34.747 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.316     ; 1.961      ;
; 34.767 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.286      ;
; 34.787 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.246      ;
; 34.803 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.250      ;
; 34.804 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.229      ;
; 34.807 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.226      ;
; 34.844 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.139      ;
; 34.846 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.137      ;
; 34.848 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[4]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.050     ; 2.126      ;
; 34.848 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.134      ;
; 34.850 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.203      ;
; 34.850 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.132      ;
; 34.851 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.202      ;
; 34.851 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.202      ;
; 34.852 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.131      ;
; 34.856 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.126      ;
; 34.857 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.125      ;
; 34.859 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.123      ;
; 34.865 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.117      ;
; 34.865 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.117      ;
; 34.867 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[6]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.050     ; 2.107      ;
; 34.867 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.186      ;
; 34.867 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.115      ;
; 34.868 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.185      ;
; 34.870 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.183      ;
; 34.871 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.182      ;
; 34.873 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.109      ;
; 34.882 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[5]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.050     ; 2.092      ;
; 34.887 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|possible_timing_reference                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.166      ;
; 34.912 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[3]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.047     ; 2.065      ;
; 34.918 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.135      ;
; 34.927 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[7]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.044     ; 2.053      ;
; 34.935 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.118      ;
; 34.938 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.115      ;
; 34.939 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.044      ;
; 34.941 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.042      ;
; 34.944 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 2.041      ;
; 34.944 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 2.041      ;
; 34.947 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.036      ;
; 34.948 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.036      ;
; 34.948 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.036      ;
; 34.950 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.033      ;
; 34.952 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.031      ;
; 34.957 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.027      ;
; 34.957 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.027      ;
; 34.958 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.025      ;
; 34.965 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                 ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.019      ;
; 34.965 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                   ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.040     ; 2.019      ;
; 34.967 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.066      ;
; 34.971 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                  ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.009      ; 2.062      ;
; 34.972 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.036     ; 2.016      ;
; 34.972 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.036     ; 2.016      ;
; 34.972 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.036     ; 2.016      ;
; 34.973 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.010      ;
; 34.973 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.010      ;
; 34.973 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.041     ; 2.010      ;
; 34.976 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.011      ;
; 34.976 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.011      ;
; 34.976 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.011      ;
; 34.977 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.005      ;
; 34.977 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.005      ;
; 34.977 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 2.005      ;
; 34.982 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[0]                                                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                            ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.049     ; 1.993      ;
; 34.985 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.002      ;
; 34.985 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.002      ;
; 34.985 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.037     ; 2.002      ;
; 34.986 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 1.996      ;
; 34.986 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 1.996      ;
; 34.986 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                             ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.042     ; 1.996      ;
; 34.989 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                           ; TD_CLK27     ; TD_CLK27    ; 37.037       ; 0.029      ; 2.064      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                       ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                         ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                      ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
; 34.993 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                        ; TD_CLK27     ; TD_CLK27    ; 37.037       ; -0.039     ; 1.992      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.785      ;
; 46.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.744      ;
; 46.725 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.713      ;
; 46.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.464      ;
; 47.041 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.191      ;
; 47.041 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 3.404      ;
; 47.114 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.520      ; 3.393      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.095      ;
; 47.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.992      ;
; 47.568 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.851      ;
; 47.664 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.751      ;
; 47.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.741      ;
; 48.006 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.427      ;
; 48.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.349      ;
; 48.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.264      ;
; 48.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.195      ;
; 48.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.086      ;
; 48.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.712      ;
; 48.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.632      ;
; 48.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.595      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.524      ;
; 48.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.470      ;
; 48.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.492      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.450      ;
; 49.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.318      ;
; 49.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.286      ;
; 49.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.270      ;
; 49.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.234      ;
; 49.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.226      ;
; 49.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.205      ;
; 49.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.137      ;
; 49.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.135      ;
; 49.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.079      ;
; 49.783 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.651      ;
; 49.958 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.471      ;
; 94.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.181      ;
; 94.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.161      ;
; 94.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.109      ;
; 94.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.062      ;
; 94.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.050      ;
; 94.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.011      ;
; 94.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.985      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.925      ;
; 94.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.909      ;
; 95.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.898      ;
; 95.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.847      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[24]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.829      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[20]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.821      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[10]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.782      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.796      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.753      ;
; 95.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.744      ;
; 95.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.684      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.653      ;
; 95.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[19]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.646      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.607      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.543      ;
; 95.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.526      ;
; 95.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.542      ;
; 95.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.487      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.450      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.449      ;
; 95.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.440      ;
; 95.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.448      ;
; 95.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.443      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.469      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[16]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.395      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.394      ;
; 95.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.421      ;
; 95.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[29]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.374      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.372      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.367      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[21]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[22]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.376      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[23]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.364      ;
; 95.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.361      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[25]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.302      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[18]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.309      ;
; 95.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.258      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[14]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.238      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.227      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.227      ;
; 95.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.265      ;
; 95.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.251      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.202      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.213      ;
; 95.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.242      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.209      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                     ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.186      ;
; 95.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.210      ;
; 95.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.197      ;
; 95.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.189      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.159      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.177      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.143      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[29]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.139      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.162      ;
; 95.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[21]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.142      ;
; 95.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[22]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.142      ;
; 95.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[23]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.141      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.088 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[22]                                                                                                                                                                           ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.425      ;
; 0.101 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.442      ;
; 0.104 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[5]                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.445      ;
; 0.107 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.435      ;
; 0.109 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.437      ;
; 0.111 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|trc_jtag_addr[2]                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.452      ;
; 0.111 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.439      ;
; 0.113 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_fqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.441      ;
; 0.125 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.467      ;
; 0.127 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.469      ;
; 0.128 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.465      ;
; 0.129 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.466      ;
; 0.130 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.467      ;
; 0.131 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.476      ;
; 0.131 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.476      ;
; 0.131 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.468      ;
; 0.132 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.469      ;
; 0.132 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_data[1]                                                                                                                                                                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.472      ;
; 0.132 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.474      ;
; 0.133 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.475      ;
; 0.134 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.468      ;
; 0.135 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.480      ;
; 0.135 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.472      ;
; 0.135 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.472      ;
; 0.136 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.474      ;
; 0.137 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.468      ;
; 0.137 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[8]                                                                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe3a[0]                                                                                                                                                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28~portb_address_reg0                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.463      ;
; 0.137 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                                            ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.478      ;
; 0.137 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.479      ;
; 0.138 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[4]                                                                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.464      ;
; 0.139 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[2]                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.465      ;
; 0.139 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.473      ;
; 0.140 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[9]                                                                                                                                                                            ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.484      ;
; 0.140 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.479      ;
; 0.140 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_7[5]                                                                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.482      ;
; 0.141 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                               ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.477      ;
; 0.141 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                                                            ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.482      ;
; 0.141 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_6mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_6mn:auto_generated|altsyncram_sk81:altsyncram2|ram_block3a0~portb_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                                             ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~portb_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.484      ;
; 0.143 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_6mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_6mn:auto_generated|altsyncram_sk81:altsyncram2|ram_block3a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.143 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                                             ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.143 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~portb_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                              ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[21]                                                                                                                                                                           ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.487      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[7]                                                                                                                                                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.484      ;
; 0.144 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.144 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.489      ;
; 0.144 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.478      ;
; 0.144 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                                                            ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.485      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.483      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[15]                                                                                                                                                                           ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.489      ;
; 0.145 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                            ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.486      ;
; 0.145 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.479      ;
; 0.146 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[6]            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.489      ;
; 0.146 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~portb_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.488      ;
; 0.146 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.146 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.146 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_04b1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.146 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[6]            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.488      ;
; 0.147 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[2]            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.490      ;
; 0.147 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_2uf:cntr1|counter_reg_bit[8]            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.490      ;
; 0.147 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|nios_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_qnn:auto_generated|altsyncram_mn81:altsyncram2|ram_block3a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.487      ;
; 0.147 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                                                             ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                                                              ; nios_system:NiosII|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.489      ;
; 0.147 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[24]                                                                                                                                                                           ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.491      ;
; 0.147 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|itm[27]                                                                                                                                                                           ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.491      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.470      ;
; 0.137 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.467      ;
; 0.138 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.468      ;
; 0.139 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.469      ;
; 0.141 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.478      ;
; 0.143 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.481      ;
; 0.145 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.475      ;
; 0.151 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.487      ;
; 0.153 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.483      ;
; 0.156 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                         ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.494      ;
; 0.164 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.499      ;
; 0.165 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.500      ;
; 0.181 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|reached_start_of_frame                                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[14]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.318      ;
; 0.186 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.049      ; 0.319      ;
; 0.188 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                      ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[12]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[1]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.315      ;
; 0.191 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.325      ;
; 0.192 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.328      ;
; 0.195 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.319      ;
; 0.200 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[4]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[7]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|delayed_wrptr_g[7]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[4]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.327      ;
; 0.206 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                       ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.331      ;
; 0.220 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[0]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.345      ;
; 0.247 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.049      ; 0.384      ;
; 0.253 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.049      ; 0.387      ;
; 0.256 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.592      ;
; 0.263 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[5]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.389      ;
; 0.265 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[11]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe9a[7] ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe8|dffe10a[7] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[1]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[6]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]               ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[3]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.399      ;
; 0.279 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|wrptr_g[2]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.404      ;
; 0.283 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                          ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.616      ;
; 0.290 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                     ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]              ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                           ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                   ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                            ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                           ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                    ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.631      ;
; 0.295 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                               ; nios_system:NiosII|nios_system_Video_In_Subsystem:video_in_subsystem|nios_system_Video_In_Subsystem_Video_In:video_in|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.421      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.173 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                   ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                  ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|ir_out[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.100                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[35]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.000                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|DRsize.010                                                                                                                                    ; nios_system:NiosII|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck|sr[15]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.868 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.966      ;
; 15.891 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.956      ;
; 15.891 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.956      ;
; 15.893 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.898      ;
; 15.893 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.898      ;
; 15.896 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.035      ;
; 15.896 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[6]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.035      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.961      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.987      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.987      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.987      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.961      ;
; 15.897 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.987      ;
; 15.898 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.952      ;
; 15.898 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.952      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.940      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.944      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.940      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[30]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.929      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[28]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.929      ;
; 15.899 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.929      ;
; 15.900 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.894      ;
; 15.900 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.894      ;
; 15.901 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.918      ;
; 15.901 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.886      ;
; 15.901 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 3.882      ;
; 15.903 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 3.860      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.975      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.975      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.978      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.980      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.980      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.980      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.969      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.969      ;
; 15.904 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.978      ;
; 15.905 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.972      ;
; 15.905 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.972      ;
; 15.905 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.978      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.949      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.958      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 3.917      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.920      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[27]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.922      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[26]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.922      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[25]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.922      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.911      ;
; 15.906 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.911      ;
; 15.907 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.922      ;
; 15.907 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.914      ;
; 15.907 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.914      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.946      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 3.894      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 3.894      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 3.894      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 3.894      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 3.900      ;
; 15.908 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 3.891      ;
; 15.909 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 3.864      ;
; 15.910 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 3.888      ;
; 15.912 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.955      ;
; 15.913 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.957      ;
; 15.913 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.957      ;
; 15.914 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 3.897      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.921      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.914      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.907      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.914      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.943      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.907      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.950      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.899      ;
; 15.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.899      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.927      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.927      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.927      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.933      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.933      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.938      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[12]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.938      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_2nd_core_instruction_master_rsp_width_adapter|data_reg[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.033      ;
; 15.916 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_flash_data_translator|av_readdata_pre[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.033      ;
; 15.918 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.003      ;
; 15.918 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.869      ;
; 15.918 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.869      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.973      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.973      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.997      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[19]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.973      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[20]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.973      ;
; 15.919 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.973      ;
; 15.922 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.942      ;
; 15.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.963      ;
; 15.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.963      ;
; 15.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|buffer_data_in_reg[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.963      ;
; 15.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|avalon_address[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.963      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.127      ;
; 49.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.127      ;
; 49.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.119      ;
; 49.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.076      ;
; 97.480 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.239     ; 2.268      ;
; 97.480 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.239     ; 2.268      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 97.632 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.238     ; 2.117      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.666 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.233     ; 1.088      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.199      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.166      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.127      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.127      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.136      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.839 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.229     ; 0.919      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.107      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.107      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.107      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.107      ;
; 98.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.103      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.541 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.674      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.697      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.840      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.749 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.694      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.949      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.949      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.949      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.949      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.949      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.952      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.961      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.963      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.961      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.961      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.961      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.962      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart_2nd_core|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.971      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
; 0.845 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                              ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.139     ; 0.790      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.564 ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                         ; nios_system:NiosII|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.691      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.672 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.982      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.985      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.985      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.985      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 0.981      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 0.981      ;
; 0.683 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 0.981      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.984      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.984      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.984      ;
; 0.762 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.079      ;
; 0.762 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.079      ;
; 0.762 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.079      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|hold_waitrequest                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.893      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][32]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.893      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][35]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.893      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][33]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.893      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|nios_system_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][34]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.893      ;
; 0.812 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.120      ;
; 0.812 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.120      ;
; 0.812 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.120      ;
; 0.815 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.106      ;
; 0.815 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.106      ;
; 0.815 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.106      ;
; 0.826 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.124      ;
; 0.826 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.124      ;
; 0.826 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.124      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.113      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.830 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.147      ;
; 0.841 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.140      ;
; 0.841 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.140      ;
; 0.841 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.140      ;
; 0.841 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                                      ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.140      ;
; 0.849 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.160      ;
; 0.849 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.160      ;
; 0.849 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.160      ;
; 0.854 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.132      ;
; 0.854 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.132      ;
; 0.889 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.211      ;
; 0.889 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.211      ;
; 0.889 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.211      ;
; 0.903 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.232      ;
; 0.903 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.232      ;
; 0.903 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.232      ;
; 0.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.234      ;
; 0.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.234      ;
; 0.922 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4          ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.234      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.931 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.200      ; 1.221      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.941 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.241      ;
; 0.942 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.241      ;
; 0.942 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.241      ;
; 0.942 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point_2nd_core|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.241      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
; 0.950 ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:nios2_floating_point|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.251      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 114
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
Worst Case Available Settling Time: 19.576 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -5.740   ; 0.088 ; 11.531   ; 0.541   ; 9.151               ;
;  CLOCK_50            ; 3.911    ; 0.088 ; 11.531   ; 0.564   ; 9.151               ;
;  TD_CLK27            ; 30.115   ; 0.134 ; N/A      ; N/A     ; 17.726              ;
;  altera_reserved_tck ; 41.794   ; 0.173 ; 47.716   ; 0.541   ; 49.301              ;
;  n/a                 ; -5.740   ; N/A   ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS      ; -357.06  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  TD_CLK27            ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                 ; -357.060 ; N/A   ; N/A      ; N/A     ; N/A                 ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 8409       ; 0          ; 71       ; 4        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 2632117    ; 0          ; 0        ; 0        ;
; TD_CLK27            ; CLOCK_50            ; 8          ; 0          ; 0        ; 0        ;
; CLOCK_50            ; TD_CLK27            ; 8          ; 0          ; 0        ; 0        ;
; TD_CLK27            ; TD_CLK27            ; 1401       ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 8409       ; 0          ; 71       ; 4        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 2632117    ; 0          ; 0        ; 0        ;
; TD_CLK27            ; CLOCK_50            ; 8          ; 0          ; 0        ; 0        ;
; CLOCK_50            ; TD_CLK27            ; 8          ; 0          ; 0        ; 0        ;
; TD_CLK27            ; TD_CLK27            ; 1401       ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 162        ; 0        ; 4        ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 14758      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 162        ; 0        ; 4        ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 14758      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 161   ; 162  ;
; Unconstrained Input Port Paths  ; 439   ; 440  ;
; Unconstrained Output Ports      ; 226   ; 323  ;
; Unconstrained Output Port Paths ; 351   ; 496  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; CLOCK2_50           ;                     ; Base ; Unconstrained ;
; CLOCK_50            ; CLOCK_50            ; Base ; Constrained   ;
; TD_CLK27            ; TD_CLK27            ; Base ; Constrained   ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
+---------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK3_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[34]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[35]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRDA_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_INT[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_INT[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_RESET_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_WE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[34]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[35]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_BLON            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_ON              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_OE_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WE_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                   ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; CLOCK3_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; CLOCK_50            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[32]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[33]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[34]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[35]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; IRDA_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_DATA[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_INT[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; OTG_INT[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_MSCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_MSDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_CMD              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_DAT[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_RESET_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_WE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[34]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[35]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_BLON            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_ON              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_OE_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WE_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_MSDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File Ethernet_PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Ethernet_PLL.qip
Warning (125092): Tcl Script File ddio_out.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddio_out.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Dec 14 16:52:10 2017
Info: Command: quartus_sta DE2_115_Media_Computer -c DE2_115_Media_Computer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_37l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6v8:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5v8:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_vsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Media_Computer.sdc'
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(49): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 49
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(49): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 49
Critical Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(49): Argument <targets> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 49
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {CLOCK_50} [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}]  File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 49
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(49): Argument -source is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 49
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(50): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(50): Argument <targets> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 50
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}]  File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 50
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(50): Argument -source is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 50
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(51): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 51
Critical Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(51): Argument <targets> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 51
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -phase 180.000 -master_clock {CLOCK_50} [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}]  File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 51
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(51): Argument -source is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 51
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 52
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] could not be matched with a pin File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 52
Critical Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(52): Argument <targets> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 52
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock {TD_CLK27} [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]}]  File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 52
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(52): Argument -source is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sdc Line: 52
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc'
Warning (332174): Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(65): *nios_system_Nios2_2nd_Core_cpu:*|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 65
Warning (332049): Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 65
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_2nd_Core_cpu_traceram_path*address*] -to [get_keepers *$nios_system_Nios2_2nd_Core_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 65
Warning (332174): Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(66): *nios_system_Nios2_2nd_Core_cpu:*|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 66
Warning (332049): Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_2nd_Core_cpu_traceram_path*we_reg*] -to [get_keepers *$nios_system_Nios2_2nd_Core_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 66
Warning (332174): Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(70): *nios_system_Nios2_2nd_Core_cpu:*|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace|debugack could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 70
Warning (332049): Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 70
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_2nd_Core_cpu_oci_itrace_path|debugack] -to [get_keepers *$nios_system_Nios2_2nd_Core_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc Line: 70
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc'
Warning (332174): Ignored filter at nios_system_Nios2_cpu.sdc(65): *nios_system_Nios2_cpu:*|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 65
Warning (332049): Ignored set_false_path at nios_system_Nios2_cpu.sdc(65): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 65
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_cpu_traceram_path*address*] -to [get_keepers *$nios_system_Nios2_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 65
Warning (332174): Ignored filter at nios_system_Nios2_cpu.sdc(66): *nios_system_Nios2_cpu:*|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 66
Warning (332049): Ignored set_false_path at nios_system_Nios2_cpu.sdc(66): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_cpu_traceram_path*we_reg*] -to [get_keepers *$nios_system_Nios2_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 66
Warning (332174): Ignored filter at nios_system_Nios2_cpu.sdc(70): *nios_system_Nios2_cpu:*|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace|debugack could not be matched with a keeper File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 70
Warning (332049): Ignored set_false_path at nios_system_Nios2_cpu.sdc(70): Argument <from> is an empty collection File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 70
    Info (332050): set_false_path -from [get_keepers *$nios_system_Nios2_cpu_oci_itrace_path|debugack] -to [get_keepers *$nios_system_Nios2_cpu_jtag_sr*] File: C:/Users/arvid.bushati/Documents/DE2-115_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc Line: 70
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5] is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|vga_subsystem|vga_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|audio_subsystem|audio_pll|audio_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.740            -357.060 n/a 
    Info (332119):     3.911               0.000 CLOCK_50 
    Info (332119):    30.115               0.000 TD_CLK27 
    Info (332119):    41.794               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 CLOCK_50 
    Info (332119):     0.388               0.000 TD_CLK27 
    Info (332119):     0.425               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.531               0.000 CLOCK_50 
    Info (332119):    47.716               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.303               0.000 altera_reserved_tck 
    Info (332119):     1.385               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.471               0.000 CLOCK_50 
    Info (332119):    18.162               0.000 TD_CLK27 
    Info (332119):    49.492               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 114 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 114
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
    Info (332114): Worst Case Available Settling Time: 19.092 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5] is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|vga_subsystem|vga_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|audio_subsystem|audio_pll|audio_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.167            -327.335 n/a 
    Info (332119):     4.696               0.000 CLOCK_50 
    Info (332119):    30.493               0.000 TD_CLK27 
    Info (332119):    42.324               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK_50 
    Info (332119):     0.373               0.000 TD_CLK27 
    Info (332119):     0.374               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.100               0.000 CLOCK_50 
    Info (332119):    48.005               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.168               0.000 altera_reserved_tck 
    Info (332119):     1.241               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.471               0.000 CLOCK_50 
    Info (332119):    18.160               0.000 TD_CLK27 
    Info (332119):    49.363               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 114 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 114
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
    Info (332114): Worst Case Available Settling Time: 19.103 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_system:NiosII|nios_system_VGA_Subsystem:vga_subsystem|nios_system_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5] is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|system_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|vga_subsystem|vga_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|audio_subsystem|audio_pll|audio_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.207            -173.838 n/a 
    Info (332119):    12.719               0.000 CLOCK_50 
    Info (332119):    33.933               0.000 TD_CLK27 
    Info (332119):    46.646               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.088               0.000 CLOCK_50 
    Info (332119):     0.134               0.000 TD_CLK27 
    Info (332119):     0.173               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.868               0.000 CLOCK_50 
    Info (332119):    49.289               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.541               0.000 altera_reserved_tck 
    Info (332119):     0.564               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.151               0.000 CLOCK_50 
    Info (332119):    17.726               0.000 TD_CLK27 
    Info (332119):    49.301               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 114 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 114
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.491
    Info (332114): Worst Case Available Settling Time: 19.576 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 1431 megabytes
    Info: Processing ended: Thu Dec 14 16:52:34 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:33


