# VerilogDesign
Place for my verilog experiments
