// Seed: 3676288612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd18,
    parameter id_18 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output logic [7:0] id_20;
  output wire id_19;
  input wire _id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_15,
      id_15,
      id_9,
      id_8,
      id_23
  );
  inout wire id_11;
  inout wire _id_10;
  inout wire id_9;
  input wire id_8;
  inout wand id_7;
  inout wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_20[id_10] = id_4[1'b0];
  wire [1 : 1 'b0] id_27;
  wire [1 : -1] id_28;
  wire id_29;
  assign id_25 = -1;
  assign id_7  = id_7 - id_5;
endmodule
