Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 10 08:26:44 2021
| Host         : Note running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            4 |
|      4 |            1 |
|      5 |            2 |
|    16+ |           34 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           61 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              89 |           46 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |             480 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------+--------------------+------------------+----------------+
|               Clock Signal               |                  Enable Signal                 |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------------------------------------+--------------------+------------------+----------------+
|  MainController/instr_out_reg[14]_0      |                                                |                    |                1 |              1 |
|  InstructionMemory/E[0]                  |                                                |                    |                1 |              3 |
|  InstructionMemory/instr_out_reg[6]_4[0] |                                                |                    |                1 |              3 |
|  InstructionMemory/instr_out_reg[6]_3[0] |                                                |                    |                1 |              3 |
|  InstructionMemory/instr_out_reg[6]_1[0] |                                                |                    |                1 |              3 |
|  InstructionMemory/instr_out_reg[3]_0[0] |                                                |                    |                1 |              4 |
|  MainController/next_state               |                                                |                    |                2 |              5 |
|  clk_IBUF_BUFG                           |                                                | RegisterFile/SR[0] |                2 |              5 |
|  clk_IBUF_BUFG                           | MainController/FSM_onehot_state_reg[4]_0[0]    |                    |               13 |             25 |
|  MainController/E[0]                     |                                                |                    |               12 |             26 |
|  clk_IBUF_BUFG                           | InstructionMemory/I12                          | RegisterFile/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/I27                          | RegisterFile/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/I28                          | RegisterFile/SR[0] |                8 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[10]_0[0]       | RegisterFile/SR[0] |                8 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[10]_1[0]       | RegisterFile/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[11]_2[0]       | RegisterFile/SR[0] |               12 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[11]_4[0]       | RegisterFile/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[11]_0[0]       | RegisterFile/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[11]_3[0]       | RegisterFile/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[11]_1[0]       | RegisterFile/SR[0] |               22 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[7]_3[0]        | RegisterFile/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[7]_2[0]        | RegisterFile/SR[0] |               17 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[7]_1[0]        | RegisterFile/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[7]_0[0]        | RegisterFile/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[3]_1[0]        |                    |               26 |             32 |
|  clk_IBUF_BUFG                           | InstructionMemory/instr_out_reg[9]_0[0]        | RegisterFile/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_6  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_7  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_1  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_5  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]    |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_2  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_4  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_0  |                    |                8 |             32 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/Q[20]                      |                    |                7 |             32 |
|  clk_IBUF_BUFG                           | MainController/FSM_onehot_state_reg[4]_0[3]    | RegisterFile/SR[0] |               13 |             32 |
|  n_1_1098_BUFG                           |                                                |                    |               15 |             32 |
|  n_0_876_BUFG                            |                                                |                    |               26 |             56 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_3  |                    |               16 |             64 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_8  |                    |               16 |             64 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_10 |                    |               16 |             64 |
|  clk_IBUF_BUFG                           | ArithmaticLogicUnit/FSM_onehot_state_reg[3]_9  |                    |               16 |             64 |
+------------------------------------------+------------------------------------------------+--------------------+------------------+----------------+


