Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/ipcore_dir/rom.vhd" in Library work.
Entity <rom> compiled.
Entity <rom> (Architecture <rom_a>) compiled.
Compiling vhdl file "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/cpu.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	FREQ_IN = 50000000
	FREQ_OUT = 1000000

Analyzing hierarchy for entity <alu> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/cpu.vhd" line 63: Instantiating black box module <rom>.
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <Behavioral>).
	FREQ_IN = 50000000
	FREQ_OUT = 1000000
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <alu> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/alu.vhd" line 103: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/alu.vhd" line 154: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/alu.vhd" line 186: Mux is complete : default of case is discarded
Entity <alu> analyzed. Unit <alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/counter.vhd".
    Found 1-bit register for signal <sig_CLK>.
    Found 32-bit up counter for signal <sig_CNT>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter> synthesized.


Synthesizing Unit <alu>.
    Related source file is "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/alu.vhd".
    Found 8-bit register for signal <out_reg>.
    Found 1-bit register for signal <flag_C>.
    Found 1-bit 16-to-1 multiplexer for signal <flag_C$mux0000> created at line 71.
    Found 1-bit register for signal <flag_Z>.
    Found 1-bit 16-to-1 multiplexer for signal <flag_Z$mux0000> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <out_reg$mux0000> created at line 87.
    Found 6-bit register for signal <prog_counter>.
    Found 6-bit adder for signal <prog_counter$mux0001> created at line 71.
    Found 1-bit xor2 for signal <prog_counter$xor0000> created at line 172.
    Found 1-bit xor2 for signal <prog_counter$xor0001> created at line 178.
    Found 8-bit register for signal <reg_A>.
    Found 8-bit addsub for signal <reg_A$addsub0000>.
    Found 8-bit 16-to-1 multiplexer for signal <reg_A$mux0000> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <reg_A$mux0003> created at line 87.
    Found 8-bit 8-to-1 multiplexer for signal <reg_A$mux0004> created at line 146.
    Found 8-bit xor2 for signal <reg_A$xor0000> created at line 154.
    Found 8-bit register for signal <reg_B>.
    Found 8-bit 16-to-1 multiplexer for signal <reg_B$mux0000> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <reg_B$mux0001> created at line 87.
    Found 8-bit register for signal <reg_C>.
    Found 8-bit 16-to-1 multiplexer for signal <reg_C$mux0000> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <reg_C$mux0001> created at line 87.
    Found 8-bit register for signal <reg_D>.
    Found 8-bit 16-to-1 multiplexer for signal <reg_D$mux0000> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <reg_D$mux0001> created at line 87.
    Found 9-bit adder for signal <temp$add0001> created at line 108.
    Found 9-bit subtractor for signal <temp$sub0001> created at line 121.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  82 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "/home/torben/Documents/DHBW/EDS_19/Projekte_19/15_cpu/cpu.vhd".
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 6-bit adder                                           : 1
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 5
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 9
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom.ngc>.
Loading core <rom> for timing and area information for instance <rom_0>.

Synthesizing (advanced) Unit <alu>.
The following registers are absorbed into accumulator <prog_counter>: 1 register on signal <prog_counter>.
Unit <alu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 9
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 747
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 55
#      LUT2_D                      : 1
#      LUT2_L                      : 8
#      LUT3                        : 159
#      LUT3_D                      : 19
#      LUT3_L                      : 11
#      LUT4                        : 204
#      LUT4_D                      : 36
#      LUT4_L                      : 32
#      MUXCY                       : 60
#      MUXF5                       : 64
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 81
#      FDC                         : 72
#      FDCE                        : 1
#      FDE                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      290  out of    960    30%  
 Number of Slice Flip Flops:             81  out of   1920     4%  
 Number of 4 input LUTs:                558  out of   1920    29%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
counter_0/sig_CLK1                 | BUFG                   | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 73    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.714ns (Maximum Frequency: 102.940MHz)
   Minimum input arrival time before clock: 5.865ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.503ns (frequency: 153.775MHz)
  Total number of paths / destination ports: 1585 / 34
-------------------------------------------------------------------------
Delay:               6.503ns (Levels of Logic = 33)
  Source:            counter_0/sig_CNT_1 (FF)
  Destination:       counter_0/sig_CNT_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_0/sig_CNT_1 to counter_0/sig_CNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  counter_0/sig_CNT_1 (counter_0/sig_CNT_1)
     LUT1:I0->O            1   0.704   0.000  counter_0/Mcount_sig_CNT_cy<1>_rt (counter_0/Mcount_sig_CNT_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  counter_0/Mcount_sig_CNT_cy<1> (counter_0/Mcount_sig_CNT_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<2> (counter_0/Mcount_sig_CNT_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<3> (counter_0/Mcount_sig_CNT_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<4> (counter_0/Mcount_sig_CNT_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<5> (counter_0/Mcount_sig_CNT_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<6> (counter_0/Mcount_sig_CNT_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<7> (counter_0/Mcount_sig_CNT_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<8> (counter_0/Mcount_sig_CNT_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<9> (counter_0/Mcount_sig_CNT_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<10> (counter_0/Mcount_sig_CNT_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<11> (counter_0/Mcount_sig_CNT_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<12> (counter_0/Mcount_sig_CNT_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<13> (counter_0/Mcount_sig_CNT_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<14> (counter_0/Mcount_sig_CNT_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<15> (counter_0/Mcount_sig_CNT_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<16> (counter_0/Mcount_sig_CNT_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<17> (counter_0/Mcount_sig_CNT_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<18> (counter_0/Mcount_sig_CNT_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<19> (counter_0/Mcount_sig_CNT_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<20> (counter_0/Mcount_sig_CNT_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<21> (counter_0/Mcount_sig_CNT_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<22> (counter_0/Mcount_sig_CNT_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<23> (counter_0/Mcount_sig_CNT_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<24> (counter_0/Mcount_sig_CNT_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<25> (counter_0/Mcount_sig_CNT_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<26> (counter_0/Mcount_sig_CNT_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<27> (counter_0/Mcount_sig_CNT_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<28> (counter_0/Mcount_sig_CNT_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  counter_0/Mcount_sig_CNT_cy<29> (counter_0/Mcount_sig_CNT_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  counter_0/Mcount_sig_CNT_cy<30> (counter_0/Mcount_sig_CNT_cy<30>)
     XORCY:CI->O           1   0.804   0.595  counter_0/Mcount_sig_CNT_xor<31> (Result<31>)
     LUT2:I0->O            1   0.704   0.000  counter_0/Mcount_sig_CNT_eqn_311 (counter_0/Mcount_sig_CNT_eqn_31)
     FDC:D                     0.308          counter_0/sig_CNT_31
    ----------------------------------------
    Total                      6.503ns (5.286ns logic, 1.217ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'counter_0/sig_CLK1'
  Clock period: 9.714ns (frequency: 102.940MHz)
  Total number of paths / destination ports: 9061 / 56
-------------------------------------------------------------------------
Delay:               9.714ns (Levels of Logic = 12)
  Source:            alu_0/prog_counter_3 (FF)
  Destination:       alu_0/prog_counter_5 (FF)
  Source Clock:      counter_0/sig_CLK1 rising
  Destination Clock: counter_0/sig_CLK1 rising

  Data Path: alu_0/prog_counter_3 to alu_0/prog_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  alu_0/prog_counter_3 (alu_0/prog_counter_3)
     begin scope: 'rom_0'
     LUT4:I0->O            1   0.704   0.455  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom00002111_SW1 (N31)
     LUT3:I2->O           80   0.704   1.356  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom00002111 (spo<10>)
     end scope: 'rom_0'
     LUT4:I1->O            1   0.704   0.424  alu_0/prog_counter_mux0002<0>_SW1 (N24)
     LUT4:I3->O            1   0.704   0.499  alu_0/prog_counter_mux0002<0> (alu_0/prog_counter_mux0002<0>)
     LUT2:I1->O            1   0.704   0.000  alu_0/Maccum_prog_counter_lut<0> (alu_0/Maccum_prog_counter_lut<0>)
     MUXCY:S->O            1   0.464   0.000  alu_0/Maccum_prog_counter_cy<0> (alu_0/Maccum_prog_counter_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  alu_0/Maccum_prog_counter_cy<1> (alu_0/Maccum_prog_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  alu_0/Maccum_prog_counter_cy<2> (alu_0/Maccum_prog_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  alu_0/Maccum_prog_counter_cy<3> (alu_0/Maccum_prog_counter_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  alu_0/Maccum_prog_counter_cy<4> (alu_0/Maccum_prog_counter_cy<4>)
     XORCY:CI->O           1   0.804   0.000  alu_0/Maccum_prog_counter_xor<5> (alu_0/Result<5>)
     FDC:D                     0.308          alu_0/prog_counter_5
    ----------------------------------------
    Total                      9.714ns (5.923ns logic, 3.791ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'counter_0/sig_CLK1'
  Total number of paths / destination ports: 32 / 24
-------------------------------------------------------------------------
Offset:              5.865ns (Levels of Logic = 6)
  Source:            in_reg<7> (PAD)
  Destination:       alu_0/reg_A_7 (FF)
  Destination Clock: counter_0/sig_CLK1 rising

  Data Path: in_reg<7> to alu_0/reg_A_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  in_reg_7_IBUF (in_reg_7_IBUF)
     LUT4:I0->O            1   0.704   0.424  alu_0/Mmux_reg_A_mux0000_1515_SW0 (N244)
     LUT4:I3->O            1   0.704   0.000  alu_0/Mmux_reg_A_mux0000_107_F (N353)
     MUXF5:I0->O           1   0.321   0.455  alu_0/Mmux_reg_A_mux0000_107 (alu_0/Mmux_reg_A_mux0000_107)
     LUT3:I2->O            1   0.704   0.000  alu_0/Mmux_reg_A_mux0000_2_f5_6_F (N295)
     MUXF5:I0->O           1   0.321   0.000  alu_0/Mmux_reg_A_mux0000_2_f5_6 (alu_0/reg_A_mux0000<7>)
     FDC:D                     0.308          alu_0/reg_A_7
    ----------------------------------------
    Total                      5.865ns (4.280ns logic, 1.585ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'counter_0/sig_CLK1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            alu_0/out_reg_7 (FF)
  Destination:       out_reg<7> (PAD)
  Source Clock:      counter_0/sig_CLK1 rising

  Data Path: alu_0/out_reg_7 to out_reg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  alu_0/out_reg_7 (alu_0/out_reg_7)
     OBUF:I->O                 3.272          out_reg_7_OBUF (out_reg<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.53 secs
 
--> 


Total memory usage is 513188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

