Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 00:19:57 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_50/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 1005        0.019        0.000                      0                 1005        1.725        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.075        0.000                      0                 1005        0.019        0.000                      0                 1005        1.725        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[18].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.942ns (51.553%)  route 1.825ns (48.447%))
  Logic Levels:           15  (CARRY8=9 LUT2=6)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 5.422 - 4.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.001ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, routed)        0.922     1.883    genblk1[18].reg_in/CLK
    SLICE_X102Y494       FDRE                                         r  genblk1[18].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y494       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.962 r  genblk1[18].reg_in/reg_out_reg[2]/Q
                         net (fo=6, routed)           0.225     2.187    genblk1[18].reg_in/x_reg[18][2]
    SLICE_X102Y494       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     2.287 r  genblk1[18].reg_in/z__0_carry_i_13__1/O
                         net (fo=1, routed)           0.013     2.300    conv/mul11/reg_out[7]_i_211[0]
    SLICE_X102Y494       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     2.434 r  conv/mul11/z__0_carry/O[2]
                         net (fo=1, routed)           0.175     2.609    conv/add000059/tmp00[11]_4[2]
    SLICE_X103Y495       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.731 r  conv/add000059/reg_out[7]_i_209/O
                         net (fo=1, routed)           0.009     2.740    conv/add000059/reg_out[7]_i_209_n_0
    SLICE_X103Y495       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.920 r  conv/add000059/reg_out_reg[7]_i_119/O[5]
                         net (fo=1, routed)           0.157     3.077    conv/add000059/reg_out_reg[7]_i_119_n_10
    SLICE_X103Y497       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.226 r  conv/add000059/reg_out[7]_i_65/O
                         net (fo=1, routed)           0.008     3.234    conv/add000059/reg_out[7]_i_65_n_0
    SLICE_X103Y497       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.349 r  conv/add000059/reg_out_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.026     3.375    conv/add000059/reg_out_reg[7]_i_36_n_0
    SLICE_X103Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.431 r  conv/add000059/reg_out_reg[21]_i_63/O[0]
                         net (fo=2, routed)           0.185     3.616    conv/add000059/reg_out_reg[21]_i_63_n_15
    SLICE_X104Y497       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.739 r  conv/add000059/reg_out[15]_i_83/O
                         net (fo=1, routed)           0.021     3.760    conv/add000059/reg_out[15]_i_83_n_0
    SLICE_X104Y497       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.058     3.818 r  conv/add000059/reg_out_reg[15]_i_49/O[2]
                         net (fo=1, routed)           0.296     4.114    conv/add000059/reg_out_reg[15]_i_49_n_13
    SLICE_X105Y501       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.237 r  conv/add000059/reg_out[15]_i_27/O
                         net (fo=1, routed)           0.010     4.247    conv/add000059/reg_out[15]_i_27_n_0
    SLICE_X105Y501       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     4.443 r  conv/add000059/reg_out_reg[15]_i_11/O[5]
                         net (fo=2, routed)           0.259     4.702    conv/add000059/reg_out_reg[15]_i_11_n_10
    SLICE_X106Y500       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.791 r  conv/add000059/reg_out[15]_i_14/O
                         net (fo=1, routed)           0.011     4.802    conv/add000059/reg_out[15]_i_14_n_0
    SLICE_X106Y500       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.957 r  conv/add000059/reg_out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.983    conv/add000059/reg_out_reg[15]_i_2_n_0
    SLICE_X106Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.039 r  conv/add000059/reg_out_reg[21]_i_2/O[0]
                         net (fo=2, routed)           0.379     5.418    conv/add000059/reg_out_reg[21]_i_2_n_15
    SLICE_X106Y507       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.207     5.625 r  conv/add000059/reg_out_reg[21]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.650    reg_out/D[20]
    SLICE_X106Y507       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, routed)        0.752     5.422    reg_out/CLK
    SLICE_X106Y507       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.314     5.736    
                         clock uncertainty           -0.035     5.701    
    SLICE_X106Y507       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.726    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          5.726    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 demux/genblk1[10].z_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[10].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      0.506ns (routing 0.000ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, routed)        0.506     0.911    demux/CLK
    SLICE_X101Y502       FDRE                                         r  demux/genblk1[10].z_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y502       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.950 r  demux/genblk1[10].z_reg[10][2]/Q
                         net (fo=1, routed)           0.033     0.983    genblk1[10].reg_in/D[2]
    SLICE_X101Y502       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, routed)        0.576     1.206    genblk1[10].reg_in/CLK
    SLICE_X101Y502       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.289     0.917    
    SLICE_X101Y502       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.964    genblk1[10].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y495  demux/genblk1[45].z_reg[45][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y496  demux/genblk1[45].z_reg[45][0]/C



