directive set /fir/fir:core/fir:core:conc/MAC-2:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:qelse:acc RESOURCE_NAME MAC-13:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:qelse:acc:rg
directive set /fir/fir:core/fir:core:conc/MAC-13:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:qelse:acc RESOURCE_NAME MAC-13:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:qelse:acc:rg
directive set /fir/fir:core/fir:core:conc/MAC-3:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r:acc RESOURCE_NAME MAC-13:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:qelse:acc:rg
directive set /fir/fir:core/fir:core:conc/MAC-4:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r:acc RESOURCE_NAME MAC-2:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc:rg
directive set /fir/fir:core/fir:core:conc/MAC-2:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc RESOURCE_NAME MAC-2:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc:rg
directive set /fir/fir:core/fir:core:conc/ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#31 RESOURCE_NAME ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#3:rg
directive set /fir/fir:core/fir:core:conc/ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#3 RESOURCE_NAME ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#3:rg
directive set /fir/fir:core/fir:core:conc/MAC-3:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited:acc RESOURCE_NAME MAC-3:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited:acc:rg
directive set /fir/fir:core/fir:core:conc/MAC-4:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited:acc RESOURCE_NAME MAC-3:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited:acc:rg
