Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.25-s034_1 (64bit) 05/28/2015 13:06 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.25-s018 NR150520-1502/14_25-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.25-s023_1 (64bit) 05/28/2015 02:11:28 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.25-s009 (64bit) 05/28/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.25-s022_1 (64bit) May 28 2015 00:14:16 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.25-s029
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.25-s034_1" on Fri Nov  6 21:03:14 2015 (mem=96.0M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.18-406.el5) ---
This version was compiled on Thu May 28 13:06:39 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing ./enc.tcl
Sourcing tcl/tk file "./enc.tcl" ...
<CMD> setCheckMode -tapeOut true
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_H18A6  CORELIB_HV  }
<CMD> set init_verilog VERILOG/FreqDiv_synth.v
<CMD> set init_top_cell FreqDiv
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file h18_FreqDiv_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/FreqDiv.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X2_HV' is not defined in the library.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.08min, fe_real=0.48min, fe_mem=497.0M) ***
**WARN: (ENCFP-3961):	The techSite 'amsCornerSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'amsIoSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'amsIoSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'ams018twSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'ams018SiteSHVT' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
**WARN: (ENCFP-3961):	The techSite 'ams018Site' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/FreqDiv.mode ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> setDrawView place
<CMD> fit
<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:06.0, real=0:09:01, peak res=499.6M, current mem=627.6M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=481.9M, current mem=636.0M)
Current (total cpu=0:00:06.0, real=0:09:02, peak res=499.6M, current mem=636.0M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:06.0, real=0:09:02, peak res=499.6M, current mem=636.0M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=482.2M, current mem=636.0M)
Current (total cpu=0:00:06.0, real=0:09:02, peak res=499.6M, current mem=636.0M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
invalid command name "expandedViewssignoff"
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz', current time is Fri Nov  6 21:13:03 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz' is written, current time is Fri Nov  6 21:13:03 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:13:02.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:13:03 (2015-Nov-06 20:13:03 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:13:02.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:13:03 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:13:05 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:13:05 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:13:06 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:13:06 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:13:06 2015.

Ending at 2015-Nov-06 21:13:07 (2015-Nov-06 20:13:07 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 74K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:13:07 (2015-Nov-06 20:13:07 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 644.047M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_BvwWos/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 653.066M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=799.07 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.172  | 23.011  | 11.302  |  7.172  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  7.172  | 23.011  | 11.302  |  7.172  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  7.172  | 23.011  | 11.302  |  7.172  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.6 sec
Total Real time: 5.0 sec
Total Memory Usage: 766.199219 Mbytes
<CMD> timeDesign -signOff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz', current time is Fri Nov  6 21:13:23 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz' is written, current time is Fri Nov  6 21:13:23 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:13:23.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:13:23 (2015-Nov-06 20:13:23 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:13:23.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:13:23 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:13:26 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:13:26 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:13:26 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:13:26 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:13:27 2015.

Ending at 2015-Nov-06 21:13:27 (2015-Nov-06 20:13:27 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 74K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:13:27 (2015-Nov-06 20:13:27 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 766.195M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_lWYCw9/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 796.238M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=803.141 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.082  |  0.294  |  2.506  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.082  |  0.082  |  0.294  |  2.506  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.082  |  0.082  |  0.294  |  2.506  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.23 sec
Total Real time: 4.0 sec
Total Memory Usage: 732.089844 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**ERROR: (TCLCMD-113):	Could not open file 'SDF/FreqDiv_func_min.sdf' to write

<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 747.4M, InitMEM = 747.4M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=822.645 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 822.6M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_func_min.sdf
}
---# Created SDF: SDF/FreqDiv_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 788.6M, InitMEM = 788.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=824.645 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 824.6M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_test_min.sdf
}
---# Created SDF: SDF/FreqDiv_test_min.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:15.3, real=0:13:23, peak res=534.7M, current mem=680.5M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=492.3M, current mem=689.0M)
Current (total cpu=0:00:15.3, real=0:13:23, peak res=534.7M, current mem=689.0M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:15.3, real=0:13:23, peak res=534.7M, current mem=689.0M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=492.7M, current mem=689.0M)
Current (total cpu=0:00:15.3, real=0:13:23, peak res=534.7M, current mem=689.0M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
invalid command name "expandedViewssignoff"
invalid command name "holdexpandedViews"
<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:15.5, real=0:14:39, peak res=534.7M, current mem=681.9M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=491.7M, current mem=688.9M)
Current (total cpu=0:00:15.5, real=0:14:39, peak res=534.7M, current mem=688.9M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:15.5, real=0:14:39, peak res=534.7M, current mem=688.9M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=492.0M, current mem=688.9M)
Current (total cpu=0:00:15.5, real=0:14:39, peak res=534.7M, current mem=688.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign âsignoff âexpandedViews

Usage: timeDesign [-help] [-batch] [-drvReports] [-expandReg2Reg]
                  [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>]
                  [-outDir <string>] [-pathreports] [-prefix <string>] [-proto]
                  [-reportOnly] [-si] [-slackReports] [-timingDebugReport]
                  [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]

**ERROR: (ENCTCM-48):	"âsignoff" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:15.7, real=0:16:44, peak res=534.7M, current mem=682.1M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=492.4M, current mem=689.1M)
Current (total cpu=0:00:15.7, real=0:16:44, peak res=534.7M, current mem=689.1M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:15.7, real=0:16:44, peak res=534.7M, current mem=689.1M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=492.8M, current mem=689.1M)
Current (total cpu=0:00:15.7, real=0:16:44, peak res=534.7M, current mem=689.1M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz', current time is Fri Nov  6 21:19:52 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz' is written, current time is Fri Nov  6 21:19:52 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:19:52.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:19:52 (2015-Nov-06 20:19:52 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:19:52.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:19:52 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:19:54 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:19:54 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:19:54 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:19:54 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:19:55 2015.

Ending at 2015-Nov-06 21:19:55 (2015-Nov-06 20:19:55 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:03 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 99K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:19:55 (2015-Nov-06 20:19:55 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 693.141M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_2iZl2W/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 723.152M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=807.344 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.172  | 23.011  | 11.302  |  7.172  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  7.172  | 23.011  | 11.302  |  7.172  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  7.172  | 23.011  | 11.302  |  7.172  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.54 sec
Total Real time: 4.0 sec
Total Memory Usage: 771.183594 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz', current time is Fri Nov  6 21:19:56 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz' is written, current time is Fri Nov  6 21:19:56 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:19:56.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:19:56 (2015-Nov-06 20:19:56 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:19:56.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:19:56 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:19:58 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:19:58 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:19:59 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:19:59 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:19:59 2015.

Ending at 2015-Nov-06 21:19:59 (2015-Nov-06 20:19:59 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:03 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 99K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:19:59 (2015-Nov-06 20:19:59 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 771.180M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RhMSRd/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 798.184M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=807.836 CPU=0:00:00.0 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.082  |  0.294  |  2.506  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.082  |  0.082  |  0.294  |  2.506  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.082  |  0.082  |  0.294  |  2.506  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.22 sec
Total Real time: 4.0 sec
Total Memory Usage: 737.792969 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 752.1M, InitMEM = 752.1M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=827.34 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 827.3M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_func_min.sdf
}
---# Created SDF: SDF/FreqDiv_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 793.3M, InitMEM = 793.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=828.348 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 828.3M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_test_min.sdf
}
---# Created SDF: SDF/FreqDiv_test_min.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:22.8, real=0:16:53, peak res=534.7M, current mem=685.8M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=495.0M, current mem=692.8M)
Current (total cpu=0:00:22.8, real=0:16:53, peak res=534.7M, current mem=692.8M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:22.8, real=0:16:53, peak res=534.7M, current mem=692.8M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=495.3M, current mem=692.8M)
Current (total cpu=0:00:22.8, real=0:16:53, peak res=534.7M, current mem=692.8M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz', current time is Fri Nov  6 21:20:00 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz' is written, current time is Fri Nov  6 21:20:00 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:20:00.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:20:00 (2015-Nov-06 20:20:00 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:20:00.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:20:00 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:20:02 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:20:02 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:20:03 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:20:03 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:20:04 2015.

Ending at 2015-Nov-06 21:20:04 (2015-Nov-06 20:20:04 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 74K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:20:04 (2015-Nov-06 20:20:04 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 700.820M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_aoJ0rM/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 724.832M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=810.531 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.488  | 20.730  |  9.950  |  6.488  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.488  | 20.730  |  9.950  |  6.488  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.488  | 20.730  |  9.950  |  6.488  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.55 sec
Total Real time: 4.0 sec
Total Memory Usage: 774.371094 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz', current time is Fri Nov  6 21:20:04 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz' is written, current time is Fri Nov  6 21:20:04 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:20:04.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:20:04 (2015-Nov-06 20:20:04 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:20:04.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:20:04 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:20:07 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:20:07 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:20:07 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:20:07 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:20:08 2015.

Ending at 2015-Nov-06 21:20:08 (2015-Nov-06 20:20:08 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 74K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:20:08 (2015-Nov-06 20:20:08 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 774.367M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_zMYw81/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 803.387M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=810.531 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.301  |  0.301  |  0.558  |  2.347  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  0.301  |  0.301  |  0.558  |  2.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  0.301  |  0.301  |  0.558  |  2.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.23 sec
Total Real time: 4.0 sec
Total Memory Usage: 739.988281 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 754.8M, InitMEM = 754.8M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=829.996 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 830.0M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_func_max.sdf
}
---# Created SDF: SDF/FreqDiv_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 795.9M, InitMEM = 795.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=831.996 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 832.0M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_test_max.sdf
}
---# Created SDF: SDF/FreqDiv_test_max.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_TYP' 
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
Current (total cpu=0:00:32.8, real=0:17:03, peak res=545.1M, current mem=753.9M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=553.2M, current mem=760.9M)
Current (total cpu=0:00:32.9, real=0:17:03, peak res=553.2M, current mem=760.9M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
Current (total cpu=0:00:32.9, real=0:17:03, peak res=553.2M, current mem=760.9M)
FreqDiv
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=553.5M, current mem=761.0M)
Current (total cpu=0:00:32.9, real=0:17:03, peak res=553.5M, current mem=761.0M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz', current time is Fri Nov  6 21:20:10 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz' is written, current time is Fri Nov  6 21:20:10 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:20:10.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:20:10 (2015-Nov-06 20:20:10 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:20:10.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:20:10 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:20:12 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:20:12 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:20:12 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:20:12 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:20:13 2015.

Ending at 2015-Nov-06 21:20:13 (2015-Nov-06 20:20:13 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:03 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 99K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:20:13 (2015-Nov-06 20:20:13 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 769.008M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_RZKmwH/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:01.0 MEM: 783.016M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=867.723 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.939  | 22.252  | 10.796  |  6.939  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_typ            |  6.939  | 22.252  | 10.796  |  6.939  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_typ            |  6.939  | 22.252  | 10.796  |  6.939  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.73 sec
Total Real time: 4.0 sec
Total Memory Usage: 831.5625 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz', current time is Fri Nov  6 21:20:14 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz' is written, current time is Fri Nov  6 21:20:14 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3598_20151106_21:20:14.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2" \
	 -file_name "FreqDiv" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2015-Nov-06 21:20:14 (2015-Nov-06 20:20:14 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_3598_20151106_21:20:14.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Nov  6 21:20:14 2015.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz

INFO (EXTGRMP-195) : Line 67: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 119: reading COMPONENTS section. Expecting 138.

INFO (EXTGRMP-195) : Line 398: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 425: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 432: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 508: reading NETS section. Expecting 83.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Nov  6 21:20:17 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Nov  6 21:20:17 2015.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Nov  6 21:20:17 2015.

INFO (EXTHPY-175) : Output generation started at Fri Nov  6 21:20:17 2015.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Nov  6 21:20:18 2015.

Ending at 2015-Nov-06 21:20:18 (2015-Nov-06 20:20:18 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 402 MB
 Max (CPU) memory used:   366 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               298K nets/CPU-hr, 74K nets/clock-hr
 Design data:
    Components:           138
    Phy components:       89
    Nets:                 83
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-06
21:20:18 (2015-Nov-06 20:20:18 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/FreqDiv.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 831.559M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/FreqDiv.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/tmp_qrc_p5vau2/FreqDiv.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  444
Number of Ground Caps   :  369
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 858.578M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=868.23 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.157  |  0.157  |  0.378  |  2.423  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_typ            |  0.157  |  0.157  |  0.378  |  2.423  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_typ            |  0.157  |  0.157  |  0.378  |  2.423  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.23 sec
Total Real time: 4.0 sec
Total Memory Usage: 798.1875 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 812.5M, InitMEM = 812.5M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=887.734 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 887.7M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_func_typ.sdf
}
---# Created SDF: SDF/FreqDiv_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 853.7M, InitMEM = 853.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=887.734 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 887.7M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv_test_typ.sdf
}
---# Created SDF: SDF/FreqDiv_test_typ.sdf

<CMD> saveDesign -cellview {IMP_DIG_DIV FreqDiv routed}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: IMP_DIG_DIV, Cell: FreqDiv, View: routed
**WARN: (ENCOAX-1313):	The library 'IMP_DIG_DIV' has its data compression level set to '0', while the compression level for this encounter session is 1. Any new data being saved into this library will be saved with its compression settings, irrespective of the global value.
Type 'man ENCOAX-1313' for more detail.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 24 strips and 40 vias are crated in OA database.
Created 138 insts; 276 instTerms; 87 nets; 191 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_DIG_DIV/FreqDiv/routed/FreqDiv.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_DIG_DIV/FreqDiv/routed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCOAX-1313          1  The library '%s' has its data compressio...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> saveNetlist FreqDiv_fe.v
Writing Netlist "FreqDiv_fe.v" ...
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing FreqDiv.def
Writing DEF file 'FreqDiv.def', current time is Fri Nov  6 21:24:35 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'FreqDiv.def' is written, current time is Fri Nov  6 21:24:35 2015 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD_INTERNAL> print {---# Write PinList to File: FreqDiv.ports}
---# Write PinList to File: FreqDiv.ports
<CMD> deselectAll
<CMD> selectIOPin *
<CMD> reportSelect


             Object Type : IO Pin
                    Name : F_PFD
                   Layer : M3
                Location : 0.0 54.6
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fout
                   Layer : M3
                Location : 57.4 0.0
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Resetn
                   Layer : M3
                Location : 113.84 51.24
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fsel[0]
                   Layer : M3
                Location : 113.84 55.72
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fsel[1]
                   Layer : M3
                Location : 113.84 54.6
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fsel[2]
                   Layer : M3
                Location : 113.84 53.48
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fsel[3]
                   Layer : M3
                Location : 113.84 52.36
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Fin
                   Layer : M3
                Location : 0.0 49.56
                   Width : 0.28
                   Depth : 1.12
                  Status : PLACED
                     USE : SIGNAL
<CMD> deselectAll
<CMD_INTERNAL> print {---# End Write PinList}
---# End Write PinList
<CMD_INTERNAL> print {---# Writing Ports to File now: FreqDiv.ports}
---# Writing Ports to File now: FreqDiv.ports
<CMD> getLogFileName
<CMD_INTERNAL> print {---# 8 Ports found}
---# 8 Ports found

*** Memory Usage v#1 (Current mem = 811.211M, initial mem = 95.977M) ***
*** Message Summary: 292 warning(s), 1 error(s)

--- Ending "Encounter" (totcpu=0:00:42.3, real=0:30:11, mem=811.2M) ---
