Warning (10268): Verilog HDL information at edge_conv.sv(27): always construct contains both blocking and non-blocking assignments File: C:/Users/USER/Desktop/MTRX3700_Assignment_2/MTRX3700A2/conv_working/edge_conv.sv Line: 27
