INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/_8to1MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _8to1MUX
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Z' is not allowed [D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/_8to1MUX.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/voter3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_voter3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_voter3
