<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv(4,10-4,19) (VERI-1328) analyzing included file '/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v'
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(6,1-121,10) (VERI-1206) overwriting previous definition of module 'manta'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3,1-121,10) (VERI-2142) previous definition of design element 'manta' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(125,1-264,10) (VERI-1206) overwriting previous definition of module 'manta.interface'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(123,1-264,10) (VERI-2142) previous definition of design element 'manta.interface' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(268,1-610,10) (VERI-1206) overwriting previous definition of module 'manta.interface.bridge_rx'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(266,1-610,10) (VERI-2142) previous definition of design element 'manta.interface.bridge_rx' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(614,1-814,10) (VERI-1206) overwriting previous definition of module 'manta.interface.bridge_tx'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(612,1-814,10) (VERI-2142) previous definition of design element 'manta.interface.bridge_tx' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(818,1-1014,10) (VERI-1206) overwriting previous definition of module 'manta.interface.uart_rx'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(816,1-1014,10) (VERI-2142) previous definition of design element 'manta.interface.uart_rx' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1018,1-1184,10) (VERI-1206) overwriting previous definition of module 'manta.interface.uart_tx'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1016,1-1184,10) (VERI-2142) previous definition of design element 'manta.interface.uart_tx' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1188,1-1402,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1186,1-1402,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1406,1-1732,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.fsm'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1404,1-1732,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.fsm' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1736,1-2103,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.fsm.registers'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1734,1-2103,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.fsm.registers' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2107,1-2918,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.sample_mem'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2105,1-2918,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.sample_mem' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2922,1-3100,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2920,1-3100,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3104,1-3213,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk.probe0_trigger'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3102,1-3213,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk.probe0_trigger' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3217,1-3326,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk.probe1_trigger'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3215,1-3326,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk.probe1_trigger' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3330,1-3439,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk.probe2_trigger'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3328,1-3439,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk.probe2_trigger' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3443,1-3552,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk.probe3_trigger'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3441,1-3552,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk.probe3_trigger' is here
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3556,1-4034,10) (VERI-1206) overwriting previous definition of module 'manta.my_logic_analyzer.trig_blk.registers'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3554,1-4034,10) (VERI-2142) previous definition of design element 'manta.my_logic_analyzer.trig_blk.registers' is here
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv(4,10-4,19) (VERI-2320) back to file '/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv(6,8-6,17) (VERI-1018) compiling module 'top_level'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv(6,1-36,10) (VERI-9000) elaborating module 'top_level'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3,1-121,10) (VERI-9000) elaborating module 'manta_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(123,1-264,10) (VERI-9000) elaborating module 'manta.interface_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1186,1-1402,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(266,1-610,10) (VERI-9000) elaborating module 'manta.interface.bridge_rx_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(612,1-814,10) (VERI-9000) elaborating module 'manta.interface.bridge_tx_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(816,1-1014,10) (VERI-9000) elaborating module 'manta.interface.uart_rx_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1016,1-1184,10) (VERI-9000) elaborating module 'manta.interface.uart_tx_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1404,1-1732,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.fsm_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2105,1-2918,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.sample_mem_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(2920,1-3100,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(1734,1-2103,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.fsm.registers_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3102,1-3213,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk.probe0_trigger_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3215,1-3326,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk.probe1_trigger_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3328,1-3439,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk.probe2_trigger_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3441,1-3552,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk.probe3_trigger_uniq_1'
INFO - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v(3554,1-4034,10) (VERI-9000) elaborating module 'manta.my_logic_analyzer.trig_blk.registers_uniq_1'
WARNING - /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv(27,14-27,15) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port 'rst'
Done: design load finished with (0) errors, and (17) warnings

</PRE></BODY></HTML>