# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AluFp.srcs/sources_1/new/ExponentAligner.vhd" \
"../../../../AluFp.srcs/sources_1/new/ExponentComparator.vhd" \
"../../../../AluFp.srcs/sources_1/new/MantissaExponentSeparator.vhd" \
"../../../../AluFp.srcs/sources_1/new/MantissaSubtractor.vhd" \
"../../../../AluFp.srcs/sources_1/new/Normalizer.vhd" \
"../../../../AluFp.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../AluFp.srcs/sources_1/new/TwosComplementConverter.vhd" \
"../../../../AluFp.srcs/sources_1/new/adder.vhd" \
"../../../../AluFp.srcs/sources_1/new/alu_subtract.vhd" \
"../../../../AluFp.srcs/sources_1/new/full_addr.vhd" \
"../../../../AluFp.srcs/sim_1/new/sub_test.vhd" \

# Do not sort compile order
nosort
