# Beta-Processor
Non-Pipelined RISC processor design in Verilog
