\begin{thebibliography}{9}
\bibitem{ourworldindata}
C. Giattino, E. Mathieu, V. Samborska, and M. Roser, ``Data Page: Exponential growth of computation in the training of notable AI systems,'' 
Our World in Data, 2023. [Online]. Available: \href{https://ourworldindata.org/grapher/exponential-growth-of-computation-in-the-training-of-notable-ai-systems}{ourworldindata.org} (accessed: Oct. 2025).

\bibitem{riscv-v-spec}
RISC-V International, ``The RISC-V Vector ISA Extension, Version 1.0,'' 2021. 
[Online]. Available: \href{https://github.com/riscv/riscv-v-spec}{GitHub: riscv-v-spec} (accessed: Jul. 2025).

\bibitem{onnx}
ONNX Project, ``Open Neural Network Exchange (ONNX),'' 2025. 
[Online]. Available: \href{https://onnx.ai/}{onnx.ai} (accessed: Oct. 2025).

\bibitem{vicuna}
Michael Platzer and Peter Puschner. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. 
In \textit{33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)}. Leibniz International Proceedings in Informatics (LIPIcs), Volume 196, pp. 1:1-1:18,
Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2021) \url{https://doi.org/10.4230/LIPIcs.ECRTS.2021.1}

\bibitem{ara}
Matteo Perotti, Matheus Cavalcante, Nils Wistoff, Renzo Andri, Lukas Cavigelli, and Luca Benini. A "New Ara" for Vector Computing: An Open Source Highly
Efficient RISC-V V 1.0 Vector Processor Design. In \textit{2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and 
Processors (ASAP)}, 2022. \url{https://doi.org/10.1109/ASAP54787.2022.00017}

\bibitem{riscv-gnu-toolchain}
RISC-V International Collaboration, ``RISC-V GNU Compiler Toolchain.'' 
[Online]. Available: \href{https://github.com/riscv-collab/riscv-gnu-toolchain}{GitHub: riscv-gnu-toolchain} (accessed: Jun. 2025).

\bibitem{qemu-riscv}
QEMU Project, ``QEMU: Open Source Machine Emulator and Virtualizer (RISC-V Target).'' 
[Online]. Available: \href{https://www.qemu.org/}{qemu.org} (accessed: Jun. 2025).

\bibitem{verilator}
W. Snyder and contributors, ``Verilator: Open-Source SystemVerilog Simulator.'' 
[Online]. Available: \href{https://www.veripool.org/verilator/}{veripool.org/verilator} (accessed: Jul. 2025).

\bibitem{vicuna-docs}
Vicuna Project, ``Vicuna Documentation,'' 2023. 
[Online]. Available: \href{https://vicuna.readthedocs.io/}{vicuna.readthedocs.io} (accessed: Jul. 2025).

\bibitem{cv32e40x}
OpenHW Group, ``CV32E40X RISC-V Core.'' 
[Online]. Available: \href{https://github.com/openhwgroup/cv32e40x}{GitHub: cv32e40x} (accessed: Jul. 2025).

\bibitem{spike-simulator}
RISC-V International, ``Spike: RISC-V ISA Simulator,'' 2024. 
[Online]. Available: \href{https://github.com/riscv-software-src/riscv-isa-sim}{GitHub: riscv-isa-sim} (accessed: Jul. 2025).





\end{thebibliography}