#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Tue Aug 27 10:03:44 2024
# Process ID: 524589
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :800.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :129185 MB
#-----------------------------------------------------------
source vivado_top.tcl
# read_verilog rtl.v
# synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top 
Command: synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 524601
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.121 ; gain = 427.617 ; free physical = 12405 ; free virtual = 122073
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module121' [/home/user/vivado_project/rtl.v:1636]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module195' [/home/user/vivado_project/rtl.v:2682]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:3445]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:3445]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:3445]
INFO: [Synth 8-6157] synthesizing module 'module420' [/home/user/vivado_project/rtl.v:4003]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module420' (0#1) [/home/user/vivado_project/rtl.v:4003]
WARNING: [Synth 8-689] width (11) of port connection 'wire425' does not match port width (4) of module 'module420' [/home/user/vivado_project/rtl.v:3997]
WARNING: [Synth 8-689] width (10) of port connection 'wire424' does not match port width (6) of module 'module420' [/home/user/vivado_project/rtl.v:3997]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (1953) of module 'module420' [/home/user/vivado_project/rtl.v:3997]
WARNING: [Synth 8-689] width (22) of port connection 'wire422' does not match port width (17) of module 'module420' [/home/user/vivado_project/rtl.v:3997]
WARNING: [Synth 8-689] width (23) of port connection 'wire423' does not match port width (14) of module 'module420' [/home/user/vivado_project/rtl.v:3997]
INFO: [Synth 8-6155] done synthesizing module 'module195' (0#1) [/home/user/vivado_project/rtl.v:2682]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (3100) of module 'module195' [/home/user/vivado_project/rtl.v:2139]
WARNING: [Synth 8-689] width (20) of port connection 'wire199' does not match port width (4) of module 'module195' [/home/user/vivado_project/rtl.v:2139]
WARNING: [Synth 8-689] width (21) of port connection 'wire198' does not match port width (9) of module 'module195' [/home/user/vivado_project/rtl.v:2139]
WARNING: [Synth 8-689] width (13) of port connection 'wire196' does not match port width (12) of module 'module195' [/home/user/vivado_project/rtl.v:2139]
INFO: [Synth 8-6157] synthesizing module 'module598' [/home/user/vivado_project/rtl.v:2216]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2451]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2451]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2451]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2451]
INFO: [Synth 8-6157] synthesizing module 'module643' [/home/user/vivado_project/rtl.v:6040]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module643' (0#1) [/home/user/vivado_project/rtl.v:6040]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (4433) of module 'module643' [/home/user/vivado_project/rtl.v:2542]
WARNING: [Synth 8-689] width (24) of port connection 'wire647' does not match port width (11) of module 'module643' [/home/user/vivado_project/rtl.v:2542]
WARNING: [Synth 8-689] width (9) of port connection 'wire646' does not match port width (6) of module 'module643' [/home/user/vivado_project/rtl.v:2542]
WARNING: [Synth 8-689] width (22) of port connection 'wire645' does not match port width (10) of module 'module643' [/home/user/vivado_project/rtl.v:2542]
WARNING: [Synth 8-689] width (24) of port connection 'wire644' does not match port width (7) of module 'module643' [/home/user/vivado_project/rtl.v:2542]
INFO: [Synth 8-6157] synthesizing module 'module962' [/home/user/vivado_project/rtl.v:4862]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module962' (0#1) [/home/user/vivado_project/rtl.v:4862]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (2772) of module 'module962' [/home/user/vivado_project/rtl.v:2543]
WARNING: [Synth 8-689] width (20) of port connection 'wire966' does not match port width (14) of module 'module962' [/home/user/vivado_project/rtl.v:2543]
WARNING: [Synth 8-689] width (24) of port connection 'wire965' does not match port width (3) of module 'module962' [/home/user/vivado_project/rtl.v:2543]
WARNING: [Synth 8-689] width (19) of port connection 'wire964' does not match port width (13) of module 'module962' [/home/user/vivado_project/rtl.v:2543]
WARNING: [Synth 8-689] width (24) of port connection 'wire963' does not match port width (14) of module 'module962' [/home/user/vivado_project/rtl.v:2543]
INFO: [Synth 8-6155] done synthesizing module 'module598' (0#1) [/home/user/vivado_project/rtl.v:2216]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (1066) of module 'module598' [/home/user/vivado_project/rtl.v:2205]
WARNING: [Synth 8-689] width (13) of port connection 'wire602' does not match port width (6) of module 'module598' [/home/user/vivado_project/rtl.v:2205]
WARNING: [Synth 8-689] width (22) of port connection 'wire601' does not match port width (7) of module 'module598' [/home/user/vivado_project/rtl.v:2205]
WARNING: [Synth 8-689] width (24) of port connection 'wire600' does not match port width (19) of module 'module598' [/home/user/vivado_project/rtl.v:2205]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (1953) of module 'module420' [/home/user/vivado_project/rtl.v:2213]
WARNING: [Synth 8-689] width (23) of port connection 'wire425' does not match port width (4) of module 'module420' [/home/user/vivado_project/rtl.v:2213]
WARNING: [Synth 8-689] width (22) of port connection 'wire422' does not match port width (17) of module 'module420' [/home/user/vivado_project/rtl.v:2213]
WARNING: [Synth 8-689] width (23) of port connection 'wire421' does not match port width (19) of module 'module420' [/home/user/vivado_project/rtl.v:2213]
INFO: [Synth 8-6155] done synthesizing module 'module121' (0#1) [/home/user/vivado_project/rtl.v:1636]
WARNING: [Synth 8-689] width (19) of port connection 'wire124' does not match port width (6) of module 'module121' [/home/user/vivado_project/rtl.v:998]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (1256) of module 'module121' [/home/user/vivado_project/rtl.v:998]
WARNING: [Synth 8-689] width (21) of port connection 'wire125' does not match port width (6) of module 'module121' [/home/user/vivado_project/rtl.v:998]
WARNING: [Synth 8-689] width (21) of port connection 'wire123' does not match port width (14) of module 'module121' [/home/user/vivado_project/rtl.v:998]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:1216]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:1216]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:1216]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg344_reg was removed.  [/home/user/vivado_project/rtl.v:3076]
WARNING: [Synth 8-6014] Unused sequential element reg933_reg was removed.  [/home/user/vivado_project/rtl.v:6405]
WARNING: [Synth 8-6014] Unused sequential element reg937_reg was removed.  [/home/user/vivado_project/rtl.v:6402]
WARNING: [Synth 8-6014] Unused sequential element reg940_reg was removed.  [/home/user/vivado_project/rtl.v:6401]
WARNING: [Synth 8-6014] Unused sequential element reg943_reg was removed.  [/home/user/vivado_project/rtl.v:6400]
WARNING: [Synth 8-6014] Unused sequential element reg945_reg was removed.  [/home/user/vivado_project/rtl.v:6399]
WARNING: [Synth 8-6014] Unused sequential element reg942_reg was removed.  [/home/user/vivado_project/rtl.v:6398]
WARNING: [Synth 8-6014] Unused sequential element reg948_reg was removed.  [/home/user/vivado_project/rtl.v:6397]
WARNING: [Synth 8-6014] Unused sequential element reg952_reg was removed.  [/home/user/vivado_project/rtl.v:6396]
WARNING: [Synth 8-6014] Unused sequential element reg954_reg was removed.  [/home/user/vivado_project/rtl.v:6395]
WARNING: [Synth 8-6014] Unused sequential element reg955_reg was removed.  [/home/user/vivado_project/rtl.v:6394]
WARNING: [Synth 8-6014] Unused sequential element reg956_reg was removed.  [/home/user/vivado_project/rtl.v:6393]
WARNING: [Synth 8-6014] Unused sequential element reg1159_reg was removed.  [/home/user/vivado_project/rtl.v:5097]
WARNING: [Synth 8-6014] Unused sequential element reg1161_reg was removed.  [/home/user/vivado_project/rtl.v:5096]
WARNING: [Synth 8-6014] Unused sequential element reg1162_reg was removed.  [/home/user/vivado_project/rtl.v:5095]
WARNING: [Synth 8-6014] Unused sequential element reg1375_reg was removed.  [/home/user/vivado_project/rtl.v:338]
WARNING: [Synth 8-6014] Unused sequential element reg1378_reg was removed.  [/home/user/vivado_project/rtl.v:336]
WARNING: [Synth 8-6014] Unused sequential element reg1384_reg was removed.  [/home/user/vivado_project/rtl.v:333]
WARNING: [Synth 8-6014] Unused sequential element reg1387_reg was removed.  [/home/user/vivado_project/rtl.v:332]
WARNING: [Synth 8-6014] Unused sequential element reg1392_reg was removed.  [/home/user/vivado_project/rtl.v:331]
WARNING: [Synth 8-3917] design top has port y[3950] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3949] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3948] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3947] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3946] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3945] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3944] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3943] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3942] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3941] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3940] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3939] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3938] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3937] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3936] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3935] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3934] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3557] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3556] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3555] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3554] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3553] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3552] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3551] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3550] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3549] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3548] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3547] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3546] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3455] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3454] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3453] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3452] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3451] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3450] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3449] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3448] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3447] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3446] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3445] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3421] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3420] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3419] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3418] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3417] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3416] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3415] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3414] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3413] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3412] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3411] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3410] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3388] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3387] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3386] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3385] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3383] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3382] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3381] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3380] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3313] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3312] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3311] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3310] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3274] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3273] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3272] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3271] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3270] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3269] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3268] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3267] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3266] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3265] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3264] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3263] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3262] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3261] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3260] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3259] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3258] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3257] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3256] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3255] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3254] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3253] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3252] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3156] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3155] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3154] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3153] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3152] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3151] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3150] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3149] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3148] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2082.090 ; gain = 609.586 ; free physical = 12200 ; free virtual = 121872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.902 ; gain = 627.398 ; free physical = 12201 ; free virtual = 121872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1802-lsvc4072-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvp1802-lsvc4072-2MP-e-S
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2107.906 ; gain = 635.402 ; free physical = 12200 ; free virtual = 121871
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar429' [/home/user/vivado_project/rtl.v:4317]
WARNING: [Synth 8-327] inferring latch for variable 'forvar434' [/home/user/vivado_project/rtl.v:4313]
WARNING: [Synth 8-327] inferring latch for variable 'forvar441' [/home/user/vivado_project/rtl.v:4308]
WARNING: [Synth 8-327] inferring latch for variable 'forvar461' [/home/user/vivado_project/rtl.v:4297]
WARNING: [Synth 8-327] inferring latch for variable 'forvar453' [/home/user/vivado_project/rtl.v:4303]
WARNING: [Synth 8-327] inferring latch for variable 'forvar445' [/home/user/vivado_project/rtl.v:4293]
WARNING: [Synth 8-327] inferring latch for variable 'forvar447' [/home/user/vivado_project/rtl.v:4292]
WARNING: [Synth 8-327] inferring latch for variable 'forvar565' [/home/user/vivado_project/rtl.v:4240]
WARNING: [Synth 8-327] inferring latch for variable 'forvar212' [/home/user/vivado_project/rtl.v:3153]
WARNING: [Synth 8-327] inferring latch for variable 'forvar203' [/home/user/vivado_project/rtl.v:3150]
WARNING: [Synth 8-327] inferring latch for variable 'forvar218' [/home/user/vivado_project/rtl.v:3148]
WARNING: [Synth 8-327] inferring latch for variable 'forvar223' [/home/user/vivado_project/rtl.v:3141]
WARNING: [Synth 8-327] inferring latch for variable 'forvar237' [/home/user/vivado_project/rtl.v:3137]
WARNING: [Synth 8-327] inferring latch for variable 'forvar246' [/home/user/vivado_project/rtl.v:3131]
WARNING: [Synth 8-327] inferring latch for variable 'forvar247' [/home/user/vivado_project/rtl.v:3127]
WARNING: [Synth 8-327] inferring latch for variable 'forvar331' [/home/user/vivado_project/rtl.v:3082]
WARNING: [Synth 8-327] inferring latch for variable 'forvar336' [/home/user/vivado_project/rtl.v:3080]
WARNING: [Synth 8-327] inferring latch for variable 'forvar384' [/home/user/vivado_project/rtl.v:3058]
WARNING: [Synth 8-327] inferring latch for variable 'forvar386' [/home/user/vivado_project/rtl.v:3057]
WARNING: [Synth 8-327] inferring latch for variable 'forvar390' [/home/user/vivado_project/rtl.v:3054]
WARNING: [Synth 8-327] inferring latch for variable 'forvar392' [/home/user/vivado_project/rtl.v:3053]
WARNING: [Synth 8-5577] Initial value set on signal reg676 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:6187]
WARNING: [Synth 8-5577] Initial value set on signal reg758 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:6151]
WARNING: [Synth 8-327] inferring latch for variable 'forvar653' [/home/user/vivado_project/rtl.v:6713]
WARNING: [Synth 8-327] inferring latch for variable 'forvar672' [/home/user/vivado_project/rtl.v:6705]
WARNING: [Synth 8-327] inferring latch for variable 'forvar683' [/home/user/vivado_project/rtl.v:6699]
WARNING: [Synth 8-327] inferring latch for variable 'forvar685' [/home/user/vivado_project/rtl.v:6697]
WARNING: [Synth 8-327] inferring latch for variable 'forvar688' [/home/user/vivado_project/rtl.v:6696]
WARNING: [Synth 8-327] inferring latch for variable 'forvar717' [/home/user/vivado_project/rtl.v:6679]
WARNING: [Synth 8-327] inferring latch for variable 'forvar719' [/home/user/vivado_project/rtl.v:6678]
WARNING: [Synth 8-327] inferring latch for variable 'forvar718' [/home/user/vivado_project/rtl.v:6675]
WARNING: [Synth 8-327] inferring latch for variable 'forvar720' [/home/user/vivado_project/rtl.v:6674]
WARNING: [Synth 8-327] inferring latch for variable 'forvar733' [/home/user/vivado_project/rtl.v:6667]
WARNING: [Synth 8-327] inferring latch for variable 'forvar736' [/home/user/vivado_project/rtl.v:6664]
WARNING: [Synth 8-327] inferring latch for variable 'forvar745' [/home/user/vivado_project/rtl.v:6658]
WARNING: [Synth 8-327] inferring latch for variable 'forvar749' [/home/user/vivado_project/rtl.v:6654]
WARNING: [Synth 8-327] inferring latch for variable 'forvar748' [/home/user/vivado_project/rtl.v:6651]
WARNING: [Synth 8-327] inferring latch for variable 'forvar757' [/home/user/vivado_project/rtl.v:6648]
WARNING: [Synth 8-327] inferring latch for variable 'forvar764' [/home/user/vivado_project/rtl.v:6645]
WARNING: [Synth 8-327] inferring latch for variable 'forvar785' [/home/user/vivado_project/rtl.v:6632]
WARNING: [Synth 8-327] inferring latch for variable 'forvar796' [/home/user/vivado_project/rtl.v:6628]
WARNING: [Synth 8-327] inferring latch for variable 'forvar820' [/home/user/vivado_project/rtl.v:6616]
WARNING: [Synth 8-327] inferring latch for variable 'forvar825' [/home/user/vivado_project/rtl.v:6614]
WARNING: [Synth 8-327] inferring latch for variable 'forvar831' [/home/user/vivado_project/rtl.v:6611]
WARNING: [Synth 8-327] inferring latch for variable 'forvar821' [/home/user/vivado_project/rtl.v:6608]
WARNING: [Synth 8-327] inferring latch for variable 'forvar848' [/home/user/vivado_project/rtl.v:6600]
WARNING: [Synth 8-327] inferring latch for variable 'forvar878' [/home/user/vivado_project/rtl.v:6581]
WARNING: [Synth 8-327] inferring latch for variable 'forvar910' [/home/user/vivado_project/rtl.v:6561]
WARNING: [Synth 8-327] inferring latch for variable 'forvar911' [/home/user/vivado_project/rtl.v:6555]
WARNING: [Synth 8-327] inferring latch for variable 'forvar918' [/home/user/vivado_project/rtl.v:6554]
WARNING: [Synth 8-327] inferring latch for variable 'forvar942' [/home/user/vivado_project/rtl.v:6544]
WARNING: [Synth 8-327] inferring latch for variable 'forvar944' [/home/user/vivado_project/rtl.v:6543]
WARNING: [Synth 8-327] inferring latch for variable 'forvar938' [/home/user/vivado_project/rtl.v:6541]
WARNING: [Synth 8-327] inferring latch for variable 'forvar969' [/home/user/vivado_project/rtl.v:5294]
WARNING: [Synth 8-327] inferring latch for variable 'forvar976' [/home/user/vivado_project/rtl.v:5292]
WARNING: [Synth 8-327] inferring latch for variable 'forvar998' [/home/user/vivado_project/rtl.v:5279]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1002' [/home/user/vivado_project/rtl.v:5276]
WARNING: [Synth 8-327] inferring latch for variable 'forvar997' [/home/user/vivado_project/rtl.v:5272]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1040' [/home/user/vivado_project/rtl.v:5257]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1041' [/home/user/vivado_project/rtl.v:5254]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1048' [/home/user/vivado_project/rtl.v:5251]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1054' [/home/user/vivado_project/rtl.v:5247]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1057' [/home/user/vivado_project/rtl.v:5246]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1066' [/home/user/vivado_project/rtl.v:5237]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1071' [/home/user/vivado_project/rtl.v:5233]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1083' [/home/user/vivado_project/rtl.v:5227]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1092' [/home/user/vivado_project/rtl.v:5224]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1106' [/home/user/vivado_project/rtl.v:5214]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1105' [/home/user/vivado_project/rtl.v:5212]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1115' [/home/user/vivado_project/rtl.v:5208]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1146' [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1150' [/home/user/vivado_project/rtl.v:5191]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1156' [/home/user/vivado_project/rtl.v:5188]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1149' [/home/user/vivado_project/rtl.v:5186]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1157' [/home/user/vivado_project/rtl.v:5183]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1175' [/home/user/vivado_project/rtl.v:2358]
WARNING: [Synth 8-327] inferring latch for variable 'forvar136' [/home/user/vivado_project/rtl.v:1831]
WARNING: [Synth 8-327] inferring latch for variable 'forvar131' [/home/user/vivado_project/rtl.v:1828]
WARNING: [Synth 8-327] inferring latch for variable 'forvar143' [/home/user/vivado_project/rtl.v:1826]
WARNING: [Synth 8-327] inferring latch for variable 'forvar148' [/home/user/vivado_project/rtl.v:1822]
WARNING: [Synth 8-327] inferring latch for variable 'forvar187' [/home/user/vivado_project/rtl.v:1800]
WARNING: [Synth 8-327] inferring latch for variable 'forvar20' [/home/user/vivado_project/rtl.v:618]
WARNING: [Synth 8-327] inferring latch for variable 'forvar23' [/home/user/vivado_project/rtl.v:617]
WARNING: [Synth 8-327] inferring latch for variable 'forvar28' [/home/user/vivado_project/rtl.v:614]
WARNING: [Synth 8-327] inferring latch for variable 'forvar85' [/home/user/vivado_project/rtl.v:577]
WARNING: [Synth 8-327] inferring latch for variable 'forvar96' [/home/user/vivado_project/rtl.v:572]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1293' [/home/user/vivado_project/rtl.v:515]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1292' [/home/user/vivado_project/rtl.v:512]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1308' [/home/user/vivado_project/rtl.v:505]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1313' [/home/user/vivado_project/rtl.v:501]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1319' [/home/user/vivado_project/rtl.v:496]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1352' [/home/user/vivado_project/rtl.v:480]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1354' [/home/user/vivado_project/rtl.v:477]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1368' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1373' [/home/user/vivado_project/rtl.v:458]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.633 ; gain = 1353.129 ; free physical = 11514 ; free virtual = 121189
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 5     
	   3 Input   24 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 5     
	   3 Input   22 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 3     
	   3 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 3     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 12    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     31 Bit         XORs := 1     
	   2 Input     28 Bit         XORs := 1     
	   2 Input     27 Bit         XORs := 1     
	   2 Input     26 Bit         XORs := 1     
	   2 Input     25 Bit         XORs := 7     
	   2 Input     24 Bit         XORs := 13    
	   2 Input     23 Bit         XORs := 10    
	   2 Input     22 Bit         XORs := 10    
	   2 Input     21 Bit         XORs := 9     
	   2 Input     20 Bit         XORs := 4     
	   2 Input     19 Bit         XORs := 6     
	   2 Input     18 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 5     
	   2 Input     16 Bit         XORs := 13    
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 7     
	   2 Input     13 Bit         XORs := 4     
	   2 Input     12 Bit         XORs := 8     
	   2 Input     11 Bit         XORs := 3     
	   3 Input     11 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 7     
	   2 Input      9 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 7     
	   2 Input      7 Bit         XORs := 8     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---XORs : 
	               39 Bit    Wide XORs := 1     
	               29 Bit    Wide XORs := 2     
	               27 Bit    Wide XORs := 1     
	               26 Bit    Wide XORs := 1     
	               25 Bit    Wide XORs := 11    
	               24 Bit    Wide XORs := 7     
	               23 Bit    Wide XORs := 5     
	               22 Bit    Wide XORs := 12    
	               21 Bit    Wide XORs := 12    
	               20 Bit    Wide XORs := 4     
	               19 Bit    Wide XORs := 7     
	               18 Bit    Wide XORs := 7     
	               17 Bit    Wide XORs := 8     
	               16 Bit    Wide XORs := 7     
	               15 Bit    Wide XORs := 8     
	               14 Bit    Wide XORs := 5     
	               13 Bit    Wide XORs := 10    
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 3     
	               10 Bit    Wide XORs := 9     
	                9 Bit    Wide XORs := 9     
	                8 Bit    Wide XORs := 11    
	                7 Bit    Wide XORs := 13    
	                6 Bit    Wide XORs := 9     
	                5 Bit    Wide XORs := 7     
	                4 Bit    Wide XORs := 12    
	                3 Bit    Wide XORs := 8     
	                2 Bit    Wide XORs := 9     
	                1 Bit    Wide XORs := 32    
+---Registers : 
	               25 Bit    Registers := 39    
	               24 Bit    Registers := 38    
	               23 Bit    Registers := 36    
	               22 Bit    Registers := 40    
	               21 Bit    Registers := 41    
	               20 Bit    Registers := 38    
	               19 Bit    Registers := 32    
	               18 Bit    Registers := 37    
	               17 Bit    Registers := 41    
	               16 Bit    Registers := 59    
	               15 Bit    Registers := 43    
	               14 Bit    Registers := 39    
	               13 Bit    Registers := 43    
	               12 Bit    Registers := 54    
	               11 Bit    Registers := 33    
	               10 Bit    Registers := 52    
	                9 Bit    Registers := 53    
	                8 Bit    Registers := 55    
	                7 Bit    Registers := 42    
	                6 Bit    Registers := 53    
	                5 Bit    Registers := 55    
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 58    
+---Multipliers : 
	               8x25  Multipliers := 1     
	              16x24  Multipliers := 1     
	               7x18  Multipliers := 2     
	               8x23  Multipliers := 1     
	              23x23  Multipliers := 1     
	               1x23  Multipliers := 1     
	               7x22  Multipliers := 2     
	               6x20  Multipliers := 1     
	              20x20  Multipliers := 1     
	              13x13  Multipliers := 1     
	               6x19  Multipliers := 2     
	              17x19  Multipliers := 2     
	              11x18  Multipliers := 1     
	               1x18  Multipliers := 1     
	               8x17  Multipliers := 1     
	               1x17  Multipliers := 1     
	               5x17  Multipliers := 2     
	               6x16  Multipliers := 1     
	              14x16  Multipliers := 1     
	               1x16  Multipliers := 1     
	              11x15  Multipliers := 1     
	               1x14  Multipliers := 1     
	               8x14  Multipliers := 1     
	              10x14  Multipliers := 1     
	               6x13  Multipliers := 1     
	               4x13  Multipliers := 1     
	               1x13  Multipliers := 1     
	               7x11  Multipliers := 1     
	              10x10  Multipliers := 1     
	               7x10  Multipliers := 1     
	                1x7  Multipliers := 1     
	                1x8  Multipliers := 1     
	                6x6  Multipliers := 2     
	                1x5  Multipliers := 2     
	                1x4  Multipliers := 1     
	                1x1  Multipliers := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 73    
	   3 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 65    
	   3 Input   24 Bit        Muxes := 2     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 77    
	   3 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 65    
	   5 Input   22 Bit        Muxes := 2     
	   3 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 59    
	   3 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 75    
	   4 Input   20 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 82    
	   2 Input   18 Bit        Muxes := 47    
	   3 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 72    
	   3 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 127   
	   3 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 56    
	   5 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 66    
	   3 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 112   
	   3 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 1     
	   6 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 73    
	   3 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 48    
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 125   
	   3 Input   10 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 81    
	   4 Input    9 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 168   
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 53    
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 77    
	   2 Input    5 Bit        Muxes := 62    
	   2 Input    4 Bit        Muxes := 63    
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 86    
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 41    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 210   
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 14352 (col length:149)
BRAMs: 9882 (col length: RAMB18 600 RAMB36 300)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
