<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='430' type='const CodeGenRegister::Vec &amp; llvm::CodeGenRegisterClass::getMembers() const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='452' u='c' c='_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='428'>// Get the set of registers.  This set contains the same registers as
    // getOrder(0).</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='888' u='c' c='_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='888' u='c' c='_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='889' u='c' c='_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='889' u='c' c='_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='913' u='c' c='_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='913' u='c' c='_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='915' u='c' c='_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='915' u='c' c='_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='986' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='986' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1045' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1045' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1590' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2089' u='c' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2131' u='c' c='_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2132' u='c' c='_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2165' u='c' c='_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2189' u='c' c='_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2225' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='204' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1633' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1638' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
