<stg><name>seedInitialization</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:0 %seed_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %seed

]]></Node>
<StgValue><ssdm name="seed_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="6">
<![CDATA[
codeRepl:1 %zext_ln0 = zext i6 %seed_read

]]></Node>
<StgValue><ssdm name="zext_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:2 %mt_reg_V = add i17 %zext_ln0, i17 69069

]]></Node>
<StgValue><ssdm name="mt_reg_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:3 %zext_ln610 = zext i17 %mt_reg_V

]]></Node>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:4 %this_mt_even_0_addr = getelementptr i32 %this_mt_even_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_mt_even_0_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
codeRepl:5 %store_ln616 = store i32 %zext_ln610, i9 %this_mt_even_0_addr

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:6 %this_mt_even_1_addr = getelementptr i32 %this_mt_even_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_mt_even_1_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
codeRepl:7 %store_ln617 = store i32 %zext_ln610, i9 %this_mt_even_1_addr

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:8 %call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:8 %call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:9 %this_mt_odd_0_addr = getelementptr i32 %this_mt_odd_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:10 %this_mt_odd_0_load = load i9 %this_mt_odd_0_addr

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_load"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:11 %this_mt_even_0_addr_1 = getelementptr i32 %this_mt_even_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_mt_even_0_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:12 %this_mt_even_0_load = load i9 %this_mt_even_0_addr_1

]]></Node>
<StgValue><ssdm name="this_mt_even_0_load"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:13 %this_mt_odd_0_addr_1 = getelementptr i32 %this_mt_odd_0, i64 0, i64 198

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:14 %this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:10 %this_mt_odd_0_load = load i9 %this_mt_odd_0_addr

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_load"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:12 %this_mt_even_0_load = load i9 %this_mt_even_0_addr_1

]]></Node>
<StgValue><ssdm name="this_mt_even_0_load"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
codeRepl:14 %this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_load_1"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
codeRepl:15 %newret = insertvalue i128 <undef>, i32 %zext_ln610

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
codeRepl:16 %newret2 = insertvalue i128 %newret, i32 %this_mt_odd_0_load

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
codeRepl:17 %newret4 = insertvalue i128 %newret2, i32 %this_mt_even_0_load

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
codeRepl:18 %newret6 = insertvalue i128 %newret4, i32 %this_mt_odd_0_load_1

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="128">
<![CDATA[
codeRepl:19 %ret_ln610 = ret i128 %newret6

]]></Node>
<StgValue><ssdm name="ret_ln610"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
