Physical Blocks Graph
--------------------------------------------

type EMPTY
type io
	Physical Block: type "io"  index 0  num_children 1
	Input Ports: total ports 1
		Port "outpad": num_pins 1 type 0 parent name "io"
		Pin 0 port name "outpad" num input edges 0 num output edges 1 parent type "io" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "outpad"
				Output edge outputs
				pin number 0 port_name "outpad" parent type "outpad" parent index 0
	Output Ports: total ports 1
		Port "inpad": num_pins 1 type 1 parent name "io"
		Pin 0 port name "inpad" num input edges 1 num output edges 0 parent type "io" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "inpad"
				Input edge outputs
				pin number 0 port_name "inpad" parent type "io" parent index 0
	Clock Ports: total ports 1
		Port "clock": num_pins 1 type 0 parent name "io"
		Pin 0 port name "clock" num input edges 0 num output edges 0 parent type "io" parent index 0
			pin class -1 
	Input class 0: 1 pins, Input class 1: 0 pins, 
	Output class 0: 1 pins, Output class 1: 0 pins, 
	Children:
		Physical Block: type "inpad"  index 0  num_children 1
			Parent Block: type "io" index 0 
		Input Ports: total ports 0
				Output Ports: total ports 1
				Port "inpad": num_pins 1 type 1 parent name "inpad"
			Pin 0 port name "inpad" num input edges 0 num output edges 1 parent type "inpad" parent index 0
				pin class (depth, pin class): (0 0), 
				connectable input pins within depth 0: 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "inpad"
					Output edge outputs
					pin number 0 port_name "inpad" parent type "io" parent index 0
		Clock Ports: total ports 0
				
		
		Physical Block: type "outpad"  index 0  num_children 1
			Parent Block: type "io" index 0 
		Input Ports: total ports 1
				Port "outpad": num_pins 1 type 0 parent name "outpad"
			Pin 0 port name "outpad" num input edges 1 num output edges 0 parent type "outpad" parent index 0
				pin class (depth, pin class): (0 0), 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "outpad"
					Input edge outputs
					pin number 0 port_name "outpad" parent type "outpad" parent index 0
		Output Ports: total ports 0
				Clock Ports: total ports 0
				
		
type clb
	Physical Block: type "clb"  index 0  num_children 1
	Input Ports: total ports 1
		Port "I": num_pins 40 type 0 parent name "clb"
		Pin 0 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 1 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 2 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 3 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 4 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 5 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 6 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 7 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 8 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 9 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 10 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 11 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 12 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 13 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 14 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 15 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 16 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 17 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 18 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 19 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 20 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 21 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 22 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 23 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 24 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 25 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 26 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 27 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 28 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 29 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 30 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 31 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 32 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 33 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 34 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 35 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 36 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 36 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 37 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 37 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 38 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 38 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
		Pin 39 port name "I" num input edges 0 num output edges 60 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 1
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 1
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 1
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 1
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 1
			Output edge 11 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 1
			Output edge 12 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 2
			Output edge 13 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 2
			Output edge 14 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 2
			Output edge 15 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 2
			Output edge 16 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 2
			Output edge 17 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 2
			Output edge 18 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 3
			Output edge 19 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 3
			Output edge 20 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 3
			Output edge 21 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 3
			Output edge 22 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 3
			Output edge 23 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 3
			Output edge 24 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 4
			Output edge 25 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 4
			Output edge 26 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 4
			Output edge 27 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 4
			Output edge 28 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 4
			Output edge 29 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 4
			Output edge 30 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 5
			Output edge 31 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 5
			Output edge 32 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 5
			Output edge 33 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 5
			Output edge 34 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 5
			Output edge 35 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 5
			Output edge 36 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 6
			Output edge 37 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 6
			Output edge 38 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 6
			Output edge 39 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 6
			Output edge 40 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 6
			Output edge 41 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 6
			Output edge 42 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 7
			Output edge 43 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 7
			Output edge 44 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 7
			Output edge 45 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 7
			Output edge 46 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 7
			Output edge 47 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 7
			Output edge 48 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 8
			Output edge 49 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 8
			Output edge 50 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 8
			Output edge 51 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 8
			Output edge 52 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 8
			Output edge 53 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 8
			Output edge 54 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 0 port_name "in" parent type "fle" parent index 9
			Output edge 55 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 1 port_name "in" parent type "fle" parent index 9
			Output edge 56 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 2 port_name "in" parent type "fle" parent index 9
			Output edge 57 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 3 port_name "in" parent type "fle" parent index 9
			Output edge 58 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 4 port_name "in" parent type "fle" parent index 9
			Output edge 59 num inputs 1 num outputs 1
				Output edge inputs
				pin number 39 port_name "I"
				Output edge outputs
				pin number 5 port_name "in" parent type "fle" parent index 9
	Output Ports: total ports 1
		Port "O": num_pins 10 type 1 parent name "clb"
		Pin 0 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "O" parent type "clb" parent index 0
		Pin 1 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 1 port_name "O" parent type "clb" parent index 0
		Pin 2 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 2 port_name "O" parent type "clb" parent index 0
		Pin 3 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 3 port_name "O" parent type "clb" parent index 0
		Pin 4 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 4 port_name "O" parent type "clb" parent index 0
		Pin 5 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 5 port_name "O" parent type "clb" parent index 0
		Pin 6 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 6 port_name "O" parent type "clb" parent index 0
		Pin 7 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 7 port_name "O" parent type "clb" parent index 0
		Pin 8 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 8 port_name "O" parent type "clb" parent index 0
		Pin 9 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 9 port_name "O" parent type "clb" parent index 0
	Clock Ports: total ports 1
		Port "clk": num_pins 1 type 0 parent name "clb"
		Pin 0 port name "clk" num input edges 0 num output edges 10 parent type "clb" parent index 0
			pin class 1 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 3
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 4
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 5
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 6
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 7
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 8
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "fle" parent index 9
	Input class 0: 40 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
	Output class 0: 10 pins, Output class 1: 0 pins, 
	Children:
		Physical Block: type "fle"  index 0  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 0 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 1  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 1
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 1 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 1
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 2  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 2
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 2 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 2
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 3  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 3
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 3 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 3
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 4  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 4
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 4 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 4
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 5  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 5
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 5 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 5
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 6  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 6 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 6
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 6 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 6
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 7  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 7 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 7
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 7 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 7
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 8  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 8
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 8 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 8
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 8
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 8 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 8
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
		Physical Block: type "fle"  index 9  num_children 10
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 6 type 0 parent name "fle"
			Pin 0 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "ble6" parent index 0
			Pin 1 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "ble6" parent index 0
			Pin 2 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "ble6" parent index 0
			Pin 3 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "ble6" parent index 0
			Pin 4 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "in"
					Output edge outputs
					pin number 4 port_name "in" parent type "ble6" parent index 0
			Pin 5 port name "in" num input edges 50 num output edges 1 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 4 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 5 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 6 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 7 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 8 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 9 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 10 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 11 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 12 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 13 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 14 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 15 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 16 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 17 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 18 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 19 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 20 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 21 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 22 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 23 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 24 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 25 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 26 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 27 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 28 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 29 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 30 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 31 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 32 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 33 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 34 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 35 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 36 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 37 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 38 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 39 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "I"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 40 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 41 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 42 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 43 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 44 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 45 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 46 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 47 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 48 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Input edge 49 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "in"
					Output edge outputs
					pin number 5 port_name "in" parent type "ble6" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "fle"
			Pin 0 port name "out" num input edges 1 num output edges 61 parent type "fle" parent index 9
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 0
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 0
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 0
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 0
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 0
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 1
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 1
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 1
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 1
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 1
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 1
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 2
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 2
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 2
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 2
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 2
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 2
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 3
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 3
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 3
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 3
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 3
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 3
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 4
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 4
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 4
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 4
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 4
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 4
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 5
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 5
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 5
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 5
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 5
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 5
				Output edge 36 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 6
				Output edge 37 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 6
				Output edge 38 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 6
				Output edge 39 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 6
				Output edge 40 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 6
				Output edge 41 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 6
				Output edge 42 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 7
				Output edge 43 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 7
				Output edge 44 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 7
				Output edge 45 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 7
				Output edge 46 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 7
				Output edge 47 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 7
				Output edge 48 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 8
				Output edge 49 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 8
				Output edge 50 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 8
				Output edge 51 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 8
				Output edge 52 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 8
				Output edge 53 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 8
				Output edge 54 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "in" parent type "fle" parent index 9
				Output edge 55 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "in" parent type "fle" parent index 9
				Output edge 56 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "in" parent type "fle" parent index 9
				Output edge 57 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "in" parent type "fle" parent index 9
				Output edge 58 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "in" parent type "fle" parent index 9
				Output edge 59 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "in" parent type "fle" parent index 9
				Output edge 60 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 9 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "fle"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "fle" parent index 9
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "fle" parent index 9
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ble6" parent index 0
		Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "ble6"  index 0  num_children 1
				Parent Block: type "fle" index 9 
			Input Ports: total ports 1
						Port "in": num_pins 6 type 0 parent name "ble6"
				Pin 0 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut6" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut6" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut6" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut6" parent index 0
				Pin 4 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "in"
						Input edge outputs
						pin number 4 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "in"
						Output edge outputs
						pin number 4 port_name "in" parent type "lut6" parent index 0
				Pin 5 port name "in" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "in"
						Input edge outputs
						pin number 5 port_name "in" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "in"
						Output edge outputs
						pin number 5 port_name "in" parent type "lut6" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "ble6"
				Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble6" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "Q"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "fle" parent index 9
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ble6"
				Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble6" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ble6" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "clk"
						Output edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			Input class 0: 6 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut6"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 6 type 0 parent name "lut6"
					Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "in"
							Output edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "in"
							Output edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "in"
							Output edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "in"
							Output edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
					Pin 4 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 4 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "in"
							Output edge outputs
							pin number 4 port_name "in" parent type "lut" parent index 0
					Pin 5 port name "in" num input edges 1 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 5 port_name "in" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "in"
							Output edge outputs
							pin number 5 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut6"
					Pin 0 port name "out" num input edges 7 num output edges 2 parent type "lut6" parent index 0
						pin class 0 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 1 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 2 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 3 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 4 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 5 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "in"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Input edge 6 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "out" parent type "lut6" parent index 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
						Output edge 1 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 0
								Input class 0: 6 pins, Input class 1: 0 pins, 
				Output class 0: 1 pins, Output class 1: 0 pins, 
				Children:
					Physical Block: type "lut"  index 0  num_children 1
						Parent Block: type "lut6" index 0 
					Input Ports: total ports 1
										Port "in": num_pins 6 type 0 parent name "lut"
						Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 0 port_name "in"
								Input edge outputs
								pin number 0 port_name "in" parent type "lut" parent index 0
						Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 1 port_name "in"
								Input edge outputs
								pin number 1 port_name "in" parent type "lut" parent index 0
						Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 2 port_name "in"
								Input edge outputs
								pin number 2 port_name "in" parent type "lut" parent index 0
						Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 3 port_name "in"
								Input edge outputs
								pin number 3 port_name "in" parent type "lut" parent index 0
						Pin 4 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 4 port_name "in"
								Input edge outputs
								pin number 4 port_name "in" parent type "lut" parent index 0
						Pin 5 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							Input edge 0 num inputs 1 num outputs 1
								Input edge inputs
								pin number 5 port_name "in"
								Input edge outputs
								pin number 5 port_name "in" parent type "lut" parent index 0
					Output Ports: total ports 1
										Port "out": num_pins 1 type 1 parent name "lut"
						Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
							pin class (depth, pin class): (0 0), (1 0), (2 0), (3 0), 
							connectable input pins within depth 0: 70
								pb_graph_node ff[0].D[0] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node ff[0].D[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[1] 
								pb_graph_node lut[0].in[2] 
								pb_graph_node lut[0].in[3] 
								pb_graph_node lut[0].in[4] 
								pb_graph_node lut[0].in[5] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
								pb_graph_node lut[0].in[0] 
							connectable input pins within depth 1: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 2: 1
								pb_graph_node ff[0].D[0] 
							connectable input pins within depth 3: 0
							Output edge 0 num inputs 1 num outputs 1
								Output edge inputs
								pin number 0 port_name "out"
								Output edge outputs
								pin number 0 port_name "out" parent type "lut6" parent index 0
					Clock Ports: total ports 0
										
					
				Physical Block: type "ff"  index 0  num_children 1
					Parent Block: type "ble6" index 0 
				Input Ports: total ports 1
								Port "D": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "out"
							Input edge outputs
							pin number 0 port_name "D" parent type "ff" parent index 0
				Output Ports: total ports 1
								Port "Q": num_pins 1 type 1 parent name "ff"
					Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 70
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node ff[0].D[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[1] 
							pb_graph_node lut[0].in[2] 
							pb_graph_node lut[0].in[3] 
							pb_graph_node lut[0].in[4] 
							pb_graph_node lut[0].in[5] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
							pb_graph_node lut[0].in[0] 
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "Q"
							Output edge outputs
							pin number 0 port_name "out" parent type "ble6" parent index 0
				Clock Ports: total ports 1
								Port "clk": num_pins 1 type 0 parent name "ff"
					Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "clk"
							Input edge outputs
							pin number 0 port_name "clk" parent type "ff" parent index 0
				
				
