@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Found inferred clock clk_div4|clk_divider_inferred_clock[1] which controls 7170 sequential elements including ahb0.r\.hmasterlock. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Found inferred clock chk_control|CS_inferred_clock[1] which controls 76903 sequential elements including l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.m\.dci\.enaddr. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":25:6:25:7|Found inferred clock leon3mp|clk which controls 2 sequential elements including clk_div.clk_divider[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: BN169 |Cyclic dependency detected among libraries: 
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
