Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:46:34 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_51_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.914ns (27.994%)  route 2.351ns (72.006%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 6.627 - 4.000 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.131ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.026ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6791, routed)        2.207     3.144    Delay1No22_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y197       FDCE                                         r  Delay1No22_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y197       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.221 r  Delay1No22_instance/Y_reg[26]/Q
                         net (fo=11, routed)          0.335     3.556    Delay1No22_instance/Q[26]
    SLICE_X127Y195       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.704 r  Delay1No22_instance/geqOp_carry__0_i_11__7/O
                         net (fo=1, routed)           0.011     3.715    Sum1Tree2_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X127Y195       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.870 r  Sum1Tree2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.896    Sum1Tree2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.948 r  Sum1Tree2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.209     4.157    Delay1No23_instance/CO[0]
    SLICE_X128Y196       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.292 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.392     4.684    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X126Y196       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     4.721 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.239     4.960    Delay1No22_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X127Y196       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.059 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__7/O
                         net (fo=34, routed)          0.500     5.559    Delay1No23_instance/shiftVal__5[0]
    SLICE_X126Y186       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     5.596 r  Delay1No23_instance/shiftedFracY_d1[36]_i_2__7/O
                         net (fo=4, routed)           0.371     5.967    Delay1No22_instance/level2[7]
    SLICE_X129Y187       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.090 r  Delay1No22_instance/shiftedFracY_d1[36]_i_1__7/O
                         net (fo=2, routed)           0.196     6.286    Delay1No22_instance/level4__0[4]
    SLICE_X128Y184       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.337 r  Delay1No22_instance/shiftedFracY_d1[20]_i_1__7/O
                         net (fo=1, routed)           0.072     6.409    Sum1Tree2_1_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X128Y184       FDRE                                         r  Sum1Tree2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6791, routed)        1.980     6.627    Sum1Tree2_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y184       FDRE                                         r  Sum1Tree2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.451     7.078    
                         clock uncertainty           -0.035     7.042    
    SLICE_X128Y184       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.067    Sum1Tree2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  0.658    




