
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of full adder design.

---

## âœ… Day 01 â€“ full adder (All Modeling Styles)

 

![full adder](./images/schematic.png)

**Description:**  
 the full adder with gate level , beBehavioral , data flow has same schematic



###  Structural Modeling

![Structural Diagram](./images/structural.png)



###  Structural Description

![Structural Description](./images/strutral_2.png)

**Description:**  
 the full adder with structural flow.

---

### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/simulation.png)

**Description:**  
simulation results.


