
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2310)
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\lm32_cpu'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v' to AST representation.
Generating RTLIL representation for module `\lm32_decoder'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_load_store_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v' to AST representation.
Generating RTLIL representation for module `\lm32_adder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v' to AST representation.
Generating RTLIL representation for module `\lm32_addsub'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v' to AST representation.
Generating RTLIL representation for module `\lm32_logic_op'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v' to AST representation.
Generating RTLIL representation for module `\lm32_shifter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v' to AST representation.
Generating RTLIL representation for module `\lm32_multiplier'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v' to AST representation.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v' to AST representation.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_dp_ram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v' to AST representation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing ATTRMAP pass (move or copy attributes).

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$344cfccdd08a26bfccecd7f1878173fceaab3633\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.
Parameter \eba_reset = 537001984

21.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 537001984
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=537001984'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

21.2.5. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Found cached RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.

21.2.7. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit

21.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit
Removing unused module `$paramod$344cfccdd08a26bfccecd7f1878173fceaab3633\lm32_instruction_unit'.
Removing unused module `\lm32_dp_ram'.
Removing unused module `\lm32_ram'.
Removing unused module `\lm32_multiplier'.
Removing unused module `\lm32_shifter'.
Removing unused module `\lm32_load_store_unit'.
Removing unused module `\lm32_instruction_unit'.
Removing unused module `\lm32_cpu'.
Removed 8 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1971$1494'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
Cleaned up 2 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 24 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1272$1232 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1261$1231 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1250$1230 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1239$1229 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1228$1228 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1217$1227 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1206$1226 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1195$1225 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:715$817 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:685$806 in module top.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1961 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1958 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1951 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1831 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1735 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1731 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1711 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2030 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742 in module lm32_interrupt.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705 in module lm32_mc_arithmetic.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1626 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1625 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1624 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534 in module lm32_adder.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443 in module lm32_decoder.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 259 assignments to connections.

21.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:592$1493'.
  Set init value: \regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:591$1492'.
  Set init value: \regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:590$1491'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:589$1490'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:588$1489'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:587$1488'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:586$1487'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:585$1486'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:584$1485'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:583$1484'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:561$1483'.
  Set init value: \csrbankarray_interface6_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:544$1482'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:479$1481'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:462$1480'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:445$1479'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:441$1478'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:437$1477'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:400$1476'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:387$1475'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:383$1474'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:380$1473'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:379$1472'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:378$1471'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:377$1470'.
  Set init value: \grant = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:371$1469'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:367$1468'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:364$1467'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:363$1466'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:362$1465'.
  Set init value: \spram_maskwren11 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:360$1464'.
  Set init value: \spram_datain11 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:359$1463'.
  Set init value: \spram_maskwren01 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:357$1462'.
  Set init value: \spram_datain01 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:354$1461'.
  Set init value: \spram_dataout1 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:352$1460'.
  Set init value: \spram_maskwren10 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:350$1459'.
  Set init value: \spram_datain10 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:349$1458'.
  Set init value: \spram_maskwren00 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:347$1457'.
  Set init value: \spram_datain00 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:344$1456'.
  Set init value: \spram_dataout0 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:338$1454'.
  Set init value: \spram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:334$1453'.
  Set init value: \spram_bus_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:330$1452'.
  Set init value: \led_ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:329$1451'.
  Set init value: \led_ctrl_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:328$1450'.
  Set init value: \led_addr_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:327$1449'.
  Set init value: \led_addr_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:326$1448'.
  Set init value: \led_dat_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:325$1447'.
  Set init value: \led_dat_storage = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:323$1446'.
  Set init value: \spiflash_counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:322$1445'.
  Set init value: \spiflash_miso1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:321$1444'.
  Set init value: \spiflash_i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:320$1443'.
  Set init value: \spiflash_sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:319$1442'.
  Set init value: \spiflash_clk1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:318$1441'.
  Set init value: \spiflash_cs_n1 = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:317$1440'.
  Set init value: \spiflash_bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:316$1439'.
  Set init value: \spiflash_bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:314$1438'.
  Set init value: \spiflash_miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:313$1437'.
  Set init value: \spiflash_bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:312$1436'.
  Set init value: \spiflash_bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:307$1434'.
  Set init value: \spiflash_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:300$1433'.
  Set init value: \eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:299$1432'.
  Set init value: \eventmanager_storage = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:298$1431'.
  Set init value: \eventmanager_pending_w = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:294$1430'.
  Set init value: \eventmanager_status_w = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:290$1429'.
  Set init value: \waittimer2_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:287$1428'.
  Set init value: \eventsourceprocess2_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:286$1427'.
  Set init value: \eventsourceprocess2_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:284$1426'.
  Set init value: \eventsourceprocess2_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:282$1425'.
  Set init value: \waittimer1_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:279$1424'.
  Set init value: \eventsourceprocess1_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:278$1423'.
  Set init value: \eventsourceprocess1_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:276$1422'.
  Set init value: \eventsourceprocess1_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:274$1421'.
  Set init value: \waittimer0_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:271$1420'.
  Set init value: \eventsourceprocess0_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:270$1419'.
  Set init value: \eventsourceprocess0_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:268$1418'.
  Set init value: \eventsourceprocess0_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:265$1417'.
  Set init value: \leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:264$1416'.
  Set init value: \leds_storage = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:262$1415'.
  Set init value: \reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:252$1412'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:243$1411'.
  Set init value: \we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:242$1410'.
  Set init value: \adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:241$1409'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:240$1408'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:239$1407'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:230$1406'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:229$1405'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:227$1404'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:223$1403'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:222$1402'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:221$1401'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:220$1400'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:219$1399'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:218$1398'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:217$1397'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:216$1396'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:215$1395'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:199$1393'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:198$1392'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:197$1391'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:195$1389'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:188$1388'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:162$1387'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:161$1386'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:160$1385'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:158$1383'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:151$1382'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:139$1379'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:138$1378'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:137$1377'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:133$1376'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:129$1375'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:128$1374'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:126$1373'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:124$1372'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:123$1371'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:121$1370'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:110$1369'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:109$1368'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:108$1367'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:107$1366'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:105$1365'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:104$1364'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:103$1363'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:99$1360'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:98$1359'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:97$1358'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:96$1357'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:95$1356'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:94$1355'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:90$1354'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:88$1353'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:87$1352'.
  Set init value: \uart_phy_storage = 41231686
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:62$1351'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:38$1350'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:33$1349'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:32$1348'.
  Set init value: \ctrl_storage = 305419896

21.3.5. Executing PROC_ARST pass (detect async resets in processes).

21.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:592$1493'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:591$1492'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:590$1491'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:589$1490'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:588$1489'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:587$1488'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:586$1487'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:585$1486'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:584$1485'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:583$1484'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:561$1483'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:544$1482'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:479$1481'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:462$1480'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:445$1479'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:441$1478'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:437$1477'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:400$1476'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:387$1475'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:383$1474'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:380$1473'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:379$1472'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:378$1471'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:377$1470'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:371$1469'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:367$1468'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:364$1467'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:363$1466'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:362$1465'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:360$1464'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:359$1463'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:357$1462'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:354$1461'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:352$1460'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:350$1459'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:349$1458'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:347$1457'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:344$1456'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:342$1455'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:338$1454'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:334$1453'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:330$1452'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:329$1451'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:328$1450'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:327$1449'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:326$1448'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:325$1447'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:323$1446'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:322$1445'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:321$1444'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:320$1443'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:319$1442'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:318$1441'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:317$1440'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:316$1439'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:314$1438'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:313$1437'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:312$1436'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:311$1435'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:307$1434'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:300$1433'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:299$1432'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:298$1431'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:294$1430'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:290$1429'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:287$1428'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:286$1427'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:284$1426'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:282$1425'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:279$1424'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:278$1423'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:276$1422'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:274$1421'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:271$1420'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:270$1419'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:268$1418'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:265$1417'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:264$1416'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:262$1415'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:259$1414'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:256$1413'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:252$1412'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:243$1411'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:242$1410'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:241$1409'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:240$1408'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:239$1407'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:230$1406'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:229$1405'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:227$1404'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:223$1403'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:222$1402'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:221$1401'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:220$1400'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:219$1399'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:218$1398'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:217$1397'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:216$1396'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:215$1395'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:214$1394'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:199$1393'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:198$1392'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:197$1391'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:196$1390'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:195$1389'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:188$1388'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:162$1387'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:161$1386'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:160$1385'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:159$1384'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:158$1383'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:151$1382'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:143$1381'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:142$1380'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:139$1379'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:138$1378'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:137$1377'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:133$1376'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:129$1375'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:128$1374'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:126$1373'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:124$1372'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:123$1371'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:121$1370'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:110$1369'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:109$1368'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:108$1367'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:107$1366'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:105$1365'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:104$1364'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:103$1363'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:102$1362'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:101$1361'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:99$1360'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:98$1359'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:97$1358'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:96$1357'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:95$1356'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:94$1355'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:90$1354'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:88$1353'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:87$1352'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:62$1351'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:38$1350'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:33$1349'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:32$1348'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:31$1347'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1965$1337'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1955$1335'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_DATA[9:0]$1332
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_ADDR[3:0]$1331
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1938$1328'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_DATA[9:0]$1325
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_ADDR[3:0]$1324
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
     1/105: $0\spiflash_sr[31:0] [31:24]
     2/105: $0\uart_phy_phase_accumulator_rx[31:0]
     3/105: $0\uart_phy_phase_accumulator_tx[31:0]
     4/105: $0\ctrl_storage[31:0] [31:24]
     5/105: $0\uart_phy_storage[31:0] [15:8]
     6/105: $0\uart_phy_storage[31:0] [23:16]
     7/105: $0\timer0_load_storage[31:0] [31:24]
     8/105: $0\timer0_reload_storage[31:0] [15:8]
     9/105: $0\timer0_reload_storage[31:0] [23:16]
    10/105: $0\uart_phy_uart_clk_rxen[0:0]
    11/105: $0\timer0_load_storage[31:0] [15:8]
    12/105: $0\timer0_load_storage[31:0] [23:16]
    13/105: $0\uart_phy_storage[31:0] [7:0]
    14/105: $0\ctrl_storage[31:0] [15:8]
    15/105: $0\ctrl_storage[31:0] [23:16]
    16/105: $0\timer0_reload_storage[31:0] [31:24]
    17/105: $0\spiflash_sr[31:0] [7:0]
    18/105: $0\timer0_value[31:0]
    19/105: $0\uart_phy_uart_clk_txen[0:0]
    20/105: $0\uart_phy_storage[31:0] [31:24]
    21/105: $0\uart_phy_re[0:0]
    22/105: $0\csrbankarray_interface6_bank_bus_dat_r[7:0]
    23/105: $0\uart_eventmanager_re[0:0]
    24/105: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    25/105: $0\timer0_eventmanager_re[0:0]
    26/105: $0\timer0_update_value_re[0:0]
    27/105: $0\timer0_en_re[0:0]
    28/105: $0\timer0_reload_re[0:0]
    29/105: $0\timer0_load_re[0:0]
    30/105: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    31/105: $0\spiflash_bitbang_en_re[0:0]
    32/105: $0\spiflash_bitbang_re[0:0]
    33/105: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    34/105: $0\led_ctrl_re[0:0]
    35/105: $0\led_addr_re[0:0]
    36/105: $0\led_dat_re[0:0]
    37/105: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    38/105: $0\csrbankarray_sel_r[0:0]
    39/105: $0\ctrl_re[0:0]
    40/105: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    41/105: $0\eventmanager_re[0:0]
    42/105: $0\leds_re[0:0]
    43/105: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    44/105: $0\slave_sel_r[2:0]
    45/105: $0\spram_bus_ack[0:0]
    46/105: $0\eventsourceprocess2_old_trigger[0:0]
    47/105: $0\eventsourceprocess1_old_trigger[0:0]
    48/105: $0\eventsourceprocess0_old_trigger[0:0]
    49/105: $0\state[0:0]
    50/105: $0\timer0_zero_old_trigger[0:0]
    51/105: $0\uart_rx_old_trigger[0:0]
    52/105: $0\uart_tx_old_trigger[0:0]
    53/105: $0\uart_phy_rx_r[0:0]
    54/105: $0\uart_phy_source_valid[0:0]
    55/105: $0\uart_phy_sink_ready[0:0]
    56/105: $0\count[19:0]
    57/105: $0\grant[0:0]
    58/105: $0\led_ctrl_storage[3:0]
    59/105: $0\led_addr_storage[3:0]
    60/105: $0\led_dat_storage[7:0]
    61/105: $0\spiflash_counter[7:0]
    62/105: $0\spiflash_miso1[0:0]
    63/105: $0\spiflash_i[0:0]
    64/105: $0\spiflash_clk1[0:0]
    65/105: $0\spiflash_cs_n1[0:0]
    66/105: $0\spiflash_bitbang_en_storage[0:0]
    67/105: $0\spiflash_bitbang_storage[3:0]
    68/105: $0\spiflash_bus_ack[0:0]
    69/105: $0\eventmanager_storage[2:0]
    70/105: $0\waittimer2_count[16:0]
    71/105: $0\eventsourceprocess2_pending[0:0]
    72/105: $0\waittimer1_count[16:0]
    73/105: $0\eventsourceprocess1_pending[0:0]
    74/105: $0\waittimer0_count[16:0]
    75/105: $0\eventsourceprocess0_pending[0:0]
    76/105: $0\leds_storage[4:0]
    77/105: $0\timer0_eventmanager_storage[0:0]
    78/105: $0\timer0_zero_pending[0:0]
    79/105: $0\timer0_value_status[31:0]
    80/105: $0\timer0_update_value_storage[0:0]
    81/105: $0\timer0_en_storage[0:0]
    82/105: $0\timer0_load_storage[31:0] [7:0]
    83/105: $0\ctrl_storage[31:0] [7:0]
    84/105: $0\uart_rx_fifo_consume[3:0]
    85/105: $0\uart_rx_fifo_produce[3:0]
    86/105: $0\uart_rx_fifo_level0[4:0]
    87/105: $0\uart_rx_fifo_readable[0:0]
    88/105: $0\uart_tx_fifo_consume[3:0]
    89/105: $0\uart_tx_fifo_produce[3:0]
    90/105: $0\uart_tx_fifo_level0[4:0]
    91/105: $0\uart_tx_fifo_readable[0:0]
    92/105: $0\uart_eventmanager_storage[1:0]
    93/105: $0\uart_rx_pending[0:0]
    94/105: $0\uart_tx_pending[0:0]
    95/105: $0\uart_phy_rx_busy[0:0]
    96/105: $0\uart_phy_rx_bitcount[3:0]
    97/105: $0\uart_phy_rx_reg[7:0]
    98/105: $0\uart_phy_source_payload_data[7:0]
    99/105: $0\uart_phy_tx_busy[0:0]
   100/105: $0\uart_phy_tx_bitcount[3:0]
   101/105: $0\uart_phy_tx_reg[7:0]
   102/105: $0\timer0_reload_storage[31:0] [7:0]
   103/105: $0\ctrl_bus_errors[31:0]
   104/105: $0\spiflash_sr[31:0] [23:8]
   105/105: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1285$1233'.
     1/1: $0\reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1272$1232'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1261$1231'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1250$1230'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1239$1229'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1228$1228'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1217$1227'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1206$1226'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1195$1225'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1023$981'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:925$866'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
     1/5: $0\spram_dataout1[15:0]
     2/5: $0\spram_datain11[15:0]
     3/5: $0\spram_maskwren01[3:0]
     4/5: $0\spram_datain01[15:0]
     5/5: $0\spram_maskwren11[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:856$854'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
     1/5: $0\spram_dataout0[15:0]
     2/5: $0\spram_datain00[15:0]
     3/5: $0\spram_maskwren10[3:0]
     4/5: $0\spram_datain10[15:0]
     5/5: $0\spram_maskwren00[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\spiflash_miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:803$841'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:797$839'.
     1/1: $0\eventsourceprocess2_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:791$838'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:785$836'.
     1/1: $0\eventsourceprocess1_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:779$834'.
     1/1: $0\eventsourceprocess0_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
     1/4: $0\next_state[0:0]
     2/4: $0\we[0:0]
     3/4: $0\adr[13:0]
     4/4: $0\bus_wishbone_ack[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:733$825'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:715$817'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:685$806'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:663$798'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:657$796'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:652$795'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:646$793'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:597$788'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
     1/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026
     2/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_DATA[31:0]$2025
     3/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_ADDR[4:0]$2024
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
     1/53: $0\exception_w[0:0]
     2/53: $0\write_enable_w[0:0]
     3/53: $0\write_idx_w[4:0]
     4/53: $0\w_result_sel_load_w[0:0]
     5/53: $0\operand_w[31:0]
     6/53: $0\exception_m[0:0]
     7/53: $0\condition_met_m[0:0]
     8/53: $0\logic_op_x[3:0]
     9/53: $0\adder_op_x_n[0:0]
    10/53: $0\adder_op_x[0:0]
    11/53: $0\operand_m[31:0]
    12/53: $0\store_operand_x[31:0]
    13/53: $0\operand_1_x[31:0]
    14/53: $0\operand_0_x[31:0]
    15/53: $0\memop_pc_w[29:0]
    16/53: $0\data_bus_error_exception_m[0:0]
    17/53: $0\bus_error_x[0:0]
    18/53: $0\csr_write_enable_x[0:0]
    19/53: $0\eret_m[0:0]
    20/53: $0\eret_x[0:0]
    21/53: $0\scall_x[0:0]
    22/53: $0\condition_x[2:0]
    23/53: $0\csr_x[2:0]
    24/53: $0\write_idx_m[4:0]
    25/53: $0\write_idx_x[4:0]
    26/53: $0\write_enable_m[0:0]
    27/53: $0\write_enable_x[0:0]
    28/53: $0\sign_extend_x[0:0]
    29/53: $0\m_bypass_enable_m[0:0]
    30/53: $0\m_bypass_enable_x[0:0]
    31/53: $0\x_bypass_enable_x[0:0]
    32/53: $0\w_result_sel_load_m[0:0]
    33/53: $0\w_result_sel_load_x[0:0]
    34/53: $0\m_result_sel_compare_m[0:0]
    35/53: $0\m_result_sel_compare_x[0:0]
    36/53: $0\x_result_sel_add_x[0:0]
    37/53: $0\x_result_sel_logic_x[0:0]
    38/53: $0\x_result_sel_sext_x[0:0]
    39/53: $0\x_result_sel_mc_arith_x[0:0]
    40/53: $0\x_result_sel_csr_x[0:0]
    41/53: $0\branch_target_m[29:0]
    42/53: $0\branch_target_x[29:0]
    43/53: $0\branch_predict_taken_m[0:0]
    44/53: $0\branch_predict_m[0:0]
    45/53: $0\branch_m[0:0]
    46/53: $0\branch_predict_taken_x[0:0]
    47/53: $0\branch_predict_x[0:0]
    48/53: $0\branch_x[0:0]
    49/53: $0\size_x[1:0]
    50/53: $0\store_m[0:0]
    51/53: $0\store_x[0:0]
    52/53: $0\load_m[0:0]
    53/53: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1961'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1958'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1951'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1831'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1764'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1762'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1757'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1735'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1731'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1711'.
     1/1: $1\interlock[0:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
     1/7: $0\bus_error_f[0:0]
     2/7: $0\wb_data_f[31:0]
     3/7: $0\i_lock_o[0:0]
     4/7: $0\i_cti_o[2:0]
     5/7: $0\i_stb_o[0:0]
     6/7: $0\i_cyc_o[0:0]
     7/7: $0\i_adr_o[31:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2030'.
     1/3: $3\pc_a[29:0]
     2/3: $2\pc_a[29:0]
     3/3: $1\pc_a[29:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
     1/8: $0\divide_by_zero_x[0:0]
     2/8: $0\cycles[5:0]
     3/8: $0\state[2:0]
     4/8: $0\b[31:0]
     5/8: $0\a[31:0]
     6/8: $0\p[31:0]
     7/8: $0\result_x[31:0]
     8/8: $0\sign_extend_x[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
     1/5: $0\wb_select_m[0:0]
     2/5: $0\byte_enable_m[3:0]
     3/5: $0\store_data_m[31:0]
     4/5: $0\sign_extend_m[0:0]
     5/5: $0\size_m[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
     1/11: $0\wb_load_complete[0:0]
     2/11: $0\wb_data_m[31:0]
     3/11: $0\d_lock_o[0:0]
     4/11: $0\d_cti_o[2:0]
     5/11: $0\d_we_o[0:0]
     6/11: $0\d_stb_o[0:0]
     7/11: $0\d_sel_o[3:0]
     8/11: $0\d_cyc_o[0:0]
     9/11: $0\d_adr_o[31:0]
    10/11: $0\d_dat_o[31:0]
    11/11: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1626'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1625'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1624'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
Creating decoders for process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
     1/25: $6\x_result_sel_logic[0:0]
     2/25: $6\x_result_sel_add[0:0]
     3/25: $5\x_result_sel_sext[0:0]
     4/25: $5\x_result_sel_add[0:0]
     5/25: $5\x_result_sel_logic[0:0]
     6/25: $4\x_result_sel_mc_arith[0:0]
     7/25: $4\x_result_sel_add[0:0]
     8/25: $4\x_result_sel_logic[0:0]
     9/25: $4\x_result_sel_sext[0:0]
    10/25: $3\x_result_sel_mc_arith[0:0]
    11/25: $3\x_result_sel_add[0:0]
    12/25: $3\x_result_sel_logic[0:0]
    13/25: $3\x_result_sel_sext[0:0]
    14/25: $2\x_result_sel_mc_arith[0:0]
    15/25: $2\x_result_sel_add[0:0]
    16/25: $2\x_result_sel_logic[0:0]
    17/25: $2\x_result_sel_sext[0:0]
    18/25: $1\x_result_sel_csr[0:0]
    19/25: $1\x_result_sel_add[0:0]
    20/25: $1\x_result_sel_logic[0:0]
    21/25: $1\x_result_sel_sext[0:0]
    22/25: $1\x_result_sel_mc_arith[0:0]
    23/25: $2\d_result_sel_1[1:0]
    24/25: $1\d_result_sel_1[1:0]
    25/25: $1\d_result_sel_0[0:0]

21.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\spram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:342$1455'.
No latch inferred for signal `\top.\spiflash_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:311$1435'.
No latch inferred for signal `\top.\reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:259$1414'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:256$1413'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:214$1394'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:196$1390'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:159$1384'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:143$1381'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:142$1380'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:102$1362'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:101$1361'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:31$1347'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1272$1232'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1261$1231'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1250$1230'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1239$1229'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1228$1228'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1217$1227'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1206$1226'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1195$1225'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1023$981'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:925$866'.
No latch inferred for signal `\top.\spram_dataout1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
No latch inferred for signal `\top.\spram_datain01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
No latch inferred for signal `\top.\spram_maskwren01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
No latch inferred for signal `\top.\spram_datain11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
No latch inferred for signal `\top.\spram_maskwren11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
No latch inferred for signal `\top.\spram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:856$854'.
No latch inferred for signal `\top.\spram_dataout0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
No latch inferred for signal `\top.\spram_datain00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
No latch inferred for signal `\top.\spram_maskwren00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
No latch inferred for signal `\top.\spram_datain10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
No latch inferred for signal `\top.\spram_maskwren10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
No latch inferred for signal `\top.\spiflash_miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
No latch inferred for signal `\top.\eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:803$841'.
No latch inferred for signal `\top.\eventsourceprocess2_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:797$839'.
No latch inferred for signal `\top.\eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:791$838'.
No latch inferred for signal `\top.\eventsourceprocess1_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:785$836'.
No latch inferred for signal `\top.\eventsourceprocess0_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:779$834'.
No latch inferred for signal `\top.\adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
No latch inferred for signal `\top.\we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:733$825'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:715$817'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:685$806'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:663$798'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:657$796'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:652$795'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:646$793'.
No latch inferred for signal `\top.\cpu_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:597$788'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\eid_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1831'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1764'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1762'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1757'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1735'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1731'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\interlock' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1711'.
No latch inferred for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_a' from process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2030'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\load_data_w' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1626'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1625'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1624'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.

21.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1965$1337'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1955$1335'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1938$1328'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\top.\leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\top.\leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess0_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess0_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\top.\waittimer0_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess1_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess1_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\top.\waittimer1_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess2_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess2_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\top.\waittimer2_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\top.\eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\top.\eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\top.\spiflash_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\top.\spiflash_cs_n1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\top.\spiflash_clk1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\top.\spiflash_sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\top.\spiflash_i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\top.\spiflash_miso1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\top.\spiflash_counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\top.\led_dat_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\top.\led_dat_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\top.\led_addr_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\top.\led_addr_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\top.\led_ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\top.\led_ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `\top.\spram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\top.\grant' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface6_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `\top.\regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `\top.\regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `\top.\reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1285$1233'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_ADDR' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_DATA' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\size_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\scall_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_f' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_d' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1961'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\cc' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1958'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eba' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1951'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\bus_error_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\instruction_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_adr_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_cyc_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_stb_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_cti_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_lock_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\wb_data_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\bus_error_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_x' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_m' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_w' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\sign_extend_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\data_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_select_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\stall_wb_load' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_dat_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_adr_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cyc_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_sel_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_stb_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_we_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cti_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_lock_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_load_complete' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
  created $dff cell `$procdff$4130' with positive edge clock.

21.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:592$1493'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:591$1492'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:590$1491'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:589$1490'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:588$1489'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:587$1488'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:586$1487'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:585$1486'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:584$1485'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:583$1484'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:561$1483'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:544$1482'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:479$1481'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:462$1480'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:445$1479'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:441$1478'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:437$1477'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:400$1476'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:387$1475'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:383$1474'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:380$1473'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:379$1472'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:378$1471'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:377$1470'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:371$1469'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:367$1468'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:364$1467'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:363$1466'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:362$1465'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:360$1464'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:359$1463'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:357$1462'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:354$1461'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:352$1460'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:350$1459'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:349$1458'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:347$1457'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:344$1456'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:342$1455'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:338$1454'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:334$1453'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:330$1452'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:329$1451'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:328$1450'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:327$1449'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:326$1448'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:325$1447'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:323$1446'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:322$1445'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:321$1444'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:320$1443'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:319$1442'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:318$1441'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:317$1440'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:316$1439'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:314$1438'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:313$1437'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:312$1436'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:311$1435'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:307$1434'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:300$1433'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:299$1432'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:298$1431'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:294$1430'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:290$1429'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:287$1428'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:286$1427'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:284$1426'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:282$1425'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:279$1424'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:278$1423'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:276$1422'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:274$1421'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:271$1420'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:270$1419'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:268$1418'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:265$1417'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:264$1416'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:262$1415'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:259$1414'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:256$1413'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:252$1412'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:243$1411'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:242$1410'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:241$1409'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:240$1408'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:239$1407'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:230$1406'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:229$1405'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:227$1404'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:223$1403'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:222$1402'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:221$1401'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:220$1400'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:219$1399'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:218$1398'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:217$1397'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:216$1396'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:215$1395'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:214$1394'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:199$1393'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:198$1392'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:197$1391'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:196$1390'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:195$1389'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:188$1388'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:162$1387'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:161$1386'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:160$1385'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:159$1384'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:158$1383'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:151$1382'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:143$1381'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:142$1380'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:139$1379'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:138$1378'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:137$1377'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:133$1376'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:129$1375'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:128$1374'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:126$1373'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:124$1372'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:123$1371'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:121$1370'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:110$1369'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:109$1368'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:108$1367'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:107$1366'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:105$1365'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:104$1364'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:103$1363'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:102$1362'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:101$1361'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:99$1360'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:98$1359'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:97$1358'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:96$1357'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:95$1356'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:94$1355'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:90$1354'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:88$1353'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:87$1352'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:62$1351'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:38$1350'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:33$1349'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:32$1348'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:31$1347'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1965$1337'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1955$1335'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1955$1335'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1949$1330'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1938$1328'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1938$1328'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1932$1323'.
Found and cleaned up 110 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1294$1236'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1285$1233'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1285$1233'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1272$1232'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1272$1232'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1261$1231'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1261$1231'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1250$1230'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1250$1230'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1239$1229'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1239$1229'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1228$1228'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1228$1228'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1217$1227'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1217$1227'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1206$1226'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1206$1226'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1195$1225'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1195$1225'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1023$981'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1023$981'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:957$878'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:925$866'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:894$857'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:856$854'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:840$853'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:819$850'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:803$841'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:797$839'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:797$839'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:791$838'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:785$836'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:785$836'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:779$834'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:779$834'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:744$828'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:733$825'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:733$825'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:715$817'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:715$817'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:685$806'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:685$806'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:663$798'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:657$796'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:657$796'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:652$795'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:646$793'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:646$793'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:597$788'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2023'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1993'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1969'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1961'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1961'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1958'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1958'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1951'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1951'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1950'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1831'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1831'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1764'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1762'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1757'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1749'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1744'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1735'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1735'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1731'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1731'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1711'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1711'.
Found and cleaned up 2 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2054'.
Found and cleaned up 6 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$2045'.
Found and cleaned up 5 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2039'.
Found and cleaned up 3 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2030'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2030'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
Found and cleaned up 16 empty switches in `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1660'.
Found and cleaned up 2 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1657'.
Found and cleaned up 8 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1633'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1626'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1626'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1625'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1625'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1624'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1624'.
Removing empty process `lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
Removing empty process `lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
Found and cleaned up 9 empty switches in `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
Removing empty process `lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
Cleaned up 246 empty switches.

21.4. Executing FLATTEN pass (flatten design).
Using template $paramod\lm32_cpu\eba_reset=537001984 for cells of type $paramod\lm32_cpu\eba_reset=537001984.
Using template lm32_interrupt for cells of type lm32_interrupt.
Using template $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit for cells of type $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Using template lm32_decoder for cells of type lm32_decoder.
Using template lm32_mc_arithmetic for cells of type lm32_mc_arithmetic.
Using template lm32_logic_op for cells of type lm32_logic_op.
Using template lm32_adder for cells of type lm32_adder.
Using template $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit for cells of type $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Using template lm32_addsub for cells of type lm32_addsub.
No more expansions possible.
Deleting now unused module $paramod\lm32_cpu\eba_reset=537001984.
Deleting now unused module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Deleting now unused module lm32_interrupt.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_addsub.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_decoder.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 357 unused cells and 2123 unused wires.

21.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 138 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2776: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2345: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$2343: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$2341: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$2349: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2347: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2581: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2577: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2574: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2584: \uart_phy_rx_busy -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3279: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port B of cell $techmap\lm32_cpu.instruction_unit.$procmux$3276: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3634: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3628: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2385.
    dead port 2/2 on $mux $techmap\lm32_cpu.$procmux$3104.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3148.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3151.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3154.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3160.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3163.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3169.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3192.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3195.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3201.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3210.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3213.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3219.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3724.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3727.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3730.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3733.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3736.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3742.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3745.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3748.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3751.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3757.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3760.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3763.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3766.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3787.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3790.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3793.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3799.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3802.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3805.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3823.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3826.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3829.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3835.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3838.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3844.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3847.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3862.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3865.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3871.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3877.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3889.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3910.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3237.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3322.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3328.
Removed 49 multiplexer ports.

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\lm32_cpu.interrupt_unit.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:157$740: { \lm32_cpu.interrupt_unit.interrupt_n_exception [0] \lm32_cpu.interrupt_unit.interrupt_n_exception [1] \lm32_cpu.interrupt_unit.interrupt_n_exception [2] \lm32_cpu.interrupt_unit.interrupt_n_exception [3] \lm32_cpu.interrupt_unit.interrupt_n_exception [4] \lm32_cpu.interrupt_unit.interrupt_n_exception [5] \lm32_cpu.interrupt_unit.interrupt_n_exception [6] \lm32_cpu.interrupt_unit.interrupt_n_exception [7] \lm32_cpu.interrupt_unit.interrupt_n_exception [8] \lm32_cpu.interrupt_unit.interrupt_n_exception [9] \lm32_cpu.interrupt_unit.interrupt_n_exception [10] \lm32_cpu.interrupt_unit.interrupt_n_exception [11] \lm32_cpu.interrupt_unit.interrupt_n_exception [12] \lm32_cpu.interrupt_unit.interrupt_n_exception [13] \lm32_cpu.interrupt_unit.interrupt_n_exception [14] \lm32_cpu.interrupt_unit.interrupt_n_exception [15] \lm32_cpu.interrupt_unit.interrupt_n_exception [16] \lm32_cpu.interrupt_unit.interrupt_n_exception [17] \lm32_cpu.interrupt_unit.interrupt_n_exception [18] \lm32_cpu.interrupt_unit.interrupt_n_exception [19] \lm32_cpu.interrupt_unit.interrupt_n_exception [20] \lm32_cpu.interrupt_unit.interrupt_n_exception [21] \lm32_cpu.interrupt_unit.interrupt_n_exception [22] \lm32_cpu.interrupt_unit.interrupt_n_exception [23] \lm32_cpu.interrupt_unit.interrupt_n_exception [24] \lm32_cpu.interrupt_unit.interrupt_n_exception [25] \lm32_cpu.interrupt_unit.interrupt_n_exception [26] \lm32_cpu.interrupt_unit.interrupt_n_exception [27] \lm32_cpu.interrupt_unit.interrupt_n_exception [28] \lm32_cpu.interrupt_unit.interrupt_n_exception [29] \lm32_cpu.interrupt_unit.interrupt_n_exception [30] \lm32_cpu.interrupt_unit.interrupt_n_exception [31] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.$procmux$3143_ANY: { $techmap\lm32_cpu.$procmux$3143_CMP [0] $techmap\lm32_cpu.$procmux$3143_CMP [1] $techmap\lm32_cpu.$procmux$3143_CMP [2] }
    Consolidated identical input bits for $mux cell $procmux$2059:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_EN[9:0]$1333 [0] }
    Consolidated identical input bits for $mux cell $procmux$2067:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_EN[9:0]$1326 [0] }
    New ctrl vector for $pmux cell $procmux$2253: { $procmux$2261_CMP $procmux$2260_CMP $procmux$2259_CMP $procmux$2258_CMP $procmux$2257_CMP $procmux$2256_CMP $procmux$2255_CMP $procmux$2254_CMP }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2806:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0]
      New connections: $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [31:1] = { $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1690_EN[31:0]$2026 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.$procmux$3174: { $auto$opt_reduce.cc:132:opt_mux$4132 $techmap\lm32_cpu.$procmux$3180_CMP $techmap\lm32_cpu.$procmux$3179_CMP $techmap\lm32_cpu.$procmux$3178_CMP $techmap\lm32_cpu.$procmux$3177_CMP $techmap\lm32_cpu.$procmux$3176_CMP $techmap\lm32_cpu.$procmux$3175_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3396: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP $auto$opt_reduce.cc:132:opt_mux$4134 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3458: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3392_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3389_CMP $auto$opt_reduce.cc:132:opt_mux$4136 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3497: { $auto$opt_reduce.cc:132:opt_mux$4140 $auto$opt_reduce.cc:132:opt_mux$4138 $techmap\lm32_cpu.mc_arithmetic.$procmux$3397_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4133: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3399_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3398_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3397_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3392_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3389_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4137: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3398_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3392_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4139: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3399_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3389_CMP }
  Optimizing cells in module \top.
Performed a total of 13 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 7 cells.

21.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \leds_re = 1'0 to constant driver in module top.
Promoting init spec \eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \led_addr_re = 1'0 to constant driver in module top.
Promoting init spec \led_ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module top.
Promoted 14 init specs to constant drivers.

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 200 unused wires.

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3388: $auto$opt_reduce.cc:132:opt_mux$4142
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3414: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP $auto$opt_reduce.cc:132:opt_mux$4144 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3458: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP $auto$opt_reduce.cc:132:opt_mux$4146 $auto$opt_reduce.cc:132:opt_mux$4136 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3481: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP $auto$opt_reduce.cc:132:opt_mux$4148 $techmap\lm32_cpu.mc_arithmetic.$procmux$3399_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4143: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3399_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3398_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3397_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3392_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3389_CMP }
  Optimizing cells in module \top.
Performed a total of 5 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.30. Finished OPT passes. (There is nothing left to do.)

21.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1972$1344 (mem).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2261_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2260_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2259_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2258_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2257_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2256_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2255_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2227 ($pmux).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2217_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2216_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2215_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2214_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2213_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2212_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2211_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2210_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2209_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2208_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2207_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2206_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2205_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2204_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2203_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$2185_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2184_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2183_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2172_CMP0 ($eq).
Removed cell top.$procmux$2071 ($mux).
Removed cell top.$procmux$2069 ($mux).
Removed top 3 bits (of 8) from mux cell top.$procmux$2271 ($pmux).
Removed cell top.$procmux$2063 ($mux).
Removed cell top.$procmux$2061 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:962$881 ($and).
Removed top 1 bits (of 30) from mux cell top.$procmux$2716 ($mux).
Removed top 2 bits (of 10) from FF cell top.$procdff$3922 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3923 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$3927 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3928 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.$procdff$4025 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$techmap\lm32_cpu.$procmux$3186_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3180_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3178_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3176_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell top.$techmap\lm32_cpu.$procmux$3145 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3143_CMP2 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3143_CMP1 ($eq).
Removed cell top.$techmap\lm32_cpu.$procmux$2810 ($mux).
Removed cell top.$techmap\lm32_cpu.$procmux$2808 ($mux).
Removed top 30 bits (of 32) from port A of cell top.$techmap\lm32_cpu.interrupt_unit.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:154$739 ($and).
Removed top 2 bits (of 32) from mux cell top.$techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$494 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395$412 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394$411 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391$408 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388$405 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386$404 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384$403 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379$400 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376$397 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375$396 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374$395 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372$394 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367$392 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366$391 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365$390 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364$389 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363$388 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351$378 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350$377 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349$376 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348$375 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347$374 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346$373 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343$370 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342$369 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341$368 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3462 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3399_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3392_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3389_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell top.$techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702 ($sub).
Removed top 32 bits (of 33) from port B of cell top.$techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3693_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3692_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3691_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3684_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3683_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3682_CMP0 ($eq).
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$786_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$787_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$2227_Y.
Removed top 3 bits (of 8) from wire top.$procmux$2271_Y.
Removed top 3 bits (of 4) from wire top.$techmap\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire top.$techmap\lm32_cpu.adder.addsub.$logic_not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$546_Y.
Removed top 1 bits (of 30) from wire top.bus_wishbone_adr.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.ip.
Removed top 1 bits (of 30) from wire top.shared_adr.
Removed top 15 bits (of 30) from wire top.spiflash_bus_adr.

21.12. Executing PEEPOPT pass (run peephole optimizers).

21.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.

21.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.stall_a \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3186_CMP }.
    Found 1 candidates: $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691
    Analyzing resource sharing with $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691 ($memrd):
      Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.stall_a \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3186_CMP } = 7'1000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3186_CMP } = 6'000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 5'00000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'001000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691: { \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 9'101000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691: { \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 8'11000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 7'1000000
      Size of SAT problem: 151 cells, 1650 variables, 4150 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3186_CMP } = 15'000100010000000
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3408_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1957$1336 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1940$1329 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1969$1338 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.d_cyc_o \lm32_cpu.instruction_unit.rst_i \lm32_cpu.instruction_unit.i_cyc_o \csrbankarray_sel_r \done \cpu_dbus_ack \cpu_ibus_ack }.
    No candidates found.

21.15. Executing TECHMAP pass (map to technology primitives).

21.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.15.2. Continuing TECHMAP pass.
No more expansions possible.

21.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1308$1244 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1324$1247 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1337$1251 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1356$1254 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1389$1268 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1411$1279 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1503$1299 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1527$1312 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1287$1235 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1393$1269 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1415$1280 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1436$1282 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1475$1292 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1482$1294 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1489$1296 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1557$1322 ($sub).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1742 ($add).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$543 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$545 ($sub).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547 ($sub).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2038 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718 ($sub).
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$545 into $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547.
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$543 into $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2038.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702.
  creating $alu model for $macc $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1742.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1557$1322.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1489$1296.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1482$1294.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1475$1292.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1436$1282.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1415$1280.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1393$1269.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1287$1235.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1527$1312.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1503$1299.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1411$1279.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1389$1268.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1356$1254.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1337$1251.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1324$1247.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1308$1244.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238.
  creating $macc cell for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547: $auto$alumacc.cc:365:replace_macc$4161
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238: $auto$alumacc.cc:485:replace_alu$4162
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1308$1244: $auto$alumacc.cc:485:replace_alu$4165
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1324$1247: $auto$alumacc.cc:485:replace_alu$4168
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1337$1251: $auto$alumacc.cc:485:replace_alu$4171
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1356$1254: $auto$alumacc.cc:485:replace_alu$4174
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262: $auto$alumacc.cc:485:replace_alu$4177
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263: $auto$alumacc.cc:485:replace_alu$4180
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1389$1268: $auto$alumacc.cc:485:replace_alu$4183
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273: $auto$alumacc.cc:485:replace_alu$4186
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274: $auto$alumacc.cc:485:replace_alu$4189
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1411$1279: $auto$alumacc.cc:485:replace_alu$4192
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1503$1299: $auto$alumacc.cc:485:replace_alu$4195
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1527$1312: $auto$alumacc.cc:485:replace_alu$4198
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1287$1235: $auto$alumacc.cc:485:replace_alu$4201
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1393$1269: $auto$alumacc.cc:485:replace_alu$4204
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1415$1280: $auto$alumacc.cc:485:replace_alu$4207
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1436$1282: $auto$alumacc.cc:485:replace_alu$4210
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1475$1292: $auto$alumacc.cc:485:replace_alu$4213
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1482$1294: $auto$alumacc.cc:485:replace_alu$4216
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1489$1296: $auto$alumacc.cc:485:replace_alu$4219
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1557$1322: $auto$alumacc.cc:485:replace_alu$4222
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1742: $auto$alumacc.cc:485:replace_alu$4225
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960: $auto$alumacc.cc:485:replace_alu$4228
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718: $auto$alumacc.cc:485:replace_alu$4231
  creating $alu cell for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544: $auto$alumacc.cc:485:replace_alu$4234
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702: $auto$alumacc.cc:485:replace_alu$4237
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2038: $auto$alumacc.cc:485:replace_alu$4240
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726: $auto$alumacc.cc:485:replace_alu$4243
  created 28 $alu and 1 $macc cells.

21.19. Executing OPT pass (performing simple optimizations).

21.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 15 cells.

21.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 17 unused wires.

21.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.9. Rerunning OPT passes. (Maybe there is more to do..)

21.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.16. Finished OPT passes. (There is nothing left to do.)

21.20. Executing FSM pass (extract and optimize FSM).

21.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

21.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

21.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

21.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

21.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.21.5. Finished fast OPT passes.

21.22. Executing MEMORY pass.

21.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$1345' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$1346' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2028' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1969$1338' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1940$1329' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1957$1336' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692' in module `\top': merged address $dff to cell.

21.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 24 unused cells and 26 unused wires.

21.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

21.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.registers' in module `\top':
  $techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2028 ($memwr)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1692 ($memrd)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1691 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1972$1344 ($meminit)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1969$1338 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1934$1345 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1940$1329 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1951$1346 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1957$1336 ($memrd)

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
        Adding extra logic for transparent port A1.2.
Processing top.mem:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

21.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 9 cells.

21.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 251 unused wires.

21.27.5. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4319:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4320
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4320 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4320 [15:1] = { $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] $auto$rtlil.cc:1958:Mux$4320 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4363:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4281
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4281 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4281 [15:1] = { $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] $auto$rtlil.cc:1958:Mux$4281 [0] }
    Consolidated identical input bits for $mux cell $procmux$2231:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$4151 [3:0] }, Y=$procmux$2231_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$4151 [3:0], Y=$procmux$2231_Y [3:0]
      New connections: $procmux$2231_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2276:
      Old ports: A=8'00000000, B={ 3'000 $auto$wreduce.cc:460:run$4152 [4:0] }, Y=$procmux$2276_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:460:run$4152 [4:0], Y=$procmux$2276_Y [4:0]
      New connections: $procmux$2276_Y [7:5] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2733:
      Old ports: A={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, B=4'0000, Y=\spram_maskwren01
      New ports: A=\array_muxed2 [3:2], B=2'00, Y={ \spram_maskwren01 [2] \spram_maskwren01 [0] }
      New connections: { \spram_maskwren01 [3] \spram_maskwren01 [1] } = { \spram_maskwren01 [2] \spram_maskwren01 [0] }
    Consolidated identical input bits for $mux cell $procmux$2739:
      Old ports: A=4'0000, B={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, Y=\spram_maskwren11
      New ports: A=2'00, B=\array_muxed2 [3:2], Y={ \spram_maskwren11 [2] \spram_maskwren11 [0] }
      New connections: { \spram_maskwren11 [3] \spram_maskwren11 [1] } = { \spram_maskwren11 [2] \spram_maskwren11 [0] }
    Consolidated identical input bits for $mux cell $procmux$2748:
      Old ports: A=4'0000, B={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, Y=\spram_maskwren10
      New ports: A=2'00, B=\array_muxed2 [1:0], Y={ \spram_maskwren10 [2] \spram_maskwren10 [0] }
      New connections: { \spram_maskwren10 [3] \spram_maskwren10 [1] } = { \spram_maskwren10 [2] \spram_maskwren10 [0] }
    Consolidated identical input bits for $mux cell $procmux$2754:
      Old ports: A={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, B=4'0000, Y=\spram_maskwren00
      New ports: A=\array_muxed2 [1:0], B=2'00, Y={ \spram_maskwren00 [2] \spram_maskwren00 [0] }
      New connections: { \spram_maskwren00 [3] \spram_maskwren00 [1] } = { \spram_maskwren00 [2] \spram_maskwren00 [0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3157:
      Old ports: A={ 3'011 $auto$wreduce.cc:460:run$4153 [0] }, B=4'0101, Y=$techmap\lm32_cpu.$3\eid_x[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:460:run$4153 [0] }, B=2'01, Y=$techmap\lm32_cpu.$3\eid_x[3:0] [1:0]
      New connections: $techmap\lm32_cpu.$3\eid_x[3:0] [3:2] = 2'01
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1602$1747:
      Old ports: A={ \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15:0] }, B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.operand_0_x [15:8], B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.operand_0_x [7:0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2014:
      Old ports: A={ \lm32_cpu.instruction_unit.pc_m 2'00 }, B={ \lm32_cpu.memop_pc_w 2'00 }, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2014_Y
      New ports: A=\lm32_cpu.instruction_unit.pc_m, B=\lm32_cpu.memop_pc_w, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2014_Y [31:2]
      New connections: $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2014_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$494:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $pmux cell $techmap\lm32_cpu.load_store_unit.$procmux$3695:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2233:
      Old ports: A=$procmux$2231_Y, B=8'00000000, Y=$0\csrbankarray_interface3_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2231_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface3_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface3_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2278:
      Old ports: A=$procmux$2276_Y, B=8'00000000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2276_Y [4:0], B=5'00000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0] [4:0]
      New connections: $0\csrbankarray_interface0_bank_bus_dat_r[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3166:
      Old ports: A=$techmap\lm32_cpu.$3\eid_x[3:0], B=4'0010, Y=$techmap\lm32_cpu.$2\eid_x[3:0]
      New ports: A={ 1'1 $techmap\lm32_cpu.$3\eid_x[3:0] [1:0] }, B=3'010, Y=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0]
      New connections: $techmap\lm32_cpu.$2\eid_x[3:0] [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3172:
      Old ports: A=$techmap\lm32_cpu.$2\eid_x[3:0], B=4'0100, Y=\lm32_cpu.eid_x
      New ports: A=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0], B=3'100, Y=\lm32_cpu.eid_x [2:0]
      New connections: \lm32_cpu.eid_x [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 17 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem[7]$4498 ($dff) from module top.
Removing $memory\mem[6]$4496 ($dff) from module top.
Removing $memory\mem[5]$4494 ($dff) from module top.
Removing $memory\mem[4]$4492 ($dff) from module top.
Removing $memory\mem[3]$4490 ($dff) from module top.
Removing $memory\mem[2]$4488 ($dff) from module top.
Removing $memory\mem[1]$4486 ($dff) from module top.
Removing $memory\mem[0]$4484 ($dff) from module top.
Replaced 8 DFF cells.

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$4511:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem$rdmux[0][1][0]$a$4506
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][1][0]$a$4506 [1:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$4506 [7:2] = { 2'01 $memory\mem$rdmux[0][1][0]$a$4506 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$4514:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem$rdmux[0][1][0]$b$4507
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][1][0]$b$4507 [2:1]
      New connections: { $memory\mem$rdmux[0][1][0]$b$4507 [7:3] $memory\mem$rdmux[0][1][0]$b$4507 [0] } = { 3'011 $memory\mem$rdmux[0][1][0]$b$4507 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$4517:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem$rdmux[0][1][1]$a$4509
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][1][1]$a$4509 [4] $memory\mem$rdmux[0][1][1]$a$4509 [2] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$4509 [7:5] $memory\mem$rdmux[0][1][1]$a$4509 [3] $memory\mem$rdmux[0][1][1]$a$4509 [1:0] } = { 2'01 $memory\mem$rdmux[0][1][1]$a$4509 [2] $memory\mem$rdmux[0][1][1]$a$4509 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$4520:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem$rdmux[0][1][1]$b$4510
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][1][1]$b$4510 [0]
      New connections: $memory\mem$rdmux[0][1][1]$b$4510 [7:1] = { 1'0 $memory\mem$rdmux[0][1][1]$b$4510 [0] 4'0000 $memory\mem$rdmux[0][1][1]$b$4510 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$4505:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$4506, B=$memory\mem$rdmux[0][1][0]$b$4507, Y=$memory\mem$rdmux[0][0][0]$a$4503
      New ports: A={ 2'00 $memory\mem$rdmux[0][1][0]$a$4506 [1:0] }, B={ $memory\mem$rdmux[0][1][0]$b$4507 [1] $memory\mem$rdmux[0][1][0]$b$4507 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][0][0]$a$4503 [4] $memory\mem$rdmux[0][0][0]$a$4503 [2:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$a$4503 [7:5] $memory\mem$rdmux[0][0][0]$a$4503 [3] } = { 2'01 $memory\mem$rdmux[0][0][0]$a$4503 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$4508:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$4509, B=$memory\mem$rdmux[0][1][1]$b$4510, Y=$memory\mem$rdmux[0][0][0]$b$4504
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$4509 [4] $memory\mem$rdmux[0][1][1]$a$4509 [2] 1'1 }, B={ 2'00 $memory\mem$rdmux[0][1][1]$b$4510 [0] }, Y={ $memory\mem$rdmux[0][0][0]$b$4504 [4] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$4504 [7:5] $memory\mem$rdmux[0][0][0]$b$4504 [3] $memory\mem$rdmux[0][0][0]$b$4504 [1] } = { 1'0 $memory\mem$rdmux[0][0][0]$b$4504 [0] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][0][0]$4502:
      Old ports: A=$memory\mem$rdmux[0][0][0]$a$4503, B=$memory\mem$rdmux[0][0][0]$b$4504, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem$rdmux[0][0][0]$a$4503 [0] $memory\mem$rdmux[0][0][0]$a$4503 [4] 1'0 $memory\mem$rdmux[0][0][0]$a$4503 [2:0] }, B={ $memory\mem$rdmux[0][0][0]$b$4504 [0] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [4] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [2] $memory\mem$rdmux[0][0][0]$b$4504 [0] $memory\mem$rdmux[0][0][0]$b$4504 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2718:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.16. Rerunning OPT passes. (Maybe there is more to do..)

21.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.23. Finished OPT passes. (There is nothing left to do.)

21.30. Executing ICE40_WRAPCARRY pass (wrap carries).

21.31. Executing TECHMAP pass (map to technology primitives).

21.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=1\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.operand_0_x (32 bits, unsigned)
  sub $auto$wreduce.cc:460:run$4154 [0] (1 bits, unsigned)
  sub \lm32_cpu.operand_1_x (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$ea5aff2679b095cc47fcc46485d6169777684ec6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=33 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
No more expansions possible.

21.32. Executing ICE40_OPT pass (performing simple optimizations).

21.32.1. Running ICE40 specific optimizations.

21.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 762 cells.

21.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$8583 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

21.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 751 unused cells and 2080 unused wires.

21.32.6. Rerunning OPT passes. (Removed registers in this run.)

21.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4162.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4165.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4168.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4171.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4174.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4177.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4180.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4183.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4186.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4189.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4192.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4198.slice[0].carry: CO=\spiflash_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4201.slice[0].carry: CO=\reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4204.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4207.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4210.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4213.slice[0].carry: CO=\waittimer0_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4216.slice[0].carry: CO=\waittimer1_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4219.slice[0].carry: CO=\waittimer2_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4222.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4228.slice[0].carry: CO=\lm32_cpu.cc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4231.slice[0].carry: CO=\lm32_cpu.mc_arithmetic.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4234.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4237.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4237.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4240.slice[0].carry: CO=\lm32_cpu.instruction_unit.pc_f [0]

21.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.

21.32.12. Rerunning OPT passes. (Removed registers in this run.)

21.32.13. Running ICE40 specific optimizations.

21.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.32.18. Finished OPT passes. (There is nothing left to do.)

21.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

21.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10858 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [0] -> \lm32_cpu.interrupt_unit.im [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10859 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [1] -> \lm32_cpu.interrupt_unit.im [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10860 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [2] -> \lm32_cpu.interrupt_unit.im [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10861 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [3] -> \lm32_cpu.interrupt_unit.im [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10862 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [4] -> \lm32_cpu.interrupt_unit.im [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10863 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [5] -> \lm32_cpu.interrupt_unit.im [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10864 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [6] -> \lm32_cpu.interrupt_unit.im [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10865 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [7] -> \lm32_cpu.interrupt_unit.im [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10866 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [8] -> \lm32_cpu.interrupt_unit.im [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10867 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [9] -> \lm32_cpu.interrupt_unit.im [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10868 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [10] -> \lm32_cpu.interrupt_unit.im [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10869 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [11] -> \lm32_cpu.interrupt_unit.im [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10870 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [12] -> \lm32_cpu.interrupt_unit.im [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10871 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [13] -> \lm32_cpu.interrupt_unit.im [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10872 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [14] -> \lm32_cpu.interrupt_unit.im [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10873 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [15] -> \lm32_cpu.interrupt_unit.im [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10874 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [16] -> \lm32_cpu.interrupt_unit.im [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10875 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [17] -> \lm32_cpu.interrupt_unit.im [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10876 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [18] -> \lm32_cpu.interrupt_unit.im [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10877 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [19] -> \lm32_cpu.interrupt_unit.im [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10878 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [20] -> \lm32_cpu.interrupt_unit.im [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10879 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [21] -> \lm32_cpu.interrupt_unit.im [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10880 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [22] -> \lm32_cpu.interrupt_unit.im [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10881 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [23] -> \lm32_cpu.interrupt_unit.im [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10882 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [24] -> \lm32_cpu.interrupt_unit.im [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10883 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [25] -> \lm32_cpu.interrupt_unit.im [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10884 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [26] -> \lm32_cpu.interrupt_unit.im [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10885 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [27] -> \lm32_cpu.interrupt_unit.im [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10886 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [28] -> \lm32_cpu.interrupt_unit.im [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10887 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [29] -> \lm32_cpu.interrupt_unit.im [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10888 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [30] -> \lm32_cpu.interrupt_unit.im [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10889 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [31] -> \lm32_cpu.interrupt_unit.im [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10890 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\eie[0:0] -> \lm32_cpu.interrupt_unit.eie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10891 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\ie[0:0] -> \lm32_cpu.interrupt_unit.ie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11112 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [0] -> \lm32_cpu.instruction_unit.pc_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11113 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [1] -> \lm32_cpu.instruction_unit.pc_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11114 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [2] -> \lm32_cpu.instruction_unit.pc_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11115 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [3] -> \lm32_cpu.instruction_unit.pc_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11116 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [4] -> \lm32_cpu.instruction_unit.pc_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11117 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [5] -> \lm32_cpu.instruction_unit.pc_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11118 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [6] -> \lm32_cpu.instruction_unit.pc_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11119 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [7] -> \lm32_cpu.instruction_unit.pc_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11120 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [8] -> \lm32_cpu.instruction_unit.pc_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11121 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [9] -> \lm32_cpu.instruction_unit.pc_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11122 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [10] -> \lm32_cpu.instruction_unit.pc_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11123 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [11] -> \lm32_cpu.instruction_unit.pc_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11124 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [12] -> \lm32_cpu.instruction_unit.pc_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11125 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [13] -> \lm32_cpu.instruction_unit.pc_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11126 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [14] -> \lm32_cpu.instruction_unit.pc_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11127 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [15] -> \lm32_cpu.instruction_unit.pc_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11128 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [16] -> \lm32_cpu.instruction_unit.pc_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11129 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [17] -> \lm32_cpu.instruction_unit.pc_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11130 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [18] -> \lm32_cpu.instruction_unit.pc_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11131 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [19] -> \lm32_cpu.instruction_unit.pc_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11132 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [20] -> \lm32_cpu.instruction_unit.pc_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11133 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [21] -> \lm32_cpu.instruction_unit.pc_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11134 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [22] -> \lm32_cpu.instruction_unit.pc_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11135 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [23] -> \lm32_cpu.instruction_unit.pc_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11136 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [24] -> \lm32_cpu.instruction_unit.pc_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11137 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [25] -> \lm32_cpu.instruction_unit.pc_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11138 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [26] -> \lm32_cpu.instruction_unit.pc_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11139 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [27] -> \lm32_cpu.instruction_unit.pc_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11140 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [28] -> \lm32_cpu.instruction_unit.pc_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11141 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [29] -> \lm32_cpu.instruction_unit.pc_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11142 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [0] -> \lm32_cpu.instruction_unit.pc_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11143 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [1] -> \lm32_cpu.instruction_unit.pc_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11144 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [2] -> \lm32_cpu.instruction_unit.pc_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11145 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [3] -> \lm32_cpu.instruction_unit.pc_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11146 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [4] -> \lm32_cpu.instruction_unit.pc_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11147 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [5] -> \lm32_cpu.instruction_unit.pc_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11148 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [6] -> \lm32_cpu.instruction_unit.pc_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11149 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [7] -> \lm32_cpu.instruction_unit.pc_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11150 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [8] -> \lm32_cpu.instruction_unit.pc_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11151 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [9] -> \lm32_cpu.instruction_unit.pc_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11152 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [10] -> \lm32_cpu.instruction_unit.pc_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11153 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [11] -> \lm32_cpu.instruction_unit.pc_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11154 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [12] -> \lm32_cpu.instruction_unit.pc_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11155 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [13] -> \lm32_cpu.instruction_unit.pc_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11156 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [14] -> \lm32_cpu.instruction_unit.pc_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11157 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [15] -> \lm32_cpu.instruction_unit.pc_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11158 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [16] -> \lm32_cpu.instruction_unit.pc_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11159 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [17] -> \lm32_cpu.instruction_unit.pc_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11160 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [18] -> \lm32_cpu.instruction_unit.pc_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11161 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [19] -> \lm32_cpu.instruction_unit.pc_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11162 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [20] -> \lm32_cpu.instruction_unit.pc_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11163 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [21] -> \lm32_cpu.instruction_unit.pc_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11164 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [22] -> \lm32_cpu.instruction_unit.pc_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11165 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [23] -> \lm32_cpu.instruction_unit.pc_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11166 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [24] -> \lm32_cpu.instruction_unit.pc_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11167 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [25] -> \lm32_cpu.instruction_unit.pc_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11168 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [26] -> \lm32_cpu.instruction_unit.pc_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11169 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [27] -> \lm32_cpu.instruction_unit.pc_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11170 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [28] -> \lm32_cpu.instruction_unit.pc_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11171 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [29] -> \lm32_cpu.instruction_unit.pc_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11172 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [0] -> \lm32_cpu.instruction_unit.pc_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11173 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [1] -> \lm32_cpu.instruction_unit.pc_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11174 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [2] -> \lm32_cpu.instruction_unit.pc_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11175 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [3] -> \lm32_cpu.instruction_unit.pc_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11176 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [4] -> \lm32_cpu.instruction_unit.pc_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11177 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [5] -> \lm32_cpu.instruction_unit.pc_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11178 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [6] -> \lm32_cpu.instruction_unit.pc_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11179 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [7] -> \lm32_cpu.instruction_unit.pc_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11180 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [8] -> \lm32_cpu.instruction_unit.pc_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11181 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [9] -> \lm32_cpu.instruction_unit.pc_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11182 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [10] -> \lm32_cpu.instruction_unit.pc_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11183 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [11] -> \lm32_cpu.instruction_unit.pc_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11184 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [12] -> \lm32_cpu.instruction_unit.pc_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11185 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [13] -> \lm32_cpu.instruction_unit.pc_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11186 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [14] -> \lm32_cpu.instruction_unit.pc_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11187 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [15] -> \lm32_cpu.instruction_unit.pc_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11188 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [16] -> \lm32_cpu.instruction_unit.pc_d [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11189 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [17] -> \lm32_cpu.instruction_unit.pc_d [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11190 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [18] -> \lm32_cpu.instruction_unit.pc_d [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11191 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [19] -> \lm32_cpu.instruction_unit.pc_d [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11192 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [20] -> \lm32_cpu.instruction_unit.pc_d [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11193 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [21] -> \lm32_cpu.instruction_unit.pc_d [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11194 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [22] -> \lm32_cpu.instruction_unit.pc_d [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11195 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [23] -> \lm32_cpu.instruction_unit.pc_d [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11196 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [24] -> \lm32_cpu.instruction_unit.pc_d [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11197 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [25] -> \lm32_cpu.instruction_unit.pc_d [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11198 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [26] -> \lm32_cpu.instruction_unit.pc_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11199 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [27] -> \lm32_cpu.instruction_unit.pc_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11200 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [28] -> \lm32_cpu.instruction_unit.pc_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11201 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [29] -> \lm32_cpu.instruction_unit.pc_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11202 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [0] -> \lm32_cpu.instruction_unit.pc_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11203 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [1] -> \lm32_cpu.instruction_unit.pc_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11204 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [2] -> \lm32_cpu.instruction_unit.pc_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11205 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [3] -> \lm32_cpu.instruction_unit.pc_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11206 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [4] -> \lm32_cpu.instruction_unit.pc_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11207 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [5] -> \lm32_cpu.instruction_unit.pc_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11208 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [6] -> \lm32_cpu.instruction_unit.pc_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11209 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [7] -> \lm32_cpu.instruction_unit.pc_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11210 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [8] -> \lm32_cpu.instruction_unit.pc_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11211 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [9] -> \lm32_cpu.instruction_unit.pc_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11212 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [10] -> \lm32_cpu.instruction_unit.pc_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11213 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [11] -> \lm32_cpu.instruction_unit.pc_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11214 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [12] -> \lm32_cpu.instruction_unit.pc_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11215 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [13] -> \lm32_cpu.instruction_unit.pc_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11216 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [14] -> \lm32_cpu.instruction_unit.pc_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11217 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [15] -> \lm32_cpu.instruction_unit.pc_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11218 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [16] -> \lm32_cpu.instruction_unit.pc_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11219 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [17] -> \lm32_cpu.instruction_unit.pc_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11220 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [18] -> \lm32_cpu.instruction_unit.pc_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11221 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [19] -> \lm32_cpu.instruction_unit.pc_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11222 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [20] -> \lm32_cpu.instruction_unit.pc_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11223 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [21] -> \lm32_cpu.instruction_unit.pc_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11224 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [22] -> \lm32_cpu.instruction_unit.pc_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11225 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [23] -> \lm32_cpu.instruction_unit.pc_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11226 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [24] -> \lm32_cpu.instruction_unit.pc_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11227 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [25] -> \lm32_cpu.instruction_unit.pc_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11228 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [26] -> \lm32_cpu.instruction_unit.pc_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11229 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [27] -> \lm32_cpu.instruction_unit.pc_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11230 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [28] -> \lm32_cpu.instruction_unit.pc_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11231 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [29] -> \lm32_cpu.instruction_unit.pc_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11232 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_f[0:0] -> \lm32_cpu.instruction_unit.bus_error_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11233 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [0] -> \lm32_cpu.instruction_unit.wb_data_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11234 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [1] -> \lm32_cpu.instruction_unit.wb_data_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11235 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [2] -> \lm32_cpu.instruction_unit.wb_data_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11236 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [3] -> \lm32_cpu.instruction_unit.wb_data_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11237 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [4] -> \lm32_cpu.instruction_unit.wb_data_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11238 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [5] -> \lm32_cpu.instruction_unit.wb_data_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11239 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [6] -> \lm32_cpu.instruction_unit.wb_data_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11240 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [7] -> \lm32_cpu.instruction_unit.wb_data_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11241 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [8] -> \lm32_cpu.instruction_unit.wb_data_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11242 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [9] -> \lm32_cpu.instruction_unit.wb_data_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11243 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [10] -> \lm32_cpu.instruction_unit.wb_data_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11244 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [11] -> \lm32_cpu.instruction_unit.wb_data_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11245 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [12] -> \lm32_cpu.instruction_unit.wb_data_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11246 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [13] -> \lm32_cpu.instruction_unit.wb_data_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11247 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [14] -> \lm32_cpu.instruction_unit.wb_data_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11248 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [15] -> \lm32_cpu.instruction_unit.wb_data_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11249 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [16] -> \lm32_cpu.instruction_unit.wb_data_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11250 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [17] -> \lm32_cpu.instruction_unit.wb_data_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11251 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [18] -> \lm32_cpu.instruction_unit.wb_data_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11252 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [19] -> \lm32_cpu.instruction_unit.wb_data_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11253 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [20] -> \lm32_cpu.instruction_unit.wb_data_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11254 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [21] -> \lm32_cpu.instruction_unit.wb_data_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11255 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [22] -> \lm32_cpu.instruction_unit.wb_data_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11256 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [23] -> \lm32_cpu.instruction_unit.wb_data_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11257 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [24] -> \lm32_cpu.instruction_unit.wb_data_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11258 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [25] -> \lm32_cpu.instruction_unit.wb_data_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11259 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [26] -> \lm32_cpu.instruction_unit.wb_data_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11260 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [27] -> \lm32_cpu.instruction_unit.wb_data_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11261 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [28] -> \lm32_cpu.instruction_unit.wb_data_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11262 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [29] -> \lm32_cpu.instruction_unit.wb_data_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11263 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [30] -> \lm32_cpu.instruction_unit.wb_data_f [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11264 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [31] -> \lm32_cpu.instruction_unit.wb_data_f [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11265 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_stb_o[0:0] -> \lm32_cpu.instruction_unit.i_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11269 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [2] -> \lm32_cpu.instruction_unit.i_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11270 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [3] -> \lm32_cpu.instruction_unit.i_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11271 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [4] -> \lm32_cpu.instruction_unit.i_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11272 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [5] -> \lm32_cpu.instruction_unit.i_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11273 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [6] -> \lm32_cpu.instruction_unit.i_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11274 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [7] -> \lm32_cpu.instruction_unit.i_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11275 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [8] -> \lm32_cpu.instruction_unit.i_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11276 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [9] -> \lm32_cpu.instruction_unit.i_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11277 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [10] -> \lm32_cpu.instruction_unit.i_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11278 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [11] -> \lm32_cpu.instruction_unit.i_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11279 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [12] -> \lm32_cpu.instruction_unit.i_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11280 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [13] -> \lm32_cpu.instruction_unit.i_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11281 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [14] -> \lm32_cpu.instruction_unit.i_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11282 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [15] -> \lm32_cpu.instruction_unit.i_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11283 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [16] -> \lm32_cpu.instruction_unit.i_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11284 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [17] -> \lm32_cpu.instruction_unit.i_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11285 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [18] -> \lm32_cpu.instruction_unit.i_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11286 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [19] -> \lm32_cpu.instruction_unit.i_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11287 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [20] -> \lm32_cpu.instruction_unit.i_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11288 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [21] -> \lm32_cpu.instruction_unit.i_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11289 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [22] -> \lm32_cpu.instruction_unit.i_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11290 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [23] -> \lm32_cpu.instruction_unit.i_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11291 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [24] -> \lm32_cpu.instruction_unit.i_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11292 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [25] -> \lm32_cpu.instruction_unit.i_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11293 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [26] -> \lm32_cpu.instruction_unit.i_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11294 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [27] -> \lm32_cpu.instruction_unit.i_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11295 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [28] -> \lm32_cpu.instruction_unit.i_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11296 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [29] -> \lm32_cpu.instruction_unit.i_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11297 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [30] -> \lm32_cpu.instruction_unit.i_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11299 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [0] -> \lm32_cpu.instruction_unit.instruction_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11300 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [1] -> \lm32_cpu.instruction_unit.instruction_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11301 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [2] -> \lm32_cpu.instruction_unit.instruction_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11302 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [3] -> \lm32_cpu.instruction_unit.instruction_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11303 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [4] -> \lm32_cpu.instruction_unit.instruction_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11304 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [5] -> \lm32_cpu.instruction_unit.instruction_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11305 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [6] -> \lm32_cpu.instruction_unit.instruction_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11306 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [7] -> \lm32_cpu.instruction_unit.instruction_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11307 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [8] -> \lm32_cpu.instruction_unit.instruction_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11308 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [9] -> \lm32_cpu.instruction_unit.instruction_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11309 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [10] -> \lm32_cpu.instruction_unit.instruction_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11310 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [11] -> \lm32_cpu.instruction_unit.instruction_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11311 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [12] -> \lm32_cpu.instruction_unit.instruction_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11312 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [13] -> \lm32_cpu.instruction_unit.instruction_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11313 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [14] -> \lm32_cpu.instruction_unit.instruction_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11314 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [15] -> \lm32_cpu.instruction_unit.instruction_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11325 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [26] -> \lm32_cpu.instruction_unit.instruction_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11326 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [27] -> \lm32_cpu.instruction_unit.instruction_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11327 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [28] -> \lm32_cpu.instruction_unit.instruction_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11328 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [29] -> \lm32_cpu.instruction_unit.instruction_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11329 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [30] -> \lm32_cpu.instruction_unit.instruction_d [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11330 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [31] -> \lm32_cpu.instruction_unit.instruction_d [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11331 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_d[0:0] -> \lm32_cpu.instruction_unit.bus_error_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12966 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [0] -> \lm32_cpu.mc_arithmetic.cycles [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12967 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [1] -> \lm32_cpu.mc_arithmetic.cycles [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12968 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [2] -> \lm32_cpu.mc_arithmetic.cycles [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12969 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [3] -> \lm32_cpu.mc_arithmetic.cycles [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12970 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [4] -> \lm32_cpu.mc_arithmetic.cycles [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12971 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [5] -> \lm32_cpu.mc_arithmetic.cycles [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12972 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [0] -> \lm32_cpu.mc_arithmetic.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12973 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [1] -> \lm32_cpu.mc_arithmetic.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12974 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [2] -> \lm32_cpu.mc_arithmetic.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12975 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [0] -> \lm32_cpu.mc_arithmetic.b [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12976 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [1] -> \lm32_cpu.mc_arithmetic.b [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12977 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [2] -> \lm32_cpu.mc_arithmetic.b [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12978 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [3] -> \lm32_cpu.mc_arithmetic.b [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12979 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [4] -> \lm32_cpu.mc_arithmetic.b [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12980 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [5] -> \lm32_cpu.mc_arithmetic.b [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12981 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [6] -> \lm32_cpu.mc_arithmetic.b [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12982 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [7] -> \lm32_cpu.mc_arithmetic.b [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12983 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [8] -> \lm32_cpu.mc_arithmetic.b [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12984 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [9] -> \lm32_cpu.mc_arithmetic.b [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12985 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [10] -> \lm32_cpu.mc_arithmetic.b [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12986 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [11] -> \lm32_cpu.mc_arithmetic.b [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12987 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [12] -> \lm32_cpu.mc_arithmetic.b [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12988 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [13] -> \lm32_cpu.mc_arithmetic.b [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12989 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [14] -> \lm32_cpu.mc_arithmetic.b [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12990 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [15] -> \lm32_cpu.mc_arithmetic.b [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12991 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [16] -> \lm32_cpu.mc_arithmetic.b [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12992 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [17] -> \lm32_cpu.mc_arithmetic.b [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12993 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [18] -> \lm32_cpu.mc_arithmetic.b [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12994 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [19] -> \lm32_cpu.mc_arithmetic.b [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12995 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [20] -> \lm32_cpu.mc_arithmetic.b [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12996 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [21] -> \lm32_cpu.mc_arithmetic.b [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12997 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [22] -> \lm32_cpu.mc_arithmetic.b [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12998 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [23] -> \lm32_cpu.mc_arithmetic.b [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12999 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [24] -> \lm32_cpu.mc_arithmetic.b [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13000 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [25] -> \lm32_cpu.mc_arithmetic.b [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13001 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [26] -> \lm32_cpu.mc_arithmetic.b [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13002 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [27] -> \lm32_cpu.mc_arithmetic.b [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13003 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [28] -> \lm32_cpu.mc_arithmetic.b [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13004 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [29] -> \lm32_cpu.mc_arithmetic.b [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13005 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [30] -> \lm32_cpu.mc_arithmetic.b [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13006 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [31] -> \lm32_cpu.mc_arithmetic.b [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13007 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [0] -> \lm32_cpu.mc_arithmetic.a [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13008 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [1] -> \lm32_cpu.mc_arithmetic.a [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13009 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [2] -> \lm32_cpu.mc_arithmetic.a [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13010 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [3] -> \lm32_cpu.mc_arithmetic.a [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13011 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [4] -> \lm32_cpu.mc_arithmetic.a [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13012 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [5] -> \lm32_cpu.mc_arithmetic.a [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13013 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [6] -> \lm32_cpu.mc_arithmetic.a [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13014 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [7] -> \lm32_cpu.mc_arithmetic.a [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13015 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [8] -> \lm32_cpu.mc_arithmetic.a [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13016 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [9] -> \lm32_cpu.mc_arithmetic.a [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13017 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [10] -> \lm32_cpu.mc_arithmetic.a [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13018 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [11] -> \lm32_cpu.mc_arithmetic.a [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13019 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [12] -> \lm32_cpu.mc_arithmetic.a [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13020 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [13] -> \lm32_cpu.mc_arithmetic.a [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13021 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [14] -> \lm32_cpu.mc_arithmetic.a [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13022 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [15] -> \lm32_cpu.mc_arithmetic.a [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13023 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [16] -> \lm32_cpu.mc_arithmetic.a [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13024 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [17] -> \lm32_cpu.mc_arithmetic.a [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13025 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [18] -> \lm32_cpu.mc_arithmetic.a [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13026 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [19] -> \lm32_cpu.mc_arithmetic.a [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13027 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [20] -> \lm32_cpu.mc_arithmetic.a [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13028 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [21] -> \lm32_cpu.mc_arithmetic.a [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13029 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [22] -> \lm32_cpu.mc_arithmetic.a [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13030 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [23] -> \lm32_cpu.mc_arithmetic.a [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13031 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [24] -> \lm32_cpu.mc_arithmetic.a [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13032 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [25] -> \lm32_cpu.mc_arithmetic.a [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13033 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [26] -> \lm32_cpu.mc_arithmetic.a [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13034 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [27] -> \lm32_cpu.mc_arithmetic.a [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13035 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [28] -> \lm32_cpu.mc_arithmetic.a [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13036 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [29] -> \lm32_cpu.mc_arithmetic.a [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13037 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [30] -> \lm32_cpu.mc_arithmetic.a [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13038 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [31] -> \lm32_cpu.mc_arithmetic.a [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13039 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [0] -> \lm32_cpu.mc_arithmetic.p [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13040 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [1] -> \lm32_cpu.mc_arithmetic.p [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13041 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [2] -> \lm32_cpu.mc_arithmetic.p [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13042 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [3] -> \lm32_cpu.mc_arithmetic.p [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13043 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [4] -> \lm32_cpu.mc_arithmetic.p [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13044 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [5] -> \lm32_cpu.mc_arithmetic.p [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13045 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [6] -> \lm32_cpu.mc_arithmetic.p [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13046 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [7] -> \lm32_cpu.mc_arithmetic.p [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13047 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [8] -> \lm32_cpu.mc_arithmetic.p [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13048 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [9] -> \lm32_cpu.mc_arithmetic.p [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13049 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [10] -> \lm32_cpu.mc_arithmetic.p [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13050 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [11] -> \lm32_cpu.mc_arithmetic.p [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13051 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [12] -> \lm32_cpu.mc_arithmetic.p [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13052 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [13] -> \lm32_cpu.mc_arithmetic.p [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13053 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [14] -> \lm32_cpu.mc_arithmetic.p [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13054 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [15] -> \lm32_cpu.mc_arithmetic.p [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13055 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [16] -> \lm32_cpu.mc_arithmetic.p [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13056 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [17] -> \lm32_cpu.mc_arithmetic.p [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13057 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [18] -> \lm32_cpu.mc_arithmetic.p [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13058 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [19] -> \lm32_cpu.mc_arithmetic.p [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13059 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [20] -> \lm32_cpu.mc_arithmetic.p [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13060 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [21] -> \lm32_cpu.mc_arithmetic.p [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13061 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [22] -> \lm32_cpu.mc_arithmetic.p [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13062 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [23] -> \lm32_cpu.mc_arithmetic.p [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13063 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [24] -> \lm32_cpu.mc_arithmetic.p [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13064 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [25] -> \lm32_cpu.mc_arithmetic.p [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13065 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [26] -> \lm32_cpu.mc_arithmetic.p [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13066 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [27] -> \lm32_cpu.mc_arithmetic.p [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13067 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [28] -> \lm32_cpu.mc_arithmetic.p [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13068 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [29] -> \lm32_cpu.mc_arithmetic.p [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13069 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [30] -> \lm32_cpu.mc_arithmetic.p [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13070 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [31] -> \lm32_cpu.mc_arithmetic.p [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13071 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [0] -> \lm32_cpu.mc_arithmetic.result_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13072 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [1] -> \lm32_cpu.mc_arithmetic.result_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13073 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [2] -> \lm32_cpu.mc_arithmetic.result_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13074 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [3] -> \lm32_cpu.mc_arithmetic.result_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13075 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [4] -> \lm32_cpu.mc_arithmetic.result_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13076 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [5] -> \lm32_cpu.mc_arithmetic.result_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13077 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [6] -> \lm32_cpu.mc_arithmetic.result_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13078 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [7] -> \lm32_cpu.mc_arithmetic.result_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13079 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [8] -> \lm32_cpu.mc_arithmetic.result_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13080 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [9] -> \lm32_cpu.mc_arithmetic.result_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13081 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [10] -> \lm32_cpu.mc_arithmetic.result_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13082 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [11] -> \lm32_cpu.mc_arithmetic.result_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13083 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [12] -> \lm32_cpu.mc_arithmetic.result_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13084 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [13] -> \lm32_cpu.mc_arithmetic.result_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13085 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [14] -> \lm32_cpu.mc_arithmetic.result_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13086 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [15] -> \lm32_cpu.mc_arithmetic.result_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13087 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [16] -> \lm32_cpu.mc_arithmetic.result_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13088 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [17] -> \lm32_cpu.mc_arithmetic.result_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13089 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [18] -> \lm32_cpu.mc_arithmetic.result_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13090 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [19] -> \lm32_cpu.mc_arithmetic.result_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13091 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [20] -> \lm32_cpu.mc_arithmetic.result_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13092 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [21] -> \lm32_cpu.mc_arithmetic.result_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13093 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [22] -> \lm32_cpu.mc_arithmetic.result_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13094 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [23] -> \lm32_cpu.mc_arithmetic.result_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13095 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [24] -> \lm32_cpu.mc_arithmetic.result_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13096 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [25] -> \lm32_cpu.mc_arithmetic.result_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13097 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [26] -> \lm32_cpu.mc_arithmetic.result_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13098 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [27] -> \lm32_cpu.mc_arithmetic.result_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13099 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [28] -> \lm32_cpu.mc_arithmetic.result_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13100 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [29] -> \lm32_cpu.mc_arithmetic.result_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13101 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [30] -> \lm32_cpu.mc_arithmetic.result_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13102 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [31] -> \lm32_cpu.mc_arithmetic.result_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13104 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\sign_extend_x[0:0] -> \lm32_cpu.mc_arithmetic.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13746 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_load_complete[0:0] -> \lm32_cpu.load_store_unit.wb_load_complete.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13747 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.wb_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13748 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.wb_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13749 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.wb_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13750 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.wb_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13751 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.wb_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13752 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.wb_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13753 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.wb_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13754 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.wb_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13755 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.wb_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13756 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.wb_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13757 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.wb_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13758 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.wb_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13759 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.wb_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13760 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.wb_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13761 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.wb_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13762 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.wb_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13763 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.wb_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13764 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.wb_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13765 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.wb_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13766 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.wb_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13767 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.wb_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13768 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.wb_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13769 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.wb_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13770 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.wb_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13771 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.wb_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13772 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.wb_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13773 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.wb_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13774 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.wb_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13775 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.wb_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13776 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.wb_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13777 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.wb_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13778 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.wb_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13779 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_we_o[0:0] -> \lm32_cpu.load_store_unit.d_we_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13780 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_stb_o[0:0] -> \lm32_cpu.load_store_unit.d_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13781 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [0] -> \lm32_cpu.load_store_unit.d_sel_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13782 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [1] -> \lm32_cpu.load_store_unit.d_sel_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13783 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [2] -> \lm32_cpu.load_store_unit.d_sel_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13784 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [3] -> \lm32_cpu.load_store_unit.d_sel_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13788 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13789 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13790 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13791 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13792 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13793 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13794 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13795 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13796 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13797 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13798 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13799 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13800 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13801 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13802 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13803 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13804 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13805 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13806 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13807 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13808 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13809 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13810 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13811 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13812 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13813 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13814 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13815 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13816 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13818 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [0] -> \lm32_cpu.load_store_unit.d_dat_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13819 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [1] -> \lm32_cpu.load_store_unit.d_dat_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13820 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_dat_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13821 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_dat_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13822 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_dat_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13823 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_dat_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13824 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_dat_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13825 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_dat_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13826 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_dat_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13827 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_dat_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13828 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_dat_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13829 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_dat_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13830 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_dat_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13831 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_dat_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13832 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_dat_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13833 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_dat_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13834 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_dat_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13835 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_dat_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13836 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_dat_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13837 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_dat_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13838 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_dat_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13839 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_dat_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13840 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_dat_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13841 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_dat_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13842 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_dat_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13843 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_dat_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13844 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_dat_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13845 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_dat_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13846 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_dat_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13847 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_dat_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13848 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_dat_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13849 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [31] -> \lm32_cpu.load_store_unit.d_dat_o [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13850 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\stall_wb_load[0:0] -> \lm32_cpu.load_store_unit.stall_wb_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13851 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_select_m[0:0] -> \lm32_cpu.load_store_unit.wb_select_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13852 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [0] -> \lm32_cpu.load_store_unit.byte_enable_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13853 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [1] -> \lm32_cpu.load_store_unit.byte_enable_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13854 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [2] -> \lm32_cpu.load_store_unit.byte_enable_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13855 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [3] -> \lm32_cpu.load_store_unit.byte_enable_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13856 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.store_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13857 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.store_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13858 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.store_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13859 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.store_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13860 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.store_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13861 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.store_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13862 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.store_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13863 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.store_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13864 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.store_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13865 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.store_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13866 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.store_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13867 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.store_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13868 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.store_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13869 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.store_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13870 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.store_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13871 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.store_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13872 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.store_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13873 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.store_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13874 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.store_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13875 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.store_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13876 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.store_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13877 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.store_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13878 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.store_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13879 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.store_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13880 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.store_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13881 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.store_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13882 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.store_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13883 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.store_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13884 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.store_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13885 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.store_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13886 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.store_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13887 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.store_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13888 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\sign_extend_m[0:0] -> \lm32_cpu.load_store_unit.sign_extend_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13889 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [0] -> \lm32_cpu.load_store_unit.size_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13890 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [1] -> \lm32_cpu.load_store_unit.size_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8027 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8028 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8029 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8030 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8031 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8032 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8033 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8034 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8035 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8036 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8037 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8038 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8039 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8040 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8041 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8042 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8043 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8044 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8045 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8046 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8047 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8048 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8049 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8050 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8051 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8052 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8053 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8054 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8055 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8056 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8057 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8058 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8059 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8060 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8061 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8062 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8063 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8064 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8065 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8066 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8067 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8068 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8069 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8070 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8071 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8072 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8073 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8074 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8075 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8076 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8077 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8078 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8079 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8080 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8081 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8082 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8083 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8084 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8085 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8086 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8087 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8088 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8089 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8090 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8091 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8092 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8093 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8094 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8095 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8096 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8097 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8098 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8099 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8100 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8101 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8102 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8103 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8104 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8105 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8106 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8107 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8108 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8109 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8110 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8111 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8112 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8113 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8114 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8115 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8116 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8117 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8118 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8119 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8120 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8121 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8122 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8123 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8158 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8159 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8160 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8161 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8162 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8163 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8164 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8165 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8166 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8167 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8168 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8169 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8170 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8172 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8173 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8174 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8175 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8214 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8215 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8216 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8217 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8218 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8219 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8220 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8221 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8222 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8223 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8224 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8225 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8227 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8229 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8231 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8232 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8233 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8234 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8235 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8236 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8237 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8238 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8239 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8240 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8241 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8242 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8243 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8244 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8245 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8246 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8247 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8248 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8249 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8250 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8251 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8252 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8253 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8254 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8255 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8256 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8257 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8258 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8259 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8260 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8261 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8262 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8263 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8264 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8265 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8266 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8267 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8268 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8269 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8270 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8271 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8272 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8273 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8274 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8275 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8276 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8277 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8278 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8279 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8280 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8281 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8282 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8283 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8284 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8285 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8286 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8287 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8288 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8289 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8290 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8291 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8292 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8293 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8294 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8295 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8296 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8297 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8298 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8299 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8300 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8301 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8302 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8303 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8304 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8305 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8306 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8307 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8308 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8309 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8310 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8311 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8312 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8313 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8314 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8315 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8316 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8317 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8318 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8319 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8320 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8321 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8322 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8323 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8324 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8325 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8326 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8328 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8329 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8330 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8331 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8332 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8333 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8334 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8335 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8336 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8337 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8338 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8339 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8340 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8341 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8342 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8343 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8344 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8345 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8346 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8347 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8348 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8349 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8350 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8351 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8352 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8353 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8354 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8355 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8356 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8357 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8358 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8359 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8360 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8362 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8395 to $_DFFE_PP_ for $0\leds_storage[4:0] [0] -> \leds_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8396 to $_DFFE_PP_ for $0\leds_storage[4:0] [1] -> \leds_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8397 to $_DFFE_PP_ for $0\leds_storage[4:0] [2] -> \leds_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8398 to $_DFFE_PP_ for $0\leds_storage[4:0] [3] -> \leds_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8399 to $_DFFE_PP_ for $0\leds_storage[4:0] [4] -> \leds_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8400 to $_DFFE_PP_ for $0\eventsourceprocess0_pending[0:0] -> \eventsourceprocess0_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8402 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [0] -> \waittimer0_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8403 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [1] -> \waittimer0_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8404 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [2] -> \waittimer0_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8405 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [3] -> \waittimer0_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8406 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [4] -> \waittimer0_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8407 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [5] -> \waittimer0_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8408 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [6] -> \waittimer0_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8409 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [7] -> \waittimer0_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8410 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [8] -> \waittimer0_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8411 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [9] -> \waittimer0_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8412 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [10] -> \waittimer0_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8413 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [11] -> \waittimer0_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8414 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [12] -> \waittimer0_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8415 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [13] -> \waittimer0_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8416 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [14] -> \waittimer0_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8417 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [15] -> \waittimer0_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8418 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [16] -> \waittimer0_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8419 to $_DFFE_PP_ for $0\eventsourceprocess1_pending[0:0] -> \eventsourceprocess1_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8421 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [0] -> \waittimer1_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8422 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [1] -> \waittimer1_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8423 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [2] -> \waittimer1_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8424 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [3] -> \waittimer1_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8425 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [4] -> \waittimer1_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8426 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [5] -> \waittimer1_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8427 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [6] -> \waittimer1_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8428 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [7] -> \waittimer1_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8429 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [8] -> \waittimer1_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8430 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [9] -> \waittimer1_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8431 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [10] -> \waittimer1_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8432 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [11] -> \waittimer1_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8433 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [12] -> \waittimer1_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8434 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [13] -> \waittimer1_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8435 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [14] -> \waittimer1_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8436 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [15] -> \waittimer1_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8437 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [16] -> \waittimer1_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8438 to $_DFFE_PP_ for $0\eventsourceprocess2_pending[0:0] -> \eventsourceprocess2_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8440 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [0] -> \waittimer2_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8441 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [1] -> \waittimer2_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8442 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [2] -> \waittimer2_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8443 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [3] -> \waittimer2_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8444 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [4] -> \waittimer2_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8445 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [5] -> \waittimer2_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8446 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [6] -> \waittimer2_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8447 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [7] -> \waittimer2_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8448 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [8] -> \waittimer2_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8449 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [9] -> \waittimer2_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8450 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [10] -> \waittimer2_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8451 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [11] -> \waittimer2_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8452 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [12] -> \waittimer2_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8453 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [13] -> \waittimer2_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8454 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [14] -> \waittimer2_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8455 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [15] -> \waittimer2_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8456 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [16] -> \waittimer2_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8457 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [0] -> \eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8458 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [1] -> \eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8459 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [2] -> \eventmanager_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8460 to $_DFFE_PP_ for $0\spiflash_bus_ack[0:0] -> \spiflash_bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8461 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [0] -> \spiflash_bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8462 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [1] -> \spiflash_bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8463 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [2] -> \spiflash_bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8464 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [3] -> \spiflash_bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8465 to $_DFFE_PP_ for $0\spiflash_bitbang_en_storage[0:0] -> \spiflash_bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8466 to $_DFFE_PP_ for $0\spiflash_cs_n1[0:0] -> \spiflash_cs_n1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8468 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [0] -> \spiflash_sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8469 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [1] -> \spiflash_sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8470 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [2] -> \spiflash_sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8471 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [3] -> \spiflash_sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8472 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [4] -> \spiflash_sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8473 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [5] -> \spiflash_sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8474 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [6] -> \spiflash_sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8475 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [7] -> \spiflash_sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8476 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [8] -> \spiflash_sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8477 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [9] -> \spiflash_sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8478 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [10] -> \spiflash_sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8479 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [11] -> \spiflash_sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8480 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [12] -> \spiflash_sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8481 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [13] -> \spiflash_sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8482 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [14] -> \spiflash_sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8483 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [15] -> \spiflash_sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8484 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [16] -> \spiflash_sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8485 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [17] -> \spiflash_sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8486 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [18] -> \spiflash_sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8487 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [19] -> \spiflash_sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8488 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [20] -> \spiflash_sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8489 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [21] -> \spiflash_sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8490 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [22] -> \spiflash_sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8491 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [23] -> \spiflash_sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8492 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [24] -> \spiflash_sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8493 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [25] -> \spiflash_sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8494 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [26] -> \spiflash_sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8495 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [27] -> \spiflash_sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8496 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [28] -> \spiflash_sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8497 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [29] -> \spiflash_sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8498 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [30] -> \spiflash_sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8499 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [31] -> \spiflash_sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8501 to $_DFFE_PP_ for $0\spiflash_miso1[0:0] -> \spiflash_miso1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8502 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [0] -> \spiflash_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8503 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [1] -> \spiflash_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8504 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [2] -> \spiflash_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8505 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [3] -> \spiflash_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8506 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [4] -> \spiflash_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8507 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [5] -> \spiflash_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8508 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [6] -> \spiflash_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8509 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [7] -> \spiflash_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8510 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [0] -> \led_dat_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8511 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [1] -> \led_dat_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8512 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [2] -> \led_dat_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8513 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [3] -> \led_dat_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8514 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [4] -> \led_dat_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8515 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [5] -> \led_dat_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8516 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [6] -> \led_dat_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8517 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [7] -> \led_dat_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8519 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [0] -> \led_addr_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8520 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [1] -> \led_addr_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8521 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [2] -> \led_addr_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8522 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [3] -> \led_addr_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8523 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [0] -> \led_ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8524 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [1] -> \led_ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8525 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [2] -> \led_ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8526 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [3] -> \led_ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8532 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8533 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8534 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8535 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8536 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8537 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8538 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8539 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8540 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8541 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8542 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8543 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8544 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8545 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8546 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8547 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8548 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8549 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8550 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8551 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8611 to $_DFFE_PP_ for $0\reset_delay[11:0] [0] -> \reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8612 to $_DFFE_PP_ for $0\reset_delay[11:0] [1] -> \reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8613 to $_DFFE_PP_ for $0\reset_delay[11:0] [2] -> \reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8614 to $_DFFE_PP_ for $0\reset_delay[11:0] [3] -> \reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8615 to $_DFFE_PP_ for $0\reset_delay[11:0] [4] -> \reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8616 to $_DFFE_PP_ for $0\reset_delay[11:0] [5] -> \reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8617 to $_DFFE_PP_ for $0\reset_delay[11:0] [6] -> \reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8618 to $_DFFE_PP_ for $0\reset_delay[11:0] [7] -> \reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8619 to $_DFFE_PP_ for $0\reset_delay[11:0] [8] -> \reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8620 to $_DFFE_PP_ for $0\reset_delay[11:0] [9] -> \reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8621 to $_DFFE_PP_ for $0\reset_delay[11:0] [10] -> \reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8622 to $_DFFE_PP_ for $0\reset_delay[11:0] [11] -> \reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8647 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [0] -> \lm32_cpu.eba [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8648 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [1] -> \lm32_cpu.eba [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8649 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [2] -> \lm32_cpu.eba [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8650 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [3] -> \lm32_cpu.eba [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8651 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [4] -> \lm32_cpu.eba [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8652 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [5] -> \lm32_cpu.eba [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8653 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [6] -> \lm32_cpu.eba [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8654 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [7] -> \lm32_cpu.eba [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8655 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [8] -> \lm32_cpu.eba [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8656 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [9] -> \lm32_cpu.eba [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8657 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [10] -> \lm32_cpu.eba [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8658 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [11] -> \lm32_cpu.eba [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8659 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [12] -> \lm32_cpu.eba [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8660 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [13] -> \lm32_cpu.eba [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8661 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [14] -> \lm32_cpu.eba [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8662 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [15] -> \lm32_cpu.eba [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8663 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [16] -> \lm32_cpu.eba [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8664 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [17] -> \lm32_cpu.eba [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8665 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [18] -> \lm32_cpu.eba [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8666 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [19] -> \lm32_cpu.eba [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8667 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [20] -> \lm32_cpu.eba [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8668 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [21] -> \lm32_cpu.eba [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8669 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [22] -> \lm32_cpu.eba [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8702 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_seen[0:0] -> \lm32_cpu.data_bus_error_seen.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8704 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_m[0:0] -> \lm32_cpu.valid_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8705 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_x[0:0] -> \lm32_cpu.valid_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8706 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_d[0:0] -> \lm32_cpu.valid_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8707 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_f[0:0] -> \lm32_cpu.valid_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8709 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\exception_m[0:0] -> \lm32_cpu.exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8710 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_met_m[0:0] -> \lm32_cpu.condition_met_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8711 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [0] -> \lm32_cpu.logic_op_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8712 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [1] -> \lm32_cpu.logic_op_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8713 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [2] -> \lm32_cpu.logic_op_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8714 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [3] -> \lm32_cpu.logic_op_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8715 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x_n[0:0] -> \lm32_cpu.adder_op_x_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8716 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x[0:0] -> \lm32_cpu.adder_op_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8749 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [0] -> \lm32_cpu.operand_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8750 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [1] -> \lm32_cpu.operand_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8751 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [2] -> \lm32_cpu.operand_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8752 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [3] -> \lm32_cpu.operand_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8753 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [4] -> \lm32_cpu.operand_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8754 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [5] -> \lm32_cpu.operand_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8755 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [6] -> \lm32_cpu.operand_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8756 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [7] -> \lm32_cpu.operand_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8757 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [8] -> \lm32_cpu.operand_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8758 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [9] -> \lm32_cpu.operand_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8759 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [10] -> \lm32_cpu.operand_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8760 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [11] -> \lm32_cpu.operand_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8761 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [12] -> \lm32_cpu.operand_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8762 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [13] -> \lm32_cpu.operand_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8763 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [14] -> \lm32_cpu.operand_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8764 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [15] -> \lm32_cpu.operand_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8765 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [16] -> \lm32_cpu.operand_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8766 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [17] -> \lm32_cpu.operand_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8767 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [18] -> \lm32_cpu.operand_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8768 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [19] -> \lm32_cpu.operand_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8769 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [20] -> \lm32_cpu.operand_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8770 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [21] -> \lm32_cpu.operand_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8771 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [22] -> \lm32_cpu.operand_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8772 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [23] -> \lm32_cpu.operand_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8773 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [24] -> \lm32_cpu.operand_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8774 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [25] -> \lm32_cpu.operand_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8775 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [26] -> \lm32_cpu.operand_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8776 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [27] -> \lm32_cpu.operand_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8777 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [28] -> \lm32_cpu.operand_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8778 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [29] -> \lm32_cpu.operand_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8779 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [30] -> \lm32_cpu.operand_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8780 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [31] -> \lm32_cpu.operand_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8781 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [0] -> \lm32_cpu.store_operand_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8782 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [1] -> \lm32_cpu.store_operand_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8783 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [2] -> \lm32_cpu.store_operand_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8784 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [3] -> \lm32_cpu.store_operand_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8785 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [4] -> \lm32_cpu.store_operand_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8786 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [5] -> \lm32_cpu.store_operand_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8787 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [6] -> \lm32_cpu.store_operand_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8788 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [7] -> \lm32_cpu.store_operand_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8789 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [8] -> \lm32_cpu.store_operand_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8790 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [9] -> \lm32_cpu.store_operand_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8791 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [10] -> \lm32_cpu.store_operand_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8792 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [11] -> \lm32_cpu.store_operand_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8793 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [12] -> \lm32_cpu.store_operand_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8794 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [13] -> \lm32_cpu.store_operand_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8795 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [14] -> \lm32_cpu.store_operand_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8796 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [15] -> \lm32_cpu.store_operand_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8797 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [16] -> \lm32_cpu.store_operand_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8798 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [17] -> \lm32_cpu.store_operand_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8799 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [18] -> \lm32_cpu.store_operand_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8800 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [19] -> \lm32_cpu.store_operand_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8801 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [20] -> \lm32_cpu.store_operand_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8802 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [21] -> \lm32_cpu.store_operand_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8803 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [22] -> \lm32_cpu.store_operand_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8804 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [23] -> \lm32_cpu.store_operand_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8805 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [24] -> \lm32_cpu.store_operand_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8806 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [25] -> \lm32_cpu.store_operand_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8807 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [26] -> \lm32_cpu.store_operand_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8808 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [27] -> \lm32_cpu.store_operand_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8809 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [28] -> \lm32_cpu.store_operand_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8810 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [29] -> \lm32_cpu.store_operand_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8811 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [30] -> \lm32_cpu.store_operand_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8812 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [31] -> \lm32_cpu.store_operand_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8813 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [0] -> \lm32_cpu.operand_1_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8814 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [1] -> \lm32_cpu.operand_1_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8815 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [2] -> \lm32_cpu.operand_1_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8816 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [3] -> \lm32_cpu.operand_1_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8817 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [4] -> \lm32_cpu.operand_1_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8818 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [5] -> \lm32_cpu.operand_1_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8819 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [6] -> \lm32_cpu.operand_1_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8820 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [7] -> \lm32_cpu.operand_1_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8821 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [8] -> \lm32_cpu.operand_1_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8822 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [9] -> \lm32_cpu.operand_1_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8823 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [10] -> \lm32_cpu.operand_1_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8824 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [11] -> \lm32_cpu.operand_1_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8825 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [12] -> \lm32_cpu.operand_1_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8826 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [13] -> \lm32_cpu.operand_1_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8827 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [14] -> \lm32_cpu.operand_1_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8828 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [15] -> \lm32_cpu.operand_1_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8829 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [16] -> \lm32_cpu.operand_1_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8830 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [17] -> \lm32_cpu.operand_1_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8831 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [18] -> \lm32_cpu.operand_1_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8832 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [19] -> \lm32_cpu.operand_1_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8833 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [20] -> \lm32_cpu.operand_1_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8834 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [21] -> \lm32_cpu.operand_1_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8835 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [22] -> \lm32_cpu.operand_1_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8836 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [23] -> \lm32_cpu.operand_1_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8837 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [24] -> \lm32_cpu.operand_1_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8838 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [25] -> \lm32_cpu.operand_1_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8839 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [26] -> \lm32_cpu.operand_1_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8840 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [27] -> \lm32_cpu.operand_1_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8841 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [28] -> \lm32_cpu.operand_1_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8842 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [29] -> \lm32_cpu.operand_1_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8843 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [30] -> \lm32_cpu.operand_1_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8844 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [31] -> \lm32_cpu.operand_1_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8845 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [0] -> \lm32_cpu.operand_0_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8846 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [1] -> \lm32_cpu.operand_0_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8847 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [2] -> \lm32_cpu.operand_0_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8848 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [3] -> \lm32_cpu.operand_0_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8849 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [4] -> \lm32_cpu.operand_0_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8850 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [5] -> \lm32_cpu.operand_0_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8851 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [6] -> \lm32_cpu.operand_0_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8852 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [7] -> \lm32_cpu.operand_0_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8853 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [8] -> \lm32_cpu.operand_0_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8854 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [9] -> \lm32_cpu.operand_0_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8855 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [10] -> \lm32_cpu.operand_0_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8856 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [11] -> \lm32_cpu.operand_0_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8857 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [12] -> \lm32_cpu.operand_0_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8858 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [13] -> \lm32_cpu.operand_0_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8859 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [14] -> \lm32_cpu.operand_0_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8860 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [15] -> \lm32_cpu.operand_0_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8861 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [16] -> \lm32_cpu.operand_0_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8862 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [17] -> \lm32_cpu.operand_0_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8863 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [18] -> \lm32_cpu.operand_0_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8864 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [19] -> \lm32_cpu.operand_0_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8865 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [20] -> \lm32_cpu.operand_0_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8866 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [21] -> \lm32_cpu.operand_0_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8867 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [22] -> \lm32_cpu.operand_0_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8868 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [23] -> \lm32_cpu.operand_0_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8869 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [24] -> \lm32_cpu.operand_0_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8870 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [25] -> \lm32_cpu.operand_0_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8871 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [26] -> \lm32_cpu.operand_0_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8872 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [27] -> \lm32_cpu.operand_0_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8873 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [28] -> \lm32_cpu.operand_0_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8874 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [29] -> \lm32_cpu.operand_0_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8875 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [30] -> \lm32_cpu.operand_0_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8876 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [31] -> \lm32_cpu.operand_0_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8877 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [0] -> \lm32_cpu.memop_pc_w [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8878 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [1] -> \lm32_cpu.memop_pc_w [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8879 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [2] -> \lm32_cpu.memop_pc_w [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8880 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [3] -> \lm32_cpu.memop_pc_w [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8881 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [4] -> \lm32_cpu.memop_pc_w [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8882 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [5] -> \lm32_cpu.memop_pc_w [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8883 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [6] -> \lm32_cpu.memop_pc_w [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8884 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [7] -> \lm32_cpu.memop_pc_w [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8885 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [8] -> \lm32_cpu.memop_pc_w [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8886 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [9] -> \lm32_cpu.memop_pc_w [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8887 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [10] -> \lm32_cpu.memop_pc_w [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8888 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [11] -> \lm32_cpu.memop_pc_w [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8889 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [12] -> \lm32_cpu.memop_pc_w [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8890 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [13] -> \lm32_cpu.memop_pc_w [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8891 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [14] -> \lm32_cpu.memop_pc_w [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8892 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [15] -> \lm32_cpu.memop_pc_w [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8893 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [16] -> \lm32_cpu.memop_pc_w [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8894 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [17] -> \lm32_cpu.memop_pc_w [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8895 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [18] -> \lm32_cpu.memop_pc_w [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8896 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [19] -> \lm32_cpu.memop_pc_w [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8897 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [20] -> \lm32_cpu.memop_pc_w [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8898 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [21] -> \lm32_cpu.memop_pc_w [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8899 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [22] -> \lm32_cpu.memop_pc_w [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8900 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [23] -> \lm32_cpu.memop_pc_w [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8901 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [24] -> \lm32_cpu.memop_pc_w [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8902 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [25] -> \lm32_cpu.memop_pc_w [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8903 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [26] -> \lm32_cpu.memop_pc_w [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8904 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [27] -> \lm32_cpu.memop_pc_w [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8905 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [28] -> \lm32_cpu.memop_pc_w [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8906 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [29] -> \lm32_cpu.memop_pc_w [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8907 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_exception_m[0:0] -> \lm32_cpu.data_bus_error_exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8908 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\bus_error_x[0:0] -> \lm32_cpu.bus_error_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8909 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_write_enable_x[0:0] -> \lm32_cpu.csr_write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8910 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eret_x[0:0] -> \lm32_cpu.eret_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8911 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\scall_x[0:0] -> \lm32_cpu.scall_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8912 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [0] -> \lm32_cpu.condition_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8913 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [1] -> \lm32_cpu.condition_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8914 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [2] -> \lm32_cpu.condition_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8915 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [0] -> \lm32_cpu.csr_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8916 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [1] -> \lm32_cpu.csr_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8917 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [2] -> \lm32_cpu.csr_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8923 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [0] -> \lm32_cpu.write_idx_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8924 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [1] -> \lm32_cpu.write_idx_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8925 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [2] -> \lm32_cpu.write_idx_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8926 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [3] -> \lm32_cpu.write_idx_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8927 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [4] -> \lm32_cpu.write_idx_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8928 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [0] -> \lm32_cpu.write_idx_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8929 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [1] -> \lm32_cpu.write_idx_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8930 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [2] -> \lm32_cpu.write_idx_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8931 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [3] -> \lm32_cpu.write_idx_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8932 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [4] -> \lm32_cpu.write_idx_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8934 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_m[0:0] -> \lm32_cpu.write_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8935 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_x[0:0] -> \lm32_cpu.write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8936 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\sign_extend_x[0:0] -> \lm32_cpu.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8937 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_m[0:0] -> \lm32_cpu.m_bypass_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8938 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_x[0:0] -> \lm32_cpu.m_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8939 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_bypass_enable_x[0:0] -> \lm32_cpu.x_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8941 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_m[0:0] -> \lm32_cpu.w_result_sel_load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8942 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_x[0:0] -> \lm32_cpu.w_result_sel_load_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8943 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_m[0:0] -> \lm32_cpu.m_result_sel_compare_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8944 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_x[0:0] -> \lm32_cpu.m_result_sel_compare_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8945 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_add_x[0:0] -> \lm32_cpu.x_result_sel_add_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8946 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_sext_x[0:0] -> \lm32_cpu.x_result_sel_sext_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8947 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_mc_arith_x[0:0] -> \lm32_cpu.x_result_sel_mc_arith_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8948 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_csr_x[0:0] -> \lm32_cpu.x_result_sel_csr_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8949 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [0] -> \lm32_cpu.branch_target_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8950 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [1] -> \lm32_cpu.branch_target_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8951 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [2] -> \lm32_cpu.branch_target_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8952 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [3] -> \lm32_cpu.branch_target_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8953 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [4] -> \lm32_cpu.branch_target_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8954 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [5] -> \lm32_cpu.branch_target_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8955 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [6] -> \lm32_cpu.branch_target_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8956 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [7] -> \lm32_cpu.branch_target_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8957 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [8] -> \lm32_cpu.branch_target_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8958 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [9] -> \lm32_cpu.branch_target_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8959 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [10] -> \lm32_cpu.branch_target_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8960 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [11] -> \lm32_cpu.branch_target_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8961 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [12] -> \lm32_cpu.branch_target_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8962 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [13] -> \lm32_cpu.branch_target_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8963 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [14] -> \lm32_cpu.branch_target_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8964 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [15] -> \lm32_cpu.branch_target_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8965 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [16] -> \lm32_cpu.branch_target_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8966 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [17] -> \lm32_cpu.branch_target_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8967 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [18] -> \lm32_cpu.branch_target_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8968 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [19] -> \lm32_cpu.branch_target_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8969 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [20] -> \lm32_cpu.branch_target_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8970 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [21] -> \lm32_cpu.branch_target_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8971 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [22] -> \lm32_cpu.branch_target_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8972 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [23] -> \lm32_cpu.branch_target_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8973 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [24] -> \lm32_cpu.branch_target_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8974 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [25] -> \lm32_cpu.branch_target_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8975 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [26] -> \lm32_cpu.branch_target_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8976 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [27] -> \lm32_cpu.branch_target_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8977 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [28] -> \lm32_cpu.branch_target_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8978 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [29] -> \lm32_cpu.branch_target_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8979 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [0] -> \lm32_cpu.branch_target_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8980 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [1] -> \lm32_cpu.branch_target_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8981 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [2] -> \lm32_cpu.branch_target_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8982 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [3] -> \lm32_cpu.branch_target_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8983 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [4] -> \lm32_cpu.branch_target_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8984 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [5] -> \lm32_cpu.branch_target_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8985 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [6] -> \lm32_cpu.branch_target_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8986 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [7] -> \lm32_cpu.branch_target_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8987 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [8] -> \lm32_cpu.branch_target_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8988 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [9] -> \lm32_cpu.branch_target_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8989 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [10] -> \lm32_cpu.branch_target_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8990 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [11] -> \lm32_cpu.branch_target_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8991 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [12] -> \lm32_cpu.branch_target_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8992 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [13] -> \lm32_cpu.branch_target_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8993 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [14] -> \lm32_cpu.branch_target_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8994 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [15] -> \lm32_cpu.branch_target_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8995 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [16] -> \lm32_cpu.branch_target_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8996 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [17] -> \lm32_cpu.branch_target_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8997 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [18] -> \lm32_cpu.branch_target_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8998 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [19] -> \lm32_cpu.branch_target_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8999 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [20] -> \lm32_cpu.branch_target_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9000 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [21] -> \lm32_cpu.branch_target_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9001 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [22] -> \lm32_cpu.branch_target_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9002 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [23] -> \lm32_cpu.branch_target_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9003 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [24] -> \lm32_cpu.branch_target_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9004 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [25] -> \lm32_cpu.branch_target_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9005 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [26] -> \lm32_cpu.branch_target_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9006 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [27] -> \lm32_cpu.branch_target_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9007 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [28] -> \lm32_cpu.branch_target_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9008 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [29] -> \lm32_cpu.branch_target_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9009 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_m[0:0] -> \lm32_cpu.branch_predict_taken_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9010 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_m[0:0] -> \lm32_cpu.branch_predict_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9011 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_m[0:0] -> \lm32_cpu.branch_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9012 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_x[0:0] -> \lm32_cpu.branch_predict_taken_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9013 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_x[0:0] -> \lm32_cpu.branch_predict_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9014 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_x[0:0] -> \lm32_cpu.branch_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9015 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [0] -> \lm32_cpu.size_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9016 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [1] -> \lm32_cpu.size_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9017 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_m[0:0] -> \lm32_cpu.store_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9018 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_x[0:0] -> \lm32_cpu.store_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9019 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_m[0:0] -> \lm32_cpu.load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9020 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_x[0:0] -> \lm32_cpu.load_x.

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

21.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4162.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4165.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4168.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4171.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4174.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4177.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4180.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4183.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4186.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4189.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4192.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4198.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4201.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4204.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4207.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4210.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4213.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4216.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4219.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4222.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4228.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4231.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4234.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4237.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4240.slice[0].carry ($lut).

21.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFFE): \spiflash_bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8433 (SB_DFFE): \waittimer1_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8026 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8031 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8032 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8033 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8034 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8037 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8038 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8040 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8042 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8512 (SB_DFFE): \led_dat_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8053 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8066 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8069 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8072 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8079 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8081 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8084 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8087 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8090 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8060 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8096 (SB_DFFE): \uart_phy_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8099 (SB_DFFE): \uart_phy_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8101 (SB_DFFE): \uart_phy_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8103 (SB_DFFE): \uart_phy_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8108 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8111 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8113 (SB_DFFE): \uart_phy_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8115 (SB_DFFE): \uart_phy_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8117 (SB_DFFE): \uart_phy_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8119 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8121 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8127 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8092 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8124 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8125 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8130 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8133 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8136 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8140 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8142 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8126 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8476 (SB_DFFE): \spiflash_sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8364 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8608 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8473 (SB_DFFE): \spiflash_sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8046 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8049 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8056 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8058 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8059 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8061 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8062 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8063 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8065 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8068 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8070 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8071 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8074 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8076 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8077 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8078 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8080 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8082 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8083 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8085 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8086 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8088 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8089 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8091 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8093 (SB_DFFE): \uart_phy_storage [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8094 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8095 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8097 (SB_DFFE): \uart_phy_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8098 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8100 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8102 (SB_DFFE): \uart_phy_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8104 (SB_DFFE): \uart_phy_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8105 (SB_DFFE): \uart_phy_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8106 (SB_DFFE): \uart_phy_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8107 (SB_DFFE): \uart_phy_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8109 (SB_DFFE): \uart_phy_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8110 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8112 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8114 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8116 (SB_DFFE): \uart_phy_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8118 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8120 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8122 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8123 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8128 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8129 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8131 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8132 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8134 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8135 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8137 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8138 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8139 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8141 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8477 (SB_DFFE): \spiflash_sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8478 (SB_DFFE): \spiflash_sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8479 (SB_DFFE): \spiflash_sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8480 (SB_DFFE): \spiflash_sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8481 (SB_DFFE): \spiflash_sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8482 (SB_DFFE): \spiflash_sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE): \leds_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8483 (SB_DFFE): \spiflash_sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE): \leds_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8484 (SB_DFFE): \spiflash_sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE): \waittimer0_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE): \leds_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE): \eventsourceprocess0_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFF): \eventsourceprocess0_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8485 (SB_DFFE): \spiflash_sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE): \waittimer0_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8486 (SB_DFFE): \spiflash_sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFFE): \waittimer0_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8487 (SB_DFFE): \spiflash_sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8409 (SB_DFFE): \waittimer0_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8488 (SB_DFFE): \spiflash_sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFFE): \waittimer0_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8489 (SB_DFFE): \spiflash_sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE): \waittimer0_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8490 (SB_DFFE): \spiflash_sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE): \waittimer0_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8491 (SB_DFFE): \spiflash_sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8417 (SB_DFFE): \waittimer0_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8492 (SB_DFFE): \spiflash_sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE): \waittimer1_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE): \waittimer0_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE): \eventsourceprocess1_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFF): \eventsourceprocess1_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8493 (SB_DFFE): \spiflash_sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE): \waittimer1_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8494 (SB_DFFE): \spiflash_sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8426 (SB_DFFE): \waittimer1_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8495 (SB_DFFE): \spiflash_sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8428 (SB_DFFE): \waittimer1_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8496 (SB_DFFE): \spiflash_sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8430 (SB_DFFE): \waittimer1_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8497 (SB_DFFE): \spiflash_sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFFE): \waittimer1_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8498 (SB_DFFE): \spiflash_sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8499 (SB_DFFE): \spiflash_sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8503 (SB_DFFE): \spiflash_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8504 (SB_DFFE): \spiflash_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8505 (SB_DFFE): \spiflash_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8421 (SB_DFFE): \waittimer1_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFFE): \eventsourceprocess2_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFF): \eventsourceprocess2_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8506 (SB_DFFE): \spiflash_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8507 (SB_DFFE): \spiflash_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFFE): \waittimer2_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFFE): \waittimer2_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8446 (SB_DFFE): \waittimer2_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8447 (SB_DFFE): \waittimer2_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFFE): \waittimer2_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFFE): \waittimer2_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8450 (SB_DFFE): \waittimer2_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFFE): \waittimer2_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8508 (SB_DFFE): \spiflash_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8509 (SB_DFFE): \spiflash_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8511 (SB_DFFE): \led_dat_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8455 (SB_DFFE): \waittimer2_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8456 (SB_DFFE): \waittimer2_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFFE): \eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFFE): \waittimer2_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFFE): \eventmanager_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFFE): \eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFFE): \spiflash_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFFE): \spiflash_bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFFE): \spiflash_sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFFE): \spiflash_bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFFE): \spiflash_bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8466 (SB_DFFE): \spiflash_cs_n1 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFF): \spiflash_clk1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8471 (SB_DFFE): \spiflash_sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8474 (SB_DFFE): \spiflash_sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8475 (SB_DFFE): \spiflash_sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFFE): \leds_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE): \leds_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE): \waittimer0_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE): \waittimer0_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8408 (SB_DFFE): \waittimer0_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFFE): \waittimer0_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8412 (SB_DFFE): \waittimer0_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8414 (SB_DFFE): \waittimer0_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8416 (SB_DFFE): \waittimer0_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8418 (SB_DFFE): \waittimer0_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE): \waittimer1_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE): \waittimer1_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8427 (SB_DFFE): \waittimer1_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8429 (SB_DFFE): \waittimer1_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8431 (SB_DFFE): \waittimer1_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFFE): \waittimer1_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8435 (SB_DFFE): \waittimer1_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFFE): \spiflash_sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8500 (SB_DFF): \spiflash_i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8501 (SB_DFFE): \spiflash_miso1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8436 (SB_DFFE): \waittimer1_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8437 (SB_DFFE): \waittimer1_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFFE): \waittimer2_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFFE): \waittimer2_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFFE): \waittimer2_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8452 (SB_DFFE): \waittimer2_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFFE): \waittimer2_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8502 (SB_DFFE): \spiflash_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8454 (SB_DFFE): \waittimer2_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8514 (SB_DFFE): \led_dat_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8516 (SB_DFFE): \led_dat_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8520 (SB_DFFE): \led_addr_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8510 (SB_DFFE): \led_dat_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8518 (SB_DFF): \led_dat_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8522 (SB_DFFE): \led_addr_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8519 (SB_DFFE): \led_addr_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8525 (SB_DFFE): \led_ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8530 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8523 (SB_DFFE): \led_ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8527 (SB_DFF): \spram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8528 (SB_DFF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8533 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8529 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8535 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8537 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8539 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8541 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8543 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8545 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8547 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8549 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8551 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8532 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8554 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8556 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8552 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8563 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8565 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8567 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8560 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8568 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8571 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8573 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8575 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8578 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8569 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8580 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8577 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8587 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8589 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8591 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8594 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8585 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8596 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8598 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8600 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8593 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8603 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8605 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8612 (SB_DFFE): \reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8601 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8609 (SB_DFF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8610 (SB_DFF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8621 (SB_DFFE): \reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8622 (SB_DFFE): \reset_delay [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8470 (SB_DFFE): \spiflash_sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8472 (SB_DFFE): \spiflash_sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8611 (SB_DFFE): \reset_delay [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8513 (SB_DFFE): \led_dat_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8515 (SB_DFFE): \led_dat_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8517 (SB_DFFE): \led_dat_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8521 (SB_DFFE): \led_addr_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8524 (SB_DFFE): \led_ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8526 (SB_DFFE): \led_ctrl_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8531 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8534 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8536 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8538 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8540 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8542 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8544 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8546 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8548 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8550 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8553 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8555 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8561 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8562 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8564 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8566 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8570 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8572 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8574 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8576 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8579 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8586 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8588 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8590 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8592 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8595 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8597 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8599 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8602 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8604 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8607 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8613 (SB_DFFE): \reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8614 (SB_DFFE): \reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8615 (SB_DFFE): \reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8616 (SB_DFFE): \reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8617 (SB_DFFE): \reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8618 (SB_DFFE): \reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8619 (SB_DFFE): \reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8620 (SB_DFFE): \reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFFE): \spiflash_bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8606 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [5] = 0

21.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$14600 (A=\lm32_cpu.load_store_unit.size_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13925 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9556 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14599 (A=\lm32_cpu.load_store_unit.size_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13924 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10905 (A=\lm32_cpu.operand_1_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10906 (A=\lm32_cpu.operand_1_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10907 (A=\lm32_cpu.operand_1_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10908 (A=\lm32_cpu.operand_1_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10909 (A=\lm32_cpu.operand_1_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10910 (A=\lm32_cpu.operand_1_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10911 (A=\lm32_cpu.operand_1_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10912 (A=\lm32_cpu.operand_1_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10913 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10914 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10915 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10916 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10917 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10918 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10919 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10920 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10921 (A=\lm32_cpu.operand_1_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10922 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10923 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10924 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10925 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10926 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10927 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10928 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10929 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10930 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10931 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10932 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10933 (A=\lm32_cpu.operand_1_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10934 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10904 (A=\lm32_cpu.operand_1_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10898 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3358_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10892 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3373_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10935 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11603 (A=\lm32_cpu.instruction_unit.pc_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11604 (A=\lm32_cpu.instruction_unit.pc_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11605 (A=\lm32_cpu.instruction_unit.pc_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11606 (A=\lm32_cpu.instruction_unit.pc_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11607 (A=\lm32_cpu.instruction_unit.pc_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11608 (A=\lm32_cpu.instruction_unit.pc_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11609 (A=\lm32_cpu.instruction_unit.pc_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11610 (A=\lm32_cpu.instruction_unit.pc_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11611 (A=\lm32_cpu.instruction_unit.pc_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11612 (A=\lm32_cpu.instruction_unit.pc_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11613 (A=\lm32_cpu.instruction_unit.pc_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11614 (A=\lm32_cpu.instruction_unit.pc_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11615 (A=\lm32_cpu.instruction_unit.pc_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11616 (A=\lm32_cpu.instruction_unit.pc_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11617 (A=\lm32_cpu.instruction_unit.pc_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11618 (A=\lm32_cpu.instruction_unit.pc_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11619 (A=\lm32_cpu.instruction_unit.pc_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11620 (A=\lm32_cpu.instruction_unit.pc_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11621 (A=\lm32_cpu.instruction_unit.pc_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11622 (A=\lm32_cpu.instruction_unit.pc_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11623 (A=\lm32_cpu.instruction_unit.pc_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11624 (A=\lm32_cpu.instruction_unit.pc_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11625 (A=\lm32_cpu.instruction_unit.pc_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11626 (A=\lm32_cpu.instruction_unit.pc_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11627 (A=\lm32_cpu.instruction_unit.pc_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11628 (A=\lm32_cpu.instruction_unit.pc_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11629 (A=\lm32_cpu.instruction_unit.pc_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11630 (A=\lm32_cpu.instruction_unit.pc_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11602 (A=\lm32_cpu.instruction_unit.pc_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11631 (A=\lm32_cpu.instruction_unit.pc_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11543 (A=\lm32_cpu.instruction_unit.pc_d [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11544 (A=\lm32_cpu.instruction_unit.pc_d [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11545 (A=\lm32_cpu.instruction_unit.pc_d [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11546 (A=\lm32_cpu.instruction_unit.pc_d [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11547 (A=\lm32_cpu.instruction_unit.pc_d [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11548 (A=\lm32_cpu.instruction_unit.pc_d [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11549 (A=\lm32_cpu.instruction_unit.pc_d [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11550 (A=\lm32_cpu.instruction_unit.pc_d [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11551 (A=\lm32_cpu.instruction_unit.pc_d [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11552 (A=\lm32_cpu.instruction_unit.pc_d [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11553 (A=\lm32_cpu.instruction_unit.pc_d [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11554 (A=\lm32_cpu.instruction_unit.pc_d [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11555 (A=\lm32_cpu.instruction_unit.pc_d [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11556 (A=\lm32_cpu.instruction_unit.pc_d [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11557 (A=\lm32_cpu.instruction_unit.pc_d [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11558 (A=\lm32_cpu.instruction_unit.pc_d [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11559 (A=\lm32_cpu.instruction_unit.pc_d [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11560 (A=\lm32_cpu.instruction_unit.pc_d [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11561 (A=\lm32_cpu.instruction_unit.pc_d [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11562 (A=\lm32_cpu.instruction_unit.pc_d [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11563 (A=\lm32_cpu.instruction_unit.pc_d [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11564 (A=\lm32_cpu.instruction_unit.pc_d [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11565 (A=\lm32_cpu.instruction_unit.pc_d [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11566 (A=\lm32_cpu.instruction_unit.pc_d [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11567 (A=\lm32_cpu.instruction_unit.pc_d [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11568 (A=\lm32_cpu.instruction_unit.pc_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11569 (A=\lm32_cpu.instruction_unit.pc_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11570 (A=\lm32_cpu.instruction_unit.pc_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11542 (A=\lm32_cpu.instruction_unit.pc_d [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11571 (A=\lm32_cpu.instruction_unit.pc_d [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11483 (A=\lm32_cpu.instruction_unit.pc_f [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11484 (A=\lm32_cpu.instruction_unit.pc_f [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11485 (A=\lm32_cpu.instruction_unit.pc_f [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11486 (A=\lm32_cpu.instruction_unit.pc_f [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11487 (A=\lm32_cpu.instruction_unit.pc_f [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11488 (A=\lm32_cpu.instruction_unit.pc_f [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11489 (A=\lm32_cpu.instruction_unit.pc_f [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11490 (A=\lm32_cpu.instruction_unit.pc_f [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11491 (A=\lm32_cpu.instruction_unit.pc_f [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11492 (A=\lm32_cpu.instruction_unit.pc_f [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11493 (A=\lm32_cpu.instruction_unit.pc_f [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11494 (A=\lm32_cpu.instruction_unit.pc_f [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11495 (A=\lm32_cpu.instruction_unit.pc_f [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11496 (A=\lm32_cpu.instruction_unit.pc_f [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11497 (A=\lm32_cpu.instruction_unit.pc_f [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11498 (A=\lm32_cpu.instruction_unit.pc_f [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11499 (A=\lm32_cpu.instruction_unit.pc_f [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11500 (A=\lm32_cpu.instruction_unit.pc_f [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11501 (A=\lm32_cpu.instruction_unit.pc_f [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11502 (A=\lm32_cpu.instruction_unit.pc_f [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11503 (A=\lm32_cpu.instruction_unit.pc_f [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11504 (A=\lm32_cpu.instruction_unit.pc_f [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11505 (A=\lm32_cpu.instruction_unit.pc_f [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11506 (A=\lm32_cpu.instruction_unit.pc_f [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11507 (A=\lm32_cpu.instruction_unit.pc_f [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11508 (A=\lm32_cpu.instruction_unit.pc_f [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11509 (A=\lm32_cpu.instruction_unit.pc_f [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11510 (A=\lm32_cpu.instruction_unit.pc_f [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11482 (A=\lm32_cpu.instruction_unit.pc_f [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11511 (A=\lm32_cpu.instruction_unit.pc_f [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11423 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11424 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11425 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11426 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11427 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11428 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11429 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11430 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11431 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11432 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11433 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11434 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11435 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11436 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11437 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11438 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11439 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11440 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11441 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11442 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11443 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11444 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11445 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11446 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11447 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11448 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11449 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11450 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11422 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11451 (A=\lm32_cpu.instruction_unit.pc_a [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11767 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11768 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11769 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11770 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11771 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11772 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11773 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11774 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11775 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11776 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11777 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11778 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11779 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11780 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11781 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11782 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11783 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11784 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11785 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11786 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11787 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11788 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11789 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11790 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11791 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11792 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11793 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11794 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11795 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11796 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11766 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11762 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3270_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11797 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11664 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11665 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11666 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11667 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11668 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11669 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11670 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11671 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11672 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11673 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11674 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11675 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11676 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11677 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11678 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11679 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11680 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11681 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11682 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11683 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11684 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11685 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11686 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11687 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11688 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11689 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11690 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11691 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11758 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3281_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11266 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11692 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11875 (A=\lm32_cpu.instruction_unit.wb_data_f [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11876 (A=\lm32_cpu.instruction_unit.wb_data_f [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11877 (A=\lm32_cpu.instruction_unit.wb_data_f [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11878 (A=\lm32_cpu.instruction_unit.wb_data_f [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11879 (A=\lm32_cpu.instruction_unit.wb_data_f [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11880 (A=\lm32_cpu.instruction_unit.wb_data_f [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11881 (A=\lm32_cpu.instruction_unit.wb_data_f [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11882 (A=\lm32_cpu.instruction_unit.wb_data_f [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11883 (A=\lm32_cpu.instruction_unit.wb_data_f [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11884 (A=\lm32_cpu.instruction_unit.wb_data_f [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11885 (A=\lm32_cpu.instruction_unit.wb_data_f [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11886 (A=\lm32_cpu.instruction_unit.wb_data_f [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11887 (A=\lm32_cpu.instruction_unit.wb_data_f [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11888 (A=\lm32_cpu.instruction_unit.wb_data_f [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11889 (A=\lm32_cpu.instruction_unit.wb_data_f [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11890 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11315 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11891 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11316 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11892 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11893 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11894 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11895 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11320 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11896 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11897 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11322 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11898 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11899 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3227_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11900 (A=\lm32_cpu.instruction_unit.wb_data_f [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11901 (A=\lm32_cpu.instruction_unit.wb_data_f [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11902 (A=\lm32_cpu.instruction_unit.wb_data_f [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11903 (A=\lm32_cpu.instruction_unit.wb_data_f [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11904 (A=\lm32_cpu.instruction_unit.wb_data_f [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11874 (A=\lm32_cpu.instruction_unit.wb_data_f [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11905 (A=\lm32_cpu.instruction_unit.wb_data_f [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13496 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13555_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13497 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13556_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13498 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13557_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13499 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13558_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13495 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13554_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13500 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3396.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13559_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13465 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3414.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13490_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13464 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3414.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13489_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13466 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3414.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13491_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13337 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9430_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13338 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9431_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13339 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9432_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13340 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9433_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13341 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9434_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13342 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9435_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13343 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9436_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13344 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9437_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13345 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9438_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13346 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9439_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13347 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9440_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13348 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9441_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13349 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9442_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13350 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9443_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13351 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9444_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13352 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9445_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13353 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9446_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13354 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9447_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13355 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9448_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13356 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9449_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13357 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9450_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13358 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9451_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13359 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9452_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13360 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9453_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13361 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9454_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13362 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9455_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13363 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9456_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13364 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9457_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13365 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9458_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13366 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9459_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13336 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9429_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13367 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3444.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9460_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13271 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9430_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13272 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9431_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13273 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9432_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13274 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9433_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13275 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9434_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13276 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9435_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13277 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9436_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13278 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9437_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13279 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9438_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13280 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9439_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13281 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9440_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13282 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9441_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13283 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9442_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13284 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9443_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13285 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9444_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13286 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9445_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13287 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9446_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13288 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9447_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13289 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9448_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13290 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9449_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13291 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9450_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13292 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9451_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13293 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9452_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13294 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9453_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13295 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9454_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13296 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9455_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13297 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9456_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13298 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9457_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13299 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9458_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13300 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9459_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13270 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9429_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13301 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3458.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9460_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13143 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9430_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13144 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9431_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13145 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9432_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13146 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9433_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13147 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9434_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13148 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9435_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13149 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9436_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13150 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9437_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13151 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9438_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13152 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9439_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13153 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9440_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13154 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9441_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13155 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9442_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13156 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9443_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13157 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9444_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13158 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9445_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13159 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9446_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13160 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9447_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13161 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9448_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13162 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9449_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13163 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9450_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13164 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9451_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13165 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9452_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13166 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9453_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13167 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9454_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13168 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9455_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13169 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9456_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13170 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9457_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13171 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9458_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13172 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9459_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13142 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9429_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13173 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3481.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9460_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13111 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9430_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13112 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9431_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13113 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9432_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13114 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9433_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13115 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9434_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13116 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9435_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13117 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9436_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13118 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9437_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13119 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9438_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13120 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9439_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13121 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9440_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13122 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9441_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13123 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9442_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13124 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9443_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13125 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9444_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13126 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9445_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13127 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9446_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13128 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9447_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13129 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9448_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13130 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9449_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13131 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9450_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13132 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9451_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13133 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9452_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13134 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9453_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13135 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9454_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13136 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9455_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13137 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9456_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13138 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9457_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13139 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9458_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13140 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9459_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13110 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9429_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13573 (A=$techmap\lm32_cpu.mc_arithmetic.$procmux$3388_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13141 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3497.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$9460_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13105 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14426 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4997 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4985) into $auto$simplemap.cc:420:simplemap_dff$13617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14420 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14421 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14422 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14423 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14424 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14515 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3561_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14425 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14427 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14428 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14429 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14430 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14431 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14432 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14433 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14434 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14435 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14436 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14437 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14438 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14439 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14440 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14441 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14442 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14443 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14444 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14445 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14446 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14447 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14448 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14449 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14419 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14415 (A=$techmap\lm32_cpu.load_store_unit.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:767$1642_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14410 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3612_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14450 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14395 (A=\lm32_cpu.load_store_unit.byte_enable_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14396 (A=\lm32_cpu.load_store_unit.byte_enable_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14394 (A=\lm32_cpu.load_store_unit.byte_enable_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14397 (A=\lm32_cpu.load_store_unit.byte_enable_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14264 (A=\lm32_cpu.operand_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14265 (A=\lm32_cpu.operand_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14266 (A=\lm32_cpu.operand_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14267 (A=\lm32_cpu.operand_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14268 (A=\lm32_cpu.operand_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14269 (A=\lm32_cpu.operand_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14270 (A=\lm32_cpu.operand_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14271 (A=\lm32_cpu.operand_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14272 (A=\lm32_cpu.operand_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14273 (A=\lm32_cpu.operand_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14274 (A=\lm32_cpu.operand_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14275 (A=\lm32_cpu.operand_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14276 (A=\lm32_cpu.operand_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14277 (A=\lm32_cpu.operand_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14278 (A=\lm32_cpu.operand_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14279 (A=\lm32_cpu.operand_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14280 (A=\lm32_cpu.operand_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14281 (A=\lm32_cpu.operand_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14282 (A=\lm32_cpu.operand_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14283 (A=\lm32_cpu.operand_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14284 (A=\lm32_cpu.operand_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14285 (A=\lm32_cpu.operand_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14286 (A=\lm32_cpu.operand_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14287 (A=\lm32_cpu.operand_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14288 (A=\lm32_cpu.operand_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14289 (A=\lm32_cpu.operand_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14290 (A=\lm32_cpu.operand_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14291 (A=\lm32_cpu.operand_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14390 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3636_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13785 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14292 (A=\lm32_cpu.operand_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14167 (A=\lm32_cpu.load_store_unit.store_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14168 (A=\lm32_cpu.load_store_unit.store_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14169 (A=\lm32_cpu.load_store_unit.store_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14170 (A=\lm32_cpu.load_store_unit.store_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14171 (A=\lm32_cpu.load_store_unit.store_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14172 (A=\lm32_cpu.load_store_unit.store_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14173 (A=\lm32_cpu.load_store_unit.store_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14174 (A=\lm32_cpu.load_store_unit.store_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14175 (A=\lm32_cpu.load_store_unit.store_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14176 (A=\lm32_cpu.load_store_unit.store_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14177 (A=\lm32_cpu.load_store_unit.store_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14178 (A=\lm32_cpu.load_store_unit.store_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14179 (A=\lm32_cpu.load_store_unit.store_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14180 (A=\lm32_cpu.load_store_unit.store_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14181 (A=\lm32_cpu.load_store_unit.store_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14182 (A=\lm32_cpu.load_store_unit.store_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14183 (A=\lm32_cpu.load_store_unit.store_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14184 (A=\lm32_cpu.load_store_unit.store_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14185 (A=\lm32_cpu.load_store_unit.store_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14186 (A=\lm32_cpu.load_store_unit.store_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14187 (A=\lm32_cpu.load_store_unit.store_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14188 (A=\lm32_cpu.load_store_unit.store_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14189 (A=\lm32_cpu.load_store_unit.store_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14190 (A=\lm32_cpu.load_store_unit.store_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14191 (A=\lm32_cpu.load_store_unit.store_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14192 (A=\lm32_cpu.load_store_unit.store_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14193 (A=\lm32_cpu.load_store_unit.store_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14194 (A=\lm32_cpu.load_store_unit.store_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14195 (A=\lm32_cpu.load_store_unit.store_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14196 (A=\lm32_cpu.load_store_unit.store_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14166 (A=\lm32_cpu.load_store_unit.store_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14160 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3671_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14197 (A=\lm32_cpu.load_store_unit.store_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14590 (A=\lm32_cpu.load_store_unit.byte_enable_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14591 (A=\lm32_cpu.load_store_unit.byte_enable_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14589 (A=\lm32_cpu.load_store_unit.byte_enable_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14592 (A=\lm32_cpu.load_store_unit.byte_enable_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14526 (A=\lm32_cpu.store_operand_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14527 (A=\lm32_cpu.store_operand_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14528 (A=\lm32_cpu.store_operand_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14529 (A=\lm32_cpu.store_operand_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14530 (A=\lm32_cpu.store_operand_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14531 (A=\lm32_cpu.store_operand_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14532 (A=\lm32_cpu.store_operand_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14533 (A=\lm32_cpu.load_store_unit.store_data_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14534 (A=\lm32_cpu.load_store_unit.store_data_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14535 (A=\lm32_cpu.load_store_unit.store_data_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14536 (A=\lm32_cpu.load_store_unit.store_data_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14537 (A=\lm32_cpu.load_store_unit.store_data_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14538 (A=\lm32_cpu.load_store_unit.store_data_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14539 (A=\lm32_cpu.load_store_unit.store_data_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14540 (A=\lm32_cpu.load_store_unit.store_data_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14541 (A=\lm32_cpu.load_store_unit.store_data_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14542 (A=\lm32_cpu.load_store_unit.store_data_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14543 (A=\lm32_cpu.load_store_unit.store_data_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14544 (A=\lm32_cpu.load_store_unit.store_data_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14545 (A=\lm32_cpu.load_store_unit.store_data_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14546 (A=\lm32_cpu.load_store_unit.store_data_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14547 (A=\lm32_cpu.load_store_unit.store_data_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14548 (A=\lm32_cpu.load_store_unit.store_data_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14549 (A=\lm32_cpu.load_store_unit.store_data_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14550 (A=\lm32_cpu.load_store_unit.store_data_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14551 (A=\lm32_cpu.load_store_unit.store_data_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14552 (A=\lm32_cpu.load_store_unit.store_data_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14553 (A=\lm32_cpu.load_store_unit.store_data_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14554 (A=\lm32_cpu.load_store_unit.store_data_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14555 (A=\lm32_cpu.load_store_unit.store_data_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14525 (A=\lm32_cpu.store_operand_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14523 (A=\lm32_cpu.sign_extend_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14556 (A=\lm32_cpu.load_store_unit.store_data_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14519 (A=\lm32_cpu.size_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14520 (A=\lm32_cpu.size_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14602 (A=\lm32_cpu.load_store_unit.wb_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14603 (A=\lm32_cpu.load_store_unit.wb_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13893 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14604 (A=\lm32_cpu.load_store_unit.wb_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13894 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14605 (A=\lm32_cpu.load_store_unit.wb_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13895 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14606 (A=\lm32_cpu.load_store_unit.wb_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13896 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14607 (A=\lm32_cpu.load_store_unit.wb_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13897 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14608 (A=\lm32_cpu.load_store_unit.wb_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14609 (A=\lm32_cpu.load_store_unit.wb_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14610 (A=\lm32_cpu.load_store_unit.wb_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14611 (A=\lm32_cpu.load_store_unit.wb_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14612 (A=\lm32_cpu.load_store_unit.wb_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14613 (A=\lm32_cpu.load_store_unit.wb_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14614 (A=\lm32_cpu.load_store_unit.wb_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14615 (A=\lm32_cpu.load_store_unit.wb_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14616 (A=\lm32_cpu.load_store_unit.wb_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14617 (A=\lm32_cpu.load_store_unit.wb_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14618 (A=\lm32_cpu.load_store_unit.wb_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14619 (A=\lm32_cpu.load_store_unit.wb_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14620 (A=\lm32_cpu.load_store_unit.wb_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13910 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14621 (A=\lm32_cpu.load_store_unit.wb_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14622 (A=\lm32_cpu.load_store_unit.wb_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14623 (A=\lm32_cpu.load_store_unit.wb_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14624 (A=\lm32_cpu.load_store_unit.wb_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14625 (A=\lm32_cpu.load_store_unit.wb_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14626 (A=\lm32_cpu.load_store_unit.wb_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14627 (A=\lm32_cpu.load_store_unit.wb_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14628 (A=\lm32_cpu.load_store_unit.wb_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14629 (A=\lm32_cpu.load_store_unit.wb_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14630 (A=\lm32_cpu.load_store_unit.wb_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14631 (A=\lm32_cpu.load_store_unit.wb_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14601 (A=\lm32_cpu.load_store_unit.wb_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14633 (A=\lm32_cpu.load_store_unit.sign_extend_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13923 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14632 (A=\lm32_cpu.load_store_unit.wb_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5180 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11872 (A=\lm32_cpu.instruction_unit.bus_error_f, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$11331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9462 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4574 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7384 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7743) into $auto$simplemap.cc:420:simplemap_dff$6612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8000 (A=$procmux$2786_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8001 (A=$procmux$2786_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8002 (A=$procmux$2786_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6847 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4608 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5769 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8026 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6267 (A=$procmux$2686_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4575 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4580 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5529 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5532 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5536 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5507 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5508 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5341 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5510 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4609 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4610 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4611 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5514 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4612 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4613 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5755 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4614 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5757 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5640 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5641 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5642 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4573 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5643 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5644 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5645 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5646 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6328 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5647 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5622 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6331 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5623 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5624 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6334 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5625 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5626 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6337 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5627 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5628 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5629 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6341 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5697 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6343 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5698 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5699 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6346 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5700 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5701 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6349 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5702 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5703 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6352 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5704 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6228 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6322 (A=$auto$simplemap.cc:309:simplemap_lut$40282, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6229 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6230 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5570 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6231 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6232 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5573 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6233 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5732 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6234 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5734 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5679 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5680 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5681 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5682 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5683 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5684 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5717 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5685 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5686 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5721 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5661 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5662 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5318 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5663 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5320 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5664 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5665 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5771 (A=$procmux$2088_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8127 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5566 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5630 (A=$procmux$2330_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8124 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5347 (A=$procmux$2159_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8125 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5666 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5667 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5774 (A=$procmux$2088_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8130 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5668 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5490 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5777 (A=$procmux$2088_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5491 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5492 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5780 (A=$procmux$2088_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5493 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5494 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5495 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5784 (A=$procmux$2088_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8140 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5496 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5786 (A=$procmux$2088_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5497 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4707 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5789 (A=$procmux$2088_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4708 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5791 (A=$procmux$2088_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4709 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5793 (A=$procmux$2088_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4710 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4711 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4712 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4713 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4714 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4715 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4716 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5801 (A=$procmux$2088_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4717 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5770 (A=$procmux$2088_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8126 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4718 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6218 (A=$procmux$2656_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4719 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4720 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4721 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6222 (A=$procmux$2656_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6273 (A=$procmux$2673_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6215 (A=$procmux$2656_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4722 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4723 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4724 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6199 (A=$procmux$2643_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6155 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1301$1242_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5660 (A=$procmux$2317_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4725 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4726 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4727 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4728 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4729 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4730 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4731 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6157 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5658 (A=$procmux$2117_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4732 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4733 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4734 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4735 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4736 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4737 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5362 (A=$procmux$2154_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8364 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5363 (A=$procmux$2154_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5364 (A=$procmux$2154_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5365 (A=$procmux$2154_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5366 (A=$procmux$2154_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5367 (A=$procmux$2154_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5368 (A=$procmux$2154_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5369 (A=$procmux$2154_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5370 (A=$procmux$2154_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5371 (A=$procmux$2154_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5372 (A=$procmux$2154_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5373 (A=$procmux$2154_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5374 (A=$procmux$2154_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5375 (A=$procmux$2154_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5376 (A=$procmux$2154_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5377 (A=$procmux$2154_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5378 (A=$procmux$2154_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5861 (A=$procmux$2083_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5862 (A=$procmux$2083_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5863 (A=$procmux$2083_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5864 (A=$procmux$2083_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5865 (A=$procmux$2083_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5866 (A=$procmux$2083_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6145 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5836 (A=$procmux$2083_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5713 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5379 (A=$procmux$2154_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5380 (A=$procmux$2154_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5381 (A=$procmux$2154_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5382 (A=$procmux$2154_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5276 (A=$procmux$2174_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6151 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6105 (A=$procmux$2595_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6144 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6106 (A=$procmux$2595_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6107 (A=$procmux$2595_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6149 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6104 (A=$procmux$2595_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6152 (A=$procmux$2586_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6042 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1364$1256_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5722 (A=\csrbankarray_csrbank5_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6052 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1371$1258_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5739 (A=\csrbankarray_csrbank5_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6049 (A=$procmux$2538_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6035 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6041 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6000 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6050 (A=$procmux$2538_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6051 (A=$procmux$2538_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9480 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6047 (A=$procmux$2538_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9521 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8684 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5986 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5995 (A=$procmux$2506_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5983 (A=$auto$simplemap.cc:309:simplemap_lut$40377, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5985 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6001 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5999 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1385$1263_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5998 (A=$auto$simplemap.cc:309:simplemap_lut$40396, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6021 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9526 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8689 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9529 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8692 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5997 (A=$procmux$2506_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6028 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5993 (A=$procmux$2506_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6029 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6030 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1404$1273_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4885 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6027 (A=$auto$simplemap.cc:309:simplemap_lut$40434, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4886 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4887 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1407$1274_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5474 (A=\spiflash_sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4884 (A=$auto$simplemap.cc:309:simplemap_lut$40453, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5513 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5752 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5754 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5758 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5759 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6323 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6324 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6325 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6326 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6327 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6329 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6330 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6332 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6333 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6335 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6336 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6338 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6339 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6340 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6342 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6344 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6345 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6347 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6348 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6350 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6351 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6353 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1297$1238_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4607 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5569 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5571 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5735 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5737 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5738 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5715 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5315 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5317 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5319 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5321 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5322 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5772 (A=$procmux$2088_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8128 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5773 (A=$procmux$2088_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8129 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5775 (A=$procmux$2088_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8131 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5776 (A=$procmux$2088_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8132 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5778 (A=$procmux$2088_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8134 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5779 (A=$procmux$2088_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8135 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5781 (A=$procmux$2088_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8137 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5782 (A=$procmux$2088_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8138 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5783 (A=$procmux$2088_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8139 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5785 (A=$procmux$2088_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8141 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5787 (A=$procmux$2088_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6227 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4653 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4703 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5178 (A=\csrbankarray_csrbank4_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5788 (A=$procmux$2088_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5790 (A=$procmux$2088_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5792 (A=$procmux$2088_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5794 (A=$procmux$2088_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5795 (A=$procmux$2088_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5796 (A=$procmux$2088_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5797 (A=$procmux$2088_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5798 (A=$procmux$2088_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5799 (A=$procmux$2088_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5800 (A=$procmux$2088_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6216 (A=$procmux$2656_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6217 (A=$procmux$2656_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6219 (A=$procmux$2656_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6220 (A=$procmux$2656_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6221 (A=$procmux$2656_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6201 (A=$procmux$2643_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6202 (A=$procmux$2643_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6158 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6159 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6160 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6161 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6162 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6163 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6164 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5837 (A=$procmux$2083_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5838 (A=$procmux$2083_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5839 (A=$procmux$2083_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5840 (A=$procmux$2083_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5841 (A=$procmux$2083_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5842 (A=$procmux$2083_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5843 (A=$procmux$2083_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4706 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4786 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1448$1284_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5760 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4811 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5844 (A=$procmux$2083_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5845 (A=$procmux$2083_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5846 (A=$procmux$2083_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5847 (A=$procmux$2083_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5848 (A=$procmux$2083_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5849 (A=$procmux$2083_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5850 (A=$procmux$2083_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5851 (A=$procmux$2083_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5852 (A=$procmux$2083_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5853 (A=$procmux$2083_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5854 (A=$procmux$2083_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5855 (A=$procmux$2083_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5856 (A=$procmux$2083_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5857 (A=$procmux$2083_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5858 (A=$procmux$2083_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5859 (A=$procmux$2083_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5860 (A=$procmux$2083_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6146 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6147 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6148 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6150 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6200 (A=$procmux$2643_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6274 (A=$procmux$2673_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6275 (A=$procmux$2673_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6276 (A=$procmux$2673_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6277 (A=$procmux$2673_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5389 (A=$procmux$2154_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6278 (A=$procmux$2673_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5391 (A=$procmux$2154_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6279 (A=$procmux$2673_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4815 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5361 (A=$procmux$2154_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6280 (A=$procmux$2673_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4817 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6281 (A=$procmux$2673_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4850 (A=$procmux$2445_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4814 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4828 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1456$1286_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5802 (A=\eventsourceprocess0_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6282 (A=$procmux$2673_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4852 (A=$procmux$2445_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6283 (A=$procmux$2673_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4854 (A=$procmux$2445_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6284 (A=$procmux$2673_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6285 (A=$procmux$2673_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4858 (A=$procmux$2445_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6286 (A=$procmux$2673_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4860 (A=$procmux$2445_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6287 (A=$procmux$2673_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4862 (A=$procmux$2445_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6288 (A=$procmux$2673_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5902 (A=$procmux$2078_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4926 (A=$procmux$2432_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4849 (A=$procmux$2445_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4913 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1463$1288_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5835 (A=\eventsourceprocess1_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5903 (A=$procmux$2078_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4928 (A=$procmux$2432_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5904 (A=$procmux$2078_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4930 (A=$procmux$2432_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5905 (A=$procmux$2078_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5906 (A=$procmux$2078_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4934 (A=$procmux$2432_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5907 (A=$procmux$2078_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4936 (A=$procmux$2432_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10111 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8720 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5908 (A=$procmux$2078_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5909 (A=$procmux$2078_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5291 (A=$procmux$2372_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5292 (A=$procmux$2372_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5293 (A=$procmux$2372_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4925 (A=$procmux$2432_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4977 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1470$1290_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5868 (A=\eventsourceprocess2_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5294 (A=$procmux$2372_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5295 (A=$procmux$2372_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5022 (A=$procmux$2419_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5023 (A=$procmux$2419_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5026 (A=$procmux$2419_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5027 (A=$procmux$2419_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5029 (A=$procmux$2419_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5296 (A=$procmux$2372_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5297 (A=$procmux$2372_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5340 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5142 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5018 (A=$procmux$2419_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5143 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5383 (A=$procmux$2154_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5141 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5175 (A=$auto$simplemap.cc:256:simplemap_eqne$7679, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5182 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5994 (A=$procmux$2506_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5470 (A=\spiflash_sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5179 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5250 (A=$procmux$2388_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5472 (A=\spiflash_sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5984 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1382$1262_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6036 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5475 (A=\spiflash_sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5476 (A=\spiflash_sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9530 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5384 (A=$procmux$2154_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5385 (A=$procmux$2154_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5386 (A=$procmux$2154_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5387 (A=$procmux$2154_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5388 (A=$procmux$2154_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5390 (A=$procmux$2154_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5392 (A=$procmux$2154_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4816 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4818 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4851 (A=$procmux$2445_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4853 (A=$procmux$2445_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4857 (A=$procmux$2445_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4927 (A=$procmux$2432_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4929 (A=$procmux$2432_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4933 (A=$procmux$2432_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4938 (A=$procmux$2432_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5469 (A=\spiflash_miso1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5277 (A=$procmux$2381_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8500 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5288 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5019 (A=$procmux$2419_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5020 (A=$procmux$2419_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5021 (A=$procmux$2419_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5031 (A=$procmux$2419_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5290 (A=$procmux$2372_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9967 (A=\lm32_cpu.bypass_data_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5343 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10112 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8721 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5345 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10113 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8722 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5358 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5339 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4812 (A=\csrbankarray_csrbank2_dat0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8518 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10114 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8723 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5360 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10115 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8724 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5357 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5431 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10116 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8725 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5919 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8530 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5429 (A=\csrbankarray_csrbank3_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5901 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_lm32.minimal/gateware/top.v:1535$1318_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8527 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5477 (A=$procmux$2345.Y_B, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8528 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10117 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8726 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5547 (A=$procmux$2337_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5918 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8529 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10118 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8727 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5549 (A=$procmux$2337_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10119 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8728 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5551 (A=$procmux$2337_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10120 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8729 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5553 (A=$procmux$2337_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10121 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10122 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8731 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5557 (A=$procmux$2337_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10123 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8732 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5559 (A=$procmux$2337_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10124 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5561 (A=$procmux$2337_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10125 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8734 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10126 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8735 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10127 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5546 (A=$procmux$2337_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5931 (A=$procmux$2276_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10128 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8737 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5933 (A=$procmux$2276_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10129 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5929 (A=$procmux$2276_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8552 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10131 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8740 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5969 (A=$procmux$2263_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10132 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8741 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5971 (A=$procmux$2263_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10133 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8742 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5973 (A=$procmux$2263_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10134 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5966 (A=$procmux$2263_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4705 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4740 (A=$procmux$2245_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8571 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10135 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8744 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4742 (A=$procmux$2245_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8573 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10136 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8745 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4744 (A=$procmux$2245_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8575 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10137 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8746 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4825 (A=$procmux$2231_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8578 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4738 (A=$procmux$2245_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10138 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8747 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4827 (A=$procmux$2231_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8580 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10139 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8748 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4824 (A=$procmux$2231_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8577 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4907 (A=$procmux$2219_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8587 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10031 (A=\lm32_cpu.x_result [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4909 (A=$procmux$2219_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8589 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10032 (A=\lm32_cpu.x_result [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4911 (A=$procmux$2219_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8591 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10033 (A=\lm32_cpu.x_result [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5188 (A=$procmux$2187_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4905 (A=$procmux$2219_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8585 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10034 (A=\lm32_cpu.x_result [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=$procmux$2187_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8596 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10035 (A=\lm32_cpu.x_result [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=$procmux$2187_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8598 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10036 (A=\lm32_cpu.x_result [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=$procmux$2187_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10037 (A=\lm32_cpu.x_result [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5187 (A=$procmux$2187_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5271 (A=$procmux$2174_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8603 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10038 (A=\lm32_cpu.x_result [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5273 (A=$procmux$2174_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9968 (A=\lm32_cpu.bypass_data_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10039 (A=\lm32_cpu.x_result [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10040 (A=\lm32_cpu.x_result [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5269 (A=$procmux$2174_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10041 (A=\lm32_cpu.x_result [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10042 (A=\lm32_cpu.x_result [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10043 (A=\lm32_cpu.x_result [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10044 (A=\lm32_cpu.x_result [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10045 (A=\lm32_cpu.x_result [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10046 (A=\lm32_cpu.x_result [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10047 (A=\lm32_cpu.x_result [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10048 (A=\lm32_cpu.x_result [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5996 (A=$procmux$2506_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10049 (A=\lm32_cpu.x_result [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10050 (A=\lm32_cpu.x_result [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10051 (A=\lm32_cpu.x_result [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10052 (A=\lm32_cpu.x_result [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10053 (A=\lm32_cpu.x_result [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9463 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10054 (A=\lm32_cpu.x_result [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9467 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10055 (A=\lm32_cpu.x_result [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10056 (A=\lm32_cpu.x_result [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10057 (A=\lm32_cpu.x_result [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9471 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8657 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10058 (A=\lm32_cpu.x_result [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10059 (A=\lm32_cpu.x_result [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9965 (A=\lm32_cpu.bypass_data_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9473 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9966 (A=\lm32_cpu.bypass_data_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9474 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8660 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9475 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9476 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9477 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8663 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5867 (A=$procmux$2083_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9513 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8676 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5471 (A=\spiflash_sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9481 (A=\lm32_cpu.operand_1_x [29], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9482 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9483 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9508 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8671 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9461 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9509 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8672 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9510 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8673 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9511 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8674 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9512 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8675 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9518 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8681 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9514 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8677 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9515 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8678 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9516 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8679 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9517 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8680 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6048 (A=$procmux$2538_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9519 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8682 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9520 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8683 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5534 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9522 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8685 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9524 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8687 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9478 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9525 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8688 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9527 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8690 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9523 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8686 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9528 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8691 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5473 (A=\spiflash_sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9479 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9531 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8694 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9532 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9533 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9534 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9535 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9536 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9537 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8700 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9538 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1960_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10097 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9507 (A=$auto$simplemap.cc:309:simplemap_lut$40662, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8670 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9554 (A=$techmap\lm32_cpu.$procmux$3077_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8703 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9551 (A=$techmap\lm32_cpu.$procmux$3085_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9547 (A=$techmap\lm32_cpu.$procmux$3099_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9544 (A=$techmap\lm32_cpu.$procmux$3110_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9541 (A=$techmap\lm32_cpu.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2640$1973_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10147 (A=\lm32_cpu.exception_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8708 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10106 (A=$techmap\lm32_cpu.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2946$2011_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10104 (A=\lm32_cpu.condition_met_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10098 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10099 (A=\lm32_cpu.instruction_unit.instruction_d [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10109 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8718 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10096 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10094 (A=$techmap\lm32_cpu.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2836$1998_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10092 (A=\lm32_cpu.adder_op_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10110 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8719 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5342 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5344 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5346 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5359 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5430 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5432 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5920 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8531 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5548 (A=$procmux$2337_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5550 (A=$procmux$2337_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5554 (A=$procmux$2337_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5556 (A=$procmux$2337_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5558 (A=$procmux$2337_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5930 (A=$procmux$2276_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8553 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5932 (A=$procmux$2276_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10130 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8739 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5967 (A=$procmux$2263_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5968 (A=$procmux$2263_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8562 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5970 (A=$procmux$2263_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8564 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5972 (A=$procmux$2263_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4739 (A=$procmux$2245_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4741 (A=$procmux$2245_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4743 (A=$procmux$2245_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8574 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4745 (A=$procmux$2245_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8576 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4826 (A=$procmux$2231_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8579 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10029 (A=\lm32_cpu.x_result [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10108 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2015_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10030 (A=\lm32_cpu.x_result [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4906 (A=$procmux$2219_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8586 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4908 (A=$procmux$2219_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8588 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4910 (A=$procmux$2219_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8590 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4912 (A=$procmux$2219_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5189 (A=$procmux$2187_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8595 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=$procmux$2187_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8597 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=$procmux$2187_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8599 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5270 (A=$procmux$2174_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5272 (A=$procmux$2174_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5275 (A=$procmux$2174_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9464 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9465 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9466 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9468 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9469 (A=\lm32_cpu.operand_1_x [17], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8655 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9470 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8656 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10028 (A=\lm32_cpu.x_result [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9472 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8658 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5181 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9969 (A=\lm32_cpu.bypass_data_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9970 (A=\lm32_cpu.bypass_data_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9971 (A=\lm32_cpu.bypass_data_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9972 (A=\lm32_cpu.bypass_data_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9973 (A=\lm32_cpu.bypass_data_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9974 (A=\lm32_cpu.bypass_data_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9975 (A=\lm32_cpu.bypass_data_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9976 (A=\lm32_cpu.bypass_data_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9977 (A=\lm32_cpu.bypass_data_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9978 (A=\lm32_cpu.bypass_data_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9979 (A=\lm32_cpu.bypass_data_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9980 (A=\lm32_cpu.bypass_data_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9981 (A=\lm32_cpu.bypass_data_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9982 (A=\lm32_cpu.bypass_data_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9983 (A=\lm32_cpu.bypass_data_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9984 (A=\lm32_cpu.bypass_data_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9985 (A=\lm32_cpu.bypass_data_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9986 (A=\lm32_cpu.bypass_data_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9987 (A=\lm32_cpu.bypass_data_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9988 (A=\lm32_cpu.bypass_data_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9989 (A=\lm32_cpu.bypass_data_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9990 (A=\lm32_cpu.bypass_data_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9991 (A=\lm32_cpu.bypass_data_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9992 (A=\lm32_cpu.bypass_data_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9993 (A=\lm32_cpu.bypass_data_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9994 (A=\lm32_cpu.bypass_data_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9995 (A=\lm32_cpu.bypass_data_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9901 (A=\lm32_cpu.d_result_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9964 (A=\lm32_cpu.bypass_data_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9902 (A=\lm32_cpu.d_result_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9903 (A=\lm32_cpu.d_result_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9904 (A=\lm32_cpu.d_result_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9905 (A=\lm32_cpu.d_result_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9906 (A=\lm32_cpu.d_result_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9907 (A=\lm32_cpu.d_result_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9908 (A=\lm32_cpu.d_result_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9909 (A=\lm32_cpu.d_result_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9910 (A=\lm32_cpu.d_result_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9911 (A=\lm32_cpu.d_result_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9912 (A=\lm32_cpu.d_result_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9913 (A=\lm32_cpu.d_result_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9914 (A=\lm32_cpu.d_result_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9915 (A=\lm32_cpu.d_result_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9916 (A=\lm32_cpu.d_result_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9917 (A=\lm32_cpu.d_result_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9918 (A=\lm32_cpu.d_result_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9919 (A=\lm32_cpu.d_result_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9920 (A=\lm32_cpu.d_result_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9921 (A=\lm32_cpu.d_result_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9922 (A=\lm32_cpu.d_result_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9923 (A=\lm32_cpu.d_result_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9924 (A=\lm32_cpu.d_result_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9925 (A=\lm32_cpu.d_result_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9926 (A=\lm32_cpu.d_result_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9927 (A=\lm32_cpu.d_result_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9928 (A=\lm32_cpu.d_result_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9929 (A=\lm32_cpu.d_result_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9930 (A=\lm32_cpu.d_result_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9931 (A=\lm32_cpu.d_result_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9837 (A=\lm32_cpu.d_result_0 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9900 (A=\lm32_cpu.d_result_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9838 (A=\lm32_cpu.d_result_0 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9839 (A=\lm32_cpu.d_result_0 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9840 (A=\lm32_cpu.d_result_0 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9841 (A=\lm32_cpu.d_result_0 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9842 (A=\lm32_cpu.d_result_0 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9843 (A=\lm32_cpu.d_result_0 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9844 (A=\lm32_cpu.d_result_0 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9845 (A=\lm32_cpu.d_result_0 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9846 (A=\lm32_cpu.d_result_0 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9847 (A=\lm32_cpu.d_result_0 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9848 (A=\lm32_cpu.d_result_0 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9849 (A=\lm32_cpu.d_result_0 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9850 (A=\lm32_cpu.d_result_0 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9851 (A=\lm32_cpu.d_result_0 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9852 (A=\lm32_cpu.d_result_0 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9853 (A=\lm32_cpu.d_result_0 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9854 (A=\lm32_cpu.d_result_0 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9855 (A=\lm32_cpu.d_result_0 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9856 (A=\lm32_cpu.d_result_0 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9857 (A=\lm32_cpu.d_result_0 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9858 (A=\lm32_cpu.d_result_0 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9859 (A=\lm32_cpu.d_result_0 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9860 (A=\lm32_cpu.d_result_0 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9861 (A=\lm32_cpu.d_result_0 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9862 (A=\lm32_cpu.d_result_0 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9863 (A=\lm32_cpu.d_result_0 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9864 (A=\lm32_cpu.d_result_0 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9865 (A=\lm32_cpu.d_result_0 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9866 (A=\lm32_cpu.d_result_0 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9867 (A=\lm32_cpu.d_result_0 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9777 (A=\lm32_cpu.instruction_unit.pc_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9836 (A=\lm32_cpu.d_result_0 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9778 (A=\lm32_cpu.instruction_unit.pc_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9779 (A=\lm32_cpu.instruction_unit.pc_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9780 (A=\lm32_cpu.instruction_unit.pc_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9781 (A=\lm32_cpu.instruction_unit.pc_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9782 (A=\lm32_cpu.instruction_unit.pc_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9783 (A=\lm32_cpu.instruction_unit.pc_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9784 (A=\lm32_cpu.instruction_unit.pc_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9785 (A=\lm32_cpu.instruction_unit.pc_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9786 (A=\lm32_cpu.instruction_unit.pc_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9787 (A=\lm32_cpu.instruction_unit.pc_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9788 (A=\lm32_cpu.instruction_unit.pc_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9789 (A=\lm32_cpu.instruction_unit.pc_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9790 (A=\lm32_cpu.instruction_unit.pc_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9791 (A=\lm32_cpu.instruction_unit.pc_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9792 (A=\lm32_cpu.instruction_unit.pc_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9793 (A=\lm32_cpu.instruction_unit.pc_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9794 (A=\lm32_cpu.instruction_unit.pc_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9795 (A=\lm32_cpu.instruction_unit.pc_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9796 (A=\lm32_cpu.instruction_unit.pc_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9797 (A=\lm32_cpu.instruction_unit.pc_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9798 (A=\lm32_cpu.instruction_unit.pc_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9799 (A=\lm32_cpu.instruction_unit.pc_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9800 (A=\lm32_cpu.instruction_unit.pc_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9801 (A=\lm32_cpu.instruction_unit.pc_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9802 (A=\lm32_cpu.instruction_unit.pc_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9803 (A=\lm32_cpu.instruction_unit.pc_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9804 (A=\lm32_cpu.instruction_unit.pc_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9805 (A=\lm32_cpu.instruction_unit.pc_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9761 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9776 (A=\lm32_cpu.instruction_unit.pc_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9774 (A=\lm32_cpu.data_bus_error_seen, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9772 (A=\lm32_cpu.instruction_unit.bus_error_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9770 (A=\lm32_cpu.csr_write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9768 (A=\lm32_cpu.eret_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9766 (A=\lm32_cpu.scall_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9762 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9755 (A=\lm32_cpu.instruction_unit.instruction_d [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9760 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9756 (A=\lm32_cpu.instruction_unit.instruction_d [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10142 (A=\lm32_cpu.write_idx_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9754 (A=\lm32_cpu.instruction_unit.instruction_d [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10143 (A=\lm32_cpu.write_idx_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10144 (A=\lm32_cpu.write_idx_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10145 (A=\lm32_cpu.write_idx_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9740 (A=$techmap\lm32_cpu.$procmux$2921_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10141 (A=\lm32_cpu.write_idx_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9741 (A=$techmap\lm32_cpu.$procmux$2921_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9742 (A=$techmap\lm32_cpu.$procmux$2921_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9743 (A=$techmap\lm32_cpu.$procmux$2921_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9730 (A=\lm32_cpu.write_idx_d [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9739 (A=$techmap\lm32_cpu.$procmux$2921_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9731 (A=\lm32_cpu.write_idx_d [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9732 (A=\lm32_cpu.write_idx_d [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9733 (A=\lm32_cpu.write_idx_d [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9641 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9729 (A=\lm32_cpu.write_idx_d [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10146 (A=\lm32_cpu.write_enable_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8933 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9727 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2936$2005_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9725 (A=\lm32_cpu.write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9723 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9721 (A=\lm32_cpu.m_bypass_enable_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9719 (A=\lm32_cpu.m_bypass_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9717 (A=\lm32_cpu.decoder.x_bypass_enable, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10140 (A=\lm32_cpu.w_result_sel_load_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9714 (A=$techmap\lm32_cpu.$procmux$2964_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9712 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9710 (A=\lm32_cpu.m_result_sel_compare_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9708 (A=\lm32_cpu.decoder.cmp, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9706 (A=\lm32_cpu.x_result_sel_add_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9704 (A=\lm32_cpu.x_result_sel_sext_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9702 (A=\lm32_cpu.x_result_sel_mc_arith_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9700 (A=\lm32_cpu.decoder.op_rcsr, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9642 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9643 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9644 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9645 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9646 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9647 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9648 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9649 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9650 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9651 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9652 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9653 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9654 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9655 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9656 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9657 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9658 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9659 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9660 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9661 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9662 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9663 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9664 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9665 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9666 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9667 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9668 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9669 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9581 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9640 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2003_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9582 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9583 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9584 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9585 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9586 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9587 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9588 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9589 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9590 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9591 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9592 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9593 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9594 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9595 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9596 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9597 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9598 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9599 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9600 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9601 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9602 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9603 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9604 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9605 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9606 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9607 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9608 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9609 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9565 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9580 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1997_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9578 (A=\lm32_cpu.branch_predict_taken_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9576 (A=\lm32_cpu.branch_predict_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9574 (A=\lm32_cpu.branch_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9572 (A=\lm32_cpu.branch_predict_taken_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9570 (A=\lm32_cpu.branch_predict_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9568 (A=\lm32_cpu.branch_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5274 (A=$procmux$2174_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9564 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9562 (A=\lm32_cpu.store_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9560 (A=\lm32_cpu.decoder.store, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9558 (A=\lm32_cpu.load_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$9019 (SB_DFFE).

21.40. Executing ICE40_OPT pass (performing simple optimizations).

21.40.1. Running ICE40 specific optimizations.

21.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 4202 cells.

21.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1245 unused cells and 12513 unused wires.

21.40.6. Rerunning OPT passes. (Removed registers in this run.)

21.40.7. Running ICE40 specific optimizations.

21.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.12. Rerunning OPT passes. (Removed registers in this run.)

21.40.13. Running ICE40 specific optimizations.

21.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.18. Finished OPT passes. (There is nothing left to do.)

21.41. Executing TECHMAP pass (map to technology primitives).

21.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.41.2. Continuing TECHMAP pass.
No more expansions possible.

21.42. Executing ABC pass (technology mapping using ABC).

21.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 5561 gates and 7453 wires to a netlist network with 1890 inputs and 1243 outputs.

21.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1761.
ABC: Participating nodes from both networks       =    3722.
ABC: Participating nodes from the first network   =    1768. (  65.48 % of nodes)
ABC: Participating nodes from the second network  =    1954. (  72.37 % of nodes)
ABC: Node pairs (any polarity)                    =    1768. (  65.48 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1412. (  52.30 % of names can be moved)
ABC: Total runtime =     0.32 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2697
ABC RESULTS:        internal signals:     4320
ABC RESULTS:           input signals:     1890
ABC RESULTS:          output signals:     1243
Removing temp directory.

21.43. Executing ICE40_WRAPCARRY pass (wrap carries).

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 24 unused cells and 3980 unused wires.

21.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3157
  1-LUT              105
  2-LUT              493
  3-LUT             1409
  4-LUT             1150
  with \SB_CARRY     445

Eliminating LUTs.
Number of LUTs:     3157
  1-LUT              105
  2-LUT              493
  3-LUT             1409
  4-LUT             1150
  with \SB_CARRY     445

Combining LUTs.
Number of LUTs:     2981
  1-LUT              100
  2-LUT              349
  3-LUT             1218
  4-LUT             1314
  with \SB_CARRY     445

Eliminated 0 LUTs.
Combined 176 LUTs.

21.46. Executing TECHMAP pass (map to technology primitives).

21.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010101100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010101010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6101 unused wires.

21.47. Executing AUTONAME pass.
Renamed 49428 objects in module top (44 iterations).

21.48. Executing HIERARCHY pass (managing design hierarchy).

21.48.1. Analyzing design hierarchy..
Top module:  \top

21.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

21.49. Printing statistics.

=== top ===

   Number of wires:               3310
   Number of wire bits:           9036
   Number of public wires:        3310
   Number of public wire bits:    9036
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5008
     SB_CARRY                      445
     SB_DFF                         34
     SB_DFFE                        69
     SB_DFFESR                    1152
     SB_DFFESS                      19
     SB_DFFS                         2
     SB_DFFSR                      294
     SB_LEDDA_IP                     1
     SB_LUT4                      2981
     SB_RAM40_4K                     6
     SB_RGBA_DRV                     1
     SB_SPRAM256KA                   4

21.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.adr has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed1 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess0_clear has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess1_clear has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess2_clear has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.shared_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.spiflash_miso_status has an unprocessed 'init' attribute.
Warning: Wire top.spram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain11 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout0 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout1 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren11 has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
Warning: Wire top.we has an unprocessed 'init' attribute.
found and reported 35 problems.

21.51. Executing JSON backend.

Warnings: 99 unique messages, 107 total
End of script. Logfile hash: 9b08aa10f4, CPU: user 16.25s system 0.12s, MEM: 134.63 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 25x opt_expr (4 sec), 19% 21x opt_merge (3 sec), ...
