// Seed: 1807573725
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri void id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input supply0 id_8
);
  wire id_10;
  generate
    assign id_4 = id_1;
  endgenerate
  assign id_4 = ~(id_1);
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9,
    id_20,
    output tri1 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    output tri id_14,
    output tri id_15,
    output wand id_16,
    input tri0 id_17,
    output wand id_18
);
  id_21(
      1, -1'b0 & 1, 1, id_2 % 1, id_12
  );
  module_0 modCall_1 (
      id_2,
      id_13,
      id_7,
      id_8,
      id_3,
      id_8,
      id_6,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
