

================================================================
== Vitis HLS Report for 'client'
================================================================
* Date:           Tue Jul 19 22:46:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  1.860 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      86|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     120|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_109                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_56                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_4_i_nbreadreq_fu_54_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_6_i_nbreadreq_fu_62_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_78_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          17|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |esa_dataFifo_blk_n                |   9|          2|    1|          2|
    |esa_lengthFifo_blk_n              |   9|          2|    1|          2|
    |esa_sessionidFifo_blk_n           |   9|          2|    1|          2|
    |m_axis_tx_data_V_TDATA_blk_n      |   9|          2|    1|          2|
    |m_axis_tx_metadata_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|    9|         19|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |ap_done_reg                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |  1|   0|    1|          0|
    |esac_fsmState_V               |  1|   0|    1|          0|
    |esac_fsmState_V_load_reg_160  |  1|   0|    1|          0|
    |tmp_4_i_reg_164               |  1|   0|    1|          0|
    |tmp_5_i_reg_185               |  1|   0|    1|          0|
    |tmp_6_i_reg_168               |  1|   0|    1|          0|
    |tmp_7_i_reg_176               |  1|   0|    1|          0|
    |tmp_i_reg_172                 |  1|   0|    1|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 12|   0|   12|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|                client|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|                client|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|                client|  return value|
|esa_sessionidFifo_dout       |   in|    16|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_empty_n    |   in|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_read       |  out|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_lengthFifo_dout          |   in|    16|     ap_fifo|        esa_lengthFifo|       pointer|
|esa_lengthFifo_empty_n       |   in|     1|     ap_fifo|        esa_lengthFifo|       pointer|
|esa_lengthFifo_read          |  out|     1|     ap_fifo|        esa_lengthFifo|       pointer|
|m_axis_tx_metadata_V_TREADY  |   in|     1|        axis|  m_axis_tx_metadata_V|       pointer|
|m_axis_tx_metadata_V_TDATA   |  out|    32|        axis|  m_axis_tx_metadata_V|       pointer|
|m_axis_tx_metadata_V_TVALID  |  out|     1|        axis|  m_axis_tx_metadata_V|       pointer|
|esa_dataFifo_dout            |   in|  1024|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_empty_n         |   in|     1|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_read            |  out|     1|     ap_fifo|          esa_dataFifo|       pointer|
|m_axis_tx_data_V_TREADY      |   in|     1|        axis|      m_axis_tx_data_V|       pointer|
|m_axis_tx_data_V_TDATA       |  out|  1024|        axis|      m_axis_tx_data_V|       pointer|
|m_axis_tx_data_V_TVALID      |  out|     1|        axis|      m_axis_tx_data_V|       pointer|
+-----------------------------+-----+------+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.12>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_tx_metadata_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:33]   --->   Operation 18 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%esac_fsmState_V_load = load i1 %esac_fsmState_V"   --->   Operation 19 'load' 'esac_fsmState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %esac_fsmState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %esa_sessionidFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_4_i' <Predicate = (!esac_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %tmp_4_i, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:52]   --->   Operation 22 'br' 'br_ln52' <Predicate = (!esac_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %esa_lengthFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'nbreadreq' 'tmp_6_i' <Predicate = (!esac_fsmState_V_load & tmp_4_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %tmp_6_i, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:52]   --->   Operation 24 'br' 'br_ln52' <Predicate = (!esac_fsmState_V_load & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P128A, i32 %m_axis_tx_metadata_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 25 'nbwritereq' 'tmp_7_i' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %esa_dataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_i' <Predicate = (esac_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2048> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_i, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:61]   --->   Operation 27 'br' 'br_ln61' <Predicate = (esac_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i1024P128A, i1024 %m_axis_tx_data_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 28 'nbwritereq' 'tmp_5_i' <Predicate = (esac_fsmState_V_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P128A, i32 %m_axis_tx_metadata_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 29 'nbwritereq' 'tmp_7_i' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %tmp_7_i, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:52]   --->   Operation 30 'br' 'br_ln52' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.40ns)   --->   "%sessionID = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %esa_sessionidFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'sessionID' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>
ST_2 : Operation 32 [1/1] (1.40ns)   --->   "%length = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %esa_lengthFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'length' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %length, i16 %sessionID" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'bitconcatenate' 'p_0' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_tx_metadata_V, i32 %p_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln57 = store i1 1, i1 %esac_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:57]   --->   Operation 35 'store' 'store_ln57' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln58 = br void %client.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:58]   --->   Operation 36 'br' 'br_ln58' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i1024P128A, i1024 %m_axis_tx_data_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 37 'nbwritereq' 'tmp_5_i' <Predicate = (esac_fsmState_V_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_5_i, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:61]   --->   Operation 38 'br' 'br_ln61' <Predicate = (esac_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "%esa_dataFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %esa_dataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'esa_dataFifo_read' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i)> <Delay = 1.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2048> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %esa_dataFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'bitselect' 'currWord_last_V' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i1024P128A, i1024 %m_axis_tx_data_V, i1024 %esa_dataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'write' 'write_ln174' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %currWord_last_V, void %client.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:65]   --->   Operation 42 'br' 'br_ln65' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln67 = store i1 0, i1 %esac_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:67]   --->   Operation 43 'store' 'store_ln67' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i & currWord_last_V)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln68 = br void %client.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:68]   --->   Operation 44 'br' 'br_ln68' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i & currWord_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_tx_metadata_V, i32 %p_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!esac_fsmState_V_load & tmp_4_i & tmp_6_i & tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i1024P128A, i1024 %m_axis_tx_data_V, i1024 %esa_dataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (esac_fsmState_V_load & tmp_i & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tx_metadata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ esac_fsmState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ esa_sessionidFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ esa_lengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ esa_dataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specpipeline_ln33    (specpipeline  ) [ 0000]
esac_fsmState_V_load (load          ) [ 0111]
br_ln49              (br            ) [ 0000]
tmp_4_i              (nbreadreq     ) [ 0111]
br_ln52              (br            ) [ 0000]
tmp_6_i              (nbreadreq     ) [ 0111]
br_ln52              (br            ) [ 0000]
tmp_i                (nbreadreq     ) [ 0111]
br_ln61              (br            ) [ 0000]
tmp_7_i              (nbwritereq    ) [ 0111]
br_ln52              (br            ) [ 0000]
sessionID            (read          ) [ 0000]
length               (read          ) [ 0000]
p_0                  (bitconcatenate) [ 0101]
store_ln57           (store         ) [ 0000]
br_ln58              (br            ) [ 0000]
tmp_5_i              (nbwritereq    ) [ 0111]
br_ln61              (br            ) [ 0000]
esa_dataFifo_read    (read          ) [ 0101]
currWord_last_V      (bitselect     ) [ 0010]
br_ln65              (br            ) [ 0000]
store_ln67           (store         ) [ 0000]
br_ln68              (br            ) [ 0000]
write_ln174          (write         ) [ 0000]
write_ln174          (write         ) [ 0000]
ret_ln0              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tx_metadata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_metadata_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tx_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="esac_fsmState_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esac_fsmState_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="esa_sessionidFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_sessionidFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="esa_lengthFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_lengthFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="esa_dataFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_dataFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i1024P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1024P128A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_4_i_nbreadreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_6_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbwritereq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_i_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1024" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_nbwritereq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1024" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sessionID_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sessionID/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="length_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="esa_dataFifo_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1024" slack="0"/>
<pin id="115" dir="0" index="1" bw="1024" slack="0"/>
<pin id="116" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="esa_dataFifo_read/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="1024" slack="0"/>
<pin id="122" dir="0" index="2" bw="1024" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="esac_fsmState_V_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="esac_fsmState_V_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_0_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="16" slack="0"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln57_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="currWord_last_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1024" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln67_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="esac_fsmState_V_load_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="esac_fsmState_V_load "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_4_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_6_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_7_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_5_i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="189" class="1005" name="esa_dataFifo_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1024" slack="1"/>
<pin id="191" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="esa_dataFifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="100" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="94" pin="2"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="113" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="127" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="78" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="70" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="131" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="188"><net_src comp="86" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="113" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tx_metadata_V | {1 2 3 }
	Port: m_axis_tx_data_V | {1 2 3 }
	Port: esac_fsmState_V | {2 }
	Port: esa_sessionidFifo | {}
	Port: esa_lengthFifo | {}
	Port: esa_dataFifo | {}
 - Input state : 
	Port: client : m_axis_tx_metadata_V | {}
	Port: client : m_axis_tx_data_V | {}
	Port: client : esac_fsmState_V | {1 }
	Port: client : esa_sessionidFifo | {1 2 }
	Port: client : esa_lengthFifo | {1 2 }
	Port: client : esa_dataFifo | {1 2 }
  - Chain level:
	State 1
		br_ln49 : 1
	State 2
		write_ln174 : 1
		br_ln65 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|          |    tmp_4_i_nbreadreq_fu_54    |
| nbreadreq|    tmp_6_i_nbreadreq_fu_62    |
|          |     tmp_i_nbreadreq_fu_78     |
|----------|-------------------------------|
|nbwritereq|      grp_nbwritereq_fu_70     |
|          |      grp_nbwritereq_fu_86     |
|----------|-------------------------------|
|          |      sessionID_read_fu_94     |
|   read   |       length_read_fu_100      |
|          | esa_dataFifo_read_read_fu_113 |
|----------|-------------------------------|
|   write  |        grp_write_fu_106       |
|          |        grp_write_fu_119       |
|----------|-------------------------------|
|bitconcatenate|           p_0_fu_131          |
|----------|-------------------------------|
| bitselect|     currWord_last_V_fu_146    |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  esa_dataFifo_read_reg_189 |  1024  |
|esac_fsmState_V_load_reg_160|    1   |
|         p_0_reg_180        |   32   |
|       tmp_4_i_reg_164      |    1   |
|       tmp_5_i_reg_185      |    1   |
|       tmp_6_i_reg_168      |    1   |
|       tmp_7_i_reg_176      |    1   |
|        tmp_i_reg_172       |    1   |
+----------------------------+--------+
|            Total           |  1062  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_106 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_119 |  p2  |   2  | 1024 |  2048  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2112  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  1062  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1062  |   18   |
+-----------+--------+--------+--------+
