$date
	Mon Jun 19 13:17:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module program_counter_tb $end
$var wire 32 ! pc_o [31:0] $end
$var reg 1 " clk_i $end
$var reg 32 # pc_next_i [31:0] $end
$var reg 1 $ reset_i $end
$scope module dut $end
$var wire 1 " clk_i $end
$var wire 32 % pc_next_i [31:0] $end
$var wire 1 $ reset_i $end
$var reg 32 & pc_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b1111011 %
1$
b1111011 #
0"
bx !
$end
#1000
b0 !
b0 &
1"
#2000
0"
#3000
1"
#4000
0"
#5000
b1111011 !
b1111011 &
1"
0$
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
b0 !
b0 &
1"
b1111011011 #
b1111011011 %
1$
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
b1111011011 !
b1111011011 &
0"
0$
#21000
1"
#22000
0"
#23000
1"
#24000
0"
#25000
0"
#26000
1"
#27000
0"
#28000
1"
#29000
0"
#30000
1"
#31000
0"
#32000
1"
#33000
0"
#34000
1"
#35000
b0 !
b0 &
b1000101011 #
b1000101011 %
1$
1"
#36000
0"
#37000
1"
#38000
0"
#39000
1"
#40000
b1000101011 !
b1000101011 &
0"
0$
#41000
1"
#42000
0"
#43000
1"
#44000
0"
#45000
0"
#46000
1"
#47000
0"
#48000
1"
#49000
0"
#50000
1"
#51000
0"
#52000
1"
#53000
0"
#54000
1"
#55000
0"
