read -sv run_verilog_mid/adder_32b_10_72_7dd3a782239a2973a9c68e72d7dc7cb0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_7dd3a782239a2973a9c68e72d7dc7cb0_yosys.v
