INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wrap
