Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 10:03:52 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    588         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (588)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1402)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (588)
--------------------------
 There are 523 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1402)
---------------------------------------------------
 There are 1402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.243        0.000                      0                  463        0.130        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.243        0.000                      0                  463        0.130        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.740ns (30.335%)  route 3.996ns (69.665%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.842     6.956    joystick_test/count_reg_n_0_[21]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.150     7.106 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.575    joystick_test/count[23]_i_13_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.328     7.903 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.666     8.569    joystick_test/count[23]_i_7_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.693 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.318     9.012    joystick_test/count[23]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.136 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.527     9.663    joystick_test/count[23]_i_4_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.787 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.294    10.081    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.501    10.706    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.378    11.207    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124    11.331 r  joystick_test/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.331    joystick_test/spi_master_0_n_6
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.077    15.574    joystick_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.740ns (30.351%)  route 3.993ns (69.649%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.842     6.956    joystick_test/count_reg_n_0_[21]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.150     7.106 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.575    joystick_test/count[23]_i_13_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.328     7.903 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.666     8.569    joystick_test/count[23]_i_7_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.693 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.318     9.012    joystick_test/count[23]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.136 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.527     9.663    joystick_test/count[23]_i_4_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.787 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.294    10.081    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.501    10.706    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.375    11.204    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124    11.328 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.328    joystick_test/spi_master_0_n_5
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.081    15.578    joystick_test/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.740ns (30.764%)  route 3.916ns (69.236%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.842     6.956    joystick_test/count_reg_n_0_[21]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.150     7.106 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.575    joystick_test/count[23]_i_13_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.328     7.903 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.666     8.569    joystick_test/count[23]_i_7_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.693 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.318     9.012    joystick_test/count[23]_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.136 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.527     9.663    joystick_test/count[23]_i_4_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.787 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.294    10.081    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.501    10.706    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.298    11.127    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.124    11.251 r  joystick_test/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.251    joystick_test/spi_master_0_n_7
    SLICE_X1Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)        0.029    15.526    joystick_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[5]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.903ns (36.814%)  route 3.266ns (63.186%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.815     5.577    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     5.996 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.005     7.002    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.299     7.301 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.301    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.180 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.163     9.343    joystick_test/spi_master_0/busy1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.306     9.649 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.098    10.747    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.372    15.124    joystick_test/spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.622     1.569    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  joystick_test/spi_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  joystick_test/spi_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.087     1.797    joystick_test/spi_rx_data_reg_n_0_[1]
    SLICE_X6Y40          FDRE                                         r  joystick_test/x_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.891     2.085    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/x_position_reg[1]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.085     1.667    joystick_test/x_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.043 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.043    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.056 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.056    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  joystick_test/spi_rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/spi_rx_data_reg[14]/Q
                         net (fo=1, routed)           0.102     1.811    joystick_test/p_1_in[6]
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.890     2.084    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063     1.647    joystick_test/y_position_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  joystick_test/spi_rx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/spi_rx_data_reg[15]/Q
                         net (fo=1, routed)           0.102     1.811    joystick_test/p_1_in[7]
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.890     2.084    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[7]/C
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063     1.647    joystick_test/y_position_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.924%)  route 0.114ns (38.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  joystick_test/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.709 f  joystick_test/spi_master_0/busy_reg/Q
                         net (fo=7, routed)           0.114     1.823    joystick_test/spi_master_0/spi_busy
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.868 r  joystick_test/spi_master_0/spi_ena_i_1/O
                         net (fo=1, routed)           0.000     1.868    joystick_test/spi_master_0_n_2
    SLICE_X2Y38          FDRE                                         r  joystick_test/spi_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.891     2.085    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  joystick_test/spi_ena_reg/C
                         clock pessimism             -0.501     1.584    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.704    joystick_test/spi_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.617     1.564    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  joystick_test/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  joystick_test/spi_master_0/state_reg/Q
                         net (fo=18, routed)          0.114     1.818    joystick_test/spi_master_0/state
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.863 r  joystick_test/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000     1.863    joystick_test/spi_master_0/assert_data_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  joystick_test/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.885     2.079    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  joystick_test/spi_master_0/assert_data_reg/C
                         clock pessimism             -0.502     1.577    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.120     1.697    joystick_test/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/spi_master_0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128     1.837    joystick_test/rx_data[0]
    SLICE_X6Y39          FDRE                                         r  joystick_test/spi_rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.890     2.084    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  joystick_test/spi_rx_data_reg[8]/C
                         clock pessimism             -0.480     1.604    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.059     1.663    joystick_test/spi_rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.079 r  comp_clk50MHz/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.079    comp_clk50MHz/count_reg[31]_i_2_n_6
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/spi_master_0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.124     1.833    joystick_test/rx_data[0]
    SLICE_X3Y40          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.892     2.086    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.070     1.655    joystick_test/spi_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y40   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y41   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y41   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y41   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1430 Endpoints
Min Delay          1430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.872ns  (logic 15.910ns (31.902%)  route 33.961ns (68.098%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.472    41.278    vga_display/red1
    SLICE_X20Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.402 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.922    46.324    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    49.872 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.872    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.764ns  (logic 15.920ns (31.990%)  route 33.845ns (68.010%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.462    41.268    vga_display/red1
    SLICE_X20Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.392 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.815    46.208    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.764 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.764    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.762ns  (logic 15.910ns (31.972%)  route 33.852ns (68.028%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.274    41.080    vga_display/red1
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.204 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.011    46.215    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    49.762 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.762    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.720ns  (logic 15.900ns (31.978%)  route 33.821ns (68.022%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.472    41.278    vga_display/red1
    SLICE_X20Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.402 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.781    46.184    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    49.720 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.720    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.663ns  (logic 15.901ns (32.017%)  route 33.762ns (67.983%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.309    41.115    vga_display/red1
    SLICE_X20Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.239 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.886    46.125    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    49.663 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.663    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.621ns  (logic 15.910ns (32.063%)  route 33.711ns (67.937%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.274    41.080    vga_display/red1
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.204 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.869    46.074    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    49.621 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.621    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.046ns  (logic 15.894ns (32.406%)  route 33.152ns (67.594%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.907    40.713    vga_display/red1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124    40.837 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.678    45.515    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    49.046 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.046    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.897ns  (logic 15.878ns (32.472%)  route 33.019ns (67.528%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.911    40.717    vga_display/red1
    SLICE_X20Y27         LUT4 (Prop_lut4_I2_O)        0.124    40.841 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.541    45.382    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    48.897 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.897    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.686ns  (logic 15.892ns (32.642%)  route 32.794ns (67.358%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.318    41.124    vga_display/red1
    SLICE_X20Y26         LUT6 (Prop_lut6_I2_O)        0.124    41.248 r  vga_display/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.908    45.157    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    48.686 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.686    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.457ns  (logic 15.921ns (32.857%)  route 32.535ns (67.143%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[21]/Q
                         net (fo=19, routed)          3.105     3.561    vga_display/hcount[21]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  vga_display/red_OBUF[3]_inst_i_786/O
                         net (fo=1, routed)           0.000     3.685    vga_display/red_OBUF[3]_inst_i_786_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.198 r  vga_display/red_OBUF[3]_inst_i_474/CO[3]
                         net (fo=1, routed)           0.000     4.198    vga_display/red_OBUF[3]_inst_i_474_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.315 r  vga_display/red_OBUF[3]_inst_i_254/CO[3]
                         net (fo=1, routed)           0.000     4.315    vga_display/red_OBUF[3]_inst_i_254_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  vga_display/red_OBUF[3]_inst_i_78/O[2]
                         net (fo=444, routed)         4.242     8.796    vga_display/red_OBUF[3]_inst_i_78_n_5
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.301     9.097 r  vga_display/red_OBUF[3]_inst_i_1255/O
                         net (fo=17, routed)          1.701    10.798    vga_display/red_OBUF[3]_inst_i_1255_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  vga_display/red_OBUF[3]_inst_i_797/O
                         net (fo=2, routed)           0.702    11.623    vga_display/red_OBUF[3]_inst_i_797_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.747 r  vga_display/red_OBUF[3]_inst_i_801/O
                         net (fo=1, routed)           0.000    11.747    vga_display/red_OBUF[3]_inst_i_801_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.387 r  vga_display/red_OBUF[3]_inst_i_480/O[3]
                         net (fo=3, routed)           1.121    13.508    vga_display/red_OBUF[3]_inst_i_480_n_4
    SLICE_X39Y5          LUT3 (Prop_lut3_I1_O)        0.306    13.814 r  vga_display/red_OBUF[3]_inst_i_484/O
                         net (fo=2, routed)           0.650    14.464    vga_display/red_OBUF[3]_inst_i_484_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.153    14.617 r  vga_display/red_OBUF[3]_inst_i_259/O
                         net (fo=2, routed)           1.388    16.005    vga_display/red_OBUF[3]_inst_i_259_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.327    16.332 r  vga_display/red_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    16.332    vga_display/red_OBUF[3]_inst_i_263_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  vga_display/red_OBUF[3]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.730    vga_display/red_OBUF[3]_inst_i_79_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.844 r  vga_display/red_OBUF[3]_inst_i_781/CO[3]
                         net (fo=1, routed)           0.000    16.844    vga_display/red_OBUF[3]_inst_i_781_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.157 r  vga_display/red_OBUF[3]_inst_i_971/O[3]
                         net (fo=14, routed)          2.132    19.288    vga_display/red_OBUF[3]_inst_i_971_n_4
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.334    19.622 r  vga_display/red_OBUF[3]_inst_i_1995/O
                         net (fo=1, routed)           0.499    20.121    vga_display/red_OBUF[3]_inst_i_1995_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.727 r  vga_display/red_OBUF[3]_inst_i_1672/CO[3]
                         net (fo=1, routed)           0.000    20.727    vga_display/red_OBUF[3]_inst_i_1672_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  vga_display/red_OBUF[3]_inst_i_1293/CO[3]
                         net (fo=1, routed)           0.000    20.841    vga_display/red_OBUF[3]_inst_i_1293_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.955 r  vga_display/red_OBUF[3]_inst_i_857/CO[3]
                         net (fo=1, routed)           0.000    20.955    vga_display/red_OBUF[3]_inst_i_857_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.069 r  vga_display/red_OBUF[3]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.069    vga_display/red_OBUF[3]_inst_i_495_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.403 r  vga_display/red_OBUF[3]_inst_i_267/O[1]
                         net (fo=3, routed)           0.990    22.394    vga_display/red_OBUF[3]_inst_i_267_n_6
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.303    22.697 r  vga_display/red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           0.544    23.240    vga_display/red_OBUF[3]_inst_i_502_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.633 r  vga_display/red_OBUF[3]_inst_i_268/CO[0]
                         net (fo=1, routed)           0.857    24.491    vga_display/red_OBUF[3]_inst_i_268_n_3
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.367    24.858 r  vga_display/red_OBUF[3]_inst_i_80/O
                         net (fo=110, routed)         2.066    26.924    vga_display/red_OBUF[3]_inst_i_80_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  vga_display/red_OBUF[3]_inst_i_249/O
                         net (fo=1, routed)           0.333    27.407    vga_display/red_OBUF[3]_inst_i_249_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.714    28.121 r  vga_display/red_OBUF[3]_inst_i_77/O[0]
                         net (fo=4, routed)           1.541    29.663    vga_display/X_COORD1[1]
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.295    29.958 r  vga_display/red_OBUF[3]_inst_i_15/O
                         net (fo=10, routed)          1.028    30.986    vga_display/X_COORD[1]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  vga_display/red_OBUF[3]_inst_i_2030/O
                         net (fo=1, routed)           0.000    31.110    vga_display/red_OBUF[3]_inst_i_2030_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.511 r  vga_display/red_OBUF[3]_inst_i_1717/CO[3]
                         net (fo=1, routed)           0.000    31.511    vga_display/red_OBUF[3]_inst_i_1717_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  vga_display/red_OBUF[3]_inst_i_2035/CO[3]
                         net (fo=1, routed)           0.000    31.625    vga_display/red_OBUF[3]_inst_i_2035_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.847 r  vga_display/red_OBUF[3]_inst_i_2034/O[0]
                         net (fo=1, routed)           1.258    33.105    vga_display/red_OBUF[3]_inst_i_2034_n_7
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.299    33.404 r  vga_display/red_OBUF[3]_inst_i_1724/O
                         net (fo=1, routed)           0.000    33.404    vga_display/red_OBUF[3]_inst_i_1724_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.936 r  vga_display/red_OBUF[3]_inst_i_1328/CO[3]
                         net (fo=1, routed)           0.000    33.936    vga_display/red_OBUF[3]_inst_i_1328_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  vga_display/red_OBUF[3]_inst_i_908/CO[3]
                         net (fo=1, routed)           0.000    34.050    vga_display/red_OBUF[3]_inst_i_908_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.272 r  vga_display/red_OBUF[3]_inst_i_907/O[0]
                         net (fo=2, routed)           0.605    34.878    vga_display/red_OBUF[3]_inst_i_907_n_7
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    35.709 r  vga_display/red_OBUF[3]_inst_i_526/CO[3]
                         net (fo=1, routed)           0.000    35.709    vga_display/red_OBUF[3]_inst_i_526_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.043 r  vga_display/red_OBUF[3]_inst_i_292/O[1]
                         net (fo=2, routed)           1.196    37.239    vga_display/red_OBUF[3]_inst_i_292_n_6
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.303    37.542 r  vga_display/red_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.000    37.542    vga_display/red_OBUF[3]_inst_i_107_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.074 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           1.609    39.683    vga_display/red318_in
    SLICE_X19Y15         LUT4 (Prop_lut4_I1_O)        0.124    39.807 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.911    40.717    vga_display/red1
    SLICE_X20Y27         LUT4 (Prop_lut4_I2_O)        0.124    40.841 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.057    44.898    blue_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    48.457 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.457    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[5,6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[5,6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE                         0.000     0.000 r  white_pieces_reg[5,6][0]/C
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[5,6][0]/Q
                         net (fo=8, routed)           0.115     0.256    white_pieces_reg[5,_n_0_6][0]
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  white_pieces[5,6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    white_pieces[5,6][0]_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  white_pieces_reg[5,6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[2,7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[2,7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE                         0.000     0.000 r  white_pieces_reg[2,7][0]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[2,7][0]/Q
                         net (fo=7, routed)           0.123     0.264    white_pieces_reg[2,_n_0_7][0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  white_pieces[2,7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    white_pieces[2,7][0]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  white_pieces_reg[2,7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  black_pieces_reg[3,0][0]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[3,0][0]/Q
                         net (fo=7, routed)           0.125     0.266    black_pieces_reg[3,_n_0_0][0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  black_pieces[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    black_pieces[3,0][0]_i_1_n_0
    SLICE_X9Y33          FDRE                                         r  black_pieces_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.033%)  route 0.128ns (37.967%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE                         0.000     0.000 r  white_pieces_reg[6,1][0]/C
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  white_pieces_reg[6,1][0]/Q
                         net (fo=7, routed)           0.128     0.292    white_pieces_reg[6,_n_0_1][0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  white_pieces[6,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    white_pieces[6,1][0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  white_pieces_reg[6,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE                         0.000     0.000 r  black_pieces_reg[6,2][0]/C
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,2][0]/Q
                         net (fo=7, routed)           0.156     0.297    black_pieces_reg[6,_n_0_2][0]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  black_pieces[6,2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    black_pieces[6,2][0]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  black_pieces_reg[6,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  black_pieces_reg[0,0][0]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,0][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[0,_n_0_0][0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[0,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,0][0]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  black_pieces_reg[0,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  black_pieces_reg[4,3][0]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,3][0]/Q
                         net (fo=8, routed)           0.168     0.309    black_pieces_reg[4,_n_0_3][0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[4,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,3][0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  black_pieces_reg[4,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[1,7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE                         0.000     0.000 r  white_pieces_reg[1,7][0]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,7][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[1,_n_0_7][0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[1,7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[1,7][0]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  white_pieces_reg[1,7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  white_pieces_reg[4,5][0]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,5][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[4,_n_0_5][0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[4,5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[4,5][0]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  white_pieces_reg[4,5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  white_pieces_reg[6,4][0]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,4][0]/Q
                         net (fo=8, routed)           0.168     0.309    white_pieces_reg[6,_n_0_4][0]
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[6,4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[6,4][0]_i_1_n_0
    SLICE_X11Y37         FDRE                                         r  white_pieces_reg[6,4][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 2.182ns (32.733%)  route 4.484ns (67.267%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.260    joystick_test_n_127
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 2.161ns (32.520%)  route 4.484ns (67.479%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.239 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.239    joystick_test_n_125
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 2.087ns (31.761%)  route 4.484ns (68.239%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.165 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.165    joystick_test_n_126
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 2.071ns (31.594%)  route 4.484ns (68.406%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.149 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.149    joystick_test_n_128
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 2.068ns (31.563%)  route 4.484ns (68.437%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.146 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.146    joystick_test_n_123
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.531ns  (logic 2.047ns (31.343%)  route 4.484ns (68.657%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.125 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.125    joystick_test_n_121
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 1.973ns (30.556%)  route 4.484ns (69.444%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.051 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.051    joystick_test_n_122
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 1.957ns (30.383%)  route 4.484ns (69.617%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.035 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.035    joystick_test_n_124
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 1.954ns (30.351%)  route 4.484ns (69.649%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 r  joystick_test/MOVE_Y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.032    joystick_test_n_119
    SLICE_X5Y18          FDRE                                         r  MOVE_Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 1.933ns (30.123%)  route 4.484ns (69.877%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.832     5.594    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  joystick_test/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     6.112 r  joystick_test/y_position_reg[0]/Q
                         net (fo=1, routed)           0.878     6.991    joystick_test/y_position[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.115 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.063    10.178    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.543    10.844    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.242 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.011 r  joystick_test/MOVE_Y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.011    joystick_test_n_117
    SLICE_X5Y18          FDRE                                         r  MOVE_Y_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.275ns (34.471%)  route 0.523ns (65.529%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.523     2.255    joystick_test/y_position[7]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.045     2.300 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.300    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.366 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.366    joystick_test_n_126
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.808ns  (logic 0.274ns (33.924%)  route 0.534ns (66.076%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.534     2.266    joystick_test/y_position[6]
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.311 r  joystick_test/MOVE_Y[28]_i_7/O
                         net (fo=1, routed)           0.000     2.311    joystick_test/MOVE_Y[28]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.376 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.376    joystick_test_n_127
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.279ns (34.288%)  route 0.535ns (65.712%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.535     2.267    joystick_test/y_position[6]
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.312 r  joystick_test/MOVE_Y[28]_i_8/O
                         net (fo=1, routed)           0.000     2.312    joystick_test/MOVE_Y[28]_i_8_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.382 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.382    joystick_test_n_128
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.308ns (37.074%)  route 0.523ns (62.926%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.523     2.255    joystick_test/y_position[7]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.045     2.300 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.300    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.399 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.399    joystick_test_n_125
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.274ns (30.861%)  route 0.614ns (69.139%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.614     2.346    joystick_test/y_position[6]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.391 r  joystick_test/MOVE_Y[24]_i_8/O
                         net (fo=1, routed)           0.000     2.391    joystick_test/MOVE_Y[24]_i_8_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.456 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.456    joystick_test_n_123
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.279ns (31.213%)  route 0.615ns (68.787%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.615     2.347    joystick_test/y_position[6]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.392 r  joystick_test/MOVE_Y[24]_i_9/O
                         net (fo=1, routed)           0.000     2.392    joystick_test/MOVE_Y[24]_i_9_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.462 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.462    joystick_test_n_124
    SLICE_X5Y19          FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.275ns (30.557%)  route 0.625ns (69.443%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.625     2.357    joystick_test/y_position[7]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.045     2.402 r  joystick_test/MOVE_Y[20]_i_7/O
                         net (fo=1, routed)           0.000     2.402    joystick_test/MOVE_Y[20]_i_7_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.468 r  joystick_test/MOVE_Y_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.468    joystick_test_n_118
    SLICE_X5Y18          FDRE                                         r  MOVE_Y_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.209ns (22.919%)  route 0.703ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.460     2.192    joystick_test/y_position[6]
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.045     2.237 r  joystick_test/MOVE_Y[0]_i_1/O
                         net (fo=35, routed)          0.243     2.480    joystick_test_n_130
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.209ns (22.919%)  route 0.703ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.460     2.192    joystick_test/y_position[6]
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.045     2.237 r  joystick_test/MOVE_Y[0]_i_1/O
                         net (fo=35, routed)          0.243     2.480    joystick_test_n_130
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.209ns (22.919%)  route 0.703ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.460     2.192    joystick_test/y_position[6]
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.045     2.237 r  joystick_test/MOVE_Y[0]_i_1/O
                         net (fo=35, routed)          0.243     2.480    joystick_test_n_130
    SLICE_X5Y20          FDRE                                         r  MOVE_Y_reg[30]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 1.460ns (44.543%)  route 1.817ns (55.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.817     3.277    joystick_test/spi_master_0/D[0]
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654     5.137    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.228ns (23.136%)  route 0.756ns (76.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.756     0.984    joystick_test/spi_master_0/D[0]
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.891     2.085    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





