Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 14 08:58:14 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/feedforward_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                            Instance                           |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                  |                                                                 (top) |       2955 |       2785 |     165 |    5 | 2518 |      2 |      0 |          0 |
|   bd_0_i                                                      |                                                                  bd_0 |       2955 |       2785 |     165 |    5 | 2518 |      2 |      0 |          0 |
|     hls_inst                                                  |                                                       bd_0_hls_inst_0 |       2955 |       2785 |     165 |    5 | 2518 |      2 |      0 |          0 |
|       (hls_inst)                                              |                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                    |                                           bd_0_hls_inst_0_feedforward |       2955 |       2785 |     165 |    5 | 2518 |      2 |      0 |          0 |
|         (inst)                                                |                                           bd_0_hls_inst_0_feedforward |          0 |          0 |       0 |    0 |   73 |      0 |      0 |          0 |
|         control_s_axi_U                                       |                             bd_0_hls_inst_0_feedforward_control_s_axi |         27 |         27 |       0 |    0 |   25 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 |        199 |        199 |       0 |    0 |  146 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 |        176 |        176 |       0 |    0 |  144 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_14 |         23 |         23 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 |        164 |        164 |       0 |    0 |   12 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 |        153 |        153 |       0 |    0 |   10 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_13 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 |        150 |        150 |       0 |    0 |   80 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 |        135 |        135 |       0 |    0 |   78 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_12 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 |         48 |         48 |       0 |    0 |   11 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 |         39 |         39 |       0 |    0 |    9 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_11 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 |         22 |         22 |       0 |    0 |    8 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 |          7 |          7 |       0 |    0 |    6 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_10 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 |        151 |        151 |       0 |    0 |  134 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 |        142 |        142 |       0 |    0 |  132 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_9 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 |         75 |         75 |       0 |    0 |   72 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 |         66 |         66 |       0 |    0 |   70 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_8 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814      |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 |        498 |        493 |       0 |    5 |  646 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814)  |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 |        481 |        476 |       0 |    5 |  644 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_7 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012      |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 |       1201 |       1201 |       0 |    0 |  807 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012)  |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 |       1178 |       1178 |       0 |    0 |  805 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_6 |         23 |         23 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604      |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 |         96 |         96 |       0 |    0 |   24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604)  |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 |         84 |         84 |       0 |    0 |   22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |    bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init |         12 |         12 |       0 |    0 |    2 |      0 |      0 |          0 |
|         layer1_activations_1_U                                |          bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W |         17 |         17 |       0 |    0 |    0 |      1 |      0 |          0 |
|         layer1_activations_U                                  |        bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W_0 |          3 |          3 |       0 |    0 |    0 |      1 |      0 |          0 |
|         layer2_activations_1_U                                |          bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W |         40 |          7 |      33 |    0 |   63 |      0 |      0 |          0 |
|         layer2_activations_2_U                                |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_1 |         40 |          7 |      33 |    0 |   63 |      0 |      0 |          0 |
|         layer2_activations_3_U                                |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_2 |         39 |          6 |      33 |    0 |   63 |      0 |      0 |          0 |
|         layer2_activations_U                                  |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_3 |         41 |          8 |      33 |    0 |   63 |      0 |      0 |          0 |
|         layer3_activations_U                                  |          bd_0_hls_inst_0_feedforward_layer3_activations_RAM_AUTO_1R1W |         38 |          5 |      33 |    0 |   63 |      0 |      0 |          0 |
|         regslice_both_input_stream_V_data_V_U                 |                             bd_0_hls_inst_0_feedforward_regslice_both |         55 |         55 |       0 |    0 |   55 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_data_V_U                |                           bd_0_hls_inst_0_feedforward_regslice_both_4 |         43 |         43 |       0 |    0 |   69 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_dest_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized4 |         11 |         11 |       0 |    0 |   19 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_keep_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized0 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_last_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized2 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_strb_V_U                |           bd_0_hls_inst_0_feedforward_regslice_both__parameterized0_5 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_user_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


