#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e183b18e00 .scope module, "nand_by_basic_tb" "nand_by_basic_tb" 2 1;
 .timescale 0 0;
v000001e183ae2a40_0 .var "t_a", 0 0;
v000001e183ae2ae0_0 .var "t_b", 0 0;
v000001e183ae2b80_0 .net "t_x", 0 0, L_000001e183ae3420;  1 drivers
v000001e183ae2c20_0 .net "t_y", 0 0, L_000001e183b16bf0;  1 drivers
S_000001e183b15f80 .scope module, "gate1" "and_gate" 2 4, 3 1 0, S_000001e183b18e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001e183b16bf0 .functor AND 1, v000001e183ae2a40_0, v000001e183ae2ae0_0, C4<1>, C4<1>;
v000001e183ae3380_0 .net "i1", 0 0, v000001e183ae2a40_0;  1 drivers
v000001e183ac8400_0 .net "i2", 0 0, v000001e183ae2ae0_0;  1 drivers
v000001e183ac84a0_0 .net "o1", 0 0, L_000001e183b16bf0;  alias, 1 drivers
S_000001e183b16110 .scope module, "gate2" "not_gate" 2 5, 4 1 0, S_000001e183b18e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
L_000001e183ae3420 .functor NOT 1, L_000001e183b16bf0, C4<0>, C4<0>, C4<0>;
v000001e183b162a0_0 .net "i1", 0 0, L_000001e183b16bf0;  alias, 1 drivers
v000001e183b16340_0 .net "o1", 0 0, L_000001e183ae3420;  alias, 1 drivers
    .scope S_000001e183b18e00;
T_0 ;
    %vpi_call 2 8 "$display", "NAND gate implementation using basic gates" {0 0 0};
    %vpi_call 2 9 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e183ae2a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e183ae2ae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 12 "$display", "%d %d \011%d", v000001e183ae2a40_0, v000001e183ae2ae0_0, v000001e183ae2b80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e183ae2a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e183ae2ae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 15 "$display", "%d %d \011%d", v000001e183ae2a40_0, v000001e183ae2ae0_0, v000001e183ae2b80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e183ae2a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e183ae2ae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 18 "$display", "%d %d \011%d", v000001e183ae2a40_0, v000001e183ae2ae0_0, v000001e183ae2b80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e183ae2a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e183ae2ae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "%d %d \011%d", v000001e183ae2a40_0, v000001e183ae2ae0_0, v000001e183ae2b80_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "basictonand_tb.v";
    "and.v";
    "not.v";
