QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 15:28:00 on Apr 24,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/norg_N.vhd proj/src/dffg_N.vhd proj/src/AdderSubtractor.vhd proj/src/RippleCarryAdder.vhd proj/src/org2.vhd proj/src/dffg.vhd proj/src/xorg_N.vhd proj/src/mux2t1_N.vhd proj/src/xorg2.vhd proj/src/HazardDetectionUnit.vhd proj/src/WordShifter.vhd proj/src/ControlDecoderLogic.vhd proj/src/extender16t32.vhd proj/src/WordDecoder.vhd proj/src/mux32t1.vhd proj/src/mux2t1.vhd proj/src/MIPS_types.vhd proj/src/Shifter.vhd proj/src/OnesComplementor.vhd proj/src/Controller.vhd proj/src/ID_EX_pipe.vhd proj/src/org_N.vhd proj/src/reg.vhd proj/src/pc_dffg.vhd proj/src/ByteShifter.vhd proj/src/IF_ID_pipe.vhd proj/src/ByteDecoder.vhd proj/src/andg_N.vhd proj/src/andg2.vhd proj/src/decoder5_32.vhd proj/src/Adder.vhd proj/src/BarrelShifter.vhd proj/src/ALU.vhd proj/src/fetchLogic.vhd proj/src/mux4t1_N.vhd proj/src/mux8t1_N.vhd proj/src/MEM_WB_pipe.vhd proj/src/invg.vhd proj/src/tb_ALU.vhd proj/src/EX_MEM_pipe.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling entity norg_N
-- Compiling architecture structure of norg_N
-- Compiling entity dffg_N
-- Compiling architecture structural of dffg_N
-- Compiling entity AdderSubtractor
-- Compiling architecture Structural of AdderSubtractor
-- Compiling entity RippleCarryAdder
-- Compiling architecture Structural of RippleCarryAdder
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity xorg_N
-- Compiling architecture structure of xorg_N
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity HazardDetectionUnit
-- Compiling architecture sel_when of HazardDetectionUnit
** Error: proj/src/HazardDetectionUnit.vhd(51): (vcom-1627) The sequence of  and  followed by  or  is illegal. Did you forget some parenthesis.
** Note: proj/src/HazardDetectionUnit.vhd(131): VHDL Compiler exiting
End time: 15:28:00 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
