;redcode
;assert 1
	SPL 0, <-22
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @1, @2
	CMP @121, 103
	CMP -277, <-126
	CMP -277, <-126
	SLT -10, 20
	SLT -10, 20
	SUB @127, 106
	SLT 211, 60
	SUB 0, @101
	SLT @130, 9
	MOV @-127, @100
	CMP -277, <-126
	SUB -1, -980
	SUB @121, 153
	ADD 10, 20
	SUB #1, 0
	DJN -1, @-20
	SUB @0, @2
	SUB @127, 106
	SUB @1, @2
	SPL 0, <-22
	CMP 0, @101
	SUB @127, 106
	SPL 1, #2
	SLT -10, 20
	MOV @-127, @100
	CMP 0, 8
	CMP @121, 103
	CMP -131, 103
	MOV -7, <-20
	ADD -1, -980
	SUB -1, -980
	JMN 0, 0
	SUB 0, 8
	SUB 0, 8
	JMN <17, 1
	SLT 313, @10
	JMN <17, 1
	SPL 0, <-22
	SPL 0, <-22
	CMP -237, <-126
	SPL 0, <-22
	SPL 0, <-22
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
