INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Work/RTL/CSD23 RISCV/RISCV/RISCV.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Work/RTL/CSD23 RISCV/RISCV/RISCV.srcs/sources_1/new/RICV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RICV_tb
