Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:20:22 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_30_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.930ns (28.927%)  route 2.285ns (71.073%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 7.823 - 4.000 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 2.676ns, distribution 0.923ns)
  Clock Net Delay (Destination): 3.222ns (routing 2.425ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.541     0.541 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.864    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12249, routed)       3.599     4.491    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[3->0]   
    SLICE_X144Y230       FDCE                                         r  Delay1No13_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y230       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.570 r  Delay1No13_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.691     5.261    Delay1No12_instance/Y_reg[33]_0[18]
    SLICE_X136Y198       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.409 r  Delay1No12_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     5.418    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X136Y198       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.604 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.630    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X136Y199       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.682 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.310     5.992    Delay1No13_instance/CO[0]
    SLICE_X140Y199       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     6.057 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.190     6.247    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X140Y199       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.346 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     6.443    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X140Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     6.542 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.270     6.812    Delay1No13_instance/Y_reg[23]_0
    SLICE_X138Y192       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.962 r  Delay1No13_instance/shiftedFracY_d1[17]_i_3/O
                         net (fo=5, routed)           0.255     7.217    Delay1No13_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X141Y196       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.269 r  Delay1No13_instance/shiftedFracY_d1[5]_i_1/O
                         net (fo=2, routed)           0.437     7.706    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[5]
    SLICE_X141Y193       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    T14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.290     4.290 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.290    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.290 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.577    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.601 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12249, routed)       3.222     7.823    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[3->0]   
    SLICE_X141Y193       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.581     8.405    
                         clock uncertainty           -0.035     8.369    
    SLICE_X141Y193       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.394    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  0.689    




