// Seed: 2826701234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1 <= id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
    , id_25,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output tri id_5,
    output wor id_6,
    input tri1 id_7,
    output tri0 id_8
    , id_26,
    output wor id_9,
    output wand id_10,
    output tri0 id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17,
    input supply0 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output wand id_21,
    output tri1 id_22,
    input wand id_23
);
  module_0(
      id_25, id_26, id_26, id_25
  );
endmodule
