// Seed: 1128682950
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5
  );
endmodule
module module_2;
  wire id_2;
endmodule
module module_3 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output uwire id_3
);
  assign id_2 = id_1;
  module_2 modCall_1 ();
  id_5(
      .id_0(id_2), .id_1(1), .id_2(), .id_3(1), .id_4(1), .id_5(1), .id_6(id_0), .id_7(id_3)
  );
endmodule
