

================================================================
== Vitis HLS Report for 'conv1_Pipeline_CLEAR_BH_BW'
================================================================
* Date:           Thu Nov  2 22:33:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30602|    30602|  0.306 ms|  0.306 ms|  30602|  30602|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CLEAR_BH_BW  |    30600|    30600|         1|          1|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    207|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_3_fu_147_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln71_fu_162_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln72_1_fu_300_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln72_fu_230_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln74_fu_294_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln76_fu_262_p2       |         +|   0|  0|  16|           7|           7|
    |sub_ln76_fu_206_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln71_fu_224_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_141_p2      |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln72_fu_168_p2      |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln74_fu_218_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln72_fu_236_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln71_1_fu_182_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_fu_174_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln72_1_fu_250_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln72_2_fu_306_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln72_fu_242_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_212_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 207|         101|          61|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |h_fu_66                  |   9|          2|    4|          8|
    |indvar_flatten314_fu_70  |   9|          2|   12|         24|
    |indvar_flatten327_fu_78  |   9|          2|   15|         30|
    |o_2_fu_74                |   9|          2|    4|          8|
    |w_fu_62                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_fu_66                  |   4|   0|    4|          0|
    |indvar_flatten314_fu_70  |  12|   0|   12|          0|
    |indvar_flatten327_fu_78  |  15|   0|   15|          0|
    |o_2_fu_74                |   4|   0|    4|          0|
    |w_fu_62                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

