
*** Running vivado
    with args -log vc709_10g_interface.rds -m64 -mode batch -messageDb vivado.pb -source vc709_10g_interface.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source vc709_10g_interface.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.2/data/ip'.
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/example_design/cmd_fifo_xgemac_rxif_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_ooc.xdc]
# set_property is_locked true [get_files /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci]
# read_ip /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/example_design/axis_async_fifo_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_ooc.xdc]
# set_property is_locked true [get_files /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci]
# read_ip /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/example_design/ten_gig_eth_pcs_pma_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]
# set_property is_locked true [get_files /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci]
# read_ip /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/example_design/ten_gig_eth_mac_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc]
# set_property used_in_implementation false [get_files -all /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_ooc.xdc]
# set_property is_locked true [get_files /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci]
# read_verilog {
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/vc709_10g_interface.v
# }
# read_vhdl {
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd
#   /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd
# }
# read_xdc /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc
# set_property used_in_implementation false [get_files /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/Downloads/vc709_10g_interface/vc709_10g_interface.data/wt [current_project]
# set_property parent.project_dir /root/Downloads/vc709_10g_interface [current_project]
# synth_design -top vc709_10g_interface -part xc7vx690tffg1761-2
Command: synth_design -top vc709_10g_interface -part xc7vx690tffg1761-2

Starting synthesis...

WARNING: [IP_Flow 19-2162] IP 'cmd_fifo_xgemac_rxif' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'axis_async_fifo' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_ip' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_mac_ip' is locked. Locked reason: User override
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
Xilinx IP preload is disabled
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:88]
starting Rtl Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 212.090 ; gain = 97.594
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'vc709_10g_interface' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/vc709_10g_interface.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:114]
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:81' bound to instance 'processor' of component 'kcpsm6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:222]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:671]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:682]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:687]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:692]
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:697]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:708]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:713]
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:719]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:730]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:740]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:745]
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:750]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:761]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:766]
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:790]
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:800]
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:811]
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:822]
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:832]
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:847]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:858]
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:863]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:874]
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:880]
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:895]
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:906]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:917]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:923]
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:929]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:940]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:946]
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:952]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:963]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:969]
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:987]
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:997]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1007]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1013]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1037]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1042]
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1047]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1058]
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1064]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1074]
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1079]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1089]
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1094]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1105]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1112]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1118]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1129]
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1134]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1145]
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1151]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1162]
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1168]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1178]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1184]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1319]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1352]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1357]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:1397]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (3#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-3491] module 'clock_control_program' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd:135' bound to instance 'program_rom' of component 'clock_control_program' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:249]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (4#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (5#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'network_module' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (7#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_wrapper' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-3491] module 'ten_gig_eth_pcs_pma_v7_gth_gen' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:127' bound to instance 'ten_gig_eth_pcs_pma_inst' of component 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:338]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-3491] module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120' bound to instance 'ten_gig_eth_pcs_pma_inst' of component 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:248]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' (8#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' (9#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'RAM16X1D' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1D' (10#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-638] synthesizing module 'FDE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'FDE' (11#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' (12#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (13#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' (14#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' (15#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' (16#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' (17#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' (18#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' (19#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' (20#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' (21#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' (22#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' (23#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:330]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:372]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:385]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' (24#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:216]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' (25#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' (26#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' (27#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' (28#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' (29#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' (30#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' (30#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' (30#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' (31#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'FDR' (32#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' (33#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' (34#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' (35#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
WARNING: [Synth 8-3848] Net rddata_out in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65520_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65521_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65522_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' (36#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
WARNING: [Synth 8-3848] Net rx_trained in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net restart_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net enable_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_status_coeff_status_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_included_and_enabled_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_pass_errors_to_pcs_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net clear_fec_corrected_blocks_count_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net clear_fec_uncorrected_blocks_count_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_reset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_adv_new_data_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_support_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_new_data_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_enable_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_restart_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_adv_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net const_7_1_3_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net const_7_48_0_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net pmd_status_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_status_report_coeff_status_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_status_report_training_complete_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_initialize_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_preset_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net ld_status_report_coeff_status_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net ld_status_report_training_complete_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_corrected_blocks_count_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_uncorrected_blocks_count_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_reset_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_an_capable_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_link_status_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_remote_fault_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_complete_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_page_received_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_used_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_base_page_ability_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_code_field_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_toggle_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_ack2_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_message_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_next_page_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_code_field1_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_code_field2_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net backplane_kr_negotiated_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net backplane_fec_negotiated_status in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net is_eval in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' (37#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' (38#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' (39#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:226]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:285]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' (40#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' (41#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' (42#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
WARNING: [Synth 8-3848] Net write in module/entity ten_gig_eth_pcs_pma_v3_0_cs_ipif_access does not have driver.
WARNING: [Synth 8-3848] Net write_addr in module/entity ten_gig_eth_pcs_pma_v3_0_cs_ipif_access does not have driver.
WARNING: [Synth 8-3848] Net wrdata in module/entity ten_gig_eth_pcs_pma_v3_0_cs_ipif_access does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' (43#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' (44#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
WARNING: [Synth 8-3848] Net mdio_out in module/entity ten_gig_eth_pcs_pma_v3_0_management_top does not have driver.
WARNING: [Synth 8-3848] Net mdio_tri in module/entity ten_gig_eth_pcs_pma_v3_0_management_top does not have driver.
WARNING: [Synth 8-3848] Net mgmt_cs in module/entity ten_gig_eth_pcs_pma_v3_0_management_top does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' (45#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
WARNING: [Synth 8-350] instance 'management_inst' of module 'ten_gig_eth_pcs_pma_v3_0_management_top' requires 109 connections, but only 103 given [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:614]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' (46#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' (47#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' (47#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' (47#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' (47#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' (48#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' (49#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-3888] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' in module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:419]
WARNING: [Synth 8-3848] Net kr_pmd_status_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net kr_lp_status_training_complete_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net kr_lp_status_coeff_status_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_status_coeff_status_out_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_status_training_complete_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_preset_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_initialize_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net fec_corrected_blocks_count_control_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net fec_uncorrected_blocks_count_control_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_reset_clear_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_used_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_xnp_toggle_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_page_received_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_complete_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_remote_fault_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_link_up_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_lp_an_capable_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_lp_base_page_ability_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_toggle_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_lp_xnp_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_kr_fec_negotiated_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
WARNING: [Synth 8-3848] Net an_kr_negotiated_core_int in module/entity ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' (50#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' (51#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
WARNING: [Synth 8-3848] Net is_eval in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net coeff_minus_1 in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net coeff_plus_1 in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net coeff_zero in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net txdiffctrl in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net training_rddata in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net training_rdack in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net training_wrack in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net rxphy_s_field in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
WARNING: [Synth 8-3848] Net rxphy_ns_field in module/entity ten_gig_eth_pcs_pma_wrapper does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_wrapper' (52#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0' (53#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_ip_core' of module 'ten_gig_eth_pcs_pma_v3_0' requires 65 connections, but only 39 given [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:225]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (54#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (55#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:408]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (56#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (57#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip_block' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v12_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'xgmac_gen' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:122' bound to instance 'sync_tx_reset_i' of component 'sync_reset' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:427]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (58#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:122' bound to instance 'sync_rx_reset_i' of component 'sync_reset' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:434]
INFO: [Synth 8-3491] module 'tx' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:118' bound to instance 'txgen' of component 'tx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:477]
INFO: [Synth 8-638] synthesizing module 'tx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-3491] module 'tx_config_sync' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:118' bound to instance 'config_sync_i' of component 'tx_config_sync' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:278]
INFO: [Synth 8-638] synthesizing module 'tx_config_sync' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'tx_config_sync' (59#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-3491] module 'axi_tx_xgmac' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:117' bound to instance 'axi_tx_xgmac_i' of component 'axi_tx_xgmac' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:366]
INFO: [Synth 8-638] synthesizing module 'axi_tx_xgmac' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:283]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:371]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:531]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:208]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'axi_tx_xgmac' (60#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-3491] module 'tx_pause_control' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:127' bound to instance 'tx_pause_control_i' of component 'tx_pause_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:400]
INFO: [Synth 8-638] synthesizing module 'tx_pause_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tx_pause_control' (61#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-3491] module 'tx_framing' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:123' bound to instance 'txframer' of component 'tx_framing' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:415]
INFO: [Synth 8-638] synthesizing module 'tx_framing' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:305]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'tx_framing' (62#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-3491] module 'tx_addr_decode' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:117' bound to instance 'decode_frame' of component 'tx_addr_decode' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:447]
INFO: [Synth 8-638] synthesizing module 'tx_addr_decode' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tx_addr_decode' (63#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-3491] module 'tx_crc_pipeline' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:118' bound to instance 'crc_pipeline_inst' of component 'tx_crc_pipeline' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:456]
INFO: [Synth 8-638] synthesizing module 'tx_crc_pipeline' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-3491] module 'tx_pipeline' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:120' bound to instance 'pipeline_inst' of component 'tx_pipeline' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:192]
INFO: [Synth 8-638] synthesizing module 'tx_pipeline' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'tx_pipeline' (64#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-3491] module 'tx_crc' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:119' bound to instance 'txcrc_inst' of component 'tx_crc' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:210]
INFO: [Synth 8-638] synthesizing module 'tx_crc' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-3491] module 'tx_crc32_64' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:144' bound to instance 'crc_inst' of component 'tx_crc32_64' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:145]
INFO: [Synth 8-638] synthesizing module 'tx_crc32_64' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
WARNING: [Synth 8-3848] Net p_1_in[47:0] in module/entity tx_crc32_64 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in[5:0] in module/entity tx_crc32_64 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'tx_crc32_64' (65#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tx_crc' (66#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-3491] module 'tx_crc_insert' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:121' bound to instance 'insertcrc_inst' of component 'tx_crc_insert' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tx_crc_insert' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:161]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_insert' (67#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_pipeline' (68#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-3491] module 'tx_start_align' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:118' bound to instance 'startalignment' of component 'tx_start_align' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:471]
INFO: [Synth 8-638] synthesizing module 'tx_start_align' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tx_start_align' (69#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-3491] module 'tx_controller' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:118' bound to instance 'tx_controller_inst' of component 'tx_controller' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:481]
INFO: [Synth 8-638] synthesizing module 'tx_controller' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-3491] module 'tx_state' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:119' bound to instance 'state_inst' of component 'tx_state' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:230]
INFO: [Synth 8-638] synthesizing module 'tx_state' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:354]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1084]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1245]
INFO: [Synth 8-3888] merging register 'data_avail_reg_reg[7:0]' into 'data_avail_direct_reg[7:0]' in module 'tx_state' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1503]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:532]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:386]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:402]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'tx_state' (70#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-3491] module 'tx_ifg_control' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:121' bound to instance 'ifg_control_inst' of component 'tx_ifg_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:283]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:274]
INFO: [Synth 8-3491] module 'tx_ifg_calc' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:121' bound to instance 'ifg_calc' of component 'tx_ifg_calc' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:592]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_calc' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_calc' (71#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-3491] module 'tx_ifg_counter' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:116' bound to instance 'ifg_counter' of component 'tx_ifg_counter' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:687]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_counter' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_counter' (72#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_control' (73#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'tx_controller' (74#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tx' (75#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-3491] module 'rx' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:140' bound to instance 'rxgen' of component 'rx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:538]
INFO: [Synth 8-638] synthesizing module 'rx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-3491] module 'axi_rx_xgmac' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:116' bound to instance 'axi_rx_xgmac_i' of component 'axi_rx_xgmac' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:435]
INFO: [Synth 8-638] synthesizing module 'axi_rx_xgmac' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_rx_xgmac' (76#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-3491] module 'rx_config_sync' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:119' bound to instance 'config_sync_i' of component 'rx_config_sync' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:455]
INFO: [Synth 8-638] synthesizing module 'rx_config_sync' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'rx_config_sync' (77#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-3491] module 'ddr_synchronise' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:142' bound to instance 'synchronise' of component 'ddr_synchronise' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:521]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronise' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronise' (78#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-3491] module 'decode_frame' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:137' bound to instance 'decode' of component 'decode_frame' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:577]
INFO: [Synth 8-638] synthesizing module 'decode_frame' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'decode_frame' (79#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-3491] module 'rx_crc32_64' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:134' bound to instance 'calculate_crc' of component 'rx_crc32_64' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:613]
INFO: [Synth 8-638] synthesizing module 'rx_crc32_64' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rx_crc32_64' (80#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-3491] module 'error_check' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:146' bound to instance 'error_detection' of component 'error_check' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:636]
INFO: [Synth 8-638] synthesizing module 'error_check' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-3888] merging register 'statistics_valid_reg' into 'reset_errors_reg' in module 'error_check' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'error_check' (81#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-3491] module 'add_recognition' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:142' bound to instance 'address_decoding' of component 'add_recognition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:679]
INFO: [Synth 8-638] synthesizing module 'add_recognition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'add_recognition' (82#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-3491] module 'rx_control' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:122' bound to instance 'rx' of component 'rx_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:701]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (83#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
INFO: [Synth 8-3491] module 'rx_pause_control' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:121' bound to instance 'rx_pause_control_i' of component 'rx_pause_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:740]
INFO: [Synth 8-638] synthesizing module 'rx_pause_control' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx_pause_control' (84#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx' (85#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-3491] module 'rs' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:131' bound to instance 'rsgen' of component 'rs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:588]
INFO: [Synth 8-638] synthesizing module 'rs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-3491] module 'synchronizer' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:121' bound to instance 'rs_disable_sync' of component 'synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:183]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (86#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-3491] module 'link_fail_tx' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:136' bound to instance 'transmit_link_fail' of component 'link_fail_tx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:191]
INFO: [Synth 8-638] synthesizing module 'link_fail_tx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'link_fail_tx' (87#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-3491] module 'link_fail_rx' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:131' bound to instance 'detect_link_fail' of component 'link_fail_rx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:210]
INFO: [Synth 8-638] synthesizing module 'link_fail_rx' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'link_fail_rx' (88#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'rs' (89#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
WARNING: [Synth 8-3848] Net mdc_out in module/entity xgmac_gen does not have driver.
WARNING: [Synth 8-3848] Net mdio_out in module/entity xgmac_gen does not have driver.
WARNING: [Synth 8-3848] Net mdio_tri in module/entity xgmac_gen does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xgmac_gen' (90#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v12_0' (91#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip_block' (92#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip' (93#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (94#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (94#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-3491] module 'fifo_generator_v10_0' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:128' bound to instance 'U0' of component 'fifo_generator_v10_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:510]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (95#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (96#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_0' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:810]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (97#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (98#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (99#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (99#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (99#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' (99#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (99#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (100#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (101#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (102#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (103#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (104#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory' (105#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (106#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (107#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (108#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (109#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (110#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (111#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (112#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (113#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (114#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (115#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (116#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (117#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (118#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (119#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (120#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (121#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (122#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
WARNING: [Synth 8-689] width (16) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:548]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:549]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-3491] module 'fifo_generator_v10_0' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:128' bound to instance 'U0' of component 'fifo_generator_v10_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:503]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_0' declared at '/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:810]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized1' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized1' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (123#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (124#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (124#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (124#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized1' (125#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo_xgemac_rxif' (126#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (127#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:160]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:161]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (128#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'network_module' (129#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (130#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-638] synthesizing module 'xgbaser_gt_same_quad_wrapper' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (131#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (132#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (133#292) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' (134#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xgbaser_gt_same_quad_wrapper' (135#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-256] done synthesizing module 'vc709_10g_interface' (136#292) [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/vc709_10g_interface.v:23]
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[0] driven by constant 0
finished Rtl Elaboration : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 443.457 ; gain = 328.961
Start RTL Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 443.457 ; gain = 328.961
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin reg_3_65520_all:we to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_3_65521_all:we to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_3_65522_all:we to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_common_ieee_registers:rddata_out[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:rx_trained to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:restart_training_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:enable_training_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_preset_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_initialize_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:lp_coeff_update_core[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_preset_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_initialize_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_coeff_update_core[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:kr_ld_status_coeff_status_core[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:fec_included_and_enabled_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:fec_pass_errors_to_pcs_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:clear_fec_corrected_blocks_count_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:clear_fec_uncorrected_blocks_count_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_reset_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_new_data_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_xnp_support_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_xnp_new_data_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_enable_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_restart_core to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ten_gig_eth_pcs_pma_v3_0_ieee_registers:an_adv_core[2] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 2247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/synth_1/.Xil/vc709_10g_interface_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/synth_1/.Xil/vc709_10g_interface_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2218 instances were transformed.
  FD => FDCE: 48 instances
  FDE => FDCE: 552 instances
  FDR => FDRE: 34 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MUXCY_L => MUXCY: 232 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  SRL16 => SRL16E: 740 instances

Phase 0 | Netlist Checksum: abf89bc2
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:06:01 ; elapsed = 00:06:03 . Memory (MB): peak = 1505.766 ; gain = 1391.270

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:12 ; elapsed = 00:06:15 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:06:12 ; elapsed = 00:06:15 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-802] inferred FSM for state register 'axi_tx_state_reg' in module 'axi_tx_xgmac'
INFO: [Synth 8-3888] merging register 'underrun_reg_reg' into 'is_underrun_reg' in module 'tx_state' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:930]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-3354] encoded FSM with state register 'axi_tx_state_reg' using encoding 'one-hot' in module 'axi_tx_xgmac'
Report RTL Partitions: 
-----+------------------------------+-----------+---------
     |RTL Partition                 |Replication|Instances
-----+------------------------------+-----------+---------
1    |ten_gig_eth_pcs_pma_ip_block  |          4|    16255
2    |ten_gig_eth_mac_ip_block      |          4|    18537
3    |network_module__xdcDup__1__GC0|          1|     2122
4    |network_module__xdcDup__2__GC0|          1|     2122
5    |network_module__xdcDup__3__GC0|          1|     2122
6    |network_module__GC0           |          1|     2122
7    |vc709_10g_interface__GC0      |          1|      538
-----+------------------------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:43 ; elapsed = 00:06:46 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[7] ) is unused and will be removed from module reg__273.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[6] ) is unused and will be removed from module reg__273.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[5] ) is unused and will be removed from module reg__273.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[4] ) is unused and will be removed from module reg__273.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[3] ) is unused and will be removed from module reg__43.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[2] ) is unused and will be removed from module reg__43.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[1] ) is unused and will be removed from module reg__43.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[0] ) is unused and will be removed from module reg__43.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[3] ) is unused and will be removed from module reg__44.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[2] ) is unused and will be removed from module reg__44.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[1] ) is unused and will be removed from module reg__44.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[0] ) is unused and will be removed from module reg__44.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[3] ) is unused and will be removed from module reg__45.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[2] ) is unused and will be removed from module reg__45.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[1] ) is unused and will be removed from module reg__45.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[0] ) is unused and will be removed from module reg__45.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[3] ) is unused and will be removed from module reg__46.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[2] ) is unused and will be removed from module reg__46.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module reg__46.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module reg__46.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module reg__151.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module reg__151.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v3_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v3_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[3] ) is unused and will be removed from module reg__181.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[2] ) is unused and will be removed from module reg__181.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[1] ) is unused and will be removed from module reg__181.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[0] ) is unused and will be removed from module reg__181.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[15] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[14] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[13] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[12] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[11] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[10] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[9] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[8] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[7] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[6] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[5] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[4] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[3] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[2] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[1] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[0] ) is unused and will be removed from module reg__1034.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[15] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[14] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[13] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[12] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[11] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[10] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[9] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[8] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[7] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[6] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[5] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[4] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[3] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[2] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[1] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[0] ) is unused and will be removed from module reg__182.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[20] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[19] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[18] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[17] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[16] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[15] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[14] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[13] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[12] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[11] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[10] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[9] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[8] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[7] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[6] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[5] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[4] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[3] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[2] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[1] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[0] ) is unused and will be removed from module reg__183.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[31] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[30] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[29] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[28] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[27] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[26] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[25] ) is unused and will be removed from module reg__186.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[31] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[30] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[29] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[28] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[27] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[26] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word1_reg[25] ) is unused and will be removed from module reg__187.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word2_reg[31] ) is unused and will be removed from module reg__188.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word2_reg[30] ) is unused and will be removed from module reg__188.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word2_reg[29] ) is unused and will be removed from module reg__188.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word2_reg[28] ) is unused and will be removed from module reg__188.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word2_reg[27] ) is unused and will be removed from module reg__188.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/ipif_addr_dclk_reg' and it is trimmed from '16' to '9' bits. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:195]
INFO: [Synth 8-3888] merging register 'ifg_control_inst/axi_eof_reg_reg' into 'state_inst/axi_eof_d1_reg' in module 'partition' [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:407]
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_10g_interface has port sfp_tx_disable[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:51 ; elapsed = 00:06:54 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_3i_4/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_2i_3/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_1i_2/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_0i_1/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cc_inst/processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cc_inst/in_port_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/data_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_rst_val_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_inc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/tx_controller_inst/\state_inst/reg_next_terminate_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/full_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/\config_sync_i/G_ASYNC.tx_1588_inband_cmd_enable_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i /\rx_pcs_i/rx_decoder_i /\mcp1_dec_c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:53 ; elapsed = 00:07:57 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:04 ; elapsed = 00:08:08 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------

info: (0) optimizing '\network_inst_0/ten_gig_eth_pcs_pma_inst /inst/gt0_rxresetdone_i_rega_reg/D' (path group default) @ -1359.1ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:07 ; elapsed = 00:08:12 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (461). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 461 flops. Number of control sets: before: 321 after: 232
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:30 ; elapsed = 00:08:35 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:40 ; elapsed = 00:08:45 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:41 ; elapsed = 00:08:46 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:55 ; elapsed = 00:09:01 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+---------------+-----
     |Cell           |Count
-----+---------------+-----
1    |BUFG           |    5
2    |BUFH           |    4
3    |BUFHCE_1       |    1
4    |CARRY4         |  466
5    |GTHE2_CHANNEL_1|    4
6    |GTHE2_COMMON   |    1
7    |IBUFDS_GTE2    |    1
8    |INV            |    2
9    |LUT1           | 1244
10   |LUT2           | 2758
11   |LUT3           | 3722
12   |LUT4           | 2756
13   |LUT5           | 4257
14   |LUT6           |10471
15   |LUT6_2         |   47
16   |MMCME2_BASE    |    1
17   |MUXCY          |  269
18   |MUXCY_L        |  232
19   |MUXF7          |  196
20   |RAM16X1D       |  552
21   |RAM32M         |    4
22   |RAM64M         |    2
23   |RAMB18E1_1     |    8
24   |RAMB18E1_2     |    4
25   |RAMB36E1_1     |    1
26   |RAMB36E1_2     |   16
27   |SRL16          |  736
28   |SRL16E         |   12
29   |XORCY          |   27
30   |FD             |   47
31   |FDCE           | 1741
32   |FDE            |  552
33   |FDPE           |  320
34   |FDR            |   32
35   |FDRE           |19202
36   |FDS            |    2
37   |FDSE           | 1124
38   |IBUF           |   11
39   |IBUFGDS        |    1
40   |IOBUF          |    2
41   |OBUF           |   22
-----+---------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:58 ; elapsed = 00:09:03 . Memory (MB): peak = 1505.766 ; gain = 1391.270
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4041 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:08:58 ; elapsed = 00:09:04 . Memory (MB): peak = 1505.766 ; gain = 1391.270
INFO: [Netlist 29-17] Analyzing 2250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2158 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 178 instances
  FD => FDCE: 47 instances
  FDE => FDCE: 552 instances
  FDR => FDRE: 32 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 2 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  SRL16 => SRL16E: 736 instances

Phase 0 | Netlist Checksum: 8160f257
579 Infos, 363 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:23 ; elapsed = 00:09:29 . Memory (MB): peak = 1876.180 ; gain = 1708.332
# write_checkpoint vc709_10g_interface.dcp
# report_utilization -file vc709_10g_interface_utilization_synth.rpt -pb vc709_10g_interface_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1876.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 11:47:21 2013...
