\hypertarget{rte__port__sched_8h}{}\section{lib/librte\+\_\+port/rte\+\_\+port\+\_\+sched.h File Reference}
\label{rte__port__sched_8h}\index{lib/librte\+\_\+port/rte\+\_\+port\+\_\+sched.\+h@{lib/librte\+\_\+port/rte\+\_\+port\+\_\+sched.\+h}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$rte\+\_\+sched.\+h$>$}\\*
{\ttfamily \#include \char`\"{}rte\+\_\+port.\+h\char`\"{}}\\*
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__port__sched__reader__params}{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+params}
\item 
struct \hyperlink{structrte__port__sched__writer__params}{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__port__in__ops}{rte\+\_\+port\+\_\+in\+\_\+ops} \hyperlink{rte__port__sched_8h_ab1ac2ae5677783ecf1f497a75c76ddf3}{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops}
\item 
struct \hyperlink{structrte__port__out__ops}{rte\+\_\+port\+\_\+out\+\_\+ops} \hyperlink{rte__port__sched_8h_a776d4fbec3b3b4d2b1e1fe45a699e583}{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+E Port Hierarchical Scheduler

sched\+\_\+reader\+: input port built on top of pre-\/initialized rte\+\_\+sched\+\_\+port sched\+\_\+writer\+: output port built on top of pre-\/initialized rte\+\_\+sched\+\_\+port 

\subsection{Variable Documentation}
\hypertarget{rte__port__sched_8h_ab1ac2ae5677783ecf1f497a75c76ddf3}{}\index{rte\+\_\+port\+\_\+sched.\+h@{rte\+\_\+port\+\_\+sched.\+h}!rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops@{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops}}
\index{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops@{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops}!rte\+\_\+port\+\_\+sched.\+h@{rte\+\_\+port\+\_\+sched.\+h}}
\subsubsection[{rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+port\+\_\+in\+\_\+ops} rte\+\_\+port\+\_\+sched\+\_\+reader\+\_\+ops}\label{rte__port__sched_8h_ab1ac2ae5677783ecf1f497a75c76ddf3}
sched\+\_\+reader port operations \hypertarget{rte__port__sched_8h_a776d4fbec3b3b4d2b1e1fe45a699e583}{}\index{rte\+\_\+port\+\_\+sched.\+h@{rte\+\_\+port\+\_\+sched.\+h}!rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops}}
\index{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops}!rte\+\_\+port\+\_\+sched.\+h@{rte\+\_\+port\+\_\+sched.\+h}}
\subsubsection[{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+port\+\_\+out\+\_\+ops} rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+ops}\label{rte__port__sched_8h_a776d4fbec3b3b4d2b1e1fe45a699e583}
sched\+\_\+writer port operations 