DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I5"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 20696,0
)
(Instance
name "I8"
duLibraryName "Splitter"
duName "muxOut"
elements [
]
mwi 0
uid 27593,0
)
(Instance
name "I0"
duLibraryName "Splitter"
duName "iisDecoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 29118,0
)
(Instance
name "I6"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29641,0
)
(Instance
name "I4"
duLibraryName "Splitter"
duName "SeialSync"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 29881,0
)
(Instance
name "I7"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29897,0
)
(Instance
name "I2"
duLibraryName "Splitter"
duName "iisEncoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 30260,0
)
(Instance
name "I9"
duLibraryName "Splitter"
duName "delayer"
elements [
]
mwi 0
uid 30896,0
)
(Instance
name "I1"
duLibraryName "Splitter_test"
duName "bascule"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 31019,0
)
(Instance
name "I3"
duLibraryName "Memory"
duName "bramDualport"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "16"
)
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "initFile"
type "string"
value "\"bramInit.txt\""
)
]
mwi 0
uid 32874,0
)
(Instance
name "I10"
duLibraryName "Splitter"
duName "HighLevel"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
]
mwi 0
uid 33106,0
)
(Instance
name "I11"
duLibraryName "Splitter"
duName "Xover_with_RAM"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
]
mwi 0
uid 33238,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "visitorsVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter"
)
(vvPair
variable "d_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter"
)
(vvPair
variable "date"
value "14.07.2023"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "leftRightSplitter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "visitors@version.bd"
)
(vvPair
variable "f_logical"
value "visitorsVersion.bd"
)
(vvPair
variable "f_noext"
value "visitors@version"
)
(vvPair
variable "graphical_source_author"
value "maxime.cesalli"
)
(vvPair
variable "graphical_source_date"
value "14.07.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330804"
)
(vvPair
variable "graphical_source_time"
value "14:45:47"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330804"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Splitter"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Splitter"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "leftRightSplitter"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter\\visitorsVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "visitors@version"
)
(vvPair
variable "this_file_logical"
value "visitorsVersion"
)
(vvPair
variable "time"
value "14:45:47"
)
(vvPair
variable "unit"
value "leftRightSplitter"
)
(vvPair
variable "user"
value "maxime.cesalli"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "visitorsVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (PortIoIn
uid 201,0
shape (CompositeShape
uid 1518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1519,0
sl 0
ro 270
xt "36000,40625,37500,41375"
)
(Line
uid 1520,0
sl 0
ro 270
xt "37500,41000,38000,41000"
pts [
"37500,41000"
"38000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31200,40300,35000,41700"
st "clock"
ju 2
blo "35000,41500"
tm "WireNameMgr"
)
s (Text
uid 1523,0
va (VaSet
)
xt "31200,41700,31200,41700"
ju 2
blo "31200,41700"
tm "SignalTypeMgr"
)
)
)
*2 (PortIoIn
uid 205,0
shape (CompositeShape
uid 1524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1525,0
sl 0
ro 270
xt "36000,42625,37500,43375"
)
(Line
uid 1526,0
sl 0
ro 270
xt "37500,43000,38000,43000"
pts [
"37500,43000"
"38000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "30900,42300,35000,43700"
st "reset"
ju 2
blo "35000,43500"
tm "WireNameMgr"
)
s (Text
uid 1529,0
va (VaSet
)
xt "30900,43700,30900,43700"
ju 2
blo "30900,43700"
tm "SignalTypeMgr"
)
)
)
*3 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,5400,36300,6400"
st "reset       : std_ulogic"
)
)
*4 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,1800,36300,2800"
st "clock       : std_ulogic"
)
)
*5 (Grouping
uid 812,0
optionalChildren [
*6 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "188000,104000,207000,106000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "188200,104400,203600,105600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,104000,182000,106000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "162150,104300,175850,105700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,110000,182000,112000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,110400,180700,111600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,104000,188000,106000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,104400,186900,105600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,106000,182000,108000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,106400,176400,107600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,106000,161000,108000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,106400,159600,107600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,108000,161000,110000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,108400,159600,109600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,106000,207000,112000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,106200,196300,107400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*14 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,108000,182000,110000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,108400,175700,109600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,110000,161000,112000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,110400,160500,111600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "156000,104000,207000,112000"
)
oxt "13000,22000,64000,30000"
)
*16 (PortIoOut
uid 12779,0
shape (CompositeShape
uid 12780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12781,0
sl 0
ro 270
xt "287500,25625,289000,26375"
)
(Line
uid 12782,0
sl 0
ro 270
xt "287000,26000,287500,26000"
pts [
"287000,26000"
"287500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12783,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12784,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,24300,287600,25700"
st "Data_O"
blo "282000,25500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 12792,0
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 87,0
)
declText (MLText
uid 12793,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "Data_O      : std_uLogic"
)
)
*18 (PortIoIn
uid 12794,0
shape (CompositeShape
uid 12795,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12796,0
sl 0
ro 270
xt "39000,35625,40500,36375"
)
(Line
uid 12797,0
sl 0
ro 270
xt "40500,36000,41000,36000"
pts [
"40500,36000"
"41000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12798,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12799,0
va (VaSet
font "Verdana,12,0"
)
xt "33500,35500,38000,36900"
st "CLK_I"
ju 2
blo "38000,36700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 12807,0
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
declText (MLText
uid 12808,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "CLK_I       : std_uLogic"
)
)
*20 (PortIoOut
uid 12809,0
shape (CompositeShape
uid 12810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12811,0
sl 0
ro 270
xt "287500,29625,289000,30375"
)
(Line
uid 12812,0
sl 0
ro 270
xt "287000,30000,287500,30000"
pts [
"287000,30000"
"287500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12814,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,28300,287000,29700"
st "CLK_O"
blo "282000,29500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 12822,0
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 89,0
)
declText (MLText
uid 12823,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "CLK_O       : std_uLogic"
)
)
*22 (PortIoIn
uid 12824,0
shape (CompositeShape
uid 12825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12826,0
sl 0
ro 270
xt "39000,37625,40500,38375"
)
(Line
uid 12827,0
sl 0
ro 270
xt "40500,38000,41000,38000"
pts [
"40500,38000"
"41000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12829,0
va (VaSet
font "Verdana,12,0"
)
xt "32900,37500,38000,38900"
st "Data_I"
ju 2
blo "38000,38700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 12837,0
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
declText (MLText
uid 12838,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "Data_I      : std_uLogic"
)
)
*24 (PortIoIn
uid 12839,0
shape (CompositeShape
uid 12840,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12841,0
sl 0
ro 270
xt "39000,33625,40500,34375"
)
(Line
uid 12842,0
sl 0
ro 270
xt "40500,34000,41000,34000"
pts [
"40500,34000"
"41000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12843,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12844,0
va (VaSet
font "Verdana,12,0"
)
xt "34400,33500,38000,34900"
st "LR_I"
ju 2
blo "38000,34700"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 12852,0
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
declText (MLText
uid 12853,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10600,1200"
st "LR_I        : std_uLogic"
)
)
*26 (PortIoOut
uid 12854,0
shape (CompositeShape
uid 12855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12856,0
sl 0
ro 270
xt "287500,27625,289000,28375"
)
(Line
uid 12857,0
sl 0
ro 270
xt "287000,28000,287500,28000"
pts [
"287000,28000"
"287500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12859,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,26300,286100,27700"
st "LR_O"
blo "282000,27500"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 12867,0
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 92,0
)
declText (MLText
uid 12868,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10700,1200"
st "LR_O        : std_ulogic"
)
)
*28 (Net
uid 14047,0
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 24
suid 117,0
)
declText (MLText
uid 14048,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,25700,1200"
st "SIGNAL audioLeft   : signed(DATA_IN_WIDTH-1 downto 0)"
)
)
*29 (Net
uid 17989,0
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 26
suid 146,0
)
declText (MLText
uid 17990,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,26700,1200"
st "SIGNAL audioRight  : signed(DATA_IN_WIDTH-1 DOWNTO 0)"
)
)
*30 (Net
uid 18410,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 29
suid 149,0
)
declText (MLText
uid 18411,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,14000,1200"
st "SIGNAL dataValid   : std_ulogic"
)
)
*31 (SaComponent
uid 20696,0
optionalChildren [
*32 (CptPort
uid 20680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,45625,77000,46375"
)
tg (CPTG
uid 20682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20683,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,45300,81800,46700"
st "clock"
blo "78000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 20684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,46625,77000,47375"
)
tg (CPTG
uid 20686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20687,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,46300,82100,47700"
st "reset"
blo "78000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 20688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,40625,77000,41375"
)
tg (CPTG
uid 20690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20691,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,40300,84700,41700"
st "dataValid"
blo "78000,41500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 20692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,39625,89750,40375"
)
tg (CPTG
uid 20694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20695,0
va (VaSet
font "Verdana,12,0"
)
xt "85600,39300,88000,40700"
st "en"
ju 2
blo "88000,40500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 20697,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,39000,89000,48000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 20698,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 20699,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,48800,83050,50000"
st "Splitter"
blo "78650,49800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 20700,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,50000,89350,51200"
st "risingEdgeDetector"
blo "78650,51000"
tm "CptNameMgr"
)
*38 (Text
uid 20701,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,51200,80350,52400"
st "I5"
blo "78650,52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20702,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20703,0
text (MLText
uid 20704,0
va (VaSet
font "Courier New,8,0"
)
xt "82000,49200,82000,49200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 20705,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,46250,78750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (PortIoIn
uid 23552,0
shape (CompositeShape
uid 23553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23554,0
sl 0
ro 270
xt "36000,52625,37500,53375"
)
(Line
uid 23555,0
sl 0
ro 270
xt "37500,53000,38000,53000"
pts [
"37500,53000"
"38000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23557,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,52300,35000,53700"
st "S21"
ju 2
blo "35000,53500"
tm "WireNameMgr"
)
s (Text
uid 23558,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,53700,31800,53700"
ju 2
blo "31800,53700"
tm "SignalTypeMgr"
)
)
)
*40 (PortIoIn
uid 23567,0
shape (CompositeShape
uid 23568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23569,0
sl 0
ro 270
xt "36000,48625,37500,49375"
)
(Line
uid 23570,0
sl 0
ro 270
xt "37500,49000,38000,49000"
pts [
"37500,49000"
"38000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23572,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,48500,35000,49900"
st "S22"
ju 2
blo "35000,49700"
tm "WireNameMgr"
)
s (Text
uid 23573,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,49900,31800,49900"
ju 2
blo "31800,49900"
tm "SignalTypeMgr"
)
)
)
*41 (Net
uid 23580,0
decl (Decl
n "S22"
t "std_ulogic"
o 6
suid 246,0
)
declText (MLText
uid 23581,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S22         : std_ulogic"
)
)
*42 (PortIoIn
uid 23582,0
shape (CompositeShape
uid 23583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23584,0
sl 0
ro 270
xt "36000,50625,37500,51375"
)
(Line
uid 23585,0
sl 0
ro 270
xt "37500,51000,38000,51000"
pts [
"37500,51000"
"38000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23587,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,50500,35000,51900"
st "S23"
ju 2
blo "35000,51700"
tm "WireNameMgr"
)
s (Text
uid 23588,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,51900,31800,51900"
ju 2
blo "31800,51900"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 23595,0
decl (Decl
n "S23"
t "std_ulogic"
o 7
suid 247,0
)
declText (MLText
uid 23596,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S23         : std_ulogic"
)
)
*44 (PortIoIn
uid 24885,0
shape (CompositeShape
uid 24886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24887,0
sl 0
ro 270
xt "251000,11625,252500,12375"
)
(Line
uid 24888,0
sl 0
ro 270
xt "252500,12000,253000,12000"
pts [
"252500,12000"
"253000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24889,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24890,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "246800,11300,250000,12700"
st "S20"
ju 2
blo "250000,12500"
tm "WireNameMgr"
)
s (Text
uid 24891,0
va (VaSet
font "Verdana,12,0"
)
xt "246800,12700,246800,12700"
ju 2
blo "246800,12700"
tm "SignalTypeMgr"
)
)
)
*45 (Net
uid 24898,0
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 276,0
)
declText (MLText
uid 24899,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S20         : std_ulogic"
)
)
*46 (Net
uid 25063,0
decl (Decl
n "S21"
t "std_ulogic"
o 5
suid 283,0
)
declText (MLText
uid 25064,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S21         : std_ulogic"
)
)
*47 (SaComponent
uid 27593,0
optionalChildren [
*48 (CptPort
uid 27553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,19625,258000,20375"
)
tg (CPTG
uid 27555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27556,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,19300,263500,20700"
st "CLK_I"
blo "259000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*49 (CptPort
uid 27557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "281000,29625,281750,30375"
)
tg (CPTG
uid 27559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27560,0
va (VaSet
font "Verdana,12,0"
)
xt "275000,29300,280000,30700"
st "CLK_O"
ju 2
blo "280000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 2,0
)
)
)
*50 (CptPort
uid 27561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,21625,258000,22375"
)
tg (CPTG
uid 27563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27564,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,21300,264100,22700"
st "Data_I"
blo "259000,22500"
)
)
thePort (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*51 (CptPort
uid 27565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "281000,25625,281750,26375"
)
tg (CPTG
uid 27567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27568,0
va (VaSet
font "Verdana,12,0"
)
xt "274400,25300,280000,26700"
st "Data_O"
ju 2
blo "280000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 4,0
)
)
)
*52 (CptPort
uid 27569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,32625,258000,33375"
)
tg (CPTG
uid 27571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27572,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,32300,263300,33700"
st "DOUT"
blo "259000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 13
suid 5,0
)
)
)
*53 (CptPort
uid 27573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,17625,258000,18375"
)
tg (CPTG
uid 27575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27576,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,17300,262600,18700"
st "LR_I"
blo "259000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*54 (CptPort
uid 27577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "281000,27625,281750,28375"
)
tg (CPTG
uid 27579,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27580,0
va (VaSet
font "Verdana,12,0"
)
xt "275900,27300,280000,28700"
st "LR_O"
ju 2
blo "280000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 7,0
)
)
)
*55 (CptPort
uid 27581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,34625,258000,35375"
)
tg (CPTG
uid 27583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27584,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,34300,263000,35700"
st "LRCK"
blo "259000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 14
suid 8,0
)
)
)
*56 (CptPort
uid 27585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27586,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "271625,15250,272375,16000"
)
tg (CPTG
uid 27587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27588,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "271300,17000,272700,20200"
st "S20"
ju 2
blo "272500,17000"
)
)
thePort (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 9,0
)
)
)
*57 (CptPort
uid 27589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "257250,36625,258000,37375"
)
tg (CPTG
uid 27591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27592,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,36300,262300,37700"
st "SCK"
blo "259000,37500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 15
suid 10,0
)
)
)
]
shape (Rectangle
uid 27594,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "258000,16000,281000,40000"
)
oxt "15000,6000,38000,30000"
ttg (MlTextGroup
uid 27595,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 27596,0
va (VaSet
font "Verdana,9,1"
)
xt "267200,26800,271600,28000"
st "Splitter"
blo "267200,27800"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 27597,0
va (VaSet
font "Verdana,9,1"
)
xt "267200,28000,271800,29200"
st "muxOut"
blo "267200,29000"
tm "CptNameMgr"
)
*60 (Text
uid 27598,0
va (VaSet
font "Verdana,9,1"
)
xt "267200,29200,268900,30400"
st "I8"
blo "267200,30200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27599,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27600,0
text (MLText
uid 27601,0
va (VaSet
font "Courier New,8,0"
)
xt "240000,24000,240000,24000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 27602,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "258250,38250,259750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*61 (Net
uid 27627,0
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 14
suid 360,0
)
declText (MLText
uid 27628,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL DOUT        : std_ulogic"
)
)
*62 (Net
uid 27633,0
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 20
suid 361,0
)
declText (MLText
uid 27634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL LRCK        : std_ulogic"
)
)
*63 (Net
uid 27639,0
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 23
suid 362,0
)
declText (MLText
uid 27640,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL SCK         : std_ulogic"
)
)
*64 (SaComponent
uid 29118,0
optionalChildren [
*65 (CptPort
uid 29082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,42625,51000,43375"
)
tg (CPTG
uid 29084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29085,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,42300,56100,43700"
st "reset"
blo "52000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*66 (CptPort
uid 29086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,40625,51000,41375"
)
tg (CPTG
uid 29088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29089,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,40300,55800,41700"
st "clock"
blo "52000,41500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*67 (CptPort
uid 29090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,33625,51000,34375"
)
tg (CPTG
uid 29092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29093,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,33300,56000,34700"
st "LRCK"
blo "52000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "LRCK"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*68 (CptPort
uid 29094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,35625,51000,36375"
)
tg (CPTG
uid 29096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29097,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,35300,55300,36700"
st "SCK"
blo "52000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "SCK"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*69 (CptPort
uid 29098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,37625,51000,38375"
)
tg (CPTG
uid 29100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29101,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,37300,56300,38700"
st "DOUT"
blo "52000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "DOUT"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*70 (CptPort
uid 29102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,40625,73750,41375"
)
tg (CPTG
uid 29104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29105,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,40300,72000,41700"
st "dataValid"
ju 2
blo "72000,41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*71 (CptPort
uid 29106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,33625,73750,34375"
)
tg (CPTG
uid 29108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29109,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,33300,72000,34700"
st "audioLeft"
ju 2
blo "72000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*72 (CptPort
uid 29110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,36625,73750,37375"
)
tg (CPTG
uid 29112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29113,0
va (VaSet
font "Verdana,12,0"
)
xt "63700,36300,72000,37700"
st "audioRight"
ju 2
blo "72000,37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*73 (CptPort
uid 29114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29115,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,31250,60375,32000"
)
tg (CPTG
uid 29116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29117,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "59300,33000,60700,35400"
st "lr2"
ju 2
blo "60500,33000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lr2"
t "std_ulogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 29119,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,32000,73000,45000"
)
oxt "15000,20000,37000,33000"
ttg (MlTextGroup
uid 29120,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 29121,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,28000,58250,29200"
st "Splitter"
blo "53850,29000"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 29122,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,29200,60150,30400"
st "iisDecoder"
blo "53850,30200"
tm "CptNameMgr"
)
*76 (Text
uid 29123,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,30400,55550,31600"
st "I0"
blo "53850,31400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29124,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29125,0
text (MLText
uid 29126,0
va (VaSet
font "Courier New,8,0"
)
xt "61000,30200,83500,31000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 29127,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,43250,52750,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*77 (Net
uid 29529,0
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 388,0
)
declText (MLText
uid 29530,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL lowPass     : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*78 (Net
uid 29537,0
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 389,0
)
declText (MLText
uid 29538,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL highPass    : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*79 (SaComponent
uid 29641,0
optionalChildren [
*80 (CptPort
uid 29663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,19625,182750,20375"
)
tg (CPTG
uid 29665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29666,0
va (VaSet
font "Verdana,12,0"
)
xt "178600,19300,181000,20700"
st "en"
ju 2
blo "181000,20500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
*81 (CptPort
uid 29659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169250,20625,170000,21375"
)
tg (CPTG
uid 29661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29662,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,20300,177700,21700"
st "dataValid"
blo "171000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*82 (CptPort
uid 29655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169250,26625,170000,27375"
)
tg (CPTG
uid 29657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29658,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,26300,175100,27700"
st "reset"
blo "171000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*83 (CptPort
uid 29651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169250,25625,170000,26375"
)
tg (CPTG
uid 29653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29654,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,25300,174800,26700"
st "clock"
blo "171000,26500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 29642,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "170000,19000,182000,28000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 29644,0
va (VaSet
font "Verdana,9,1"
)
xt "171650,28800,176050,30000"
st "Splitter"
blo "171650,29800"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 29645,0
va (VaSet
font "Verdana,9,1"
)
xt "171650,30000,182350,31200"
st "risingEdgeDetector"
blo "171650,31000"
tm "CptNameMgr"
)
*86 (Text
uid 29646,0
va (VaSet
font "Verdana,9,1"
)
xt "171650,31200,173350,32400"
st "I6"
blo "171650,32200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29647,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29648,0
text (MLText
uid 29649,0
va (VaSet
font "Courier New,8,0"
)
xt "175000,29200,175000,29200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29650,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "170250,26250,171750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*87 (Net
uid 29679,0
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 393,0
)
declText (MLText
uid 29680,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL DataReady   : std_ulogic"
)
)
*88 (SaComponent
uid 29881,0
optionalChildren [
*89 (CptPort
uid 29877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29878,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "198625,48000,199375,48750"
)
tg (CPTG
uid 29879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29880,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "198300,40400,199700,47000"
st "NewData"
blo "199500,47000"
)
)
thePort (LogicalPort
decl (Decl
n "NewData"
t "std_uLogic"
o 9
suid 9,0
)
)
)
*90 (CptPort
uid 29873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,45625,187000,46375"
)
tg (CPTG
uid 29875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29876,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,45300,192100,46700"
st "reset"
blo "188000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 8
suid 8,0
)
)
)
*91 (CptPort
uid 29869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,44625,187000,45375"
)
tg (CPTG
uid 29871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29872,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,44300,191800,45700"
st "clock"
blo "188000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_uLogic"
o 7
suid 7,0
)
)
)
*92 (CptPort
uid 29865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29866,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193625,31250,194375,32000"
)
tg (CPTG
uid 29867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29868,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "193300,33000,194700,36600"
st "LR_I"
ju 2
blo "194500,33000"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*93 (CptPort
uid 29861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,33625,187000,34375"
)
tg (CPTG
uid 29863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29864,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,33300,194000,34700"
st "lowPass"
blo "188000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 21
suid 5,0
)
)
)
*94 (CptPort
uid 29857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,39625,187000,40375"
)
tg (CPTG
uid 29859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29860,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,39300,194500,40700"
st "highPass"
blo "188000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 22
suid 4,0
)
)
)
*95 (CptPort
uid 29853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,36625,187000,37375"
)
tg (CPTG
uid 29855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29856,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,36300,195700,37700"
st "DataReady"
blo "188000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "DataReady"
t "std_ulogic"
o 25
suid 3,0
)
)
)
*96 (CptPort
uid 29849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,33625,207750,34375"
)
tg (CPTG
uid 29851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29852,0
va (VaSet
font "Verdana,12,0"
)
xt "196900,33300,206000,34700"
st "audioRight1"
ju 2
blo "206000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 24
suid 2,0
)
)
)
*97 (CptPort
uid 29845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,37625,207750,38375"
)
tg (CPTG
uid 29847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29848,0
va (VaSet
font "Verdana,12,0"
)
xt "197700,37300,206000,38700"
st "audioLeft1"
ju 2
blo "206000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 23
suid 1,0
)
)
)
]
shape (Rectangle
uid 29882,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "187000,32000,207000,48000"
)
oxt "15000,6000,35000,22000"
ttg (MlTextGroup
uid 29883,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 29884,0
va (VaSet
font "Verdana,9,1"
)
xt "186850,48800,191250,50000"
st "Splitter"
blo "186850,49800"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 29885,0
va (VaSet
font "Verdana,9,1"
)
xt "186850,50000,192150,51200"
st "SeialSync"
blo "186850,51000"
tm "CptNameMgr"
)
*100 (Text
uid 29886,0
va (VaSet
font "Verdana,9,1"
)
xt "186850,51200,188550,52400"
st "I4"
blo "186850,52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29887,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29888,0
text (MLText
uid 29889,0
va (VaSet
font "Courier New,8,0"
)
xt "173000,53200,195500,54000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 29890,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "187250,46250,188750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*101 (SaComponent
uid 29897,0
optionalChildren [
*102 (CptPort
uid 29907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,60625,203000,61375"
)
tg (CPTG
uid 29909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29910,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,60300,207800,61700"
st "clock"
blo "204000,61500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*103 (CptPort
uid 29911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,61625,203000,62375"
)
tg (CPTG
uid 29913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29914,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,61300,208100,62700"
st "reset"
blo "204000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*104 (CptPort
uid 29915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29916,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,56625,215750,57375"
)
tg (CPTG
uid 29917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29918,0
va (VaSet
font "Verdana,12,0"
)
xt "207300,56300,214000,57700"
st "dataValid"
ju 2
blo "214000,57500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*105 (CptPort
uid 29919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29920,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,56625,203000,57375"
)
tg (CPTG
uid 29921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29922,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,56300,206400,57700"
st "en"
blo "204000,57500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 29898,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "203000,54000,215000,63000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29899,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 29900,0
va (VaSet
font "Verdana,9,1"
)
xt "204650,63800,209050,65000"
st "Splitter"
blo "204650,64800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 29901,0
va (VaSet
font "Verdana,9,1"
)
xt "204650,65000,215350,66200"
st "risingEdgeDetector"
blo "204650,66000"
tm "CptNameMgr"
)
*108 (Text
uid 29902,0
va (VaSet
font "Verdana,9,1"
)
xt "204650,66200,206350,67400"
st "I7"
blo "204650,67200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29903,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29904,0
text (MLText
uid 29905,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,64200,208000,64200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29906,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "203250,61250,204750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*109 (Net
uid 29935,0
lang 11
decl (Decl
n "NewData"
t "std_uLogic"
o 21
suid 396,0
)
declText (MLText
uid 29936,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL NewData     : std_uLogic"
)
)
*110 (Net
uid 30056,0
decl (Decl
n "Next_data"
t "std_ulogic"
o 22
suid 399,0
)
declText (MLText
uid 30057,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL Next_data   : std_ulogic"
)
)
*111 (Net
uid 30071,0
decl (Decl
n "end_Calc"
t "std_ulogic"
o 30
suid 400,0
)
declText (MLText
uid 30072,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL end_Calc    : std_ulogic"
)
)
*112 (Net
uid 30123,0
lang 11
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 27
suid 402,0
)
declText (MLText
uid 30124,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25500,1000"
st "SIGNAL audioRight1 : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*113 (Net
uid 30129,0
lang 11
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 25
suid 403,0
)
declText (MLText
uid 30130,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25200,1000"
st "SIGNAL audioLeft1  : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*114 (SaComponent
uid 30260,0
optionalChildren [
*115 (CptPort
uid 30216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,37625,225000,38375"
)
tg (CPTG
uid 30218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30219,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,37300,232700,38700"
st "audioLeft"
blo "226000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 1,0
)
)
)
*116 (CptPort
uid 30220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,33625,225000,34375"
)
tg (CPTG
uid 30222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30223,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,33300,234300,34700"
st "audioRight"
blo "226000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*117 (CptPort
uid 30224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,43625,225000,44375"
)
tg (CPTG
uid 30226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30227,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,43300,229800,44700"
st "clock"
blo "226000,44500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*118 (CptPort
uid 30228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "249000,31625,249750,32375"
)
tg (CPTG
uid 30230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30231,0
va (VaSet
font "Verdana,12,0"
)
xt "243700,31300,248000,32700"
st "DOUT"
ju 2
blo "248000,32500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*119 (CptPort
uid 30232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "249000,33625,249750,34375"
)
tg (CPTG
uid 30234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30235,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,33300,248000,34700"
st "LRCK"
ju 2
blo "248000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "LRCK"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*120 (CptPort
uid 30236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,45625,225000,46375"
)
tg (CPTG
uid 30238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30239,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,45300,230100,46700"
st "reset"
blo "226000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 6,0
)
)
)
*121 (CptPort
uid 30240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "249000,35625,249750,36375"
)
tg (CPTG
uid 30242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30243,0
va (VaSet
font "Verdana,12,0"
)
xt "244700,35300,248000,36700"
st "SCK"
ju 2
blo "248000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCK"
t "std_ulogic"
o 6
suid 7,0
)
)
)
*122 (CptPort
uid 30244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,29625,225000,30375"
)
tg (CPTG
uid 30246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30247,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,29300,231200,30700"
st "CLKI2s"
blo "226000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 8
suid 11,0
)
)
)
*123 (CptPort
uid 30248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,30625,225000,31375"
)
tg (CPTG
uid 30250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30251,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,30300,230800,31700"
st "LRCK1"
blo "226000,31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK1"
t "std_uLogic"
o 9
suid 12,0
)
)
)
*124 (CptPort
uid 30252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30253,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,40625,225000,41375"
)
tg (CPTG
uid 30254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30255,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,40300,232600,41700"
st "NewData"
blo "226000,41500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "NewData"
t "std_uLogic"
o 10
suid 13,0
)
)
)
*125 (CptPort
uid 30256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "249000,38625,249750,39375"
)
tg (CPTG
uid 30258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30259,0
va (VaSet
font "Verdana,12,0"
)
xt "240400,38300,248000,39700"
st "Frameout0"
ju 2
blo "248000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Frameout0"
t "std_uLogic"
o 11
suid 14,0
)
)
)
]
shape (Rectangle
uid 30261,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "225000,28000,249000,48000"
)
oxt "35000,18000,59000,38000"
ttg (MlTextGroup
uid 30262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 30263,0
va (VaSet
font "Verdana,9,1"
)
xt "224900,22800,229300,24000"
st "Splitter"
blo "224900,23800"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 30264,0
va (VaSet
font "Verdana,9,1"
)
xt "224900,24000,231100,25200"
st "iisEncoder"
blo "224900,25000"
tm "CptNameMgr"
)
*128 (Text
uid 30265,0
va (VaSet
font "Verdana,9,1"
)
xt "224900,25200,226600,26400"
st "I2"
blo "224900,26200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30267,0
text (MLText
uid 30268,0
va (VaSet
font "Courier New,8,0"
)
xt "231000,26200,253500,27000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 30269,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "225250,46250,226750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*129 (Net
uid 30270,0
lang 11
decl (Decl
n "Frameout0"
t "std_uLogic"
o 19
suid 405,0
)
declText (MLText
uid 30271,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14900,1000"
st "SIGNAL Frameout0   : std_uLogic"
)
)
*130 (PortIoOut
uid 30446,0
shape (CompositeShape
uid 30447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30448,0
sl 0
ro 270
xt "286500,67625,288000,68375"
)
(Line
uid 30449,0
sl 0
ro 270
xt "286000,68000,286500,68000"
pts [
"286000,68000"
"286500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30450,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30451,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "289000,67500,294600,68900"
st "testOut"
blo "289000,68700"
tm "WireNameMgr"
)
s (Text
uid 30452,0
va (VaSet
font "Verdana,12,0"
)
xt "289000,68900,289000,68900"
blo "289000,68900"
tm "SignalTypeMgr"
)
)
)
*131 (Net
uid 30459,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 13
suid 406,0
)
declText (MLText
uid 30460,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,19500,1000"
st "testOut     : std_ulogic_vector(6 downto 0)"
)
)
*132 (HdlText
uid 30550,0
optionalChildren [
*133 (EmbeddedText
uid 30556,0
commentText (CommentText
uid 30557,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 30558,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "248000,63000,273000,86000"
)
oxt "0,0,18000,5000"
text (MLText
uid 30559,0
va (VaSet
)
xt "248200,63200,273000,75200"
st "
testOut(0) <= DebugData(1);
testOut(1) <= DebugData(0);
testOut(2) <= audio_R_out(audio_R_out'high);
testOut(3) <= audio_R_out(audio_R_out'high-1);
testOut(4) <= audioRight1(audioRight'high-4);
testOut(5) <= Frameout0;
testOut(6) <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 23000
visibleWidth 25000
)
)
)
]
shape (Rectangle
uid 30551,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "246000,59000,275000,96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 30553,0
va (VaSet
font "Verdana,9,1"
)
xt "246800,96800,249200,98000"
st "eb1"
blo "246800,97800"
tm "HdlTextNameMgr"
)
*135 (Text
uid 30554,0
va (VaSet
font "Verdana,9,1"
)
xt "246800,98000,248000,99200"
st "1"
blo "246800,99000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 30555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "246250,94250,247750,95750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*136 (Net
uid 30856,0
decl (Decl
n "Data"
t "std_ulogic"
o 15
suid 409,0
)
declText (MLText
uid 30857,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "SIGNAL Data        : std_ulogic"
)
)
*137 (SaComponent
uid 30896,0
optionalChildren [
*138 (CptPort
uid 30880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,56625,118000,57375"
)
tg (CPTG
uid 30882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30883,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,56300,122800,57700"
st "clock"
blo "119000,57500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*139 (CptPort
uid 30884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,53625,118000,54375"
)
tg (CPTG
uid 30886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30887,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,53300,122800,54700"
st "Data"
blo "119000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "Data"
t "std_ulogic"
o 16
suid 2,0
)
)
)
*140 (CptPort
uid 30888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,52625,129750,53375"
)
tg (CPTG
uid 30890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30891,0
va (VaSet
font "Verdana,12,0"
)
xt "118600,51300,129000,52700"
st "Data_delayed"
ju 2
blo "129000,52500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data_delayed"
t "std_logic"
o 31
suid 3,0
)
)
)
*141 (CptPort
uid 30892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,57625,118000,58375"
)
tg (CPTG
uid 30894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30895,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,57300,123100,58700"
st "reset"
blo "119000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 30897,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,49000,129000,59000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 30898,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 30899,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,62800,129200,64000"
st "Splitter"
blo "124800,63800"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 30900,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,64000,129100,65200"
st "delayer"
blo "124800,65000"
tm "CptNameMgr"
)
*144 (Text
uid 30901,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,65200,126500,66400"
st "I9"
blo "124800,66200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30902,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30903,0
text (MLText
uid 30904,0
va (VaSet
font "Courier New,8,0"
)
xt "95500,50000,95500,50000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 30905,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "118250,57250,119750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*145 (SaComponent
uid 31019,0
optionalChildren [
*146 (CptPort
uid 30991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,33625,102000,34375"
)
tg (CPTG
uid 30993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30994,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,33300,111600,34700"
st "audio_R_in"
blo "103000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_R_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*147 (CptPort
uid 30995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,36625,102000,37375"
)
tg (CPTG
uid 30997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30998,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,36300,111500,37700"
st "audio_L_in"
blo "103000,37500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_L_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*148 (CptPort
uid 30999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,35625,123750,36375"
)
tg (CPTG
uid 31001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31002,0
va (VaSet
font "Verdana,12,0"
)
xt "112500,35300,122000,36700"
st "audio_L_out"
ju 2
blo "122000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*149 (CptPort
uid 31003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,38625,123750,39375"
)
tg (CPTG
uid 31005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31006,0
va (VaSet
font "Verdana,12,0"
)
xt "112400,38300,122000,39700"
st "audio_R_out"
ju 2
blo "122000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*150 (CptPort
uid 31007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,41625,102000,42375"
)
tg (CPTG
uid 31009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31010,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,41300,106800,42700"
st "clock"
blo "103000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*151 (CptPort
uid 31011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,42625,102000,43375"
)
tg (CPTG
uid 31013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31014,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,42300,107100,43700"
st "reset"
blo "103000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*152 (CptPort
uid 31015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,39625,102000,40375"
)
tg (CPTG
uid 31017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31018,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,39300,109700,40700"
st "dataVAlid"
blo "103000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataVAlid"
t "std_ulogic"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 31020,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,33000,123000,44000"
)
oxt "15000,6000,36000,17000"
ttg (MlTextGroup
uid 31021,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 31022,0
va (VaSet
font "Verdana,9,1"
)
xt "104650,44800,112350,46000"
st "Splitter_test"
blo "104650,45800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 31023,0
va (VaSet
font "Verdana,9,1"
)
xt "104650,46000,108950,47200"
st "bascule"
blo "104650,47000"
tm "CptNameMgr"
)
*155 (Text
uid 31024,0
va (VaSet
font "Verdana,9,1"
)
xt "104650,47200,106350,48400"
st "I1"
blo "104650,48200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31026,0
text (MLText
uid 31027,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,46600,132500,47400"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 31028,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,42250,103750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*156 (Net
uid 31075,0
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 411,0
)
declText (MLText
uid 31076,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,21000,1000"
st "SIGNAL DebugData   : unsigned(1 DOWNTO 0)"
)
)
*157 (Net
uid 31925,0
lang 11
decl (Decl
n "en"
t "std_logic"
o 17
suid 419,0
)
declText (MLText
uid 31926,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL en          : std_logic"
)
)
*158 (Net
uid 32067,0
lang 11
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 38
suid 420,0
)
declText (MLText
uid 32068,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25800,1000"
st "SIGNAL audio_R_out : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*159 (SaComponent
uid 32874,0
optionalChildren [
*160 (CptPort
uid 32826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,16625,135000,17375"
)
tg (CPTG
uid 32828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32829,0
va (VaSet
)
xt "136000,16500,140200,17700"
st "clockA"
blo "136000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockA"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*161 (CptPort
uid 32830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,14625,135000,15375"
)
tg (CPTG
uid 32832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32833,0
va (VaSet
)
xt "136000,14500,138700,15700"
st "enA"
blo "136000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enA"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*162 (CptPort
uid 32834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,10625,135000,11375"
)
tg (CPTG
uid 32836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32837,0
va (VaSet
)
xt "136000,10500,141200,11700"
st "writeEnA"
blo "136000,11500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*163 (CptPort
uid 32838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,4625,135000,5375"
)
tg (CPTG
uid 32840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32841,0
va (VaSet
)
xt "136000,4500,141500,5700"
st "addressA"
blo "136000,5500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*164 (CptPort
uid 32842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,8625,135000,9375"
)
tg (CPTG
uid 32844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32845,0
va (VaSet
)
xt "136000,8500,140800,9700"
st "dataInA"
blo "136000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*165 (CptPort
uid 32846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32847,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,6625,135000,7375"
)
tg (CPTG
uid 32848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32849,0
va (VaSet
)
xt "136000,6500,141600,7700"
st "dataOutA"
blo "136000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*166 (CptPort
uid 32850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32851,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,16625,151750,17375"
)
tg (CPTG
uid 32852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32853,0
va (VaSet
)
xt "145900,16500,150000,17700"
st "clockB"
ju 2
blo "150000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockB"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*167 (CptPort
uid 32854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32855,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,14625,151750,15375"
)
tg (CPTG
uid 32856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32857,0
va (VaSet
)
xt "147400,14500,150000,15700"
st "enB"
ju 2
blo "150000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 8
suid 10,0
)
)
)
*168 (CptPort
uid 32858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,10625,151750,11375"
)
tg (CPTG
uid 32860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32861,0
va (VaSet
)
xt "144900,10500,150000,11700"
st "writeEnB"
ju 2
blo "150000,11500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*169 (CptPort
uid 32862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,4625,151750,5375"
)
tg (CPTG
uid 32864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32865,0
va (VaSet
)
xt "144600,4500,150000,5700"
st "addressB"
ju 2
blo "150000,5500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*170 (CptPort
uid 32866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32867,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,8625,151750,9375"
)
tg (CPTG
uid 32868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32869,0
va (VaSet
)
xt "145300,8500,150000,9700"
st "dataInB"
ju 2
blo "150000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*171 (CptPort
uid 32870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,6625,151750,7375"
)
tg (CPTG
uid 32872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32873,0
va (VaSet
)
xt "144500,6500,150000,7700"
st "dataOutB"
ju 2
blo "150000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 32875,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "135000,1000,151000,19000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 32876,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 32877,0
va (VaSet
font "Verdana,8,1"
)
xt "139200,13000,143400,14000"
st "Memory"
blo "139200,13800"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 32878,0
va (VaSet
font "Verdana,8,1"
)
xt "139200,14000,146800,15000"
st "bramDualport"
blo "139200,14800"
tm "CptNameMgr"
)
*174 (Text
uid 32879,0
va (VaSet
font "Verdana,8,1"
)
xt "139200,15000,140800,16000"
st "I3"
blo "139200,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32880,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32881,0
text (MLText
uid 32882,0
va (VaSet
font "Verdana,8,0"
)
xt "134000,19000,153400,22000"
st "addressBitNb = 16                ( positive )  
dataBitNb    = 16                ( positive )  
initFile     = \"bramInit.txt\"    ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "16"
)
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "initFile"
type "string"
value "\"bramInit.txt\""
)
]
)
viewicon (ZoomableIcon
uid 32883,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "135250,17250,136750,18750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*175 (Net
uid 32918,0
lang 11
decl (Decl
n "we"
t "std_ulogic"
o 33
suid 425,0
)
declText (MLText
uid 32919,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13600,1000"
st "SIGNAL we          : std_ulogic"
)
)
*176 (Net
uid 32924,0
lang 11
decl (Decl
n "re"
t "std_ulogic"
o 34
suid 426,0
)
declText (MLText
uid 32925,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "SIGNAL re          : std_ulogic"
)
)
*177 (Net
uid 32992,0
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 39
suid 431,0
)
declText (MLText
uid 32993,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnA    : std_ulogic"
)
)
*178 (Net
uid 33000,0
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 40
suid 432,0
)
declText (MLText
uid 33001,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnB    : std_ulogic"
)
)
*179 (Net
uid 33012,0
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 41
suid 433,0
)
declText (MLText
uid 33013,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,24100,1000"
st "SIGNAL dataInB     : std_ulogic_vector(15 DOWNTO 0)"
)
)
*180 (SaComponent
uid 33106,0
optionalChildren [
*181 (CptPort
uid 33094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147000,-3375,147750,-2625"
)
tg (CPTG
uid 33096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33097,0
va (VaSet
font "Verdana,12,0"
)
xt "140200,-3700,146000,-2300"
st "dataInB"
ju 2
blo "146000,-2500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 3,0
)
)
)
*182 (CptPort
uid 33098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33099,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138250,-6375,139000,-5625"
)
tg (CPTG
uid 33100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33101,0
va (VaSet
font "Verdana,12,0"
)
xt "140000,-6700,146400,-5300"
st "writeEnA"
blo "140000,-5500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnA"
t "std_ulogic"
o 39
suid 4,0
)
)
)
*183 (CptPort
uid 33102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147000,-9375,147750,-8625"
)
tg (CPTG
uid 33104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33105,0
va (VaSet
font "Verdana,12,0"
)
xt "139600,-9700,146000,-8300"
st "writeEnB"
ju 2
blo "146000,-8500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnB"
t "std_ulogic"
o 40
suid 5,0
)
)
)
]
shape (Rectangle
uid 33107,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "139000,-11000,147000,-1000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 33108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 33109,0
va (VaSet
font "Verdana,9,1"
)
xt "148250,-7200,152650,-6000"
st "Splitter"
blo "148250,-6200"
tm "BdLibraryNameMgr"
)
*185 (Text
uid 33110,0
va (VaSet
font "Verdana,9,1"
)
xt "148250,-6000,153750,-4800"
st "HighLevel"
blo "148250,-5000"
tm "CptNameMgr"
)
*186 (Text
uid 33111,0
va (VaSet
font "Verdana,9,1"
)
xt "148250,-4800,150550,-3600"
st "I10"
blo "148250,-3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33113,0
text (MLText
uid 33114,0
va (VaSet
font "Courier New,8,0"
)
xt "160000,-1800,177500,-1000"
st "dataBitNb = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 33115,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "139250,-2750,140750,-1250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*187 (SaComponent
uid 33238,0
optionalChildren [
*188 (CptPort
uid 33182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,42625,134000,43375"
)
tg (CPTG
uid 33184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33185,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,42300,141400,43700"
st "audio_In"
blo "135000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_In"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 28
suid 1,0
)
)
)
*189 (CptPort
uid 33186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,44625,134000,45375"
)
tg (CPTG
uid 33188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33189,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,44300,138800,45700"
st "clock"
blo "135000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*190 (CptPort
uid 33190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,40625,151750,41375"
)
tg (CPTG
uid 33192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33193,0
va (VaSet
font "Verdana,12,0"
)
xt "142300,40300,150000,41700"
st "DataReady"
ju 2
blo "150000,41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 3,0
)
)
)
*191 (CptPort
uid 33194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,46625,151750,47375"
)
tg (CPTG
uid 33196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33197,0
va (VaSet
font "Verdana,12,0"
)
xt "142100,46300,150000,47700"
st "DebugData"
ju 2
blo "150000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 4,0
)
)
)
*192 (CptPort
uid 33198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33199,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,38625,134000,39375"
)
tg (CPTG
uid 33200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33201,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,38300,137700,39700"
st "din"
blo "135000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "din"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 37
suid 5,0
)
)
)
*193 (CptPort
uid 33202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,35625,151750,36375"
)
tg (CPTG
uid 33204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33205,0
va (VaSet
font "Verdana,12,0"
)
xt "145500,35300,150000,36700"
st "dout1"
ju 2
blo "150000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dout1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 38
suid 6,0
)
)
)
*194 (CptPort
uid 33206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33207,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139625,49000,140375,49750"
)
tg (CPTG
uid 33208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33209,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "139300,45600,140700,48000"
st "en"
blo "140500,48000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_logic"
o 17
suid 7,0
)
)
)
*195 (CptPort
uid 33210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,43625,151750,44375"
)
tg (CPTG
uid 33212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33213,0
va (VaSet
font "Verdana,12,0"
)
xt "143500,43300,150000,44700"
st "highPass"
ju 2
blo "150000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 8,0
)
)
)
*196 (CptPort
uid 33214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,37625,151750,38375"
)
tg (CPTG
uid 33216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33217,0
va (VaSet
font "Verdana,12,0"
)
xt "144000,37300,150000,38700"
st "lowPass"
ju 2
blo "150000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 9,0
)
)
)
*197 (CptPort
uid 33218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,30625,151750,31375"
)
tg (CPTG
uid 33220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33221,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,30300,150000,31700"
st "rdaddr"
ju 2
blo "150000,31500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 36
suid 10,0
)
)
)
*198 (CptPort
uid 33222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,33625,151750,34375"
)
tg (CPTG
uid 33224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33225,0
va (VaSet
font "Verdana,12,0"
)
xt "147900,33300,150000,34700"
st "re"
ju 2
blo "150000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "re"
t "std_ulogic"
o 33
suid 11,0
)
)
)
*199 (CptPort
uid 33226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,46625,134000,47375"
)
tg (CPTG
uid 33228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33229,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,46300,139100,47700"
st "reset"
blo "135000,47500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*200 (CptPort
uid 33230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33231,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,35625,134000,36375"
)
tg (CPTG
uid 33232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33233,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,35300,137700,36700"
st "we"
blo "135000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "we"
t "std_ulogic"
o 34
suid 13,0
)
)
)
*201 (CptPort
uid 33234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,32625,134000,33375"
)
tg (CPTG
uid 33236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33237,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,32300,140300,33700"
st "wraddr"
blo "135000,33500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 35
suid 14,0
)
)
)
]
shape (Rectangle
uid 33239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,28000,151000,49000"
)
oxt "15000,2000,32000,23000"
ttg (MlTextGroup
uid 33240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 33241,0
va (VaSet
font "Verdana,9,1"
)
xt "142550,52300,146950,53500"
st "Splitter"
blo "142550,53300"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 33242,0
va (VaSet
font "Verdana,9,1"
)
xt "142550,53500,152450,54700"
st "Xover_with_RAM"
blo "142550,54500"
tm "CptNameMgr"
)
*204 (Text
uid 33243,0
va (VaSet
font "Verdana,9,1"
)
xt "142550,54700,144850,55900"
st "I11"
blo "142550,55700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33245,0
text (MLText
uid 33246,0
va (VaSet
font "Courier New,8,0"
)
xt "141000,57600,166500,60000"
st "DATA_WIDTH    = DATA_WIDTH       ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  
COEFF_BIT_NB  = COEFF_BIT_NB     ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
]
)
viewicon (ZoomableIcon
uid 33247,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "134250,47250,135750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*205 (Net
uid 33248,0
lang 11
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 38
suid 435,0
)
declText (MLText
uid 33249,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,23900,1000"
st "SIGNAL rdaddr      : std_ulogic_vector(15 DOWNTO 0)"
)
)
*206 (Net
uid 33254,0
lang 11
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 39
suid 436,0
)
declText (MLText
uid 33255,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,24100,1000"
st "SIGNAL wraddr      : std_ulogic_vector(15 DOWNTO 0)"
)
)
*207 (Net
uid 33272,0
lang 11
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 438,0
)
declText (MLText
uid 33273,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL dataOutB    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*208 (Net
uid 33280,0
lang 11
decl (Decl
n "din"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 41
suid 439,0
)
declText (MLText
uid 33281,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,23400,1000"
st "SIGNAL din         : std_ulogic_vector(15 DOWNTO 0)"
)
)
*209 (Wire
uid 2376,0
shape (OrthoPolyLine
uid 2377,0
va (VaSet
vasetType 3
)
xt "38000,43000,50250,43000"
pts [
"38000,43000"
"50250,43000"
]
)
start &2
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2383,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,41600,42100,43000"
st "reset"
blo "38000,42800"
tm "WireNameMgr"
)
)
on &3
)
*210 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "38000,41000,50250,41000"
pts [
"50250,41000"
"38000,41000"
]
)
start &66
end &1
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,39600,41800,41000"
st "clock"
blo "38000,40800"
tm "WireNameMgr"
)
)
on &4
)
*211 (Wire
uid 12786,0
shape (OrthoPolyLine
uid 12787,0
va (VaSet
vasetType 3
)
xt "281750,26000,287000,26000"
pts [
"281750,26000"
"287000,26000"
]
)
start &51
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12791,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "284000,24600,289600,26000"
st "Data_O"
blo "284000,25800"
tm "WireNameMgr"
)
)
on &17
)
*212 (Wire
uid 12801,0
shape (OrthoPolyLine
uid 12802,0
va (VaSet
vasetType 3
)
xt "41000,36000,50250,36000"
pts [
"41000,36000"
"50250,36000"
]
)
start &18
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12806,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,34600,47500,36000"
st "CLK_I"
blo "43000,35800"
tm "WireNameMgr"
)
)
on &19
)
*213 (Wire
uid 12816,0
shape (OrthoPolyLine
uid 12817,0
va (VaSet
vasetType 3
)
xt "281750,30000,287000,30000"
pts [
"281750,30000"
"287000,30000"
]
)
start &49
end &20
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12821,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "284000,28600,289000,30000"
st "CLK_O"
blo "284000,29800"
tm "WireNameMgr"
)
)
on &21
)
*214 (Wire
uid 12831,0
shape (OrthoPolyLine
uid 12832,0
va (VaSet
vasetType 3
)
xt "41000,38000,50250,38000"
pts [
"41000,38000"
"50250,38000"
]
)
start &22
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12836,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46000,36600,51100,38000"
st "Data_I"
blo "46000,37800"
tm "WireNameMgr"
)
)
on &23
)
*215 (Wire
uid 12846,0
shape (OrthoPolyLine
uid 12847,0
va (VaSet
vasetType 3
)
xt "41000,34000,50250,34000"
pts [
"41000,34000"
"50250,34000"
]
)
start &24
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12851,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,32600,46600,34000"
st "LR_I"
blo "43000,33800"
tm "WireNameMgr"
)
)
on &25
)
*216 (Wire
uid 12861,0
shape (OrthoPolyLine
uid 12862,0
va (VaSet
vasetType 3
)
xt "281750,28000,287000,28000"
pts [
"281750,28000"
"287000,28000"
]
)
start &54
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12866,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "284000,26600,288100,28000"
st "LR_O"
blo "284000,27800"
tm "WireNameMgr"
)
)
on &27
)
*217 (Wire
uid 13960,0
shape (OrthoPolyLine
uid 13961,0
va (VaSet
vasetType 3
)
xt "95000,43000,101250,43000"
pts [
"95000,43000"
"101250,43000"
]
)
end &151
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13963,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,43600,100100,45000"
st "reset"
blo "96000,44800"
tm "WireNameMgr"
)
)
on &3
)
*218 (Wire
uid 13972,0
shape (OrthoPolyLine
uid 13973,0
va (VaSet
vasetType 3
)
xt "95000,42000,101250,42000"
pts [
"95000,42000"
"101250,42000"
]
)
end &150
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13975,0
va (VaSet
font "Verdana,12,0"
)
xt "96250,40600,100050,42000"
st "clock"
blo "96250,41800"
tm "WireNameMgr"
)
)
on &4
)
*219 (Wire
uid 14049,0
shape (OrthoPolyLine
uid 14050,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,34000,101250,34000"
pts [
"73750,34000"
"101250,34000"
]
)
start &71
end &146
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 14051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14052,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,32600,82450,34000"
st "audioLeft"
blo "75750,33800"
tm "WireNameMgr"
)
)
on &28
)
*220 (Wire
uid 14616,0
shape (OrthoPolyLine
uid 14617,0
va (VaSet
vasetType 3
)
xt "216000,30000,224250,30000"
pts [
"216000,30000"
"224250,30000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14619,0
va (VaSet
font "Verdana,12,0"
)
xt "218000,28600,222500,30000"
st "CLK_I"
blo "218000,29800"
tm "WireNameMgr"
)
)
on &19
)
*221 (Wire
uid 15732,0
shape (OrthoPolyLine
uid 15733,0
va (VaSet
vasetType 3
)
xt "220000,44000,224250,44000"
pts [
"220000,44000"
"224250,44000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15739,0
va (VaSet
font "Verdana,12,0"
)
xt "221000,42600,224800,44000"
st "clock"
blo "221000,43800"
tm "WireNameMgr"
)
)
on &4
)
*222 (Wire
uid 15740,0
shape (OrthoPolyLine
uid 15741,0
va (VaSet
vasetType 3
)
xt "220000,46000,224250,46000"
pts [
"220000,46000"
"224250,46000"
]
)
end &120
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15747,0
va (VaSet
font "Verdana,12,0"
)
xt "222000,46600,226100,48000"
st "reset"
blo "222000,47800"
tm "WireNameMgr"
)
)
on &3
)
*223 (Wire
uid 17500,0
shape (OrthoPolyLine
uid 17501,0
va (VaSet
vasetType 3
)
xt "72000,47000,76250,47000"
pts [
"72000,47000"
"76250,47000"
]
)
end &33
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17507,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,46600,77100,48000"
st "reset"
blo "73000,47800"
tm "WireNameMgr"
)
)
on &3
)
*224 (Wire
uid 17508,0
shape (OrthoPolyLine
uid 17509,0
va (VaSet
vasetType 3
)
xt "72000,46000,76250,46000"
pts [
"72000,46000"
"76250,46000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17515,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,44600,76800,46000"
st "clock"
blo "73000,45800"
tm "WireNameMgr"
)
)
on &4
)
*225 (Wire
uid 17991,0
shape (OrthoPolyLine
uid 17992,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,37000,101250,37000"
pts [
"73750,37000"
"101250,37000"
]
)
start &72
end &147
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17994,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,35600,84050,37000"
st "audioRight"
blo "75750,36800"
tm "WireNameMgr"
)
)
on &29
)
*226 (Wire
uid 18501,0
shape (OrthoPolyLine
uid 18502,0
va (VaSet
vasetType 3
)
xt "73750,41000,76250,41000"
pts [
"73750,41000"
"76250,41000"
]
)
start &70
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18504,0
va (VaSet
font "Verdana,12,0"
)
xt "71250,37600,77950,39000"
st "dataValid"
blo "71250,38800"
tm "WireNameMgr"
)
)
on &30
)
*227 (Wire
uid 23574,0
shape (OrthoPolyLine
uid 23575,0
va (VaSet
vasetType 3
)
xt "38000,49000,48000,49000"
pts [
"38000,49000"
"48000,49000"
]
)
start &40
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23579,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,47600,43200,49000"
st "S22"
blo "40000,48800"
tm "WireNameMgr"
)
)
on &41
)
*228 (Wire
uid 23589,0
shape (OrthoPolyLine
uid 23590,0
va (VaSet
vasetType 3
)
xt "38000,51000,48000,51000"
pts [
"38000,51000"
"48000,51000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23594,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,49600,43200,51000"
st "S23"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &43
)
*229 (Wire
uid 24892,0
shape (OrthoPolyLine
uid 24893,0
va (VaSet
vasetType 3
)
xt "253000,12000,272000,15250"
pts [
"253000,12000"
"272000,12000"
"272000,15250"
]
)
start &44
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24897,0
va (VaSet
font "Verdana,12,0"
)
xt "255000,12000,258200,13400"
st "S20"
blo "255000,13200"
tm "WireNameMgr"
)
)
on &45
)
*230 (Wire
uid 25065,0
shape (OrthoPolyLine
uid 25066,0
va (VaSet
vasetType 3
)
xt "38000,53000,48000,53000"
pts [
"38000,53000"
"48000,53000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 25067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25068,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,51600,43200,53000"
st "S21"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &46
)
*231 (Wire
uid 27603,0
shape (OrthoPolyLine
uid 27604,0
va (VaSet
vasetType 3
)
xt "248000,22000,257250,22000"
pts [
"248000,22000"
"257250,22000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27610,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "253000,20600,258100,22000"
st "Data_I"
blo "253000,21800"
tm "WireNameMgr"
)
)
on &23
)
*232 (Wire
uid 27611,0
shape (OrthoPolyLine
uid 27612,0
va (VaSet
vasetType 3
)
xt "248000,18000,257250,18000"
pts [
"248000,18000"
"257250,18000"
]
)
end &53
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27618,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "250000,16600,253600,18000"
st "LR_I"
blo "250000,17800"
tm "WireNameMgr"
)
)
on &25
)
*233 (Wire
uid 27619,0
shape (OrthoPolyLine
uid 27620,0
va (VaSet
vasetType 3
)
xt "248000,20000,257250,20000"
pts [
"248000,20000"
"257250,20000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27626,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "250000,18600,254500,20000"
st "CLK_I"
blo "250000,19800"
tm "WireNameMgr"
)
)
on &19
)
*234 (Wire
uid 27629,0
shape (OrthoPolyLine
uid 27630,0
va (VaSet
vasetType 3
)
xt "249750,32000,257250,33000"
pts [
"249750,32000"
"256000,32000"
"256000,33000"
"257250,33000"
]
)
start &118
end &52
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27632,0
va (VaSet
font "Verdana,12,0"
)
xt "252000,31600,256300,33000"
st "DOUT"
blo "252000,32800"
tm "WireNameMgr"
)
)
on &61
)
*235 (Wire
uid 27635,0
shape (OrthoPolyLine
uid 27636,0
va (VaSet
vasetType 3
)
xt "249750,34000,257250,35000"
pts [
"249750,34000"
"255000,34000"
"255000,35000"
"257250,35000"
]
)
start &119
end &55
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27638,0
va (VaSet
font "Verdana,12,0"
)
xt "253000,33600,257000,35000"
st "LRCK"
blo "253000,34800"
tm "WireNameMgr"
)
)
on &62
)
*236 (Wire
uid 27641,0
shape (OrthoPolyLine
uid 27642,0
va (VaSet
vasetType 3
)
xt "249750,36000,257250,37000"
pts [
"249750,36000"
"254000,36000"
"254000,37000"
"257250,37000"
]
)
start &121
end &57
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27644,0
va (VaSet
font "Verdana,12,0"
)
xt "252000,35600,255300,37000"
st "SCK"
blo "252000,36800"
tm "WireNameMgr"
)
)
on &63
)
*237 (Wire
uid 29395,0
shape (OrthoPolyLine
uid 29396,0
va (VaSet
vasetType 3
)
xt "216000,31000,224250,31000"
pts [
"216000,31000"
"224250,31000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29402,0
va (VaSet
font "Verdana,12,0"
)
xt "218000,29600,221600,31000"
st "LR_I"
blo "218000,30800"
tm "WireNameMgr"
)
)
on &25
)
*238 (Wire
uid 29561,0
shape (OrthoPolyLine
uid 29562,0
va (VaSet
vasetType 3
)
xt "129000,45000,133250,45000"
pts [
"129000,45000"
"133250,45000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29568,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,43600,133800,45000"
st "clock"
blo "130000,44800"
tm "WireNameMgr"
)
)
on &4
)
*239 (Wire
uid 29569,0
shape (OrthoPolyLine
uid 29570,0
va (VaSet
vasetType 3
)
xt "129000,47000,133250,47000"
pts [
"129000,47000"
"133250,47000"
]
)
end &199
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29576,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,46600,134100,48000"
st "reset"
blo "130000,47800"
tm "WireNameMgr"
)
)
on &3
)
*240 (Wire
uid 29577,0
shape (OrthoPolyLine
uid 29578,0
va (VaSet
vasetType 3
)
xt "182000,45000,186250,45000"
pts [
"182000,45000"
"186250,45000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29584,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,43600,186800,45000"
st "clock"
blo "183000,44800"
tm "WireNameMgr"
)
)
on &4
)
*241 (Wire
uid 29585,0
shape (OrthoPolyLine
uid 29586,0
va (VaSet
vasetType 3
)
xt "182000,46000,186250,46000"
pts [
"182000,46000"
"186250,46000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29592,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,45600,187100,47000"
st "reset"
blo "183000,46800"
tm "WireNameMgr"
)
)
on &3
)
*242 (Wire
uid 29601,0
shape (OrthoPolyLine
uid 29602,0
va (VaSet
vasetType 3
)
xt "190000,27000,194000,31250"
pts [
"190000,27000"
"194000,27000"
"194000,31250"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29604,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "192600,26250,194000,29850"
st "LR_I"
blo "193800,29850"
tm "WireNameMgr"
)
)
on &25
)
*243 (Wire
uid 29667,0
shape (OrthoPolyLine
uid 29668,0
va (VaSet
vasetType 3
)
xt "165000,26000,169250,26000"
pts [
"165000,26000"
"169250,26000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29672,0
va (VaSet
font "Verdana,12,0"
)
xt "166000,24600,169800,26000"
st "clock"
blo "166000,25800"
tm "WireNameMgr"
)
)
on &4
)
*244 (Wire
uid 29673,0
shape (OrthoPolyLine
uid 29674,0
va (VaSet
vasetType 3
)
xt "165000,27000,169250,27000"
pts [
"165000,27000"
"169250,27000"
]
)
end &82
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29678,0
va (VaSet
font "Verdana,12,0"
)
xt "166000,26600,170100,28000"
st "reset"
blo "166000,27800"
tm "WireNameMgr"
)
)
on &3
)
*245 (Wire
uid 29923,0
shape (OrthoPolyLine
uid 29924,0
va (VaSet
vasetType 3
)
xt "198000,61000,202250,61000"
pts [
"198000,61000"
"202250,61000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29928,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,59600,202800,61000"
st "clock"
blo "199000,60800"
tm "WireNameMgr"
)
)
on &4
)
*246 (Wire
uid 29929,0
shape (OrthoPolyLine
uid 29930,0
va (VaSet
vasetType 3
)
xt "198000,62000,202250,62000"
pts [
"198000,62000"
"202250,62000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29934,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,61600,203100,63000"
st "reset"
blo "199000,62800"
tm "WireNameMgr"
)
)
on &3
)
*247 (Wire
uid 29937,0
shape (OrthoPolyLine
uid 29938,0
va (VaSet
vasetType 3
)
xt "215750,41000,224250,57000"
pts [
"224250,41000"
"218000,41000"
"218000,57000"
"215750,57000"
]
)
start &124
end &104
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 29939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29940,0
va (VaSet
font "Verdana,12,0"
)
xt "216250,39600,222850,41000"
st "NewData"
blo "216250,40800"
tm "WireNameMgr"
)
)
on &109
)
*248 (Wire
uid 30035,0
optionalChildren [
*249 (BdJunction
uid 30077,0
ps "OnConnectorStrategy"
shape (Circle
uid 30078,0
va (VaSet
vasetType 1
)
xt "92600,39600,93400,40400"
radius 400
)
)
*250 (BdJunction
uid 30846,0
ps "OnConnectorStrategy"
shape (Circle
uid 30847,0
va (VaSet
vasetType 1
)
xt "100600,53600,101400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30036,0
va (VaSet
vasetType 3
)
xt "89750,40000,111000,58000"
pts [
"89750,40000"
"93000,40000"
"93000,54000"
"101000,54000"
"101000,58000"
"111000,58000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30040,0
va (VaSet
font "Verdana,12,0"
)
xt "91750,38600,95550,40000"
st "Data"
blo "91750,39800"
tm "WireNameMgr"
)
)
on &136
)
*251 (Wire
uid 30050,0
optionalChildren [
*252 (BdJunction
uid 30109,0
ps "OnConnectorStrategy"
shape (Circle
uid 30110,0
va (VaSet
vasetType 1
)
xt "198600,56600,199400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30051,0
va (VaSet
vasetType 3
)
xt "187000,57000,202250,71000"
pts [
"202250,57000"
"187000,57000"
"187000,71000"
"197000,71000"
]
)
start &105
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30055,0
va (VaSet
font "Verdana,12,0"
)
xt "187000,69600,194400,71000"
st "Next_data"
blo "187000,70800"
tm "WireNameMgr"
)
)
on &110
)
*253 (Wire
uid 30065,0
optionalChildren [
*254 (BdJunction
uid 30103,0
ps "OnConnectorStrategy"
shape (Circle
uid 30104,0
va (VaSet
vasetType 1
)
xt "183600,21600,184400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30066,0
va (VaSet
vasetType 3
)
xt "184000,22000,200000,37000"
pts [
"186250,37000"
"184000,37000"
"184000,22000"
"200000,22000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30070,0
va (VaSet
font "Verdana,12,0"
)
xt "191000,20600,197600,22000"
st "end_Calc"
blo "191000,21800"
tm "WireNameMgr"
)
)
on &111
)
*255 (Wire
uid 30073,0
shape (OrthoPolyLine
uid 30074,0
va (VaSet
vasetType 3
)
xt "93000,40000,101250,40000"
pts [
"93000,40000"
"101250,40000"
]
)
start &249
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30076,0
va (VaSet
font "Verdana,12,0"
)
xt "95000,52600,98800,54000"
st "Data"
blo "95000,53800"
tm "WireNameMgr"
)
)
on &136
)
*256 (Wire
uid 30099,0
shape (OrthoPolyLine
uid 30100,0
va (VaSet
vasetType 3
)
xt "182750,20000,184000,22000"
pts [
"182750,20000"
"184000,20000"
"184000,22000"
]
)
start &80
end &254
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30102,0
va (VaSet
font "Verdana,12,0"
)
xt "182750,18600,189350,20000"
st "end_Calc"
blo "182750,19800"
tm "WireNameMgr"
)
)
on &111
)
*257 (Wire
uid 30105,0
shape (OrthoPolyLine
uid 30106,0
va (VaSet
vasetType 3
)
xt "199000,48750,199000,57000"
pts [
"199000,57000"
"199000,48750"
]
)
start &252
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30108,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "199600,46600,201000,54000"
st "Next_data"
blo "200800,54000"
tm "WireNameMgr"
)
)
on &110
)
*258 (Wire
uid 30125,0
shape (OrthoPolyLine
uid 30126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207750,34000,224250,34000"
pts [
"207750,34000"
"224250,34000"
]
)
start &96
end &116
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30128,0
va (VaSet
font "Verdana,12,0"
)
xt "217750,32600,226850,34000"
st "audioRight1"
blo "217750,33800"
tm "WireNameMgr"
)
)
on &112
)
*259 (Wire
uid 30131,0
shape (OrthoPolyLine
uid 30132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207750,38000,224250,38000"
pts [
"207750,38000"
"224250,38000"
]
)
start &97
end &115
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30134,0
va (VaSet
font "Verdana,12,0"
)
xt "205750,36600,214050,38000"
st "audioLeft1"
blo "205750,37800"
tm "WireNameMgr"
)
)
on &113
)
*260 (Wire
uid 30272,0
shape (OrthoPolyLine
uid 30273,0
va (VaSet
vasetType 3
)
xt "249750,39000,265000,46000"
pts [
"249750,39000"
"253000,39000"
"253000,46000"
"265000,46000"
]
)
start &125
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 30274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30275,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,44600,264600,46000"
st "Frameout0"
blo "257000,45800"
tm "WireNameMgr"
)
)
on &129
)
*261 (Wire
uid 30453,0
shape (OrthoPolyLine
uid 30454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "276000,68000,286000,68000"
pts [
"276000,68000"
"286000,68000"
]
)
end &130
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30458,0
va (VaSet
font "Verdana,12,0"
)
xt "278000,66600,283600,68000"
st "testOut"
blo "278000,67800"
tm "WireNameMgr"
)
)
on &131
)
*262 (Wire
uid 30840,0
shape (OrthoPolyLine
uid 30841,0
va (VaSet
vasetType 3
)
xt "101000,54000,117250,54000"
pts [
"101000,54000"
"109000,54000"
"117250,54000"
]
)
start &250
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30845,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,52600,111800,54000"
st "Data"
blo "108000,53800"
tm "WireNameMgr"
)
)
on &136
)
*263 (Wire
uid 30860,0
shape (OrthoPolyLine
uid 30861,0
va (VaSet
vasetType 3
)
xt "113000,58000,117250,58000"
pts [
"113000,58000"
"117250,58000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30867,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,57600,118100,59000"
st "reset"
blo "114000,58800"
tm "WireNameMgr"
)
)
on &3
)
*264 (Wire
uid 30868,0
shape (OrthoPolyLine
uid 30869,0
va (VaSet
vasetType 3
)
xt "113000,57000,117250,57000"
pts [
"113000,57000"
"117250,57000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30875,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,55600,117800,57000"
st "clock"
blo "114000,56800"
tm "WireNameMgr"
)
)
on &4
)
*265 (Wire
uid 31885,0
shape (OrthoPolyLine
uid 31886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,34000,186250,38000"
pts [
"151750,38000"
"169000,38000"
"169000,34000"
"186250,34000"
]
)
start &196
end &93
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31892,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,36600,160000,38000"
st "lowPass"
blo "154000,37800"
tm "WireNameMgr"
)
)
on &77
)
*266 (Wire
uid 31893,0
shape (OrthoPolyLine
uid 31894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,40000,186250,44000"
pts [
"151750,44000"
"169000,44000"
"169000,40000"
"186250,40000"
]
)
start &195
end &94
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31900,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,42600,160250,44000"
st "highPass"
blo "153750,43800"
tm "WireNameMgr"
)
)
on &78
)
*267 (Wire
uid 31901,0
shape (OrthoPolyLine
uid 31902,0
va (VaSet
vasetType 3
)
xt "151750,21000,169250,41000"
pts [
"151750,41000"
"164000,41000"
"164000,21000"
"169250,21000"
]
)
start &190
end &81
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 31907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31908,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,39600,161450,41000"
st "DataReady"
blo "153750,40800"
tm "WireNameMgr"
)
)
on &87
)
*268 (Wire
uid 31909,0
shape (OrthoPolyLine
uid 31910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,47000,159000,47000"
pts [
"151750,47000"
"159000,47000"
]
)
start &191
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31916,0
va (VaSet
font "Verdana,12,0"
)
xt "152750,45600,160650,47000"
st "DebugData"
blo "152750,46800"
tm "WireNameMgr"
)
)
on &156
)
*269 (Wire
uid 31917,0
shape (OrthoPolyLine
uid 31918,0
va (VaSet
vasetType 3
)
xt "129750,49750,140000,53000"
pts [
"129750,53000"
"140000,53000"
"140000,49750"
]
)
start &140
end &194
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 31923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31924,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,51600,134150,53000"
st "en"
blo "131750,52800"
tm "WireNameMgr"
)
)
on &157
)
*270 (Wire
uid 32069,0
shape (OrthoPolyLine
uid 32070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,39000,133250,43000"
pts [
"123750,39000"
"129000,39000"
"129000,43000"
"133250,43000"
]
)
start &149
end &188
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 32071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32072,0
va (VaSet
font "Verdana,12,0"
)
xt "126750,41600,136350,43000"
st "audio_R_out"
blo "126750,42800"
tm "WireNameMgr"
)
)
on &158
)
*271 (Wire
uid 32920,0
shape (OrthoPolyLine
uid 32921,0
va (VaSet
vasetType 3
)
xt "130000,15000,134250,36000"
pts [
"133250,36000"
"130000,36000"
"130000,15000"
"134250,15000"
]
)
start &200
end &161
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 32922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32923,0
va (VaSet
font "Verdana,12,0"
)
xt "129250,34600,131950,36000"
st "we"
blo "129250,35800"
tm "WireNameMgr"
)
)
on &175
)
*272 (Wire
uid 32926,0
shape (OrthoPolyLine
uid 32927,0
va (VaSet
vasetType 3
)
xt "151750,15000,157000,34000"
pts [
"151750,34000"
"157000,34000"
"157000,15000"
"151750,15000"
]
)
start &198
end &167
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 32928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32929,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "158600,29900,160000,32000"
st "re"
blo "159800,32000"
tm "WireNameMgr"
)
)
on &176
)
*273 (Wire
uid 32930,0
shape (OrthoPolyLine
uid 32931,0
va (VaSet
vasetType 3
)
xt "151750,17000,154000,17000"
pts [
"151750,17000"
"154000,17000"
]
)
start &166
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32937,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,15600,154800,17000"
st "clock"
blo "151000,16800"
tm "WireNameMgr"
)
)
on &4
)
*274 (Wire
uid 32938,0
shape (OrthoPolyLine
uid 32939,0
va (VaSet
vasetType 3
)
xt "132000,17000,134250,17000"
pts [
"134250,17000"
"132000,17000"
]
)
start &160
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32945,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,15600,135800,17000"
st "clock"
blo "132000,16800"
tm "WireNameMgr"
)
)
on &4
)
*275 (Wire
uid 32994,0
shape (OrthoPolyLine
uid 32995,0
va (VaSet
vasetType 3
)
xt "132000,-6000,138250,11000"
pts [
"134250,11000"
"132000,11000"
"132000,-6000"
"138250,-6000"
]
)
start &162
end &182
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 32998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32999,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-9400,133400,-8000"
st "writeEnA"
blo "127000,-8200"
tm "WireNameMgr"
)
)
on &177
)
*276 (Wire
uid 33002,0
shape (OrthoPolyLine
uid 33003,0
va (VaSet
vasetType 3
)
xt "147750,-9000,157000,11000"
pts [
"151750,11000"
"157000,11000"
"157000,-9000"
"147750,-9000"
]
)
start &168
end &183
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 33006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33007,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,-11400,158400,-10000"
st "writeEnB"
blo "152000,-10200"
tm "WireNameMgr"
)
)
on &178
)
*277 (Wire
uid 33014,0
shape (OrthoPolyLine
uid 33015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147750,-3000,153000,9000"
pts [
"151750,9000"
"153000,9000"
"153000,-3000"
"147750,-3000"
]
)
start &170
end &181
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 33018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33019,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,7600,159550,9000"
st "dataInB"
blo "153750,8800"
tm "WireNameMgr"
)
)
on &179
)
*278 (Wire
uid 33250,0
shape (OrthoPolyLine
uid 33251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,5000,155000,31000"
pts [
"151750,31000"
"155000,31000"
"155000,5000"
"151750,5000"
]
)
start &197
end &169
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33253,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,29600,158750,31000"
st "rdaddr"
blo "153750,30800"
tm "WireNameMgr"
)
)
on &205
)
*279 (Wire
uid 33256,0
shape (OrthoPolyLine
uid 33257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,5000,134250,33000"
pts [
"133250,33000"
"129000,33000"
"129000,5000"
"134250,5000"
]
)
start &201
end &163
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33259,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,31600,132550,33000"
st "wraddr"
blo "127250,32800"
tm "WireNameMgr"
)
)
on &206
)
*280 (Wire
uid 33274,0
shape (OrthoPolyLine
uid 33275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,7000,162000,36000"
pts [
"151750,7000"
"162000,7000"
"162000,36000"
"151750,36000"
]
)
start &171
end &193
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 33276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33277,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,5600,160550,7000"
st "dataOutB"
blo "153750,6800"
tm "WireNameMgr"
)
)
on &207
)
*281 (Wire
uid 33282,0
shape (OrthoPolyLine
uid 33283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,9000,134250,39000"
pts [
"133250,39000"
"131000,39000"
"131000,37000"
"126000,37000"
"126000,9000"
"134250,9000"
]
)
start &192
end &164
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33285,0
va (VaSet
font "Verdana,12,0"
)
xt "129250,37600,131950,39000"
st "din"
blo "129250,38800"
tm "WireNameMgr"
)
)
on &208
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *282 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
uid 573,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-11600,31600,-10400"
st "Package List"
blo "24000,-10600"
)
*284 (MLText
uid 574,0
va (VaSet
)
xt "24000,-10400,41700,-2000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*286 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*287 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*288 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*289 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*290 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*291 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1057"
viewArea "103950,-13894,228280,52274"
cachedDiagramExtent "0,-11600,294600,112000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 40
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-12000"
lastUid 33287,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "700,1000,4700,2200"
st "Panel0"
blo "700,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,3000,7500,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*293 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,4200,6900,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*294 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,5400,3800,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*296 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*297 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,3000,5000,4200"
st "Library"
blo "900,4000"
tm "BdLibraryNameMgr"
)
*299 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,4200,8900,5400"
st "SaComponent"
blo "900,5200"
tm "CptNameMgr"
)
*300 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,5400,2600,6600"
st "I0"
blo "900,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,3000,4500,4200"
st "Library"
blo "400,4000"
)
*302 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,4200,9400,5400"
st "VhdlComponent"
blo "400,5200"
)
*303 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,5400,2100,6600"
st "I0"
blo "400,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*305 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,10200,5400"
st "VerilogComponent"
blo "-100,5200"
)
*306 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,3700,5700,4900"
st "eb1"
blo "3300,4700"
tm "HdlTextNameMgr"
)
*308 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,4900,4500,6100"
st "1"
blo "3300,5900"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,-200,4700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1400,15550,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*310 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1400,9200,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*311 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*312 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-1200,31400,0"
st "Declarations"
blo "24000,-200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,27700,1500"
st "Ports:"
blo "24000,1300"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,0,29200,1200"
st "Pre User:"
blo "24000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,1200,51300,9600"
st "constant DATA_WIDTH : positive := 32;
constant COEFF_BIT_NB : positive := 16;
constant FILTER_TAP_NB : positive := 99;
constant DATA_IN_WIDTH : positive := 32;
constant addressBitNb :positive := 16;
constant dataBitNb :positive := 16;
constant initFile : string := \"bramInit.txt\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,33500,1500"
st "Diagram Signals:"
blo "24000,1300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,-1200,30400,0"
st "Post User:"
blo "24000,-200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-1200,24000,-1200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 439,0
usingSuid 1
emptyRow *313 (LEmptyRow
)
uid 3255,0
optionalChildren [
*314 (RefLabelRowHdr
)
*315 (TitleRowHdr
)
*316 (FilterRowHdr
)
*317 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*318 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*319 (GroupColHdr
tm "GroupColHdrMgr"
)
*320 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*321 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*322 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*323 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*324 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*325 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*326 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
)
uid 3214,0
)
*327 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
)
uid 3216,0
)
*328 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 87,0
)
)
uid 12768,0
)
*329 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
)
uid 12770,0
)
*330 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 89,0
)
)
uid 12772,0
)
*331 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
)
uid 12774,0
)
*332 (LeafLogPort
port (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
)
uid 12776,0
)
*333 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 92,0
)
)
uid 12778,0
)
*334 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 24
suid 117,0
)
)
uid 14065,0
)
*335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 26
suid 146,0
)
)
uid 17995,0
)
*336 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 29
suid 149,0
)
)
uid 18452,0
)
*337 (LeafLogPort
port (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 6
suid 246,0
)
)
uid 23534,0
)
*338 (LeafLogPort
port (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 7
suid 247,0
)
)
uid 23536,0
)
*339 (LeafLogPort
port (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 276,0
)
)
uid 24884,0
)
*340 (LeafLogPort
port (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 5
suid 283,0
)
)
uid 25139,0
)
*341 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 14
suid 360,0
)
)
uid 27645,0
)
*342 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "LRCK"
t "std_ulogic"
o 20
suid 361,0
)
)
uid 27647,0
)
*343 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SCK"
t "std_ulogic"
o 23
suid 362,0
)
)
uid 27649,0
)
*344 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 388,0
)
)
uid 29615,0
)
*345 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 389,0
)
)
uid 29617,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 393,0
)
)
uid 29691,0
)
*347 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "NewData"
t "std_uLogic"
o 21
suid 396,0
)
)
uid 29947,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Next_data"
t "std_ulogic"
o 22
suid 399,0
)
)
uid 30025,0
)
*349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "end_Calc"
t "std_ulogic"
o 30
suid 400,0
)
)
uid 30027,0
)
*350 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 27
suid 402,0
)
)
uid 30141,0
)
*351 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 25
suid 403,0
)
)
uid 30143,0
)
*352 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Frameout0"
t "std_uLogic"
o 19
suid 405,0
)
)
uid 30276,0
)
*353 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 13
suid 406,0
)
)
uid 30445,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Data"
t "std_ulogic"
o 15
suid 409,0
)
)
uid 30876,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 411,0
)
)
uid 31083,0
)
*356 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en"
t "std_logic"
o 17
suid 419,0
)
)
uid 31955,0
)
*357 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 38
suid 420,0
)
)
uid 32073,0
)
*358 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "we"
t "std_ulogic"
o 33
suid 425,0
)
)
uid 32970,0
)
*359 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "re"
t "std_ulogic"
o 34
suid 426,0
)
)
uid 32972,0
)
*360 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnA"
t "std_ulogic"
o 39
suid 431,0
)
)
uid 33008,0
)
*361 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnB"
t "std_ulogic"
o 40
suid 432,0
)
)
uid 33010,0
)
*362 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 41
suid 433,0
)
)
uid 33020,0
)
*363 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 38
suid 435,0
)
)
uid 33266,0
)
*364 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 39
suid 436,0
)
)
uid 33268,0
)
*365 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 438,0
)
)
uid 33278,0
)
*366 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "din"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 41
suid 439,0
)
)
uid 33286,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3268,0
optionalChildren [
*367 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *368 (MRCItem
litem &313
pos 41
dimension 20
)
uid 3270,0
optionalChildren [
*369 (MRCItem
litem &314
pos 0
dimension 20
uid 3271,0
)
*370 (MRCItem
litem &315
pos 1
dimension 23
uid 3272,0
)
*371 (MRCItem
litem &316
pos 2
hidden 1
dimension 20
uid 3273,0
)
*372 (MRCItem
litem &326
pos 0
dimension 20
uid 3215,0
)
*373 (MRCItem
litem &327
pos 1
dimension 20
uid 3217,0
)
*374 (MRCItem
litem &328
pos 2
dimension 20
uid 12767,0
)
*375 (MRCItem
litem &329
pos 4
dimension 20
uid 12769,0
)
*376 (MRCItem
litem &330
pos 3
dimension 20
uid 12771,0
)
*377 (MRCItem
litem &331
pos 5
dimension 20
uid 12773,0
)
*378 (MRCItem
litem &332
pos 6
dimension 20
uid 12775,0
)
*379 (MRCItem
litem &333
pos 7
dimension 20
uid 12777,0
)
*380 (MRCItem
litem &334
pos 15
dimension 20
uid 14066,0
)
*381 (MRCItem
litem &335
pos 16
dimension 20
uid 17996,0
)
*382 (MRCItem
litem &336
pos 17
dimension 20
uid 18453,0
)
*383 (MRCItem
litem &337
pos 10
dimension 20
uid 23533,0
)
*384 (MRCItem
litem &338
pos 11
dimension 20
uid 23535,0
)
*385 (MRCItem
litem &339
pos 8
dimension 20
uid 24883,0
)
*386 (MRCItem
litem &340
pos 9
dimension 20
uid 25140,0
)
*387 (MRCItem
litem &341
pos 18
dimension 20
uid 27646,0
)
*388 (MRCItem
litem &342
pos 19
dimension 20
uid 27648,0
)
*389 (MRCItem
litem &343
pos 20
dimension 20
uid 27650,0
)
*390 (MRCItem
litem &344
pos 21
dimension 20
uid 29616,0
)
*391 (MRCItem
litem &345
pos 22
dimension 20
uid 29618,0
)
*392 (MRCItem
litem &346
pos 23
dimension 20
uid 29692,0
)
*393 (MRCItem
litem &347
pos 24
dimension 20
uid 29948,0
)
*394 (MRCItem
litem &348
pos 13
dimension 20
uid 30024,0
)
*395 (MRCItem
litem &349
pos 14
dimension 20
uid 30026,0
)
*396 (MRCItem
litem &350
pos 25
dimension 20
uid 30142,0
)
*397 (MRCItem
litem &351
pos 26
dimension 20
uid 30144,0
)
*398 (MRCItem
litem &352
pos 27
dimension 20
uid 30277,0
)
*399 (MRCItem
litem &353
pos 12
dimension 20
uid 30444,0
)
*400 (MRCItem
litem &354
pos 28
dimension 20
uid 30877,0
)
*401 (MRCItem
litem &355
pos 29
dimension 20
uid 31084,0
)
*402 (MRCItem
litem &356
pos 30
dimension 20
uid 31956,0
)
*403 (MRCItem
litem &357
pos 31
dimension 20
uid 32074,0
)
*404 (MRCItem
litem &358
pos 32
dimension 20
uid 32971,0
)
*405 (MRCItem
litem &359
pos 33
dimension 20
uid 32973,0
)
*406 (MRCItem
litem &360
pos 34
dimension 20
uid 33009,0
)
*407 (MRCItem
litem &361
pos 35
dimension 20
uid 33011,0
)
*408 (MRCItem
litem &362
pos 36
dimension 20
uid 33021,0
)
*409 (MRCItem
litem &363
pos 37
dimension 20
uid 33267,0
)
*410 (MRCItem
litem &364
pos 38
dimension 20
uid 33269,0
)
*411 (MRCItem
litem &365
pos 39
dimension 20
uid 33279,0
)
*412 (MRCItem
litem &366
pos 40
dimension 20
uid 33287,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3274,0
optionalChildren [
*413 (MRCItem
litem &317
pos 0
dimension 20
uid 3275,0
)
*414 (MRCItem
litem &319
pos 1
dimension 50
uid 3276,0
)
*415 (MRCItem
litem &320
pos 2
dimension 100
uid 3277,0
)
*416 (MRCItem
litem &321
pos 3
dimension 50
uid 3278,0
)
*417 (MRCItem
litem &322
pos 4
dimension 100
uid 3279,0
)
*418 (MRCItem
litem &323
pos 5
dimension 100
uid 3280,0
)
*419 (MRCItem
litem &324
pos 6
dimension 50
uid 3281,0
)
*420 (MRCItem
litem &325
pos 7
dimension 80
uid 3282,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3269,0
vaOverrides [
]
)
]
)
uid 3254,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *421 (LEmptyRow
)
uid 3284,0
optionalChildren [
*422 (RefLabelRowHdr
)
*423 (TitleRowHdr
)
*424 (FilterRowHdr
)
*425 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*426 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*427 (GroupColHdr
tm "GroupColHdrMgr"
)
*428 (NameColHdr
tm "GenericNameColHdrMgr"
)
*429 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*430 (InitColHdr
tm "GenericValueColHdrMgr"
)
*431 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*432 (EolColHdr
tm "GenericEolColHdrMgr"
)
*433 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "24"
)
uid 13840,0
)
*434 (LogGeneric
generic (GiElement
name "signalOBitNb"
type "positive"
value "32"
)
uid 13865,0
)
]
)
pdm (PhysicalDM
uid 3296,0
optionalChildren [
*435 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *436 (MRCItem
litem &421
pos 2
dimension 20
)
uid 3298,0
optionalChildren [
*437 (MRCItem
litem &422
pos 0
dimension 20
uid 3299,0
)
*438 (MRCItem
litem &423
pos 1
dimension 23
uid 3300,0
)
*439 (MRCItem
litem &424
pos 2
hidden 1
dimension 20
uid 3301,0
)
*440 (MRCItem
litem &433
pos 0
dimension 20
uid 13839,0
)
*441 (MRCItem
litem &434
pos 1
dimension 20
uid 13864,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3302,0
optionalChildren [
*442 (MRCItem
litem &425
pos 0
dimension 20
uid 3303,0
)
*443 (MRCItem
litem &427
pos 1
dimension 50
uid 3304,0
)
*444 (MRCItem
litem &428
pos 2
dimension 100
uid 3305,0
)
*445 (MRCItem
litem &429
pos 3
dimension 100
uid 3306,0
)
*446 (MRCItem
litem &430
pos 4
dimension 50
uid 3307,0
)
*447 (MRCItem
litem &431
pos 5
dimension 50
uid 3308,0
)
*448 (MRCItem
litem &432
pos 6
dimension 80
uid 3309,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3297,0
vaOverrides [
]
)
]
)
uid 3283,0
type 1
)
activeModelName "BlockDiag"
)
