# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ClockDivider_tb_time_impl.v" \

sv xil_defaultlib  \
"../../../../../RISCV32I-SingleCycleProcessor.srcs/sources_1/new/ClockDivider.sv" \
"../../../../../RISCV32I-SingleCycleProcessor.srcs/sim_1/new/ClockDivider_tb.sv" \

# Do not sort compile order
nosort
