static inline struct spear_pwm_chip *to_spear_pwm_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct spear_pwm_chip, chip);\r\n}\r\nstatic inline u32 spear_pwm_readl(struct spear_pwm_chip *chip, unsigned int num,\r\nunsigned long offset)\r\n{\r\nreturn readl_relaxed(chip->mmio_base + (num << 4) + offset);\r\n}\r\nstatic inline void spear_pwm_writel(struct spear_pwm_chip *chip,\r\nunsigned int num, unsigned long offset,\r\nunsigned long val)\r\n{\r\nwritel_relaxed(val, chip->mmio_base + (num << 4) + offset);\r\n}\r\nstatic int spear_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct spear_pwm_chip *pc = to_spear_pwm_chip(chip);\r\nu64 val, div, clk_rate;\r\nunsigned long prescale = PWMCR_MIN_PRESCALE, pv, dc;\r\nint ret;\r\nclk_rate = clk_get_rate(pc->clk);\r\nwhile (1) {\r\ndiv = 1000000000;\r\ndiv *= 1 + prescale;\r\nval = clk_rate * period_ns;\r\npv = div64_u64(val, div);\r\nval = clk_rate * duty_ns;\r\ndc = div64_u64(val, div);\r\nif (pv < PWMPCR_MIN_PERIOD || dc < PWMDCR_MIN_DUTY)\r\nreturn -EINVAL;\r\nif (pv > PWMPCR_MAX_PERIOD || dc > PWMDCR_MAX_DUTY) {\r\nif (++prescale > PWMCR_MAX_PRESCALE)\r\nreturn -EINVAL;\r\ncontinue;\r\n}\r\nbreak;\r\n}\r\nret = clk_enable(pc->clk);\r\nif (ret)\r\nreturn ret;\r\nspear_pwm_writel(pc, pwm->hwpwm, PWMCR,\r\nprescale << PWMCR_PRESCALE_SHIFT);\r\nspear_pwm_writel(pc, pwm->hwpwm, PWMDCR, dc);\r\nspear_pwm_writel(pc, pwm->hwpwm, PWMPCR, pv);\r\nclk_disable(pc->clk);\r\nreturn 0;\r\n}\r\nstatic int spear_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct spear_pwm_chip *pc = to_spear_pwm_chip(chip);\r\nint rc = 0;\r\nu32 val;\r\nrc = clk_enable(pc->clk);\r\nif (rc)\r\nreturn rc;\r\nval = spear_pwm_readl(pc, pwm->hwpwm, PWMCR);\r\nval |= PWMCR_PWM_ENABLE;\r\nspear_pwm_writel(pc, pwm->hwpwm, PWMCR, val);\r\nreturn 0;\r\n}\r\nstatic void spear_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct spear_pwm_chip *pc = to_spear_pwm_chip(chip);\r\nu32 val;\r\nval = spear_pwm_readl(pc, pwm->hwpwm, PWMCR);\r\nval &= ~PWMCR_PWM_ENABLE;\r\nspear_pwm_writel(pc, pwm->hwpwm, PWMCR, val);\r\nclk_disable(pc->clk);\r\n}\r\nstatic int spear_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct spear_pwm_chip *pc;\r\nstruct resource *r;\r\nint ret;\r\nu32 val;\r\npc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);\r\nif (!pc) {\r\ndev_err(&pdev->dev, "failed to allocate memory\n");\r\nreturn -ENOMEM;\r\n}\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npc->mmio_base = devm_ioremap_resource(&pdev->dev, r);\r\nif (IS_ERR(pc->mmio_base))\r\nreturn PTR_ERR(pc->mmio_base);\r\npc->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(pc->clk))\r\nreturn PTR_ERR(pc->clk);\r\nplatform_set_drvdata(pdev, pc);\r\npc->chip.dev = &pdev->dev;\r\npc->chip.ops = &spear_pwm_ops;\r\npc->chip.base = -1;\r\npc->chip.npwm = NUM_PWM;\r\nret = clk_prepare(pc->clk);\r\nif (ret)\r\nreturn ret;\r\nif (of_device_is_compatible(np, "st,spear1340-pwm")) {\r\nret = clk_enable(pc->clk);\r\nif (ret) {\r\nclk_unprepare(pc->clk);\r\nreturn ret;\r\n}\r\nval = readl_relaxed(pc->mmio_base + PWMMCR);\r\nval |= PWMMCR_PWM_ENABLE;\r\nwritel_relaxed(val, pc->mmio_base + PWMMCR);\r\nclk_disable(pc->clk);\r\n}\r\nret = pwmchip_add(&pc->chip);\r\nif (!ret) {\r\nclk_unprepare(pc->clk);\r\ndev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);\r\n}\r\nreturn ret;\r\n}\r\nstatic int spear_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct spear_pwm_chip *pc = platform_get_drvdata(pdev);\r\nint i;\r\nfor (i = 0; i < NUM_PWM; i++)\r\npwm_disable(&pc->chip.pwms[i]);\r\nclk_unprepare(pc->clk);\r\nreturn pwmchip_remove(&pc->chip);\r\n}
