<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>SERDES - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="serdes"><a class="header" href="#serdes">SERDES</a></h1>
<h2 id="tile-serdes1"><a class="header" href="#tile-serdes1">Tile SERDES1</a></h2>
<p>Cells: 62</p>
<h3 id="bel-serdes"><a class="header" href="#bel-serdes">Bel SERDES</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES1 bel SERDES</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CORNER_FCSCANMODE</td><td>input</td><td>TCELL61:IMUX_C0</td></tr>
<tr><td>CORNER_FCSYNCTOGGLE</td><td>input</td><td>TCELL61:IMUX_B0</td></tr>
<tr><td>CORNER_FOREFCK2CORE</td><td>output</td><td>TCELL61:OUT_F0</td></tr>
<tr><td>CORNER_LSPLLLOL</td><td>output</td><td>TCELL61:OUT_Q0</td></tr>
<tr><td>CORNER_LSPLLPWRUP</td><td>input</td><td>TCELL61:IMUX_A0</td></tr>
<tr><td>CORNER_LSPLLREFCLKI</td><td>input</td><td>TCELL61:IMUX_CLK0_DELAY</td></tr>
<tr><td>CORNER_LSPLLRST</td><td>input</td><td>TCELL61:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>Q0CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A0</td></tr>
<tr><td>Q0CH0_FCDFERDEN</td><td>input</td><td>TCELL6:IMUX_CE3</td></tr>
<tr><td>Q0CH0_FCDFEUPD</td><td>input</td><td>TCELL7:IMUX_CE3</td></tr>
<tr><td>Q0CH0_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>Q0CH0_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D2</td></tr>
<tr><td>Q0CH0_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>Q0CH0_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCRATE0</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>Q0CH0_FCRATE1</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>Q0CH0_FCRATE2</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>Q0CH0_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C0</td></tr>
<tr><td>Q0CH0_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>Q0CH0_FCTMRSTART</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>Q0CH0_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
<tr><td>Q0CH0_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C2</td></tr>
<tr><td>Q0CH0_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C1</td></tr>
<tr><td>Q0CH0_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C0</td></tr>
<tr><td>Q0CH0_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>Q0CH0_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C4</td></tr>
<tr><td>Q0CH0_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>Q0CH0_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDRX0</td><td>output</td><td>TCELL9:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX1</td><td>output</td><td>TCELL9:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX10</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX11</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX12</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX13</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX14</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX15</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX16</td><td>output</td><td>TCELL8:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX17</td><td>output</td><td>TCELL8:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX18</td><td>output</td><td>TCELL8:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX19</td><td>output</td><td>TCELL8:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX2</td><td>output</td><td>TCELL9:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX20</td><td>output</td><td>TCELL8:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX21</td><td>output</td><td>TCELL8:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX22</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX23</td><td>output</td><td>TCELL7:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX24</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX25</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX26</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX27</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX28</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX29</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX3</td><td>output</td><td>TCELL9:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX30</td><td>output</td><td>TCELL7:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX31</td><td>output</td><td>TCELL7:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX32</td><td>output</td><td>TCELL7:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX33</td><td>output</td><td>TCELL7:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX34</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX35</td><td>output</td><td>TCELL7:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX36</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX37</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX38</td><td>output</td><td>TCELL6:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX39</td><td>output</td><td>TCELL6:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX4</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX40</td><td>output</td><td>TCELL7:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX41</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX42</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX43</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX44</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX45</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX46</td><td>output</td><td>TCELL6:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX47</td><td>output</td><td>TCELL6:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX5</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX6</td><td>output</td><td>TCELL8:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX7</td><td>output</td><td>TCELL8:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX8</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX9</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>Q0CH0_FDTX0</td><td>input</td><td>TCELL8:IMUX_A7</td></tr>
<tr><td>Q0CH0_FDTX1</td><td>input</td><td>TCELL8:IMUX_A6</td></tr>
<tr><td>Q0CH0_FDTX10</td><td>input</td><td>TCELL8:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX11</td><td>input</td><td>TCELL8:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX12</td><td>input</td><td>TCELL7:IMUX_C7</td></tr>
<tr><td>Q0CH0_FDTX13</td><td>input</td><td>TCELL7:IMUX_C6</td></tr>
<tr><td>Q0CH0_FDTX14</td><td>input</td><td>TCELL8:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX15</td><td>input</td><td>TCELL8:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX16</td><td>input</td><td>TCELL8:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX17</td><td>input</td><td>TCELL8:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX18</td><td>input</td><td>TCELL7:IMUX_B7</td></tr>
<tr><td>Q0CH0_FDTX19</td><td>input</td><td>TCELL7:IMUX_B6</td></tr>
<tr><td>Q0CH0_FDTX2</td><td>input</td><td>TCELL8:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX20</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX21</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX22</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX23</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX24</td><td>input</td><td>TCELL7:IMUX_A7</td></tr>
<tr><td>Q0CH0_FDTX25</td><td>input</td><td>TCELL7:IMUX_A6</td></tr>
<tr><td>Q0CH0_FDTX26</td><td>input</td><td>TCELL7:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX27</td><td>input</td><td>TCELL7:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX28</td><td>input</td><td>TCELL7:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX29</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX3</td><td>input</td><td>TCELL8:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX30</td><td>input</td><td>TCELL6:IMUX_D7</td></tr>
<tr><td>Q0CH0_FDTX31</td><td>input</td><td>TCELL6:IMUX_D6</td></tr>
<tr><td>Q0CH0_FDTX32</td><td>input</td><td>TCELL7:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX33</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>Q0CH0_FDTX34</td><td>input</td><td>TCELL7:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX35</td><td>input</td><td>TCELL7:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX36</td><td>input</td><td>TCELL6:IMUX_C7</td></tr>
<tr><td>Q0CH0_FDTX37</td><td>input</td><td>TCELL6:IMUX_C6</td></tr>
<tr><td>Q0CH0_FDTX38</td><td>input</td><td>TCELL7:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX39</td><td>input</td><td>TCELL7:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX4</td><td>input</td><td>TCELL8:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX40</td><td>input</td><td>TCELL7:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX41</td><td>input</td><td>TCELL7:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX42</td><td>input</td><td>TCELL6:IMUX_B7</td></tr>
<tr><td>Q0CH0_FDTX43</td><td>input</td><td>TCELL6:IMUX_B6</td></tr>
<tr><td>Q0CH0_FDTX44</td><td>input</td><td>TCELL7:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX45</td><td>input</td><td>TCELL7:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX46</td><td>input</td><td>TCELL7:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX47</td><td>input</td><td>TCELL7:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX48</td><td>input</td><td>TCELL6:IMUX_A7</td></tr>
<tr><td>Q0CH0_FDTX49</td><td>input</td><td>TCELL6:IMUX_A6</td></tr>
<tr><td>Q0CH0_FDTX5</td><td>input</td><td>TCELL8:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX6</td><td>input</td><td>TCELL7:IMUX_D7</td></tr>
<tr><td>Q0CH0_FDTX7</td><td>input</td><td>TCELL7:IMUX_D6</td></tr>
<tr><td>Q0CH0_FDTX8</td><td>input</td><td>TCELL8:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX9</td><td>input</td><td>TCELL8:IMUX_C2</td></tr>
<tr><td>Q0CH0_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FSCCOVERRUN</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>Q0CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>Q0CH0_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q1</td></tr>
<tr><td>Q0CH0_FSLSM</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>Q0CH0_FSPCIECON</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>Q0CH0_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>Q0CH0_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>Q0CH0_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>Q0CH0_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>Q0CH0_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>Q0CH0_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>Q0CH1_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>Q0CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A1</td></tr>
<tr><td>Q0CH1_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE0</td></tr>
<tr><td>Q0CH1_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE0</td></tr>
<tr><td>Q0CH1_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>Q0CH1_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D3</td></tr>
<tr><td>Q0CH1_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A5</td></tr>
<tr><td>Q0CH1_FCRATE0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>Q0CH1_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>Q0CH1_FCRATE2</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
<tr><td>Q0CH1_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C1</td></tr>
<tr><td>Q0CH1_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>Q0CH1_FCTMRSTART</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>Q0CH1_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
<tr><td>Q0CH1_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C5</td></tr>
<tr><td>Q0CH1_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C4</td></tr>
<tr><td>Q0CH1_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C3</td></tr>
<tr><td>Q0CH1_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>Q0CH1_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>Q0CH1_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDRX0</td><td>output</td><td>TCELL12:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX1</td><td>output</td><td>TCELL12:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX10</td><td>output</td><td>TCELL12:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX11</td><td>output</td><td>TCELL12:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX12</td><td>output</td><td>TCELL12:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX13</td><td>output</td><td>TCELL12:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX14</td><td>output</td><td>TCELL12:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX15</td><td>output</td><td>TCELL12:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX16</td><td>output</td><td>TCELL11:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX17</td><td>output</td><td>TCELL11:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX18</td><td>output</td><td>TCELL11:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX19</td><td>output</td><td>TCELL11:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX2</td><td>output</td><td>TCELL12:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX20</td><td>output</td><td>TCELL11:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX21</td><td>output</td><td>TCELL11:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX22</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX23</td><td>output</td><td>TCELL10:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX24</td><td>output</td><td>TCELL11:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX25</td><td>output</td><td>TCELL11:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX26</td><td>output</td><td>TCELL11:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX27</td><td>output</td><td>TCELL11:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX28</td><td>output</td><td>TCELL11:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX29</td><td>output</td><td>TCELL11:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX3</td><td>output</td><td>TCELL12:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX30</td><td>output</td><td>TCELL10:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX31</td><td>output</td><td>TCELL10:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX32</td><td>output</td><td>TCELL10:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX33</td><td>output</td><td>TCELL10:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX34</td><td>output</td><td>TCELL10:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX35</td><td>output</td><td>TCELL10:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX36</td><td>output</td><td>TCELL10:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX37</td><td>output</td><td>TCELL10:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX38</td><td>output</td><td>TCELL9:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX39</td><td>output</td><td>TCELL9:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX4</td><td>output</td><td>TCELL12:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX40</td><td>output</td><td>TCELL10:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX41</td><td>output</td><td>TCELL10:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX42</td><td>output</td><td>TCELL10:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX43</td><td>output</td><td>TCELL10:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX44</td><td>output</td><td>TCELL10:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX45</td><td>output</td><td>TCELL10:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX46</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX47</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX5</td><td>output</td><td>TCELL12:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX6</td><td>output</td><td>TCELL12:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX7</td><td>output</td><td>TCELL12:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX8</td><td>output</td><td>TCELL12:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX9</td><td>output</td><td>TCELL12:OUT_F6</td></tr>
<tr><td>Q0CH1_FDTX0</td><td>input</td><td>TCELL11:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX1</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX10</td><td>input</td><td>TCELL10:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX11</td><td>input</td><td>TCELL10:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX12</td><td>input</td><td>TCELL10:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX13</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX14</td><td>input</td><td>TCELL9:IMUX_C7</td></tr>
<tr><td>Q0CH1_FDTX15</td><td>input</td><td>TCELL9:IMUX_C6</td></tr>
<tr><td>Q0CH1_FDTX16</td><td>input</td><td>TCELL10:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX17</td><td>input</td><td>TCELL10:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX18</td><td>input</td><td>TCELL10:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX19</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX2</td><td>input</td><td>TCELL10:IMUX_A7</td></tr>
<tr><td>Q0CH1_FDTX20</td><td>input</td><td>TCELL9:IMUX_B7</td></tr>
<tr><td>Q0CH1_FDTX21</td><td>input</td><td>TCELL9:IMUX_B6</td></tr>
<tr><td>Q0CH1_FDTX22</td><td>input</td><td>TCELL10:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX23</td><td>input</td><td>TCELL10:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX24</td><td>input</td><td>TCELL10:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX25</td><td>input</td><td>TCELL10:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX26</td><td>input</td><td>TCELL9:IMUX_A7</td></tr>
<tr><td>Q0CH1_FDTX27</td><td>input</td><td>TCELL9:IMUX_A6</td></tr>
<tr><td>Q0CH1_FDTX28</td><td>input</td><td>TCELL9:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX29</td><td>input</td><td>TCELL9:IMUX_D2</td></tr>
<tr><td>Q0CH1_FDTX3</td><td>input</td><td>TCELL10:IMUX_A6</td></tr>
<tr><td>Q0CH1_FDTX30</td><td>input</td><td>TCELL9:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX31</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>Q0CH1_FDTX32</td><td>input</td><td>TCELL8:IMUX_D7</td></tr>
<tr><td>Q0CH1_FDTX33</td><td>input</td><td>TCELL8:IMUX_D6</td></tr>
<tr><td>Q0CH1_FDTX34</td><td>input</td><td>TCELL9:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX35</td><td>input</td><td>TCELL9:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX36</td><td>input</td><td>TCELL9:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX37</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX38</td><td>input</td><td>TCELL8:IMUX_C7</td></tr>
<tr><td>Q0CH1_FDTX39</td><td>input</td><td>TCELL8:IMUX_C6</td></tr>
<tr><td>Q0CH1_FDTX4</td><td>input</td><td>TCELL10:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX40</td><td>input</td><td>TCELL9:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX41</td><td>input</td><td>TCELL9:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX42</td><td>input</td><td>TCELL9:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX43</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX44</td><td>input</td><td>TCELL8:IMUX_B7</td></tr>
<tr><td>Q0CH1_FDTX45</td><td>input</td><td>TCELL8:IMUX_B6</td></tr>
<tr><td>Q0CH1_FDTX46</td><td>input</td><td>TCELL9:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX47</td><td>input</td><td>TCELL9:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX48</td><td>input</td><td>TCELL9:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX49</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX5</td><td>input</td><td>TCELL10:IMUX_D2</td></tr>
<tr><td>Q0CH1_FDTX6</td><td>input</td><td>TCELL10:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX7</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>Q0CH1_FDTX8</td><td>input</td><td>TCELL9:IMUX_D7</td></tr>
<tr><td>Q0CH1_FDTX9</td><td>input</td><td>TCELL9:IMUX_D6</td></tr>
<tr><td>Q0CH1_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FSCCOVERRUN</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>Q0CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>Q0CH1_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q2</td></tr>
<tr><td>Q0CH1_FSLSM</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>Q0CH1_FSPCIECON</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>Q0CH1_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>Q0CH1_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>Q0CH1_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>Q0CH1_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>Q0CH1_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>Q0CH1_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>Q0CH2_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>Q0CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A2</td></tr>
<tr><td>Q0CH2_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE1</td></tr>
<tr><td>Q0CH2_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE1</td></tr>
<tr><td>Q0CH2_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>Q0CH2_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D4</td></tr>
<tr><td>Q0CH2_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B0</td></tr>
<tr><td>Q0CH2_FCRATE0</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>Q0CH2_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>Q0CH2_FCRATE2</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>Q0CH2_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C2</td></tr>
<tr><td>Q0CH2_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>Q0CH2_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
<tr><td>Q0CH2_FCTMRSTOP</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>Q0CH2_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D2</td></tr>
<tr><td>Q0CH2_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D1</td></tr>
<tr><td>Q0CH2_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D0</td></tr>
<tr><td>Q0CH2_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>Q0CH2_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>Q0CH2_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDRX0</td><td>output</td><td>TCELL15:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX1</td><td>output</td><td>TCELL15:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX10</td><td>output</td><td>TCELL15:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX11</td><td>output</td><td>TCELL15:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX12</td><td>output</td><td>TCELL15:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX13</td><td>output</td><td>TCELL15:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX14</td><td>output</td><td>TCELL15:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX15</td><td>output</td><td>TCELL15:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX16</td><td>output</td><td>TCELL14:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX17</td><td>output</td><td>TCELL14:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX18</td><td>output</td><td>TCELL14:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX19</td><td>output</td><td>TCELL14:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX2</td><td>output</td><td>TCELL15:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX20</td><td>output</td><td>TCELL14:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX21</td><td>output</td><td>TCELL14:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX22</td><td>output</td><td>TCELL14:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX23</td><td>output</td><td>TCELL14:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX24</td><td>output</td><td>TCELL14:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX25</td><td>output</td><td>TCELL14:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX26</td><td>output</td><td>TCELL14:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX27</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX28</td><td>output</td><td>TCELL14:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX29</td><td>output</td><td>TCELL14:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX3</td><td>output</td><td>TCELL15:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX30</td><td>output</td><td>TCELL14:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX31</td><td>output</td><td>TCELL14:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX32</td><td>output</td><td>TCELL13:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX33</td><td>output</td><td>TCELL13:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX34</td><td>output</td><td>TCELL13:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX35</td><td>output</td><td>TCELL13:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX36</td><td>output</td><td>TCELL13:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX37</td><td>output</td><td>TCELL13:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX38</td><td>output</td><td>TCELL13:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX39</td><td>output</td><td>TCELL13:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX4</td><td>output</td><td>TCELL15:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX40</td><td>output</td><td>TCELL13:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX41</td><td>output</td><td>TCELL13:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX42</td><td>output</td><td>TCELL13:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX43</td><td>output</td><td>TCELL13:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX44</td><td>output</td><td>TCELL13:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX45</td><td>output</td><td>TCELL13:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX46</td><td>output</td><td>TCELL13:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX47</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX5</td><td>output</td><td>TCELL15:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX6</td><td>output</td><td>TCELL15:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX7</td><td>output</td><td>TCELL15:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX8</td><td>output</td><td>TCELL15:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX9</td><td>output</td><td>TCELL15:OUT_F6</td></tr>
<tr><td>Q0CH2_FDTX0</td><td>input</td><td>TCELL13:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX1</td><td>input</td><td>TCELL13:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX10</td><td>input</td><td>TCELL12:IMUX_D1</td></tr>
<tr><td>Q0CH2_FDTX11</td><td>input</td><td>TCELL12:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDTX12</td><td>input</td><td>TCELL12:IMUX_C5</td></tr>
<tr><td>Q0CH2_FDTX13</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>Q0CH2_FDTX14</td><td>input</td><td>TCELL12:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX15</td><td>input</td><td>TCELL12:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX16</td><td>input</td><td>TCELL12:IMUX_C1</td></tr>
<tr><td>Q0CH2_FDTX17</td><td>input</td><td>TCELL12:IMUX_C0</td></tr>
<tr><td>Q0CH2_FDTX18</td><td>input</td><td>TCELL12:IMUX_B5</td></tr>
<tr><td>Q0CH2_FDTX19</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDTX2</td><td>input</td><td>TCELL13:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX20</td><td>input</td><td>TCELL12:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX21</td><td>input</td><td>TCELL12:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX22</td><td>input</td><td>TCELL12:IMUX_B1</td></tr>
<tr><td>Q0CH2_FDTX23</td><td>input</td><td>TCELL12:IMUX_B0</td></tr>
<tr><td>Q0CH2_FDTX24</td><td>input</td><td>TCELL12:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX25</td><td>input</td><td>TCELL12:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX26</td><td>input</td><td>TCELL12:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX27</td><td>input</td><td>TCELL12:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX28</td><td>input</td><td>TCELL12:IMUX_A1</td></tr>
<tr><td>Q0CH2_FDTX29</td><td>input</td><td>TCELL12:IMUX_A0</td></tr>
<tr><td>Q0CH2_FDTX3</td><td>input</td><td>TCELL13:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX30</td><td>input</td><td>TCELL11:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX31</td><td>input</td><td>TCELL11:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDTX32</td><td>input</td><td>TCELL11:IMUX_D1</td></tr>
<tr><td>Q0CH2_FDTX33</td><td>input</td><td>TCELL11:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDTX34</td><td>input</td><td>TCELL10:IMUX_D7</td></tr>
<tr><td>Q0CH2_FDTX35</td><td>input</td><td>TCELL10:IMUX_D6</td></tr>
<tr><td>Q0CH2_FDTX36</td><td>input</td><td>TCELL11:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX37</td><td>input</td><td>TCELL11:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX38</td><td>input</td><td>TCELL11:IMUX_C1</td></tr>
<tr><td>Q0CH2_FDTX39</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>Q0CH2_FDTX4</td><td>input</td><td>TCELL13:IMUX_A1</td></tr>
<tr><td>Q0CH2_FDTX40</td><td>input</td><td>TCELL10:IMUX_C7</td></tr>
<tr><td>Q0CH2_FDTX41</td><td>input</td><td>TCELL10:IMUX_C6</td></tr>
<tr><td>Q0CH2_FDTX42</td><td>input</td><td>TCELL11:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX43</td><td>input</td><td>TCELL11:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX44</td><td>input</td><td>TCELL11:IMUX_B1</td></tr>
<tr><td>Q0CH2_FDTX45</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>Q0CH2_FDTX46</td><td>input</td><td>TCELL10:IMUX_B7</td></tr>
<tr><td>Q0CH2_FDTX47</td><td>input</td><td>TCELL10:IMUX_B6</td></tr>
<tr><td>Q0CH2_FDTX48</td><td>input</td><td>TCELL11:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX49</td><td>input</td><td>TCELL11:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX5</td><td>input</td><td>TCELL13:IMUX_A0</td></tr>
<tr><td>Q0CH2_FDTX6</td><td>input</td><td>TCELL12:IMUX_D5</td></tr>
<tr><td>Q0CH2_FDTX7</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>Q0CH2_FDTX8</td><td>input</td><td>TCELL12:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX9</td><td>input</td><td>TCELL12:IMUX_D2</td></tr>
<tr><td>Q0CH2_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>Q0CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>Q0CH2_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q3</td></tr>
<tr><td>Q0CH2_FSLSM</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>Q0CH2_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>Q0CH2_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>Q0CH2_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>Q0CH2_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>Q0CH2_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>Q0CH2_FSSKPADDED</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>Q0CH2_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>Q0CH3_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>Q0CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A3</td></tr>
<tr><td>Q0CH3_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE2</td></tr>
<tr><td>Q0CH3_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE2</td></tr>
<tr><td>Q0CH3_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>Q0CH3_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D5</td></tr>
<tr><td>Q0CH3_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B5</td></tr>
<tr><td>Q0CH3_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B1</td></tr>
<tr><td>Q0CH3_FCRATE0</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>Q0CH3_FCRATE1</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>Q0CH3_FCRATE2</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>Q0CH3_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C3</td></tr>
<tr><td>Q0CH3_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>Q0CH3_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
<tr><td>Q0CH3_FCTMRSTOP</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
<tr><td>Q0CH3_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D5</td></tr>
<tr><td>Q0CH3_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D4</td></tr>
<tr><td>Q0CH3_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D3</td></tr>
<tr><td>Q0CH3_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>Q0CH3_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>Q0CH3_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDRX0</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX1</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX10</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX11</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX12</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX13</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX14</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX15</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX16</td><td>output</td><td>TCELL17:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX17</td><td>output</td><td>TCELL17:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX18</td><td>output</td><td>TCELL17:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX19</td><td>output</td><td>TCELL17:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX2</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX20</td><td>output</td><td>TCELL17:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX21</td><td>output</td><td>TCELL17:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX22</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX23</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX24</td><td>output</td><td>TCELL17:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX25</td><td>output</td><td>TCELL17:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX26</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX27</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX28</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX29</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX3</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX30</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX31</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX32</td><td>output</td><td>TCELL16:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX33</td><td>output</td><td>TCELL16:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX34</td><td>output</td><td>TCELL16:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX35</td><td>output</td><td>TCELL16:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX36</td><td>output</td><td>TCELL16:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX37</td><td>output</td><td>TCELL16:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX38</td><td>output</td><td>TCELL16:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX39</td><td>output</td><td>TCELL16:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX4</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX40</td><td>output</td><td>TCELL16:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX41</td><td>output</td><td>TCELL16:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX42</td><td>output</td><td>TCELL16:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX43</td><td>output</td><td>TCELL16:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX44</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX45</td><td>output</td><td>TCELL16:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX46</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX47</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX5</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX6</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX7</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX8</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX9</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDTX0</td><td>input</td><td>TCELL15:IMUX_B1</td></tr>
<tr><td>Q0CH3_FDTX1</td><td>input</td><td>TCELL15:IMUX_B0</td></tr>
<tr><td>Q0CH3_FDTX10</td><td>input</td><td>TCELL14:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX11</td><td>input</td><td>TCELL14:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX12</td><td>input</td><td>TCELL14:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDTX13</td><td>input</td><td>TCELL14:IMUX_D0</td></tr>
<tr><td>Q0CH3_FDTX14</td><td>input</td><td>TCELL14:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX15</td><td>input</td><td>TCELL14:IMUX_C4</td></tr>
<tr><td>Q0CH3_FDTX16</td><td>input</td><td>TCELL14:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX17</td><td>input</td><td>TCELL14:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX18</td><td>input</td><td>TCELL14:IMUX_C1</td></tr>
<tr><td>Q0CH3_FDTX19</td><td>input</td><td>TCELL14:IMUX_C0</td></tr>
<tr><td>Q0CH3_FDTX2</td><td>input</td><td>TCELL15:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX20</td><td>input</td><td>TCELL14:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX21</td><td>input</td><td>TCELL14:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX22</td><td>input</td><td>TCELL14:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX23</td><td>input</td><td>TCELL14:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX24</td><td>input</td><td>TCELL14:IMUX_B1</td></tr>
<tr><td>Q0CH3_FDTX25</td><td>input</td><td>TCELL14:IMUX_B0</td></tr>
<tr><td>Q0CH3_FDTX26</td><td>input</td><td>TCELL14:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX27</td><td>input</td><td>TCELL14:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX28</td><td>input</td><td>TCELL14:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX29</td><td>input</td><td>TCELL14:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX3</td><td>input</td><td>TCELL15:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX30</td><td>input</td><td>TCELL14:IMUX_A1</td></tr>
<tr><td>Q0CH3_FDTX31</td><td>input</td><td>TCELL14:IMUX_A0</td></tr>
<tr><td>Q0CH3_FDTX32</td><td>input</td><td>TCELL13:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX33</td><td>input</td><td>TCELL13:IMUX_D4</td></tr>
<tr><td>Q0CH3_FDTX34</td><td>input</td><td>TCELL13:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX35</td><td>input</td><td>TCELL13:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX36</td><td>input</td><td>TCELL13:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDTX37</td><td>input</td><td>TCELL13:IMUX_D0</td></tr>
<tr><td>Q0CH3_FDTX38</td><td>input</td><td>TCELL13:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX39</td><td>input</td><td>TCELL13:IMUX_C4</td></tr>
<tr><td>Q0CH3_FDTX4</td><td>input</td><td>TCELL15:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX40</td><td>input</td><td>TCELL13:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX41</td><td>input</td><td>TCELL13:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX42</td><td>input</td><td>TCELL13:IMUX_C1</td></tr>
<tr><td>Q0CH3_FDTX43</td><td>input</td><td>TCELL13:IMUX_C0</td></tr>
<tr><td>Q0CH3_FDTX44</td><td>input</td><td>TCELL13:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX45</td><td>input</td><td>TCELL13:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX46</td><td>input</td><td>TCELL13:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX47</td><td>input</td><td>TCELL13:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX48</td><td>input</td><td>TCELL13:IMUX_B1</td></tr>
<tr><td>Q0CH3_FDTX49</td><td>input</td><td>TCELL13:IMUX_B0</td></tr>
<tr><td>Q0CH3_FDTX5</td><td>input</td><td>TCELL15:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX6</td><td>input</td><td>TCELL15:IMUX_A1</td></tr>
<tr><td>Q0CH3_FDTX7</td><td>input</td><td>TCELL15:IMUX_A0</td></tr>
<tr><td>Q0CH3_FDTX8</td><td>input</td><td>TCELL14:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX9</td><td>input</td><td>TCELL14:IMUX_D4</td></tr>
<tr><td>Q0CH3_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL5:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>Q0CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>Q0CH3_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q4</td></tr>
<tr><td>Q0CH3_FSLSM</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>Q0CH3_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>Q0CH3_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>Q0CH3_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>Q0CH3_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>Q0CH3_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>Q0CH3_FSSKPADDED</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>Q0CH3_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>Q0D0_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR0</td></tr>
<tr><td>Q0D0_FSDE</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>Q0D0_FSDM</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>Q0D1_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR1</td></tr>
<tr><td>Q0D1_FSDE</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>Q0D1_FSDM</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>Q0P_CORERRIN</td><td>input</td><td>TCELL46:IMUX_A5</td></tr>
<tr><td>Q0P_CORERROUT</td><td>output</td><td>TCELL41:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT0</td><td>output</td><td>TCELL43:OUT_F4</td></tr>
<tr><td>Q0P_DBGDATOUT1</td><td>output</td><td>TCELL43:OUT_F7</td></tr>
<tr><td>Q0P_DBGDATOUT10</td><td>output</td><td>TCELL43:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT11</td><td>output</td><td>TCELL43:OUT_Q2</td></tr>
<tr><td>Q0P_DBGDATOUT12</td><td>output</td><td>TCELL42:OUT_Q6</td></tr>
<tr><td>Q0P_DBGDATOUT13</td><td>output</td><td>TCELL43:OUT_F6</td></tr>
<tr><td>Q0P_DBGDATOUT14</td><td>output</td><td>TCELL43:OUT_F1</td></tr>
<tr><td>Q0P_DBGDATOUT15</td><td>output</td><td>TCELL43:OUT_Q5</td></tr>
<tr><td>Q0P_DBGDATOUT2</td><td>output</td><td>TCELL43:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT3</td><td>output</td><td>TCELL43:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT4</td><td>output</td><td>TCELL43:OUT_F2</td></tr>
<tr><td>Q0P_DBGDATOUT5</td><td>output</td><td>TCELL42:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT6</td><td>output</td><td>TCELL42:OUT_Q7</td></tr>
<tr><td>Q0P_DBGDATOUT7</td><td>output</td><td>TCELL42:OUT_Q3</td></tr>
<tr><td>Q0P_DBGDATOUT8</td><td>output</td><td>TCELL42:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT9</td><td>output</td><td>TCELL43:OUT_F3</td></tr>
<tr><td>Q0P_FTLERROUT</td><td>output</td><td>TCELL40:OUT_Q4</td></tr>
<tr><td>Q0P_FUNCPWRSTATE0</td><td>output</td><td>TCELL41:OUT_F3</td></tr>
<tr><td>Q0P_FUNCPWRSTATE1</td><td>output</td><td>TCELL41:OUT_F1</td></tr>
<tr><td>Q0P_FUNCPWRSTATE2</td><td>output</td><td>TCELL41:OUT_Q0</td></tr>
<tr><td>Q0P_FUNCSTS0</td><td>output</td><td>TCELL41:OUT_Q3</td></tr>
<tr><td>Q0P_FUNCSTS1</td><td>output</td><td>TCELL41:OUT_F6</td></tr>
<tr><td>Q0P_FUNCSTS2</td><td>output</td><td>TCELL40:OUT_Q7</td></tr>
<tr><td>Q0P_FUNCSTS3</td><td>output</td><td>TCELL41:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTACK</td><td>output</td><td>TCELL41:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES0</td><td>output</td><td>TCELL35:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES1</td><td>output</td><td>TCELL35:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES10</td><td>output</td><td>TCELL39:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES100</td><td>output</td><td>TCELL35:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES101</td><td>output</td><td>TCELL31:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES102</td><td>output</td><td>TCELL31:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES103</td><td>output</td><td>TCELL31:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES104</td><td>output</td><td>TCELL31:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES105</td><td>output</td><td>TCELL32:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES106</td><td>output</td><td>TCELL32:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES107</td><td>output</td><td>TCELL31:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES108</td><td>output</td><td>TCELL31:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES109</td><td>output</td><td>TCELL30:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES11</td><td>output</td><td>TCELL36:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES110</td><td>output</td><td>TCELL31:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES111</td><td>output</td><td>TCELL31:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES112</td><td>output</td><td>TCELL30:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES113</td><td>output</td><td>TCELL30:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES114</td><td>output</td><td>TCELL30:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES115</td><td>output</td><td>TCELL30:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES116</td><td>output</td><td>TCELL30:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES117</td><td>output</td><td>TCELL30:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES118</td><td>output</td><td>TCELL30:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES119</td><td>output</td><td>TCELL31:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES12</td><td>output</td><td>TCELL39:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES120</td><td>output</td><td>TCELL34:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES121</td><td>output</td><td>TCELL37:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES122</td><td>output</td><td>TCELL36:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES123</td><td>output</td><td>TCELL36:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES124</td><td>output</td><td>TCELL43:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES125</td><td>output</td><td>TCELL31:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES126</td><td>output</td><td>TCELL31:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES127</td><td>output</td><td>TCELL31:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES13</td><td>output</td><td>TCELL37:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES14</td><td>output</td><td>TCELL36:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES15</td><td>output</td><td>TCELL37:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES16</td><td>output</td><td>TCELL39:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES17</td><td>output</td><td>TCELL38:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES18</td><td>output</td><td>TCELL40:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES19</td><td>output</td><td>TCELL39:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES2</td><td>output</td><td>TCELL35:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES20</td><td>output</td><td>TCELL38:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES21</td><td>output</td><td>TCELL40:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES22</td><td>output</td><td>TCELL39:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES23</td><td>output</td><td>TCELL38:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES24</td><td>output</td><td>TCELL40:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES25</td><td>output</td><td>TCELL40:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES26</td><td>output</td><td>TCELL40:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES27</td><td>output</td><td>TCELL40:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES28</td><td>output</td><td>TCELL40:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES29</td><td>output</td><td>TCELL39:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES3</td><td>output</td><td>TCELL36:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES30</td><td>output</td><td>TCELL35:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES31</td><td>output</td><td>TCELL38:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES32</td><td>output</td><td>TCELL36:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES33</td><td>output</td><td>TCELL36:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES34</td><td>output</td><td>TCELL36:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES35</td><td>output</td><td>TCELL37:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES36</td><td>output</td><td>TCELL37:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES37</td><td>output</td><td>TCELL36:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES38</td><td>output</td><td>TCELL35:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES39</td><td>output</td><td>TCELL39:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES4</td><td>output</td><td>TCELL36:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES40</td><td>output</td><td>TCELL38:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES41</td><td>output</td><td>TCELL39:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES42</td><td>output</td><td>TCELL39:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES43</td><td>output</td><td>TCELL39:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES44</td><td>output</td><td>TCELL38:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES45</td><td>output</td><td>TCELL38:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES46</td><td>output</td><td>TCELL38:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES47</td><td>output</td><td>TCELL37:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES48</td><td>output</td><td>TCELL36:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES49</td><td>output</td><td>TCELL38:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES5</td><td>output</td><td>TCELL36:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES50</td><td>output</td><td>TCELL37:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES51</td><td>output</td><td>TCELL37:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES52</td><td>output</td><td>TCELL39:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES53</td><td>output</td><td>TCELL38:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES54</td><td>output</td><td>TCELL38:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES55</td><td>output</td><td>TCELL36:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES56</td><td>output</td><td>TCELL38:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES57</td><td>output</td><td>TCELL39:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES58</td><td>output</td><td>TCELL38:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES59</td><td>output</td><td>TCELL37:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES6</td><td>output</td><td>TCELL37:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES60</td><td>output</td><td>TCELL37:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES61</td><td>output</td><td>TCELL38:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES62</td><td>output</td><td>TCELL39:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES63</td><td>output</td><td>TCELL37:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES64</td><td>output</td><td>TCELL32:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES65</td><td>output</td><td>TCELL33:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES66</td><td>output</td><td>TCELL32:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES67</td><td>output</td><td>TCELL31:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES68</td><td>output</td><td>TCELL32:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES69</td><td>output</td><td>TCELL33:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES7</td><td>output</td><td>TCELL39:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES70</td><td>output</td><td>TCELL32:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES71</td><td>output</td><td>TCELL32:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES72</td><td>output</td><td>TCELL31:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES73</td><td>output</td><td>TCELL32:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES74</td><td>output</td><td>TCELL32:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES75</td><td>output</td><td>TCELL32:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES76</td><td>output</td><td>TCELL31:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES77</td><td>output</td><td>TCELL33:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES78</td><td>output</td><td>TCELL33:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES79</td><td>output</td><td>TCELL31:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES8</td><td>output</td><td>TCELL38:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES80</td><td>output</td><td>TCELL35:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES81</td><td>output</td><td>TCELL35:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES82</td><td>output</td><td>TCELL36:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES83</td><td>output</td><td>TCELL35:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES84</td><td>output</td><td>TCELL34:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES85</td><td>output</td><td>TCELL34:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES86</td><td>output</td><td>TCELL34:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES87</td><td>output</td><td>TCELL34:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES88</td><td>output</td><td>TCELL33:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES89</td><td>output</td><td>TCELL33:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES9</td><td>output</td><td>TCELL39:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES90</td><td>output</td><td>TCELL32:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES91</td><td>output</td><td>TCELL32:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES92</td><td>output</td><td>TCELL33:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES93</td><td>output</td><td>TCELL32:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES94</td><td>output</td><td>TCELL33:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES95</td><td>output</td><td>TCELL33:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES96</td><td>output</td><td>TCELL35:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES97</td><td>output</td><td>TCELL36:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES98</td><td>output</td><td>TCELL36:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES99</td><td>output</td><td>TCELL35:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPEOP</td><td>output</td><td>TCELL35:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPRDY</td><td>input</td><td>TCELL45:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTCOMPSOP</td><td>output</td><td>TCELL34:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPVLD</td><td>output</td><td>TCELL34:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTRBVLD0</td><td>output</td><td>TCELL35:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTRBVLD1</td><td>output</td><td>TCELL34:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTRBVLD2</td><td>output</td><td>TCELL35:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTRBVLD3</td><td>output</td><td>TCELL34:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTRBVLD4</td><td>output</td><td>TCELL34:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTRBVLD5</td><td>output</td><td>TCELL35:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTRBVLD6</td><td>output</td><td>TCELL34:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTRBVLD7</td><td>output</td><td>TCELL34:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTREJ</td><td>output</td><td>TCELL41:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTREQ</td><td>input</td><td>TCELL41:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQATTR0</td><td>input</td><td>TCELL45:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQATTR1</td><td>input</td><td>TCELL45:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQATTR2</td><td>input</td><td>TCELL46:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES0</td><td>input</td><td>TCELL44:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES1</td><td>input</td><td>TCELL43:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES10</td><td>input</td><td>TCELL43:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES100</td><td>input</td><td>TCELL39:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES101</td><td>input</td><td>TCELL39:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES102</td><td>input</td><td>TCELL39:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES103</td><td>input</td><td>TCELL39:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES104</td><td>input</td><td>TCELL39:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES105</td><td>input</td><td>TCELL39:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES106</td><td>input</td><td>TCELL39:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES107</td><td>input</td><td>TCELL39:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES108</td><td>input</td><td>TCELL39:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES109</td><td>input</td><td>TCELL39:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES11</td><td>input</td><td>TCELL43:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES110</td><td>input</td><td>TCELL39:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES111</td><td>input</td><td>TCELL39:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES112</td><td>input</td><td>TCELL39:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES113</td><td>input</td><td>TCELL39:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES114</td><td>input</td><td>TCELL39:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES115</td><td>input</td><td>TCELL39:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES116</td><td>input</td><td>TCELL39:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES117</td><td>input</td><td>TCELL38:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES118</td><td>input</td><td>TCELL38:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES119</td><td>input</td><td>TCELL38:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES12</td><td>input</td><td>TCELL43:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES120</td><td>input</td><td>TCELL38:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES121</td><td>input</td><td>TCELL38:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES122</td><td>input</td><td>TCELL38:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES123</td><td>input</td><td>TCELL38:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES124</td><td>input</td><td>TCELL38:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES125</td><td>input</td><td>TCELL38:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES126</td><td>input</td><td>TCELL39:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES127</td><td>input</td><td>TCELL41:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES13</td><td>input</td><td>TCELL44:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES14</td><td>input</td><td>TCELL44:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES15</td><td>input</td><td>TCELL44:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES16</td><td>input</td><td>TCELL43:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES17</td><td>input</td><td>TCELL43:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES18</td><td>input</td><td>TCELL43:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES19</td><td>input</td><td>TCELL43:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES2</td><td>input</td><td>TCELL43:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES20</td><td>input</td><td>TCELL43:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES21</td><td>input</td><td>TCELL43:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES22</td><td>input</td><td>TCELL43:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES23</td><td>input</td><td>TCELL42:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES24</td><td>input</td><td>TCELL44:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES25</td><td>input</td><td>TCELL44:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES26</td><td>input</td><td>TCELL44:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES27</td><td>input</td><td>TCELL44:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES28</td><td>input</td><td>TCELL44:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES29</td><td>input</td><td>TCELL44:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES3</td><td>input</td><td>TCELL43:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES30</td><td>input</td><td>TCELL44:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES31</td><td>input</td><td>TCELL44:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES32</td><td>input</td><td>TCELL44:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES33</td><td>input</td><td>TCELL44:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES34</td><td>input</td><td>TCELL43:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES35</td><td>input</td><td>TCELL43:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES36</td><td>input</td><td>TCELL43:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES37</td><td>input</td><td>TCELL42:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES38</td><td>input</td><td>TCELL43:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES39</td><td>input</td><td>TCELL42:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES4</td><td>input</td><td>TCELL43:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES40</td><td>input</td><td>TCELL42:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES41</td><td>input</td><td>TCELL42:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES42</td><td>input</td><td>TCELL42:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES43</td><td>input</td><td>TCELL42:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES44</td><td>input</td><td>TCELL42:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES45</td><td>input</td><td>TCELL42:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES46</td><td>input</td><td>TCELL42:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES47</td><td>input</td><td>TCELL42:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES48</td><td>input</td><td>TCELL42:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES49</td><td>input</td><td>TCELL42:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES5</td><td>input</td><td>TCELL43:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES50</td><td>input</td><td>TCELL42:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES51</td><td>input</td><td>TCELL42:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES52</td><td>input</td><td>TCELL42:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES53</td><td>input</td><td>TCELL42:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES54</td><td>input</td><td>TCELL42:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES55</td><td>input</td><td>TCELL42:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES56</td><td>input</td><td>TCELL42:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES57</td><td>input</td><td>TCELL41:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES58</td><td>input</td><td>TCELL41:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES59</td><td>input</td><td>TCELL42:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES6</td><td>input</td><td>TCELL43:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES60</td><td>input</td><td>TCELL41:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES61</td><td>input</td><td>TCELL41:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES62</td><td>input</td><td>TCELL41:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES63</td><td>input</td><td>TCELL41:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES64</td><td>input</td><td>TCELL41:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES65</td><td>input</td><td>TCELL41:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES66</td><td>input</td><td>TCELL41:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES67</td><td>input</td><td>TCELL42:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES68</td><td>input</td><td>TCELL41:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES69</td><td>input</td><td>TCELL41:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES7</td><td>input</td><td>TCELL42:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES70</td><td>input</td><td>TCELL41:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES71</td><td>input</td><td>TCELL41:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES72</td><td>input</td><td>TCELL41:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES73</td><td>input</td><td>TCELL42:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES74</td><td>input</td><td>TCELL41:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES75</td><td>input</td><td>TCELL41:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES76</td><td>input</td><td>TCELL41:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES77</td><td>input</td><td>TCELL41:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES78</td><td>input</td><td>TCELL41:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES79</td><td>input</td><td>TCELL40:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES8</td><td>input</td><td>TCELL43:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES80</td><td>input</td><td>TCELL41:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES81</td><td>input</td><td>TCELL40:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES82</td><td>input</td><td>TCELL40:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES83</td><td>input</td><td>TCELL40:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES84</td><td>input</td><td>TCELL40:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES85</td><td>input</td><td>TCELL40:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES86</td><td>input</td><td>TCELL45:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES87</td><td>input</td><td>TCELL40:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES88</td><td>input</td><td>TCELL40:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES89</td><td>input</td><td>TCELL40:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES9</td><td>input</td><td>TCELL43:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES90</td><td>input</td><td>TCELL40:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES91</td><td>input</td><td>TCELL40:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES92</td><td>input</td><td>TCELL40:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES93</td><td>input</td><td>TCELL40:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES94</td><td>input</td><td>TCELL39:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES95</td><td>input</td><td>TCELL39:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES96</td><td>input</td><td>TCELL39:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES97</td><td>input</td><td>TCELL39:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES98</td><td>input</td><td>TCELL39:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES99</td><td>input</td><td>TCELL39:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQTPHPRESENT</td><td>input</td><td>TCELL47:IMUX_C7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG0</td><td>input</td><td>TCELL48:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG1</td><td>input</td><td>TCELL48:IMUX_A7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG2</td><td>input</td><td>TCELL48:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG3</td><td>input</td><td>TCELL48:IMUX_B7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG4</td><td>input</td><td>TCELL48:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG5</td><td>input</td><td>TCELL48:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG6</td><td>input</td><td>TCELL48:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG7</td><td>input</td><td>TCELL48:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE0</td><td>input</td><td>TCELL47:IMUX_D6</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE1</td><td>input</td><td>TCELL47:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTRERR</td><td>output</td><td>TCELL44:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG0</td><td>output</td><td>TCELL42:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTTAG1</td><td>output</td><td>TCELL42:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTTAG2</td><td>output</td><td>TCELL42:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTTAG3</td><td>output</td><td>TCELL42:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG4</td><td>output</td><td>TCELL42:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTWBVLD0</td><td>input</td><td>TCELL44:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTWBVLD1</td><td>input</td><td>TCELL43:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWBVLD2</td><td>input</td><td>TCELL43:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD3</td><td>input</td><td>TCELL44:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTWBVLD4</td><td>input</td><td>TCELL44:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTWBVLD5</td><td>input</td><td>TCELL44:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTWBVLD6</td><td>input</td><td>TCELL44:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD7</td><td>input</td><td>TCELL44:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTWDATVLD</td><td>input</td><td>TCELL44:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWEOP</td><td>input</td><td>TCELL44:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTWERR</td><td>input</td><td>TCELL44:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTWRDY</td><td>output</td><td>TCELL30:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTACK</td><td>input</td><td>TCELL38:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES0</td><td>input</td><td>TCELL38:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES1</td><td>input</td><td>TCELL38:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES10</td><td>input</td><td>TCELL38:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES100</td><td>input</td><td>TCELL35:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES101</td><td>input</td><td>TCELL36:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES102</td><td>input</td><td>TCELL36:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES103</td><td>input</td><td>TCELL36:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES104</td><td>input</td><td>TCELL33:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES105</td><td>input</td><td>TCELL33:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES106</td><td>input</td><td>TCELL33:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES107</td><td>input</td><td>TCELL46:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES108</td><td>input</td><td>TCELL45:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES109</td><td>input</td><td>TCELL45:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES11</td><td>input</td><td>TCELL38:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES110</td><td>input</td><td>TCELL45:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES111</td><td>input</td><td>TCELL45:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES112</td><td>input</td><td>TCELL45:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES113</td><td>input</td><td>TCELL45:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES114</td><td>input</td><td>TCELL45:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES115</td><td>input</td><td>TCELL45:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES116</td><td>input</td><td>TCELL45:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES117</td><td>input</td><td>TCELL45:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES118</td><td>input</td><td>TCELL45:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES119</td><td>input</td><td>TCELL45:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES12</td><td>input</td><td>TCELL37:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES120</td><td>input</td><td>TCELL38:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES121</td><td>input</td><td>TCELL33:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES122</td><td>input</td><td>TCELL45:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES123</td><td>input</td><td>TCELL45:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES124</td><td>input</td><td>TCELL45:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES125</td><td>input</td><td>TCELL45:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES126</td><td>input</td><td>TCELL45:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES127</td><td>input</td><td>TCELL45:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES13</td><td>input</td><td>TCELL37:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES14</td><td>input</td><td>TCELL37:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES15</td><td>input</td><td>TCELL37:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES16</td><td>input</td><td>TCELL37:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES17</td><td>input</td><td>TCELL37:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES18</td><td>input</td><td>TCELL37:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES19</td><td>input</td><td>TCELL37:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES2</td><td>input</td><td>TCELL38:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES20</td><td>input</td><td>TCELL37:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES21</td><td>input</td><td>TCELL37:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES22</td><td>input</td><td>TCELL37:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES23</td><td>input</td><td>TCELL37:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES24</td><td>input</td><td>TCELL37:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES25</td><td>input</td><td>TCELL37:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES26</td><td>input</td><td>TCELL37:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES27</td><td>input</td><td>TCELL37:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES28</td><td>input</td><td>TCELL36:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES29</td><td>input</td><td>TCELL36:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES3</td><td>input</td><td>TCELL38:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES30</td><td>input</td><td>TCELL36:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES31</td><td>input</td><td>TCELL36:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES32</td><td>input</td><td>TCELL36:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES33</td><td>input</td><td>TCELL36:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES34</td><td>input</td><td>TCELL36:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES35</td><td>input</td><td>TCELL36:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES36</td><td>input</td><td>TCELL36:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES37</td><td>input</td><td>TCELL36:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES38</td><td>input</td><td>TCELL36:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES39</td><td>input</td><td>TCELL36:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES4</td><td>input</td><td>TCELL38:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES40</td><td>input</td><td>TCELL36:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES41</td><td>input</td><td>TCELL36:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES42</td><td>input</td><td>TCELL36:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES43</td><td>input</td><td>TCELL36:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES44</td><td>input</td><td>TCELL36:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES45</td><td>input</td><td>TCELL36:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES46</td><td>input</td><td>TCELL36:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES47</td><td>input</td><td>TCELL36:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES48</td><td>input</td><td>TCELL35:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES49</td><td>input</td><td>TCELL35:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES5</td><td>input</td><td>TCELL38:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES50</td><td>input</td><td>TCELL35:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES51</td><td>input</td><td>TCELL35:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES52</td><td>input</td><td>TCELL35:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES53</td><td>input</td><td>TCELL35:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES54</td><td>input</td><td>TCELL35:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES55</td><td>input</td><td>TCELL35:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES56</td><td>input</td><td>TCELL35:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES57</td><td>input</td><td>TCELL35:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES58</td><td>input</td><td>TCELL35:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES59</td><td>input</td><td>TCELL35:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES6</td><td>input</td><td>TCELL38:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES60</td><td>input</td><td>TCELL35:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES61</td><td>input</td><td>TCELL35:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES62</td><td>input</td><td>TCELL35:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES63</td><td>input</td><td>TCELL35:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES64</td><td>input</td><td>TCELL35:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES65</td><td>input</td><td>TCELL35:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES66</td><td>input</td><td>TCELL35:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES67</td><td>input</td><td>TCELL35:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES68</td><td>input</td><td>TCELL34:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES69</td><td>input</td><td>TCELL34:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES7</td><td>input</td><td>TCELL38:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES70</td><td>input</td><td>TCELL34:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES71</td><td>input</td><td>TCELL34:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES72</td><td>input</td><td>TCELL34:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES73</td><td>input</td><td>TCELL34:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES74</td><td>input</td><td>TCELL34:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES75</td><td>input</td><td>TCELL34:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES76</td><td>input</td><td>TCELL34:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES77</td><td>input</td><td>TCELL34:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES78</td><td>input</td><td>TCELL34:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES79</td><td>input</td><td>TCELL34:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES8</td><td>input</td><td>TCELL38:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES80</td><td>input</td><td>TCELL34:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES81</td><td>input</td><td>TCELL36:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES82</td><td>input</td><td>TCELL35:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES83</td><td>input</td><td>TCELL35:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES84</td><td>input</td><td>TCELL34:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES85</td><td>input</td><td>TCELL33:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES86</td><td>input</td><td>TCELL34:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES87</td><td>input</td><td>TCELL33:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES88</td><td>input</td><td>TCELL33:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES89</td><td>input</td><td>TCELL33:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES9</td><td>input</td><td>TCELL38:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES90</td><td>input</td><td>TCELL33:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES91</td><td>input</td><td>TCELL33:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES92</td><td>input</td><td>TCELL33:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES93</td><td>input</td><td>TCELL33:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES94</td><td>input</td><td>TCELL33:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES95</td><td>input</td><td>TCELL35:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES96</td><td>input</td><td>TCELL33:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES97</td><td>input</td><td>TCELL33:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES98</td><td>input</td><td>TCELL33:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES99</td><td>input</td><td>TCELL34:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID0</td><td>input</td><td>TCELL33:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID1</td><td>input</td><td>TCELL33:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID10</td><td>input</td><td>TCELL32:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID11</td><td>input</td><td>TCELL32:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID12</td><td>input</td><td>TCELL32:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID13</td><td>input</td><td>TCELL32:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID14</td><td>input</td><td>TCELL32:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID15</td><td>input</td><td>TCELL32:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID2</td><td>input</td><td>TCELL33:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID3</td><td>input</td><td>TCELL33:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID4</td><td>input</td><td>TCELL33:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID5</td><td>input</td><td>TCELL33:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID6</td><td>input</td><td>TCELL33:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID7</td><td>input</td><td>TCELL33:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID8</td><td>input</td><td>TCELL32:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID9</td><td>input</td><td>TCELL32:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPIDEN</td><td>input</td><td>TCELL28:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD0</td><td>input</td><td>TCELL32:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD1</td><td>input</td><td>TCELL32:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD2</td><td>input</td><td>TCELL32:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD3</td><td>input</td><td>TCELL32:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD4</td><td>input</td><td>TCELL32:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD5</td><td>input</td><td>TCELL32:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD6</td><td>input</td><td>TCELL32:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD7</td><td>input</td><td>TCELL32:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES0</td><td>input</td><td>TCELL32:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES1</td><td>input</td><td>TCELL32:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES10</td><td>input</td><td>TCELL27:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES100</td><td>input</td><td>TCELL29:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES101</td><td>input</td><td>TCELL29:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES102</td><td>input</td><td>TCELL28:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES103</td><td>input</td><td>TCELL28:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES104</td><td>input</td><td>TCELL29:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES105</td><td>input</td><td>TCELL29:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES106</td><td>input</td><td>TCELL30:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES107</td><td>input</td><td>TCELL29:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES108</td><td>input</td><td>TCELL29:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES109</td><td>input</td><td>TCELL30:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES11</td><td>input</td><td>TCELL27:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES110</td><td>input</td><td>TCELL30:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES111</td><td>input</td><td>TCELL30:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES112</td><td>input</td><td>TCELL30:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES113</td><td>input</td><td>TCELL30:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES114</td><td>input</td><td>TCELL30:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES115</td><td>input</td><td>TCELL29:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES116</td><td>input</td><td>TCELL29:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES117</td><td>input</td><td>TCELL30:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES118</td><td>input</td><td>TCELL29:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES119</td><td>input</td><td>TCELL45:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES12</td><td>input</td><td>TCELL31:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES120</td><td>input</td><td>TCELL29:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES121</td><td>input</td><td>TCELL28:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES122</td><td>input</td><td>TCELL29:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES123</td><td>input</td><td>TCELL29:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES124</td><td>input</td><td>TCELL29:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES125</td><td>input</td><td>TCELL28:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES126</td><td>input</td><td>TCELL28:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES127</td><td>input</td><td>TCELL27:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES13</td><td>input</td><td>TCELL27:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES14</td><td>input</td><td>TCELL27:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES15</td><td>input</td><td>TCELL31:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES16</td><td>input</td><td>TCELL27:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES17</td><td>input</td><td>TCELL27:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES18</td><td>input</td><td>TCELL31:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES19</td><td>input</td><td>TCELL31:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES2</td><td>input</td><td>TCELL32:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES20</td><td>input</td><td>TCELL31:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES21</td><td>input</td><td>TCELL31:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES22</td><td>input</td><td>TCELL27:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES23</td><td>input</td><td>TCELL27:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES24</td><td>input</td><td>TCELL27:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES25</td><td>input</td><td>TCELL27:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES26</td><td>input</td><td>TCELL27:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES27</td><td>input</td><td>TCELL27:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES28</td><td>input</td><td>TCELL27:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES29</td><td>input</td><td>TCELL27:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES3</td><td>input</td><td>TCELL32:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES30</td><td>input</td><td>TCELL27:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES31</td><td>input</td><td>TCELL27:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES32</td><td>input</td><td>TCELL27:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES33</td><td>input</td><td>TCELL27:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES34</td><td>input</td><td>TCELL31:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES35</td><td>input</td><td>TCELL31:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES36</td><td>input</td><td>TCELL31:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES37</td><td>input</td><td>TCELL31:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES38</td><td>input</td><td>TCELL31:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES39</td><td>input</td><td>TCELL31:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES4</td><td>input</td><td>TCELL32:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES40</td><td>input</td><td>TCELL31:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES41</td><td>input</td><td>TCELL31:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES42</td><td>input</td><td>TCELL31:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES43</td><td>input</td><td>TCELL31:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES44</td><td>input</td><td>TCELL31:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES45</td><td>input</td><td>TCELL31:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES46</td><td>input</td><td>TCELL31:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES47</td><td>input</td><td>TCELL31:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES48</td><td>input</td><td>TCELL31:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES49</td><td>input</td><td>TCELL31:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES5</td><td>input</td><td>TCELL32:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES50</td><td>input</td><td>TCELL30:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES51</td><td>input</td><td>TCELL30:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES52</td><td>input</td><td>TCELL30:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES53</td><td>input</td><td>TCELL30:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES54</td><td>input</td><td>TCELL30:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES55</td><td>input</td><td>TCELL30:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES56</td><td>input</td><td>TCELL30:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES57</td><td>input</td><td>TCELL30:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES58</td><td>input</td><td>TCELL30:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES59</td><td>input</td><td>TCELL27:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES6</td><td>input</td><td>TCELL32:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES60</td><td>input</td><td>TCELL30:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES61</td><td>input</td><td>TCELL27:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES62</td><td>input</td><td>TCELL27:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES63</td><td>input</td><td>TCELL27:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES64</td><td>input</td><td>TCELL28:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES65</td><td>input</td><td>TCELL28:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES66</td><td>input</td><td>TCELL28:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES67</td><td>input</td><td>TCELL28:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES68</td><td>input</td><td>TCELL31:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES69</td><td>input</td><td>TCELL28:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES7</td><td>input</td><td>TCELL32:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES70</td><td>input</td><td>TCELL30:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES71</td><td>input</td><td>TCELL28:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES72</td><td>input</td><td>TCELL28:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES73</td><td>input</td><td>TCELL28:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES74</td><td>input</td><td>TCELL28:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES75</td><td>input</td><td>TCELL30:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES76</td><td>input</td><td>TCELL30:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES77</td><td>input</td><td>TCELL28:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES78</td><td>input</td><td>TCELL28:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES79</td><td>input</td><td>TCELL28:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES8</td><td>input</td><td>TCELL31:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES80</td><td>input</td><td>TCELL28:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES81</td><td>input</td><td>TCELL28:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES82</td><td>input</td><td>TCELL30:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES83</td><td>input</td><td>TCELL29:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES84</td><td>input</td><td>TCELL29:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES85</td><td>input</td><td>TCELL29:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES86</td><td>input</td><td>TCELL29:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES87</td><td>input</td><td>TCELL29:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES88</td><td>input</td><td>TCELL30:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES89</td><td>input</td><td>TCELL29:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES9</td><td>input</td><td>TCELL27:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES90</td><td>input</td><td>TCELL29:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES91</td><td>input</td><td>TCELL29:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES92</td><td>input</td><td>TCELL29:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES93</td><td>input</td><td>TCELL29:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES94</td><td>input</td><td>TCELL28:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES95</td><td>input</td><td>TCELL28:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES96</td><td>input</td><td>TCELL28:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES97</td><td>input</td><td>TCELL30:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES98</td><td>input</td><td>TCELL29:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES99</td><td>input</td><td>TCELL28:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPEOP</td><td>input</td><td>TCELL41:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPERR</td><td>input</td><td>TCELL40:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPRDY</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTCOMPSOP</td><td>input</td><td>TCELL40:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPVLD</td><td>input</td><td>TCELL40:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTNPREJ</td><td>input</td><td>TCELL41:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTREQ</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES0</td><td>output</td><td>TCELL19:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES1</td><td>output</td><td>TCELL19:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES10</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES100</td><td>output</td><td>TCELL28:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES101</td><td>output</td><td>TCELL27:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES102</td><td>output</td><td>TCELL23:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES103</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES104</td><td>output</td><td>TCELL23:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES105</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES106</td><td>output</td><td>TCELL27:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES107</td><td>output</td><td>TCELL45:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES108</td><td>output</td><td>TCELL45:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES109</td><td>output</td><td>TCELL28:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES11</td><td>output</td><td>TCELL18:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES110</td><td>output</td><td>TCELL27:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES111</td><td>output</td><td>TCELL24:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES112</td><td>output</td><td>TCELL45:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES113</td><td>output</td><td>TCELL44:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES114</td><td>output</td><td>TCELL44:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES115</td><td>output</td><td>TCELL44:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES116</td><td>output</td><td>TCELL44:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES117</td><td>output</td><td>TCELL44:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES118</td><td>output</td><td>TCELL44:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES119</td><td>output</td><td>TCELL44:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES12</td><td>output</td><td>TCELL18:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES120</td><td>output</td><td>TCELL22:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES121</td><td>output</td><td>TCELL28:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES122</td><td>output</td><td>TCELL29:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES123</td><td>output</td><td>TCELL29:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES124</td><td>output</td><td>TCELL23:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES125</td><td>output</td><td>TCELL27:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES126</td><td>output</td><td>TCELL22:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES127</td><td>output</td><td>TCELL23:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES13</td><td>output</td><td>TCELL18:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES14</td><td>output</td><td>TCELL18:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES15</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES16</td><td>output</td><td>TCELL19:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES17</td><td>output</td><td>TCELL18:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES18</td><td>output</td><td>TCELL18:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES19</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES2</td><td>output</td><td>TCELL19:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES20</td><td>output</td><td>TCELL27:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES21</td><td>output</td><td>TCELL23:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES22</td><td>output</td><td>TCELL24:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES23</td><td>output</td><td>TCELL23:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES24</td><td>output</td><td>TCELL24:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES25</td><td>output</td><td>TCELL24:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES26</td><td>output</td><td>TCELL24:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES27</td><td>output</td><td>TCELL29:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES28</td><td>output</td><td>TCELL29:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES29</td><td>output</td><td>TCELL29:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES3</td><td>output</td><td>TCELL19:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES30</td><td>output</td><td>TCELL24:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES31</td><td>output</td><td>TCELL23:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES32</td><td>output</td><td>TCELL24:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES33</td><td>output</td><td>TCELL24:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES34</td><td>output</td><td>TCELL24:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES35</td><td>output</td><td>TCELL22:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES36</td><td>output</td><td>TCELL30:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES37</td><td>output</td><td>TCELL30:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES38</td><td>output</td><td>TCELL30:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES39</td><td>output</td><td>TCELL32:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES4</td><td>output</td><td>TCELL19:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES40</td><td>output</td><td>TCELL30:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES41</td><td>output</td><td>TCELL23:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES42</td><td>output</td><td>TCELL29:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES43</td><td>output</td><td>TCELL24:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES44</td><td>output</td><td>TCELL22:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES45</td><td>output</td><td>TCELL29:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES46</td><td>output</td><td>TCELL29:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES47</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES48</td><td>output</td><td>TCELL24:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES49</td><td>output</td><td>TCELL24:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES5</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES50</td><td>output</td><td>TCELL29:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES51</td><td>output</td><td>TCELL24:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES52</td><td>output</td><td>TCELL23:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES53</td><td>output</td><td>TCELL29:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES54</td><td>output</td><td>TCELL23:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES55</td><td>output</td><td>TCELL24:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES56</td><td>output</td><td>TCELL27:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES57</td><td>output</td><td>TCELL22:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES58</td><td>output</td><td>TCELL21:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES59</td><td>output</td><td>TCELL29:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES6</td><td>output</td><td>TCELL19:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES60</td><td>output</td><td>TCELL21:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES61</td><td>output</td><td>TCELL22:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES62</td><td>output</td><td>TCELL23:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES63</td><td>output</td><td>TCELL29:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES64</td><td>output</td><td>TCELL29:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES65</td><td>output</td><td>TCELL28:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES66</td><td>output</td><td>TCELL24:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES67</td><td>output</td><td>TCELL28:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES68</td><td>output</td><td>TCELL22:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES69</td><td>output</td><td>TCELL27:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES7</td><td>output</td><td>TCELL18:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES70</td><td>output</td><td>TCELL27:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES71</td><td>output</td><td>TCELL28:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES72</td><td>output</td><td>TCELL28:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES73</td><td>output</td><td>TCELL27:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES74</td><td>output</td><td>TCELL28:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES75</td><td>output</td><td>TCELL28:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES76</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES77</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES78</td><td>output</td><td>TCELL27:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES79</td><td>output</td><td>TCELL28:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES8</td><td>output</td><td>TCELL18:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES80</td><td>output</td><td>TCELL27:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES81</td><td>output</td><td>TCELL21:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES82</td><td>output</td><td>TCELL28:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES83</td><td>output</td><td>TCELL28:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES84</td><td>output</td><td>TCELL27:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES85</td><td>output</td><td>TCELL28:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES86</td><td>output</td><td>TCELL29:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES87</td><td>output</td><td>TCELL27:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES88</td><td>output</td><td>TCELL28:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES89</td><td>output</td><td>TCELL23:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES9</td><td>output</td><td>TCELL21:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES90</td><td>output</td><td>TCELL22:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES91</td><td>output</td><td>TCELL21:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES92</td><td>output</td><td>TCELL29:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES93</td><td>output</td><td>TCELL24:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES94</td><td>output</td><td>TCELL28:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES95</td><td>output</td><td>TCELL27:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES96</td><td>output</td><td>TCELL27:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES97</td><td>output</td><td>TCELL22:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES98</td><td>output</td><td>TCELL28:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES99</td><td>output</td><td>TCELL27:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQMBA0</td><td>output</td><td>TCELL20:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQMBA1</td><td>output</td><td>TCELL20:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQMBA2</td><td>output</td><td>TCELL20:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQMBA3</td><td>output</td><td>TCELL20:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQMBA4</td><td>output</td><td>TCELL20:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQMBA5</td><td>output</td><td>TCELL19:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQTPHPRESENT</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG0</td><td>output</td><td>TCELL20:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG1</td><td>output</td><td>TCELL20:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG2</td><td>output</td><td>TCELL20:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG3</td><td>output</td><td>TCELL20:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG4</td><td>output</td><td>TCELL20:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG5</td><td>output</td><td>TCELL20:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG6</td><td>output</td><td>TCELL20:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG7</td><td>output</td><td>TCELL20:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE0</td><td>output</td><td>TCELL20:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE1</td><td>output</td><td>TCELL20:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD0</td><td>output</td><td>TCELL21:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTWBVLD1</td><td>output</td><td>TCELL21:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD2</td><td>output</td><td>TCELL21:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTWBVLD3</td><td>output</td><td>TCELL21:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTWBVLD4</td><td>output</td><td>TCELL21:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTWBVLD5</td><td>output</td><td>TCELL21:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTWBVLD6</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTWBVLD7</td><td>output</td><td>TCELL20:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTWDATVLD</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTWEOP</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTWRDY</td><td>input</td><td>TCELL38:IMUX_C0</td></tr>
<tr><td>Q0P_HALTSTREQATTR0</td><td>output</td><td>TCELL19:OUT_Q4</td></tr>
<tr><td>Q0P_HALTSTREQATTR1</td><td>output</td><td>TCELL19:OUT_Q3</td></tr>
<tr><td>Q0P_HALTSTREQATTR2</td><td>output</td><td>TCELL19:OUT_Q2</td></tr>
<tr><td>Q0P_HOTRSTIN</td><td>input</td><td>TCELL30:IMUX_LSR0</td></tr>
<tr><td>Q0P_HOTRSTOUT</td><td>output</td><td>TCELL46:OUT_F5</td></tr>
<tr><td>Q0P_INTACK</td><td>output</td><td>TCELL33:OUT_Q5</td></tr>
<tr><td>Q0P_INTAI</td><td>input</td><td>TCELL44:IMUX_D5</td></tr>
<tr><td>Q0P_INTAO</td><td>output</td><td>TCELL23:OUT_Q1</td></tr>
<tr><td>Q0P_INTBI</td><td>input</td><td>TCELL47:IMUX_C3</td></tr>
<tr><td>Q0P_INTBO</td><td>output</td><td>TCELL23:OUT_Q5</td></tr>
<tr><td>Q0P_INTCI</td><td>input</td><td>TCELL47:IMUX_C4</td></tr>
<tr><td>Q0P_INTCO</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>Q0P_INTDI</td><td>input</td><td>TCELL47:IMUX_C5</td></tr>
<tr><td>Q0P_INTDO</td><td>output</td><td>TCELL22:OUT_F6</td></tr>
<tr><td>Q0P_INTPENDSTS</td><td>input</td><td>TCELL47:IMUX_C6</td></tr>
<tr><td>Q0P_LCLINT</td><td>output</td><td>TCELL42:OUT_F2</td></tr>
<tr><td>Q0P_LNKDWNRSTOUT</td><td>output</td><td>TCELL45:OUT_Q1</td></tr>
<tr><td>Q0P_LNKPWRSTATE0</td><td>output</td><td>TCELL46:OUT_F3</td></tr>
<tr><td>Q0P_LNKPWRSTATE1</td><td>output</td><td>TCELL45:OUT_Q3</td></tr>
<tr><td>Q0P_LNKPWRSTATE2</td><td>output</td><td>TCELL45:OUT_F7</td></tr>
<tr><td>Q0P_LNKPWRSTATE3</td><td>output</td><td>TCELL44:OUT_F7</td></tr>
<tr><td>Q0P_LNKSTS0</td><td>output</td><td>TCELL43:OUT_Q6</td></tr>
<tr><td>Q0P_LNKSTS1</td><td>output</td><td>TCELL45:OUT_F4</td></tr>
<tr><td>Q0P_LTSSMSTATE0</td><td>output</td><td>TCELL43:OUT_Q7</td></tr>
<tr><td>Q0P_LTSSMSTATE1</td><td>output</td><td>TCELL44:OUT_F1</td></tr>
<tr><td>Q0P_LTSSMSTATE2</td><td>output</td><td>TCELL44:OUT_F3</td></tr>
<tr><td>Q0P_LTSSMSTATE3</td><td>output</td><td>TCELL44:OUT_F6</td></tr>
<tr><td>Q0P_LTSSMSTATE4</td><td>output</td><td>TCELL44:OUT_F0</td></tr>
<tr><td>Q0P_LTSSMSTATE5</td><td>output</td><td>TCELL43:OUT_Q3</td></tr>
<tr><td>Q0P_MAXPYLDSIZE0</td><td>output</td><td>TCELL45:OUT_F6</td></tr>
<tr><td>Q0P_MAXPYLDSIZE1</td><td>output</td><td>TCELL45:OUT_Q7</td></tr>
<tr><td>Q0P_MAXPYLDSIZE2</td><td>output</td><td>TCELL45:OUT_Q0</td></tr>
<tr><td>Q0P_MAXREADREQSIZE0</td><td>output</td><td>TCELL41:OUT_Q6</td></tr>
<tr><td>Q0P_MAXREADREQSIZE1</td><td>output</td><td>TCELL38:OUT_F2</td></tr>
<tr><td>Q0P_MAXREADREQSIZE2</td><td>output</td><td>TCELL40:OUT_Q5</td></tr>
<tr><td>Q0P_MBISTCLK</td><td>input</td><td>TCELL27:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0P_MBISTMODE</td><td>input</td><td>TCELL27:IMUX_LSR0</td></tr>
<tr><td>Q0P_MBISTRSTN</td><td>input</td><td>TCELL28:IMUX_LSR1</td></tr>
<tr><td>Q0P_MSIASRTINT0</td><td>input</td><td>TCELL50:IMUX_C6</td></tr>
<tr><td>Q0P_MSIASRTINT1</td><td>input</td><td>TCELL51:IMUX_B2</td></tr>
<tr><td>Q0P_MSIASRTINT10</td><td>input</td><td>TCELL50:IMUX_C7</td></tr>
<tr><td>Q0P_MSIASRTINT11</td><td>input</td><td>TCELL51:IMUX_A2</td></tr>
<tr><td>Q0P_MSIASRTINT12</td><td>input</td><td>TCELL51:IMUX_B4</td></tr>
<tr><td>Q0P_MSIASRTINT13</td><td>input</td><td>TCELL51:IMUX_A6</td></tr>
<tr><td>Q0P_MSIASRTINT14</td><td>input</td><td>TCELL50:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT15</td><td>input</td><td>TCELL51:IMUX_A5</td></tr>
<tr><td>Q0P_MSIASRTINT16</td><td>input</td><td>TCELL51:IMUX_A4</td></tr>
<tr><td>Q0P_MSIASRTINT17</td><td>input</td><td>TCELL50:IMUX_D4</td></tr>
<tr><td>Q0P_MSIASRTINT18</td><td>input</td><td>TCELL50:IMUX_D3</td></tr>
<tr><td>Q0P_MSIASRTINT19</td><td>input</td><td>TCELL51:IMUX_D4</td></tr>
<tr><td>Q0P_MSIASRTINT2</td><td>input</td><td>TCELL51:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT20</td><td>input</td><td>TCELL52:IMUX_A7</td></tr>
<tr><td>Q0P_MSIASRTINT21</td><td>input</td><td>TCELL51:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT22</td><td>input</td><td>TCELL52:IMUX_A4</td></tr>
<tr><td>Q0P_MSIASRTINT23</td><td>input</td><td>TCELL52:IMUX_A3</td></tr>
<tr><td>Q0P_MSIASRTINT24</td><td>input</td><td>TCELL51:IMUX_C7</td></tr>
<tr><td>Q0P_MSIASRTINT25</td><td>input</td><td>TCELL51:IMUX_D7</td></tr>
<tr><td>Q0P_MSIASRTINT26</td><td>input</td><td>TCELL51:IMUX_C6</td></tr>
<tr><td>Q0P_MSIASRTINT27</td><td>input</td><td>TCELL51:IMUX_B5</td></tr>
<tr><td>Q0P_MSIASRTINT28</td><td>input</td><td>TCELL51:IMUX_B3</td></tr>
<tr><td>Q0P_MSIASRTINT29</td><td>input</td><td>TCELL51:IMUX_A3</td></tr>
<tr><td>Q0P_MSIASRTINT3</td><td>input</td><td>TCELL51:IMUX_C4</td></tr>
<tr><td>Q0P_MSIASRTINT30</td><td>input</td><td>TCELL50:IMUX_D6</td></tr>
<tr><td>Q0P_MSIASRTINT31</td><td>input</td><td>TCELL50:IMUX_D7</td></tr>
<tr><td>Q0P_MSIASRTINT4</td><td>input</td><td>TCELL50:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT5</td><td>input</td><td>TCELL51:IMUX_C5</td></tr>
<tr><td>Q0P_MSIASRTINT6</td><td>input</td><td>TCELL51:IMUX_B6</td></tr>
<tr><td>Q0P_MSIASRTINT7</td><td>input</td><td>TCELL51:IMUX_C3</td></tr>
<tr><td>Q0P_MSIASRTINT8</td><td>input</td><td>TCELL51:IMUX_A7</td></tr>
<tr><td>Q0P_MSIASRTINT9</td><td>input</td><td>TCELL51:IMUX_C2</td></tr>
<tr><td>Q0P_MSIATTRIN0</td><td>input</td><td>TCELL49:IMUX_D3</td></tr>
<tr><td>Q0P_MSIATTRIN1</td><td>input</td><td>TCELL49:IMUX_D2</td></tr>
<tr><td>Q0P_MSIATTRIN2</td><td>input</td><td>TCELL45:IMUX_A3</td></tr>
<tr><td>Q0P_MSIEN</td><td>output</td><td>TCELL33:OUT_Q6</td></tr>
<tr><td>Q0P_MSIMSGABRT</td><td>output</td><td>TCELL42:OUT_F7</td></tr>
<tr><td>Q0P_MSIMSGSENT</td><td>output</td><td>TCELL42:OUT_Q2</td></tr>
<tr><td>Q0P_MSIREQTPHPRESENT</td><td>input</td><td>TCELL48:IMUX_D3</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG0</td><td>input</td><td>TCELL50:IMUX_B6</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG1</td><td>input</td><td>TCELL48:IMUX_D2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG2</td><td>input</td><td>TCELL48:IMUX_C7</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG3</td><td>input</td><td>TCELL49:IMUX_A7</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG4</td><td>input</td><td>TCELL48:IMUX_D4</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG5</td><td>input</td><td>TCELL50:IMUX_B2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG6</td><td>input</td><td>TCELL49:IMUX_B2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG7</td><td>input</td><td>TCELL50:IMUX_A6</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE0</td><td>input</td><td>TCELL49:IMUX_D4</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE1</td><td>input</td><td>TCELL48:IMUX_D6</td></tr>
<tr><td>Q0P_MSIVECCNT0</td><td>output</td><td>TCELL33:OUT_Q3</td></tr>
<tr><td>Q0P_MSIVECCNT1</td><td>output</td><td>TCELL33:OUT_F5</td></tr>
<tr><td>Q0P_MSIVECCNT2</td><td>output</td><td>TCELL33:OUT_Q1</td></tr>
<tr><td>Q0P_MSIXATTRIN0</td><td>input</td><td>TCELL47:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXATTRIN1</td><td>input</td><td>TCELL47:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXATTRIN2</td><td>input</td><td>TCELL46:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXEN</td><td>output</td><td>TCELL41:OUT_Q5</td></tr>
<tr><td>Q0P_MSIXMASK</td><td>output</td><td>TCELL40:OUT_F4</td></tr>
<tr><td>Q0P_MSIXMSGADDR0</td><td>input</td><td>TCELL48:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR1</td><td>input</td><td>TCELL49:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR10</td><td>input</td><td>TCELL49:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR11</td><td>input</td><td>TCELL49:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGADDR12</td><td>input</td><td>TCELL50:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR13</td><td>input</td><td>TCELL49:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGADDR14</td><td>input</td><td>TCELL49:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR15</td><td>input</td><td>TCELL49:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR16</td><td>input</td><td>TCELL50:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR17</td><td>input</td><td>TCELL49:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR18</td><td>input</td><td>TCELL49:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGADDR19</td><td>input</td><td>TCELL50:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR2</td><td>input</td><td>TCELL49:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR20</td><td>input</td><td>TCELL49:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR21</td><td>input</td><td>TCELL50:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR22</td><td>input</td><td>TCELL50:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR23</td><td>input</td><td>TCELL50:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR24</td><td>input</td><td>TCELL50:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR25</td><td>input</td><td>TCELL50:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR26</td><td>input</td><td>TCELL49:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR27</td><td>input</td><td>TCELL50:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR28</td><td>input</td><td>TCELL50:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGADDR29</td><td>input</td><td>TCELL50:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR3</td><td>input</td><td>TCELL49:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR30</td><td>input</td><td>TCELL50:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR31</td><td>input</td><td>TCELL50:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR32</td><td>input</td><td>TCELL53:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR33</td><td>input</td><td>TCELL53:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGADDR34</td><td>input</td><td>TCELL53:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR35</td><td>input</td><td>TCELL53:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR36</td><td>input</td><td>TCELL53:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR37</td><td>input</td><td>TCELL52:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR38</td><td>input</td><td>TCELL53:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR39</td><td>input</td><td>TCELL53:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR4</td><td>input</td><td>TCELL49:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR40</td><td>input</td><td>TCELL52:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR41</td><td>input</td><td>TCELL53:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR42</td><td>input</td><td>TCELL52:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR43</td><td>input</td><td>TCELL52:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR44</td><td>input</td><td>TCELL52:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR45</td><td>input</td><td>TCELL52:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR46</td><td>input</td><td>TCELL52:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGADDR47</td><td>input</td><td>TCELL52:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR48</td><td>input</td><td>TCELL52:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR49</td><td>input</td><td>TCELL52:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGADDR5</td><td>input</td><td>TCELL49:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR50</td><td>input</td><td>TCELL52:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR51</td><td>input</td><td>TCELL52:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR52</td><td>input</td><td>TCELL52:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGADDR53</td><td>input</td><td>TCELL52:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR54</td><td>input</td><td>TCELL52:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGADDR55</td><td>input</td><td>TCELL52:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGADDR56</td><td>input</td><td>TCELL52:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR57</td><td>input</td><td>TCELL52:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR58</td><td>input</td><td>TCELL52:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR59</td><td>input</td><td>TCELL52:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR6</td><td>input</td><td>TCELL49:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR60</td><td>input</td><td>TCELL51:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR61</td><td>input</td><td>TCELL52:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR62</td><td>input</td><td>TCELL51:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR63</td><td>input</td><td>TCELL51:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR7</td><td>input</td><td>TCELL49:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR8</td><td>input</td><td>TCELL49:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR9</td><td>input</td><td>TCELL49:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT0</td><td>input</td><td>TCELL47:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGDAT1</td><td>input</td><td>TCELL47:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGDAT10</td><td>input</td><td>TCELL46:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGDAT11</td><td>input</td><td>TCELL46:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGDAT12</td><td>input</td><td>TCELL47:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGDAT13</td><td>input</td><td>TCELL47:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGDAT14</td><td>input</td><td>TCELL47:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGDAT15</td><td>input</td><td>TCELL46:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGDAT16</td><td>input</td><td>TCELL46:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGDAT17</td><td>input</td><td>TCELL46:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGDAT18</td><td>input</td><td>TCELL46:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGDAT19</td><td>input</td><td>TCELL47:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGDAT2</td><td>input</td><td>TCELL47:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT20</td><td>input</td><td>TCELL46:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGDAT21</td><td>input</td><td>TCELL46:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGDAT22</td><td>input</td><td>TCELL46:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGDAT23</td><td>input</td><td>TCELL46:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT24</td><td>input</td><td>TCELL46:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGDAT25</td><td>input</td><td>TCELL46:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGDAT26</td><td>input</td><td>TCELL46:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGDAT27</td><td>input</td><td>TCELL46:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT28</td><td>input</td><td>TCELL46:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT29</td><td>input</td><td>TCELL46:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGDAT3</td><td>input</td><td>TCELL47:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGDAT30</td><td>input</td><td>TCELL46:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT31</td><td>input</td><td>TCELL46:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGDAT4</td><td>input</td><td>TCELL46:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGDAT5</td><td>input</td><td>TCELL47:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT6</td><td>input</td><td>TCELL47:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT7</td><td>input</td><td>TCELL47:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT8</td><td>input</td><td>TCELL47:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGDAT9</td><td>input</td><td>TCELL47:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGSENT</td><td>output</td><td>TCELL46:OUT_F4</td></tr>
<tr><td>Q0P_MSIXMSGVLD</td><td>input</td><td>TCELL49:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXREQTPHPRESENT</td><td>input</td><td>TCELL48:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG0</td><td>input</td><td>TCELL48:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG1</td><td>input</td><td>TCELL48:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG2</td><td>input</td><td>TCELL48:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG3</td><td>input</td><td>TCELL48:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG4</td><td>input</td><td>TCELL48:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG5</td><td>input</td><td>TCELL48:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG6</td><td>input</td><td>TCELL48:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG7</td><td>input</td><td>TCELL48:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE0</td><td>input</td><td>TCELL47:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE1</td><td>input</td><td>TCELL47:IMUX_D5</td></tr>
<tr><td>Q0P_NEGLNKWIDTH0</td><td>output</td><td>TCELL45:OUT_F3</td></tr>
<tr><td>Q0P_NEGLNKWIDTH1</td><td>output</td><td>TCELL45:OUT_F5</td></tr>
<tr><td>Q0P_NEGSPEED</td><td>output</td><td>TCELL45:OUT_Q2</td></tr>
<tr><td>Q0P_NFTLERROUT</td><td>output</td><td>TCELL41:OUT_F7</td></tr>
<tr><td>Q0P_PWRSTATECHNGACK</td><td>input</td><td>TCELL46:IMUX_A6</td></tr>
<tr><td>Q0P_PWRSTATECHNGINT</td><td>output</td><td>TCELL30:OUT_F5</td></tr>
<tr><td>Q0P_RCBSTS</td><td>output</td><td>TCELL39:OUT_Q7</td></tr>
<tr><td>Q0P_RSTN</td><td>input</td><td>TCELL29:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANCLK</td><td>input</td><td>TCELL27:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0P_SCANENA</td><td>input</td><td>TCELL29:IMUX_LSR1</td></tr>
<tr><td>Q0P_SCANI0</td><td>input</td><td>TCELL28:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI1</td><td>input</td><td>TCELL31:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI10</td><td>input</td><td>TCELL27:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI11</td><td>input</td><td>TCELL28:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI12</td><td>input</td><td>TCELL29:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI13</td><td>input</td><td>TCELL32:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI14</td><td>input</td><td>TCELL31:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI15</td><td>input</td><td>TCELL32:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI16</td><td>input</td><td>TCELL31:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI17</td><td>input</td><td>TCELL28:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI18</td><td>input</td><td>TCELL29:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI19</td><td>input</td><td>TCELL27:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI2</td><td>input</td><td>TCELL30:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI20</td><td>input</td><td>TCELL27:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI21</td><td>input</td><td>TCELL31:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI22</td><td>input</td><td>TCELL33:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI23</td><td>input</td><td>TCELL32:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI24</td><td>input</td><td>TCELL28:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI25</td><td>input</td><td>TCELL30:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI26</td><td>input</td><td>TCELL30:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI3</td><td>input</td><td>TCELL32:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI4</td><td>input</td><td>TCELL33:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI5</td><td>input</td><td>TCELL33:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI6</td><td>input</td><td>TCELL30:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI7</td><td>input</td><td>TCELL29:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI8</td><td>input</td><td>TCELL29:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI9</td><td>input</td><td>TCELL27:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANMODE</td><td>input</td><td>TCELL28:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANO0</td><td>output</td><td>TCELL45:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO1</td><td>output</td><td>TCELL22:OUT_F1</td></tr>
<tr><td>Q0P_SCANO10</td><td>output</td><td>TCELL41:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO11</td><td>output</td><td>TCELL21:OUT_F7</td></tr>
<tr><td>Q0P_SCANO12</td><td>output</td><td>TCELL42:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO13</td><td>output</td><td>TCELL44:OUT_F5</td></tr>
<tr><td>Q0P_SCANO14</td><td>output</td><td>TCELL30:OUT_F2</td></tr>
<tr><td>Q0P_SCANO15</td><td>output</td><td>TCELL45:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO16</td><td>output</td><td>TCELL45:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO17</td><td>output</td><td>TCELL44:OUT_Q0</td></tr>
<tr><td>Q0P_SCANO18</td><td>output</td><td>TCELL21:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO19</td><td>output</td><td>TCELL30:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO2</td><td>output</td><td>TCELL21:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO20</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>Q0P_SCANO21</td><td>output</td><td>TCELL21:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO22</td><td>output</td><td>TCELL29:OUT_Q7</td></tr>
<tr><td>Q0P_SCANO23</td><td>output</td><td>TCELL46:OUT_F6</td></tr>
<tr><td>Q0P_SCANO24</td><td>output</td><td>TCELL46:OUT_F2</td></tr>
<tr><td>Q0P_SCANO3</td><td>output</td><td>TCELL44:OUT_F2</td></tr>
<tr><td>Q0P_SCANO4</td><td>output</td><td>TCELL43:OUT_F0</td></tr>
<tr><td>Q0P_SCANO5</td><td>output</td><td>TCELL32:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO6</td><td>output</td><td>TCELL35:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO7</td><td>output</td><td>TCELL33:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO8</td><td>output</td><td>TCELL32:OUT_F5</td></tr>
<tr><td>Q0P_SCANO9</td><td>output</td><td>TCELL33:OUT_Q7</td></tr>
<tr><td>Q0P_SCANRSTN</td><td>input</td><td>TCELL27:IMUX_LSR1</td></tr>
<tr><td>Q0P_TPHREQENABLE</td><td>output</td><td>TCELL42:OUT_Q0</td></tr>
<tr><td>Q0P_TPHSTMODE0</td><td>output</td><td>TCELL41:OUT_F2</td></tr>
<tr><td>Q0P_TPHSTMODE1</td><td>output</td><td>TCELL42:OUT_F0</td></tr>
<tr><td>Q0P_TPHSTMODE2</td><td>output</td><td>TCELL40:OUT_Q6</td></tr>
<tr><td>Q0P_UNCORRERRIN</td><td>input</td><td>TCELL48:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF0_0</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF0_1</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>Q0_FCDFECOEFF0_2</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>Q0_FCDFECOEFF0_3</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF0_4</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF0_5</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF0_6</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF0_7</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>Q0_FCDFECOEFF1_0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF1_1</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF1_2</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF1_3</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
<tr><td>Q0_FCDFECOEFF1_4</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>Q0_FCDFECOEFF1_5</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF1_6</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF1_7</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF2_0</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>Q0_FCDFECOEFF2_1</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF2_2</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF2_3</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF2_4</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF2_5</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>Q0_FCDFECOEFF2_6</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>Q0_FCDFECOEFF2_7</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>Q0_FCDFECOEFF3_0</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF3_1</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>Q0_FCDFECOEFF3_2</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>Q0_FCDFECOEFF3_3</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF3_4</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF3_5</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF3_6</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF3_7</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>Q0_FCDFECOEFF4_0</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF4_1</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF4_2</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF4_3</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
<tr><td>Q0_FCDFECOEFF4_4</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>Q0_FCDFECOEFF4_5</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF4_6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF4_7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF5_0</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>Q0_FCDFECOEFF5_1</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF5_2</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF5_3</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF5_4</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF5_5</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>Q0_FCDFECOEFF5_6</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>Q0_FCDFECOEFF5_7</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>Q0_FCDFESIGN1</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>Q0_FCDFESIGN2</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>Q0_FCDFESIGN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>Q0_FCDFESIGN4</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>Q0_FCDFESIGN5</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>Q0_FCMPWRUP</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>Q0_FCMRST</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>Q0_FCSCANMODE</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>Q0_FDDFECHSEL0</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>Q0_FDDFECHSEL1</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>Q0_FDDFEDATA0</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>Q0_FDDFEDATA1</td><td>output</td><td>TCELL4:OUT_Q5</td></tr>
<tr><td>Q0_FDDFEDATA2</td><td>output</td><td>TCELL4:OUT_Q4</td></tr>
<tr><td>Q0_FDDFEDATA3</td><td>output</td><td>TCELL4:OUT_Q3</td></tr>
<tr><td>Q0_FDDFEDATA4</td><td>output</td><td>TCELL4:OUT_Q2</td></tr>
<tr><td>Q0_FDDFEDATA5</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>Q0_FDDFEDATA6</td><td>output</td><td>TCELL4:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEDATA7</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>Q0_FDDFEDATA8</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>Q0_FDDFEDATA9</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>Q0_FDDFEERR0</td><td>output</td><td>TCELL5:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEERR1</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>Q0_FDDFEERR2</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>Q0_FDDFEERR3</td><td>output</td><td>TCELL5:OUT_F5</td></tr>
<tr><td>Q0_FDDFEERR4</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>Q0_FDDFEERR5</td><td>output</td><td>TCELL5:OUT_F3</td></tr>
<tr><td>Q0_FDDFEERR6</td><td>output</td><td>TCELL5:OUT_F2</td></tr>
<tr><td>Q0_FDDFEERR7</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>Q0_FDDFEERR8</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>Q0_FDDFEERR9</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>Q0_FIGRPFBRRCLK0</td><td>input</td><td>TCELL14:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBRRCLK1</td><td>input</td><td>TCELL14:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK0</td><td>input</td><td>TCELL15:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK1</td><td>input</td><td>TCELL15:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIRXTESTCLK</td><td>input</td><td>TCELL16:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FISYNCCLK</td><td>input</td><td>TCELL16:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITMRCLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITXTESTCLK</td><td>input</td><td>TCELL0:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FOREFCLK2FPGA</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>Q0_HSPLLLOL</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>Q0_HSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>Q0_HSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_HSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>Q0_LSPLLLOL</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>Q0_LSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>Q0_LSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_LSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>SERDES.Q0CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>SERDES.Q0CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>SERDES.Q0CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>SERDES.Q0CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>SERDES.Q0CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>SERDES.Q0_FCMPWRUP</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>SERDES.Q0CH0_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>SERDES.Q0CH1_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>SERDES.Q0CH2_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>SERDES.Q0CH3_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>SERDES.Q0CH0_FCRATE0</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>SERDES.Q0CH1_FCRATE2</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>SERDES.Q0_FCMRST</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>SERDES.Q0CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>SERDES.Q0CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>SERDES.Q0CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>SERDES.Q0CH2_FCRATE0</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>SERDES.Q0CH3_FCRATE2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>SERDES.Q0CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>SERDES.Q0CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>SERDES.Q0CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>SERDES.Q0CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>SERDES.Q0_FDDFECHSEL0</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>SERDES.Q0_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL0:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FITXTESTCLK</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>SERDES.Q0CH3_FDRX15</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>SERDES.Q0CH3_FDRX14</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>SERDES.Q0CH3_FDRX13</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>SERDES.Q0CH3_FDRX12</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>SERDES.Q0CH3_FDRX11</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>SERDES.Q0CH3_FDRX10</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>SERDES.Q0CH3_FDRX3</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>SERDES.Q0CH3_FDRX2</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>SERDES.Q0CH3_FDRX9</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>SERDES.Q0CH3_FDRX8</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>SERDES.Q0CH3_FDRX7</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>SERDES.Q0CH3_FDRX6</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>SERDES.Q0CH3_FDRX5</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>SERDES.Q0CH3_FDRX4</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>SERDES.Q0CH0_FSPCIECON</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>SERDES.Q0CH1_FSPCIECON</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>SERDES.Q0_HSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>SERDES.Q0_LSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>SERDES.Q0CH0_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>SERDES.Q0CH0_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>SERDES.Q0_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>SERDES.Q0_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>SERDES.Q0CH1_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>SERDES.Q0CH1_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>SERDES.Q0CH2_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>SERDES.Q0CH2_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>SERDES.Q0_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>SERDES.Q0_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>SERDES.Q0CH3_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>SERDES.Q0CH3_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>SERDES.Q0_FCSCANMODE</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>SERDES.Q0_FDDFECHSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>SERDES.Q0_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>SERDES.Q0_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>SERDES.Q0_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>SERDES.Q0_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>SERDES.Q0CH2_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>SERDES.Q0CH3_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FITMRCLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>SERDES.Q0CH3_FDRX1</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>SERDES.Q0CH3_FDRX0</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>SERDES.Q0CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>SERDES.Q0CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>SERDES.Q0CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>SERDES.Q0CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>SERDES.Q0CH0_FSLSM</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>SERDES.Q0CH1_FSLSM</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>SERDES.Q0CH2_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>SERDES.Q0CH3_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>SERDES.Q0CH0_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>SERDES.Q0CH1_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>SERDES.Q0CH2_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>SERDES.Q0CH3_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>SERDES.Q0CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>SERDES.Q0CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>SERDES.Q0_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>SERDES.Q0_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>SERDES.Q0_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>SERDES.Q0_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>SERDES.Q0_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>SERDES.Q0_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>SERDES.Q0_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>SERDES.Q0_FCDFESIGN5</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>SERDES.Q0_LSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>SERDES.Q0_HSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>SERDES.Q0CH2_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>SERDES.Q0CH3_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>SERDES.Q0CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>SERDES.Q0CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>SERDES.Q0CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>SERDES.Q0CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>SERDES.Q0_HSPLLLOL</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>SERDES.Q0_LSPLLLOL</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>SERDES.Q0CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>SERDES.Q0CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>SERDES.Q0CH0_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>SERDES.Q0CH1_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>SERDES.Q0CH2_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>SERDES.Q0CH3_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>SERDES.Q0CH2_FSSKPADDED</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>SERDES.Q0CH3_FSSKPADDED</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>SERDES.Q0CH0_FCTMRSTART</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>SERDES.Q0CH1_FCTMRSTART</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>SERDES.Q0CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>SERDES.Q0CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>SERDES.Q0_FCDFESIGN4</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>SERDES.Q0_FCDFESIGN3</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>SERDES.Q0_FCDFESIGN2</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>SERDES.Q0_FCDFESIGN1</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>SERDES.Q0CH0_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>SERDES.Q0CH1_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>SERDES.Q0CH2_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>SERDES.Q0CH3_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>SERDES.Q0CH0_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>SERDES.Q0CH1_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>SERDES.Q0D0_FSDM</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>SERDES.Q0D1_FSDM</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>SERDES.Q0CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>SERDES.Q0CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>SERDES.Q0CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>SERDES.Q0CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>SERDES.Q0D0_FSDE</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>SERDES.Q0D1_FSDE</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>SERDES.Q0_FDDFEDATA8</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>SERDES.Q0_FDDFEDATA7</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>SERDES.Q0CH2_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>SERDES.Q0CH3_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>SERDES.Q0CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>SERDES.Q0CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>SERDES.Q0_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>SERDES.Q0CH0_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>SERDES.Q0CH1_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>SERDES.Q0CH2_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>SERDES.Q0CH3_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>SERDES.Q0_FDDFEDATA9</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>SERDES.Q0_FDDFEDATA0</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>SERDES.Q0_FDDFEERR9</td></tr>
<tr><td>TCELL4:OUT_Q0</td><td>SERDES.Q0_FDDFEDATA6</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>SERDES.Q0_FDDFEDATA5</td></tr>
<tr><td>TCELL4:OUT_Q2</td><td>SERDES.Q0_FDDFEDATA4</td></tr>
<tr><td>TCELL4:OUT_Q3</td><td>SERDES.Q0_FDDFEDATA3</td></tr>
<tr><td>TCELL4:OUT_Q4</td><td>SERDES.Q0_FDDFEDATA2</td></tr>
<tr><td>TCELL4:OUT_Q5</td><td>SERDES.Q0_FDDFEDATA1</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>SERDES.Q0_FDDFEERR2</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>SERDES.Q0_FDDFEERR1</td></tr>
<tr><td>TCELL5:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>SERDES.Q0_FDDFEERR8</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>SERDES.Q0_FDDFEERR7</td></tr>
<tr><td>TCELL5:OUT_F2</td><td>SERDES.Q0_FDDFEERR6</td></tr>
<tr><td>TCELL5:OUT_F3</td><td>SERDES.Q0_FDDFEERR5</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>SERDES.Q0_FDDFEERR4</td></tr>
<tr><td>TCELL5:OUT_F5</td><td>SERDES.Q0_FDDFEERR3</td></tr>
<tr><td>TCELL5:OUT_Q0</td><td>SERDES.Q0_FDDFEERR0</td></tr>
<tr><td>TCELL5:OUT_Q1</td><td>SERDES.Q0CH0_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q2</td><td>SERDES.Q0CH1_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q3</td><td>SERDES.Q0CH2_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q4</td><td>SERDES.Q0CH3_FSDFEVLD</td></tr>
<tr><td>TCELL6:IMUX_A6</td><td>SERDES.Q0CH0_FDTX49</td></tr>
<tr><td>TCELL6:IMUX_A7</td><td>SERDES.Q0CH0_FDTX48</td></tr>
<tr><td>TCELL6:IMUX_B6</td><td>SERDES.Q0CH0_FDTX43</td></tr>
<tr><td>TCELL6:IMUX_B7</td><td>SERDES.Q0CH0_FDTX42</td></tr>
<tr><td>TCELL6:IMUX_C6</td><td>SERDES.Q0CH0_FDTX37</td></tr>
<tr><td>TCELL6:IMUX_C7</td><td>SERDES.Q0CH0_FDTX36</td></tr>
<tr><td>TCELL6:IMUX_D6</td><td>SERDES.Q0CH0_FDTX31</td></tr>
<tr><td>TCELL6:IMUX_D7</td><td>SERDES.Q0CH0_FDTX30</td></tr>
<tr><td>TCELL6:IMUX_CE3</td><td>SERDES.Q0CH0_FCDFERDEN</td></tr>
<tr><td>TCELL6:OUT_F6</td><td>SERDES.Q0CH0_FDRX47</td></tr>
<tr><td>TCELL6:OUT_F7</td><td>SERDES.Q0CH0_FDRX46</td></tr>
<tr><td>TCELL6:OUT_Q6</td><td>SERDES.Q0CH0_FDRX39</td></tr>
<tr><td>TCELL6:OUT_Q7</td><td>SERDES.Q0CH0_FDRX38</td></tr>
<tr><td>TCELL7:IMUX_A0</td><td>SERDES.Q0CH0_FDTX47</td></tr>
<tr><td>TCELL7:IMUX_A1</td><td>SERDES.Q0CH0_FDTX46</td></tr>
<tr><td>TCELL7:IMUX_A2</td><td>SERDES.Q0CH0_FDTX45</td></tr>
<tr><td>TCELL7:IMUX_A3</td><td>SERDES.Q0CH0_FDTX44</td></tr>
<tr><td>TCELL7:IMUX_A6</td><td>SERDES.Q0CH0_FDTX25</td></tr>
<tr><td>TCELL7:IMUX_A7</td><td>SERDES.Q0CH0_FDTX24</td></tr>
<tr><td>TCELL7:IMUX_B0</td><td>SERDES.Q0CH0_FDTX41</td></tr>
<tr><td>TCELL7:IMUX_B1</td><td>SERDES.Q0CH0_FDTX40</td></tr>
<tr><td>TCELL7:IMUX_B2</td><td>SERDES.Q0CH0_FDTX39</td></tr>
<tr><td>TCELL7:IMUX_B3</td><td>SERDES.Q0CH0_FDTX38</td></tr>
<tr><td>TCELL7:IMUX_B6</td><td>SERDES.Q0CH0_FDTX19</td></tr>
<tr><td>TCELL7:IMUX_B7</td><td>SERDES.Q0CH0_FDTX18</td></tr>
<tr><td>TCELL7:IMUX_C0</td><td>SERDES.Q0CH0_FDTX35</td></tr>
<tr><td>TCELL7:IMUX_C1</td><td>SERDES.Q0CH0_FDTX34</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>SERDES.Q0CH0_FDTX33</td></tr>
<tr><td>TCELL7:IMUX_C3</td><td>SERDES.Q0CH0_FDTX32</td></tr>
<tr><td>TCELL7:IMUX_C6</td><td>SERDES.Q0CH0_FDTX13</td></tr>
<tr><td>TCELL7:IMUX_C7</td><td>SERDES.Q0CH0_FDTX12</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>SERDES.Q0CH0_FDTX29</td></tr>
<tr><td>TCELL7:IMUX_D1</td><td>SERDES.Q0CH0_FDTX28</td></tr>
<tr><td>TCELL7:IMUX_D2</td><td>SERDES.Q0CH0_FDTX27</td></tr>
<tr><td>TCELL7:IMUX_D3</td><td>SERDES.Q0CH0_FDTX26</td></tr>
<tr><td>TCELL7:IMUX_D6</td><td>SERDES.Q0CH0_FDTX7</td></tr>
<tr><td>TCELL7:IMUX_D7</td><td>SERDES.Q0CH0_FDTX6</td></tr>
<tr><td>TCELL7:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_CLK0_DELAY</td><td>SERDES.Q0_HSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CLK1_DELAY</td><td>SERDES.Q0_LSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CE0</td><td>SERDES.Q0CH1_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE1</td><td>SERDES.Q0CH2_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE2</td><td>SERDES.Q0CH3_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE3</td><td>SERDES.Q0CH0_FCDFEUPD</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>SERDES.Q0CH0_FDRX45</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>SERDES.Q0CH0_FDRX44</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>SERDES.Q0CH0_FDRX43</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>SERDES.Q0CH0_FDRX42</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>SERDES.Q0CH0_FDRX41</td></tr>
<tr><td>TCELL7:OUT_F5</td><td>SERDES.Q0CH0_FDRX40</td></tr>
<tr><td>TCELL7:OUT_F6</td><td>SERDES.Q0CH0_FDRX31</td></tr>
<tr><td>TCELL7:OUT_F7</td><td>SERDES.Q0CH0_FDRX30</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>SERDES.Q0CH0_FDRX37</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>SERDES.Q0CH0_FDRX36</td></tr>
<tr><td>TCELL7:OUT_Q2</td><td>SERDES.Q0CH0_FDRX35</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>SERDES.Q0CH0_FDRX34</td></tr>
<tr><td>TCELL7:OUT_Q4</td><td>SERDES.Q0CH0_FDRX33</td></tr>
<tr><td>TCELL7:OUT_Q5</td><td>SERDES.Q0CH0_FDRX32</td></tr>
<tr><td>TCELL7:OUT_Q6</td><td>SERDES.Q0CH0_FDRX23</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>SERDES.Q0CH0_FDRX22</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>SERDES.Q0CH0_FDTX23</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>SERDES.Q0CH0_FDTX22</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>SERDES.Q0CH0_FDTX21</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>SERDES.Q0CH0_FDTX20</td></tr>
<tr><td>TCELL8:IMUX_A6</td><td>SERDES.Q0CH0_FDTX1</td></tr>
<tr><td>TCELL8:IMUX_A7</td><td>SERDES.Q0CH0_FDTX0</td></tr>
<tr><td>TCELL8:IMUX_B0</td><td>SERDES.Q0CH0_FDTX17</td></tr>
<tr><td>TCELL8:IMUX_B1</td><td>SERDES.Q0CH0_FDTX16</td></tr>
<tr><td>TCELL8:IMUX_B2</td><td>SERDES.Q0CH0_FDTX15</td></tr>
<tr><td>TCELL8:IMUX_B3</td><td>SERDES.Q0CH0_FDTX14</td></tr>
<tr><td>TCELL8:IMUX_B6</td><td>SERDES.Q0CH1_FDTX45</td></tr>
<tr><td>TCELL8:IMUX_B7</td><td>SERDES.Q0CH1_FDTX44</td></tr>
<tr><td>TCELL8:IMUX_C0</td><td>SERDES.Q0CH0_FDTX11</td></tr>
<tr><td>TCELL8:IMUX_C1</td><td>SERDES.Q0CH0_FDTX10</td></tr>
<tr><td>TCELL8:IMUX_C2</td><td>SERDES.Q0CH0_FDTX9</td></tr>
<tr><td>TCELL8:IMUX_C3</td><td>SERDES.Q0CH0_FDTX8</td></tr>
<tr><td>TCELL8:IMUX_C6</td><td>SERDES.Q0CH1_FDTX39</td></tr>
<tr><td>TCELL8:IMUX_C7</td><td>SERDES.Q0CH1_FDTX38</td></tr>
<tr><td>TCELL8:IMUX_D0</td><td>SERDES.Q0CH0_FDTX5</td></tr>
<tr><td>TCELL8:IMUX_D1</td><td>SERDES.Q0CH0_FDTX4</td></tr>
<tr><td>TCELL8:IMUX_D2</td><td>SERDES.Q0CH0_FDTX3</td></tr>
<tr><td>TCELL8:IMUX_D3</td><td>SERDES.Q0CH0_FDTX2</td></tr>
<tr><td>TCELL8:IMUX_D6</td><td>SERDES.Q0CH1_FDTX33</td></tr>
<tr><td>TCELL8:IMUX_D7</td><td>SERDES.Q0CH1_FDTX32</td></tr>
<tr><td>TCELL8:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CE0</td><td>SERDES.Q0CH1_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE1</td><td>SERDES.Q0CH2_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE2</td><td>SERDES.Q0CH3_FCDFEUPD</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>SERDES.Q0CH0_FDRX29</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>SERDES.Q0CH0_FDRX28</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>SERDES.Q0CH0_FDRX27</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>SERDES.Q0CH0_FDRX26</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>SERDES.Q0CH0_FDRX25</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>SERDES.Q0CH0_FDRX24</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>SERDES.Q0CH0_FDRX15</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>SERDES.Q0CH0_FDRX14</td></tr>
<tr><td>TCELL8:OUT_Q0</td><td>SERDES.Q0CH0_FDRX21</td></tr>
<tr><td>TCELL8:OUT_Q1</td><td>SERDES.Q0CH0_FDRX20</td></tr>
<tr><td>TCELL8:OUT_Q2</td><td>SERDES.Q0CH0_FDRX19</td></tr>
<tr><td>TCELL8:OUT_Q3</td><td>SERDES.Q0CH0_FDRX18</td></tr>
<tr><td>TCELL8:OUT_Q4</td><td>SERDES.Q0CH0_FDRX17</td></tr>
<tr><td>TCELL8:OUT_Q5</td><td>SERDES.Q0CH0_FDRX16</td></tr>
<tr><td>TCELL8:OUT_Q6</td><td>SERDES.Q0CH0_FDRX7</td></tr>
<tr><td>TCELL8:OUT_Q7</td><td>SERDES.Q0CH0_FDRX6</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>SERDES.Q0CH1_FDTX49</td></tr>
<tr><td>TCELL9:IMUX_A1</td><td>SERDES.Q0CH1_FDTX48</td></tr>
<tr><td>TCELL9:IMUX_A2</td><td>SERDES.Q0CH1_FDTX47</td></tr>
<tr><td>TCELL9:IMUX_A3</td><td>SERDES.Q0CH1_FDTX46</td></tr>
<tr><td>TCELL9:IMUX_A6</td><td>SERDES.Q0CH1_FDTX27</td></tr>
<tr><td>TCELL9:IMUX_A7</td><td>SERDES.Q0CH1_FDTX26</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>SERDES.Q0CH1_FDTX43</td></tr>
<tr><td>TCELL9:IMUX_B1</td><td>SERDES.Q0CH1_FDTX42</td></tr>
<tr><td>TCELL9:IMUX_B2</td><td>SERDES.Q0CH1_FDTX41</td></tr>
<tr><td>TCELL9:IMUX_B3</td><td>SERDES.Q0CH1_FDTX40</td></tr>
<tr><td>TCELL9:IMUX_B6</td><td>SERDES.Q0CH1_FDTX21</td></tr>
<tr><td>TCELL9:IMUX_B7</td><td>SERDES.Q0CH1_FDTX20</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>SERDES.Q0CH1_FDTX37</td></tr>
<tr><td>TCELL9:IMUX_C1</td><td>SERDES.Q0CH1_FDTX36</td></tr>
<tr><td>TCELL9:IMUX_C2</td><td>SERDES.Q0CH1_FDTX35</td></tr>
<tr><td>TCELL9:IMUX_C3</td><td>SERDES.Q0CH1_FDTX34</td></tr>
<tr><td>TCELL9:IMUX_C6</td><td>SERDES.Q0CH1_FDTX15</td></tr>
<tr><td>TCELL9:IMUX_C7</td><td>SERDES.Q0CH1_FDTX14</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>SERDES.Q0CH1_FDTX31</td></tr>
<tr><td>TCELL9:IMUX_D1</td><td>SERDES.Q0CH1_FDTX30</td></tr>
<tr><td>TCELL9:IMUX_D2</td><td>SERDES.Q0CH1_FDTX29</td></tr>
<tr><td>TCELL9:IMUX_D3</td><td>SERDES.Q0CH1_FDTX28</td></tr>
<tr><td>TCELL9:IMUX_D6</td><td>SERDES.Q0CH1_FDTX9</td></tr>
<tr><td>TCELL9:IMUX_D7</td><td>SERDES.Q0CH1_FDTX8</td></tr>
<tr><td>TCELL9:IMUX_LSR0</td><td>SERDES.Q0D0_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_LSR1</td><td>SERDES.Q0D1_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL9:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>SERDES.Q0CH0_FDRX13</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>SERDES.Q0CH0_FDRX12</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>SERDES.Q0CH0_FDRX11</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>SERDES.Q0CH0_FDRX10</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>SERDES.Q0CH0_FDRX9</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>SERDES.Q0CH0_FDRX8</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>SERDES.Q0CH1_FDRX47</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>SERDES.Q0CH1_FDRX46</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>SERDES.Q0CH0_FDRX5</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>SERDES.Q0CH0_FDRX4</td></tr>
<tr><td>TCELL9:OUT_Q2</td><td>SERDES.Q0CH0_FDRX3</td></tr>
<tr><td>TCELL9:OUT_Q3</td><td>SERDES.Q0CH0_FDRX2</td></tr>
<tr><td>TCELL9:OUT_Q4</td><td>SERDES.Q0CH0_FDRX1</td></tr>
<tr><td>TCELL9:OUT_Q5</td><td>SERDES.Q0CH0_FDRX0</td></tr>
<tr><td>TCELL9:OUT_Q6</td><td>SERDES.Q0CH1_FDRX39</td></tr>
<tr><td>TCELL9:OUT_Q7</td><td>SERDES.Q0CH1_FDRX38</td></tr>
<tr><td>TCELL10:IMUX_A0</td><td>SERDES.Q0CH1_FDTX25</td></tr>
<tr><td>TCELL10:IMUX_A1</td><td>SERDES.Q0CH1_FDTX24</td></tr>
<tr><td>TCELL10:IMUX_A2</td><td>SERDES.Q0CH1_FDTX23</td></tr>
<tr><td>TCELL10:IMUX_A3</td><td>SERDES.Q0CH1_FDTX22</td></tr>
<tr><td>TCELL10:IMUX_A6</td><td>SERDES.Q0CH1_FDTX3</td></tr>
<tr><td>TCELL10:IMUX_A7</td><td>SERDES.Q0CH1_FDTX2</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>SERDES.Q0CH1_FDTX19</td></tr>
<tr><td>TCELL10:IMUX_B1</td><td>SERDES.Q0CH1_FDTX18</td></tr>
<tr><td>TCELL10:IMUX_B2</td><td>SERDES.Q0CH1_FDTX17</td></tr>
<tr><td>TCELL10:IMUX_B3</td><td>SERDES.Q0CH1_FDTX16</td></tr>
<tr><td>TCELL10:IMUX_B6</td><td>SERDES.Q0CH2_FDTX47</td></tr>
<tr><td>TCELL10:IMUX_B7</td><td>SERDES.Q0CH2_FDTX46</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>SERDES.Q0CH1_FDTX13</td></tr>
<tr><td>TCELL10:IMUX_C1</td><td>SERDES.Q0CH1_FDTX12</td></tr>
<tr><td>TCELL10:IMUX_C2</td><td>SERDES.Q0CH1_FDTX11</td></tr>
<tr><td>TCELL10:IMUX_C3</td><td>SERDES.Q0CH1_FDTX10</td></tr>
<tr><td>TCELL10:IMUX_C6</td><td>SERDES.Q0CH2_FDTX41</td></tr>
<tr><td>TCELL10:IMUX_C7</td><td>SERDES.Q0CH2_FDTX40</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>SERDES.Q0CH1_FDTX7</td></tr>
<tr><td>TCELL10:IMUX_D1</td><td>SERDES.Q0CH1_FDTX6</td></tr>
<tr><td>TCELL10:IMUX_D2</td><td>SERDES.Q0CH1_FDTX5</td></tr>
<tr><td>TCELL10:IMUX_D3</td><td>SERDES.Q0CH1_FDTX4</td></tr>
<tr><td>TCELL10:IMUX_D6</td><td>SERDES.Q0CH2_FDTX35</td></tr>
<tr><td>TCELL10:IMUX_D7</td><td>SERDES.Q0CH2_FDTX34</td></tr>
<tr><td>TCELL10:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIRCLK</td></tr>
<tr><td>TCELL10:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIRCLK</td></tr>
<tr><td>TCELL10:OUT_F0</td><td>SERDES.Q0CH1_FDRX45</td></tr>
<tr><td>TCELL10:OUT_F1</td><td>SERDES.Q0CH1_FDRX44</td></tr>
<tr><td>TCELL10:OUT_F2</td><td>SERDES.Q0CH1_FDRX43</td></tr>
<tr><td>TCELL10:OUT_F3</td><td>SERDES.Q0CH1_FDRX42</td></tr>
<tr><td>TCELL10:OUT_F4</td><td>SERDES.Q0CH1_FDRX41</td></tr>
<tr><td>TCELL10:OUT_F5</td><td>SERDES.Q0CH1_FDRX40</td></tr>
<tr><td>TCELL10:OUT_F6</td><td>SERDES.Q0CH1_FDRX31</td></tr>
<tr><td>TCELL10:OUT_F7</td><td>SERDES.Q0CH1_FDRX30</td></tr>
<tr><td>TCELL10:OUT_Q0</td><td>SERDES.Q0CH1_FDRX37</td></tr>
<tr><td>TCELL10:OUT_Q1</td><td>SERDES.Q0CH1_FDRX36</td></tr>
<tr><td>TCELL10:OUT_Q2</td><td>SERDES.Q0CH1_FDRX35</td></tr>
<tr><td>TCELL10:OUT_Q3</td><td>SERDES.Q0CH1_FDRX34</td></tr>
<tr><td>TCELL10:OUT_Q4</td><td>SERDES.Q0CH1_FDRX33</td></tr>
<tr><td>TCELL10:OUT_Q5</td><td>SERDES.Q0CH1_FDRX32</td></tr>
<tr><td>TCELL10:OUT_Q6</td><td>SERDES.Q0CH1_FDRX23</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>SERDES.Q0CH1_FDRX22</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>SERDES.Q0CH1_FDTX1</td></tr>
<tr><td>TCELL11:IMUX_A1</td><td>SERDES.Q0CH1_FDTX0</td></tr>
<tr><td>TCELL11:IMUX_A2</td><td>SERDES.Q0CH2_FDTX49</td></tr>
<tr><td>TCELL11:IMUX_A3</td><td>SERDES.Q0CH2_FDTX48</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>SERDES.Q0CH2_FDTX45</td></tr>
<tr><td>TCELL11:IMUX_B1</td><td>SERDES.Q0CH2_FDTX44</td></tr>
<tr><td>TCELL11:IMUX_B2</td><td>SERDES.Q0CH2_FDTX43</td></tr>
<tr><td>TCELL11:IMUX_B3</td><td>SERDES.Q0CH2_FDTX42</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>SERDES.Q0CH2_FDTX39</td></tr>
<tr><td>TCELL11:IMUX_C1</td><td>SERDES.Q0CH2_FDTX38</td></tr>
<tr><td>TCELL11:IMUX_C2</td><td>SERDES.Q0CH2_FDTX37</td></tr>
<tr><td>TCELL11:IMUX_C3</td><td>SERDES.Q0CH2_FDTX36</td></tr>
<tr><td>TCELL11:IMUX_D0</td><td>SERDES.Q0CH2_FDTX33</td></tr>
<tr><td>TCELL11:IMUX_D1</td><td>SERDES.Q0CH2_FDTX32</td></tr>
<tr><td>TCELL11:IMUX_D2</td><td>SERDES.Q0CH2_FDTX31</td></tr>
<tr><td>TCELL11:IMUX_D3</td><td>SERDES.Q0CH2_FDTX30</td></tr>
<tr><td>TCELL11:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIRCLK</td></tr>
<tr><td>TCELL11:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIRCLK</td></tr>
<tr><td>TCELL11:OUT_F0</td><td>SERDES.Q0CH1_FDRX29</td></tr>
<tr><td>TCELL11:OUT_F1</td><td>SERDES.Q0CH1_FDRX28</td></tr>
<tr><td>TCELL11:OUT_F2</td><td>SERDES.Q0CH1_FDRX27</td></tr>
<tr><td>TCELL11:OUT_F3</td><td>SERDES.Q0CH1_FDRX26</td></tr>
<tr><td>TCELL11:OUT_F4</td><td>SERDES.Q0CH1_FDRX25</td></tr>
<tr><td>TCELL11:OUT_F5</td><td>SERDES.Q0CH1_FDRX24</td></tr>
<tr><td>TCELL11:OUT_Q0</td><td>SERDES.Q0CH1_FDRX21</td></tr>
<tr><td>TCELL11:OUT_Q1</td><td>SERDES.Q0CH1_FDRX20</td></tr>
<tr><td>TCELL11:OUT_Q2</td><td>SERDES.Q0CH1_FDRX19</td></tr>
<tr><td>TCELL11:OUT_Q3</td><td>SERDES.Q0CH1_FDRX18</td></tr>
<tr><td>TCELL11:OUT_Q4</td><td>SERDES.Q0CH1_FDRX17</td></tr>
<tr><td>TCELL11:OUT_Q5</td><td>SERDES.Q0CH1_FDRX16</td></tr>
<tr><td>TCELL12:IMUX_A0</td><td>SERDES.Q0CH2_FDTX29</td></tr>
<tr><td>TCELL12:IMUX_A1</td><td>SERDES.Q0CH2_FDTX28</td></tr>
<tr><td>TCELL12:IMUX_A2</td><td>SERDES.Q0CH2_FDTX27</td></tr>
<tr><td>TCELL12:IMUX_A3</td><td>SERDES.Q0CH2_FDTX26</td></tr>
<tr><td>TCELL12:IMUX_A4</td><td>SERDES.Q0CH2_FDTX25</td></tr>
<tr><td>TCELL12:IMUX_A5</td><td>SERDES.Q0CH2_FDTX24</td></tr>
<tr><td>TCELL12:IMUX_B0</td><td>SERDES.Q0CH2_FDTX23</td></tr>
<tr><td>TCELL12:IMUX_B1</td><td>SERDES.Q0CH2_FDTX22</td></tr>
<tr><td>TCELL12:IMUX_B2</td><td>SERDES.Q0CH2_FDTX21</td></tr>
<tr><td>TCELL12:IMUX_B3</td><td>SERDES.Q0CH2_FDTX20</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>SERDES.Q0CH2_FDTX19</td></tr>
<tr><td>TCELL12:IMUX_B5</td><td>SERDES.Q0CH2_FDTX18</td></tr>
<tr><td>TCELL12:IMUX_C0</td><td>SERDES.Q0CH2_FDTX17</td></tr>
<tr><td>TCELL12:IMUX_C1</td><td>SERDES.Q0CH2_FDTX16</td></tr>
<tr><td>TCELL12:IMUX_C2</td><td>SERDES.Q0CH2_FDTX15</td></tr>
<tr><td>TCELL12:IMUX_C3</td><td>SERDES.Q0CH2_FDTX14</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>SERDES.Q0CH2_FDTX13</td></tr>
<tr><td>TCELL12:IMUX_C5</td><td>SERDES.Q0CH2_FDTX12</td></tr>
<tr><td>TCELL12:IMUX_D0</td><td>SERDES.Q0CH2_FDTX11</td></tr>
<tr><td>TCELL12:IMUX_D1</td><td>SERDES.Q0CH2_FDTX10</td></tr>
<tr><td>TCELL12:IMUX_D2</td><td>SERDES.Q0CH2_FDTX9</td></tr>
<tr><td>TCELL12:IMUX_D3</td><td>SERDES.Q0CH2_FDTX8</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>SERDES.Q0CH2_FDTX7</td></tr>
<tr><td>TCELL12:IMUX_D5</td><td>SERDES.Q0CH2_FDTX6</td></tr>
<tr><td>TCELL12:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FITCLK</td></tr>
<tr><td>TCELL12:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FITCLK</td></tr>
<tr><td>TCELL12:OUT_F0</td><td>SERDES.Q0CH1_FDRX15</td></tr>
<tr><td>TCELL12:OUT_F1</td><td>SERDES.Q0CH1_FDRX14</td></tr>
<tr><td>TCELL12:OUT_F2</td><td>SERDES.Q0CH1_FDRX13</td></tr>
<tr><td>TCELL12:OUT_F3</td><td>SERDES.Q0CH1_FDRX12</td></tr>
<tr><td>TCELL12:OUT_F4</td><td>SERDES.Q0CH1_FDRX11</td></tr>
<tr><td>TCELL12:OUT_F5</td><td>SERDES.Q0CH1_FDRX10</td></tr>
<tr><td>TCELL12:OUT_F6</td><td>SERDES.Q0CH1_FDRX9</td></tr>
<tr><td>TCELL12:OUT_F7</td><td>SERDES.Q0CH1_FDRX8</td></tr>
<tr><td>TCELL12:OUT_Q0</td><td>SERDES.Q0CH1_FDRX7</td></tr>
<tr><td>TCELL12:OUT_Q1</td><td>SERDES.Q0CH1_FDRX6</td></tr>
<tr><td>TCELL12:OUT_Q2</td><td>SERDES.Q0CH1_FDRX5</td></tr>
<tr><td>TCELL12:OUT_Q3</td><td>SERDES.Q0CH1_FDRX4</td></tr>
<tr><td>TCELL12:OUT_Q4</td><td>SERDES.Q0CH1_FDRX3</td></tr>
<tr><td>TCELL12:OUT_Q5</td><td>SERDES.Q0CH1_FDRX2</td></tr>
<tr><td>TCELL12:OUT_Q6</td><td>SERDES.Q0CH1_FDRX1</td></tr>
<tr><td>TCELL12:OUT_Q7</td><td>SERDES.Q0CH1_FDRX0</td></tr>
<tr><td>TCELL13:IMUX_A0</td><td>SERDES.Q0CH2_FDTX5</td></tr>
<tr><td>TCELL13:IMUX_A1</td><td>SERDES.Q0CH2_FDTX4</td></tr>
<tr><td>TCELL13:IMUX_A2</td><td>SERDES.Q0CH2_FDTX3</td></tr>
<tr><td>TCELL13:IMUX_A3</td><td>SERDES.Q0CH2_FDTX2</td></tr>
<tr><td>TCELL13:IMUX_A4</td><td>SERDES.Q0CH2_FDTX1</td></tr>
<tr><td>TCELL13:IMUX_A5</td><td>SERDES.Q0CH2_FDTX0</td></tr>
<tr><td>TCELL13:IMUX_B0</td><td>SERDES.Q0CH3_FDTX49</td></tr>
<tr><td>TCELL13:IMUX_B1</td><td>SERDES.Q0CH3_FDTX48</td></tr>
<tr><td>TCELL13:IMUX_B2</td><td>SERDES.Q0CH3_FDTX47</td></tr>
<tr><td>TCELL13:IMUX_B3</td><td>SERDES.Q0CH3_FDTX46</td></tr>
<tr><td>TCELL13:IMUX_B4</td><td>SERDES.Q0CH3_FDTX45</td></tr>
<tr><td>TCELL13:IMUX_B5</td><td>SERDES.Q0CH3_FDTX44</td></tr>
<tr><td>TCELL13:IMUX_C0</td><td>SERDES.Q0CH3_FDTX43</td></tr>
<tr><td>TCELL13:IMUX_C1</td><td>SERDES.Q0CH3_FDTX42</td></tr>
<tr><td>TCELL13:IMUX_C2</td><td>SERDES.Q0CH3_FDTX41</td></tr>
<tr><td>TCELL13:IMUX_C3</td><td>SERDES.Q0CH3_FDTX40</td></tr>
<tr><td>TCELL13:IMUX_C4</td><td>SERDES.Q0CH3_FDTX39</td></tr>
<tr><td>TCELL13:IMUX_C5</td><td>SERDES.Q0CH3_FDTX38</td></tr>
<tr><td>TCELL13:IMUX_D0</td><td>SERDES.Q0CH3_FDTX37</td></tr>
<tr><td>TCELL13:IMUX_D1</td><td>SERDES.Q0CH3_FDTX36</td></tr>
<tr><td>TCELL13:IMUX_D2</td><td>SERDES.Q0CH3_FDTX35</td></tr>
<tr><td>TCELL13:IMUX_D3</td><td>SERDES.Q0CH3_FDTX34</td></tr>
<tr><td>TCELL13:IMUX_D4</td><td>SERDES.Q0CH3_FDTX33</td></tr>
<tr><td>TCELL13:IMUX_D5</td><td>SERDES.Q0CH3_FDTX32</td></tr>
<tr><td>TCELL13:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FITCLK</td></tr>
<tr><td>TCELL13:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FITCLK</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>SERDES.Q0CH2_FDRX47</td></tr>
<tr><td>TCELL13:OUT_F1</td><td>SERDES.Q0CH2_FDRX46</td></tr>
<tr><td>TCELL13:OUT_F2</td><td>SERDES.Q0CH2_FDRX45</td></tr>
<tr><td>TCELL13:OUT_F3</td><td>SERDES.Q0CH2_FDRX44</td></tr>
<tr><td>TCELL13:OUT_F4</td><td>SERDES.Q0CH2_FDRX43</td></tr>
<tr><td>TCELL13:OUT_F5</td><td>SERDES.Q0CH2_FDRX42</td></tr>
<tr><td>TCELL13:OUT_F6</td><td>SERDES.Q0CH2_FDRX41</td></tr>
<tr><td>TCELL13:OUT_F7</td><td>SERDES.Q0CH2_FDRX40</td></tr>
<tr><td>TCELL13:OUT_Q0</td><td>SERDES.Q0CH2_FDRX39</td></tr>
<tr><td>TCELL13:OUT_Q1</td><td>SERDES.Q0CH2_FDRX38</td></tr>
<tr><td>TCELL13:OUT_Q2</td><td>SERDES.Q0CH2_FDRX37</td></tr>
<tr><td>TCELL13:OUT_Q3</td><td>SERDES.Q0CH2_FDRX36</td></tr>
<tr><td>TCELL13:OUT_Q4</td><td>SERDES.Q0CH2_FDRX35</td></tr>
<tr><td>TCELL13:OUT_Q5</td><td>SERDES.Q0CH2_FDRX34</td></tr>
<tr><td>TCELL13:OUT_Q6</td><td>SERDES.Q0CH2_FDRX33</td></tr>
<tr><td>TCELL13:OUT_Q7</td><td>SERDES.Q0CH2_FDRX32</td></tr>
<tr><td>TCELL14:IMUX_A0</td><td>SERDES.Q0CH3_FDTX31</td></tr>
<tr><td>TCELL14:IMUX_A1</td><td>SERDES.Q0CH3_FDTX30</td></tr>
<tr><td>TCELL14:IMUX_A2</td><td>SERDES.Q0CH3_FDTX29</td></tr>
<tr><td>TCELL14:IMUX_A3</td><td>SERDES.Q0CH3_FDTX28</td></tr>
<tr><td>TCELL14:IMUX_A4</td><td>SERDES.Q0CH3_FDTX27</td></tr>
<tr><td>TCELL14:IMUX_A5</td><td>SERDES.Q0CH3_FDTX26</td></tr>
<tr><td>TCELL14:IMUX_B0</td><td>SERDES.Q0CH3_FDTX25</td></tr>
<tr><td>TCELL14:IMUX_B1</td><td>SERDES.Q0CH3_FDTX24</td></tr>
<tr><td>TCELL14:IMUX_B2</td><td>SERDES.Q0CH3_FDTX23</td></tr>
<tr><td>TCELL14:IMUX_B3</td><td>SERDES.Q0CH3_FDTX22</td></tr>
<tr><td>TCELL14:IMUX_B4</td><td>SERDES.Q0CH3_FDTX21</td></tr>
<tr><td>TCELL14:IMUX_B5</td><td>SERDES.Q0CH3_FDTX20</td></tr>
<tr><td>TCELL14:IMUX_C0</td><td>SERDES.Q0CH3_FDTX19</td></tr>
<tr><td>TCELL14:IMUX_C1</td><td>SERDES.Q0CH3_FDTX18</td></tr>
<tr><td>TCELL14:IMUX_C2</td><td>SERDES.Q0CH3_FDTX17</td></tr>
<tr><td>TCELL14:IMUX_C3</td><td>SERDES.Q0CH3_FDTX16</td></tr>
<tr><td>TCELL14:IMUX_C4</td><td>SERDES.Q0CH3_FDTX15</td></tr>
<tr><td>TCELL14:IMUX_C5</td><td>SERDES.Q0CH3_FDTX14</td></tr>
<tr><td>TCELL14:IMUX_D0</td><td>SERDES.Q0CH3_FDTX13</td></tr>
<tr><td>TCELL14:IMUX_D1</td><td>SERDES.Q0CH3_FDTX12</td></tr>
<tr><td>TCELL14:IMUX_D2</td><td>SERDES.Q0CH3_FDTX11</td></tr>
<tr><td>TCELL14:IMUX_D3</td><td>SERDES.Q0CH3_FDTX10</td></tr>
<tr><td>TCELL14:IMUX_D4</td><td>SERDES.Q0CH3_FDTX9</td></tr>
<tr><td>TCELL14:IMUX_D5</td><td>SERDES.Q0CH3_FDTX8</td></tr>
<tr><td>TCELL14:IMUX_LSR0</td><td>SERDES.Q0CH0_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_LSR1</td><td>SERDES.Q0CH1_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL14:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL14:OUT_F0</td><td>SERDES.Q0CH2_FDRX31</td></tr>
<tr><td>TCELL14:OUT_F1</td><td>SERDES.Q0CH2_FDRX30</td></tr>
<tr><td>TCELL14:OUT_F2</td><td>SERDES.Q0CH2_FDRX29</td></tr>
<tr><td>TCELL14:OUT_F3</td><td>SERDES.Q0CH2_FDRX28</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>SERDES.Q0CH2_FDRX27</td></tr>
<tr><td>TCELL14:OUT_F5</td><td>SERDES.Q0CH2_FDRX26</td></tr>
<tr><td>TCELL14:OUT_F6</td><td>SERDES.Q0CH2_FDRX25</td></tr>
<tr><td>TCELL14:OUT_F7</td><td>SERDES.Q0CH2_FDRX24</td></tr>
<tr><td>TCELL14:OUT_Q0</td><td>SERDES.Q0CH2_FDRX23</td></tr>
<tr><td>TCELL14:OUT_Q1</td><td>SERDES.Q0CH2_FDRX22</td></tr>
<tr><td>TCELL14:OUT_Q2</td><td>SERDES.Q0CH2_FDRX21</td></tr>
<tr><td>TCELL14:OUT_Q3</td><td>SERDES.Q0CH2_FDRX20</td></tr>
<tr><td>TCELL14:OUT_Q4</td><td>SERDES.Q0CH2_FDRX19</td></tr>
<tr><td>TCELL14:OUT_Q5</td><td>SERDES.Q0CH2_FDRX18</td></tr>
<tr><td>TCELL14:OUT_Q6</td><td>SERDES.Q0CH2_FDRX17</td></tr>
<tr><td>TCELL14:OUT_Q7</td><td>SERDES.Q0CH2_FDRX16</td></tr>
<tr><td>TCELL15:IMUX_A0</td><td>SERDES.Q0CH3_FDTX7</td></tr>
<tr><td>TCELL15:IMUX_A1</td><td>SERDES.Q0CH3_FDTX6</td></tr>
<tr><td>TCELL15:IMUX_A2</td><td>SERDES.Q0CH3_FDTX5</td></tr>
<tr><td>TCELL15:IMUX_A3</td><td>SERDES.Q0CH3_FDTX4</td></tr>
<tr><td>TCELL15:IMUX_A4</td><td>SERDES.Q0CH3_FDTX3</td></tr>
<tr><td>TCELL15:IMUX_A5</td><td>SERDES.Q0CH3_FDTX2</td></tr>
<tr><td>TCELL15:IMUX_B0</td><td>SERDES.Q0CH3_FDTX1</td></tr>
<tr><td>TCELL15:IMUX_B1</td><td>SERDES.Q0CH3_FDTX0</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>SERDES.Q0CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B3</td><td>SERDES.Q0CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B4</td><td>SERDES.Q0CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B5</td><td>SERDES.Q0CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_C0</td><td>SERDES.Q0CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C1</td><td>SERDES.Q0CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C2</td><td>SERDES.Q0CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C3</td><td>SERDES.Q0CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C4</td><td>SERDES.Q0CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_C5</td><td>SERDES.Q0CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D0</td><td>SERDES.Q0CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D1</td><td>SERDES.Q0CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D2</td><td>SERDES.Q0CH0_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D3</td><td>SERDES.Q0CH1_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D4</td><td>SERDES.Q0CH2_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D5</td><td>SERDES.Q0CH3_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_LSR0</td><td>SERDES.Q0CH2_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_LSR1</td><td>SERDES.Q0CH3_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL15:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL15:OUT_F0</td><td>SERDES.Q0CH2_FDRX15</td></tr>
<tr><td>TCELL15:OUT_F1</td><td>SERDES.Q0CH2_FDRX14</td></tr>
<tr><td>TCELL15:OUT_F2</td><td>SERDES.Q0CH2_FDRX13</td></tr>
<tr><td>TCELL15:OUT_F3</td><td>SERDES.Q0CH2_FDRX12</td></tr>
<tr><td>TCELL15:OUT_F4</td><td>SERDES.Q0CH2_FDRX11</td></tr>
<tr><td>TCELL15:OUT_F5</td><td>SERDES.Q0CH2_FDRX10</td></tr>
<tr><td>TCELL15:OUT_F6</td><td>SERDES.Q0CH2_FDRX9</td></tr>
<tr><td>TCELL15:OUT_F7</td><td>SERDES.Q0CH2_FDRX8</td></tr>
<tr><td>TCELL15:OUT_Q0</td><td>SERDES.Q0CH2_FDRX7</td></tr>
<tr><td>TCELL15:OUT_Q1</td><td>SERDES.Q0CH2_FDRX6</td></tr>
<tr><td>TCELL15:OUT_Q2</td><td>SERDES.Q0CH2_FDRX5</td></tr>
<tr><td>TCELL15:OUT_Q3</td><td>SERDES.Q0CH2_FDRX4</td></tr>
<tr><td>TCELL15:OUT_Q4</td><td>SERDES.Q0CH2_FDRX3</td></tr>
<tr><td>TCELL15:OUT_Q5</td><td>SERDES.Q0CH2_FDRX2</td></tr>
<tr><td>TCELL15:OUT_Q6</td><td>SERDES.Q0CH2_FDRX1</td></tr>
<tr><td>TCELL15:OUT_Q7</td><td>SERDES.Q0CH2_FDRX0</td></tr>
<tr><td>TCELL16:IMUX_A0</td><td>SERDES.Q0CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A1</td><td>SERDES.Q0CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A2</td><td>SERDES.Q0CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A3</td><td>SERDES.Q0CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A4</td><td>SERDES.Q0CH0_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_A5</td><td>SERDES.Q0CH1_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B0</td><td>SERDES.Q0CH2_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B1</td><td>SERDES.Q0CH3_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>SERDES.Q0CH0_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B3</td><td>SERDES.Q0CH1_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B4</td><td>SERDES.Q0CH2_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B5</td><td>SERDES.Q0CH3_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_C0</td><td>SERDES.Q0CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C1</td><td>SERDES.Q0CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C2</td><td>SERDES.Q0CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_C3</td><td>SERDES.Q0CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C4</td><td>SERDES.Q0CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C5</td><td>SERDES.Q0CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D0</td><td>SERDES.Q0CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D1</td><td>SERDES.Q0CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D2</td><td>SERDES.Q0CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D3</td><td>SERDES.Q0CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D4</td><td>SERDES.Q0CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D5</td><td>SERDES.Q0CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_LSR0</td><td>SERDES.Q0CH0_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_LSR1</td><td>SERDES.Q0CH1_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FISYNCCLK</td></tr>
<tr><td>TCELL16:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIRXTESTCLK</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>SERDES.Q0CH3_FDRX47</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>SERDES.Q0CH3_FDRX46</td></tr>
<tr><td>TCELL16:OUT_F2</td><td>SERDES.Q0CH3_FDRX45</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>SERDES.Q0CH3_FDRX44</td></tr>
<tr><td>TCELL16:OUT_F4</td><td>SERDES.Q0CH3_FDRX43</td></tr>
<tr><td>TCELL16:OUT_F5</td><td>SERDES.Q0CH3_FDRX42</td></tr>
<tr><td>TCELL16:OUT_F6</td><td>SERDES.Q0CH3_FDRX41</td></tr>
<tr><td>TCELL16:OUT_F7</td><td>SERDES.Q0CH3_FDRX40</td></tr>
<tr><td>TCELL16:OUT_Q0</td><td>SERDES.Q0CH3_FDRX39</td></tr>
<tr><td>TCELL16:OUT_Q1</td><td>SERDES.Q0CH3_FDRX38</td></tr>
<tr><td>TCELL16:OUT_Q2</td><td>SERDES.Q0CH3_FDRX37</td></tr>
<tr><td>TCELL16:OUT_Q3</td><td>SERDES.Q0CH3_FDRX36</td></tr>
<tr><td>TCELL16:OUT_Q4</td><td>SERDES.Q0CH3_FDRX35</td></tr>
<tr><td>TCELL16:OUT_Q5</td><td>SERDES.Q0CH3_FDRX34</td></tr>
<tr><td>TCELL16:OUT_Q6</td><td>SERDES.Q0CH3_FDRX33</td></tr>
<tr><td>TCELL16:OUT_Q7</td><td>SERDES.Q0CH3_FDRX32</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>SERDES.Q0CH3_FDRX31</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>SERDES.Q0CH3_FDRX30</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>SERDES.Q0CH3_FDRX29</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>SERDES.Q0CH3_FDRX28</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>SERDES.Q0CH3_FDRX27</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>SERDES.Q0CH3_FDRX26</td></tr>
<tr><td>TCELL17:OUT_F6</td><td>SERDES.Q0CH3_FDRX25</td></tr>
<tr><td>TCELL17:OUT_F7</td><td>SERDES.Q0CH3_FDRX24</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>SERDES.Q0CH3_FDRX23</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>SERDES.Q0CH3_FDRX22</td></tr>
<tr><td>TCELL17:OUT_Q2</td><td>SERDES.Q0CH3_FDRX21</td></tr>
<tr><td>TCELL17:OUT_Q3</td><td>SERDES.Q0CH3_FDRX20</td></tr>
<tr><td>TCELL17:OUT_Q4</td><td>SERDES.Q0CH3_FDRX19</td></tr>
<tr><td>TCELL17:OUT_Q5</td><td>SERDES.Q0CH3_FDRX18</td></tr>
<tr><td>TCELL17:OUT_Q6</td><td>SERDES.Q0CH3_FDRX17</td></tr>
<tr><td>TCELL17:OUT_Q7</td><td>SERDES.Q0CH3_FDRX16</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>SERDES.Q0P_SCANO20</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>SERDES.Q0P_HALTGTREQTPHPRESENT</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>SERDES.Q0P_HALTGTWDATVLD</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>SERDES.Q0P_HALTGTWEOP</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>SERDES.Q0P_HALTGTCOMPRDY</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES19</td></tr>
<tr><td>TCELL18:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES18</td></tr>
<tr><td>TCELL18:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES17</td></tr>
<tr><td>TCELL18:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES14</td></tr>
<tr><td>TCELL18:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES13</td></tr>
<tr><td>TCELL18:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES12</td></tr>
<tr><td>TCELL18:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES11</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES10</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES15</td></tr>
<tr><td>TCELL18:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES8</td></tr>
<tr><td>TCELL18:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES7</td></tr>
<tr><td>TCELL19:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES6</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES5</td></tr>
<tr><td>TCELL19:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES4</td></tr>
<tr><td>TCELL19:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES3</td></tr>
<tr><td>TCELL19:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES2</td></tr>
<tr><td>TCELL19:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES1</td></tr>
<tr><td>TCELL19:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES0</td></tr>
<tr><td>TCELL19:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES16</td></tr>
<tr><td>TCELL19:OUT_Q2</td><td>SERDES.Q0P_HALTSTREQATTR2</td></tr>
<tr><td>TCELL19:OUT_Q3</td><td>SERDES.Q0P_HALTSTREQATTR1</td></tr>
<tr><td>TCELL19:OUT_Q4</td><td>SERDES.Q0P_HALTSTREQATTR0</td></tr>
<tr><td>TCELL19:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQMBA5</td></tr>
<tr><td>TCELL20:OUT_F0</td><td>SERDES.Q0P_HALTGTREQMBA4</td></tr>
<tr><td>TCELL20:OUT_F1</td><td>SERDES.Q0P_HALTGTREQMBA3</td></tr>
<tr><td>TCELL20:OUT_F2</td><td>SERDES.Q0P_HALTGTREQMBA2</td></tr>
<tr><td>TCELL20:OUT_F3</td><td>SERDES.Q0P_HALTGTREQMBA1</td></tr>
<tr><td>TCELL20:OUT_F4</td><td>SERDES.Q0P_HALTGTREQMBA0</td></tr>
<tr><td>TCELL20:OUT_F5</td><td>SERDES.Q0P_HALTGTREQTPHTYPE1</td></tr>
<tr><td>TCELL20:OUT_F6</td><td>SERDES.Q0P_HALTGTREQTPHTYPE0</td></tr>
<tr><td>TCELL20:OUT_F7</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG7</td></tr>
<tr><td>TCELL20:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG6</td></tr>
<tr><td>TCELL20:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG5</td></tr>
<tr><td>TCELL20:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG4</td></tr>
<tr><td>TCELL20:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG3</td></tr>
<tr><td>TCELL20:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG2</td></tr>
<tr><td>TCELL20:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG1</td></tr>
<tr><td>TCELL20:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG0</td></tr>
<tr><td>TCELL20:OUT_Q7</td><td>SERDES.Q0P_HALTGTWBVLD7</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>SERDES.Q0P_HALTGTWBVLD6</td></tr>
<tr><td>TCELL21:OUT_F1</td><td>SERDES.Q0P_HALTGTWBVLD5</td></tr>
<tr><td>TCELL21:OUT_F2</td><td>SERDES.Q0P_HALTGTWBVLD4</td></tr>
<tr><td>TCELL21:OUT_F3</td><td>SERDES.Q0P_HALTGTWBVLD3</td></tr>
<tr><td>TCELL21:OUT_F4</td><td>SERDES.Q0P_HALTGTWBVLD2</td></tr>
<tr><td>TCELL21:OUT_F5</td><td>SERDES.Q0P_HALTGTWBVLD1</td></tr>
<tr><td>TCELL21:OUT_F6</td><td>SERDES.Q0P_HALTGTWBVLD0</td></tr>
<tr><td>TCELL21:OUT_F7</td><td>SERDES.Q0P_SCANO11</td></tr>
<tr><td>TCELL21:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES9</td></tr>
<tr><td>TCELL21:OUT_Q1</td><td>SERDES.Q0P_SCANO2</td></tr>
<tr><td>TCELL21:OUT_Q2</td><td>SERDES.Q0P_SCANO21</td></tr>
<tr><td>TCELL21:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES60</td></tr>
<tr><td>TCELL21:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES81</td></tr>
<tr><td>TCELL21:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES58</td></tr>
<tr><td>TCELL21:OUT_Q6</td><td>SERDES.Q0P_SCANO18</td></tr>
<tr><td>TCELL21:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES91</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>SERDES.Q0P_HALTGTREQ</td></tr>
<tr><td>TCELL22:OUT_F1</td><td>SERDES.Q0P_SCANO1</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>SERDES.Q0P_INTCO</td></tr>
<tr><td>TCELL22:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES126</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES76</td></tr>
<tr><td>TCELL22:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES35</td></tr>
<tr><td>TCELL22:OUT_F6</td><td>SERDES.Q0P_INTDO</td></tr>
<tr><td>TCELL22:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES120</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES103</td></tr>
<tr><td>TCELL22:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES97</td></tr>
<tr><td>TCELL22:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES57</td></tr>
<tr><td>TCELL22:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES90</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES105</td></tr>
<tr><td>TCELL22:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES61</td></tr>
<tr><td>TCELL22:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES68</td></tr>
<tr><td>TCELL22:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES44</td></tr>
<tr><td>TCELL23:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES52</td></tr>
<tr><td>TCELL23:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES104</td></tr>
<tr><td>TCELL23:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES62</td></tr>
<tr><td>TCELL23:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES89</td></tr>
<tr><td>TCELL23:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES54</td></tr>
<tr><td>TCELL23:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES124</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES47</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES77</td></tr>
<tr><td>TCELL23:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES102</td></tr>
<tr><td>TCELL23:OUT_Q1</td><td>SERDES.Q0P_INTAO</td></tr>
<tr><td>TCELL23:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES41</td></tr>
<tr><td>TCELL23:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES31</td></tr>
<tr><td>TCELL23:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES127</td></tr>
<tr><td>TCELL23:OUT_Q5</td><td>SERDES.Q0P_INTBO</td></tr>
<tr><td>TCELL23:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES21</td></tr>
<tr><td>TCELL23:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES23</td></tr>
<tr><td>TCELL24:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES30</td></tr>
<tr><td>TCELL24:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES33</td></tr>
<tr><td>TCELL24:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES24</td></tr>
<tr><td>TCELL24:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES25</td></tr>
<tr><td>TCELL24:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES34</td></tr>
<tr><td>TCELL24:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES51</td></tr>
<tr><td>TCELL24:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES22</td></tr>
<tr><td>TCELL24:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES26</td></tr>
<tr><td>TCELL24:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES32</td></tr>
<tr><td>TCELL24:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES43</td></tr>
<tr><td>TCELL24:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES48</td></tr>
<tr><td>TCELL24:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES49</td></tr>
<tr><td>TCELL24:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES111</td></tr>
<tr><td>TCELL24:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES55</td></tr>
<tr><td>TCELL24:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES66</td></tr>
<tr><td>TCELL24:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES93</td></tr>
<tr><td>TCELL27:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES9</td></tr>
<tr><td>TCELL27:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES10</td></tr>
<tr><td>TCELL27:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES11</td></tr>
<tr><td>TCELL27:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES13</td></tr>
<tr><td>TCELL27:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES14</td></tr>
<tr><td>TCELL27:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES16</td></tr>
<tr><td>TCELL27:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES17</td></tr>
<tr><td>TCELL27:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES22</td></tr>
<tr><td>TCELL27:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES23</td></tr>
<tr><td>TCELL27:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES24</td></tr>
<tr><td>TCELL27:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES25</td></tr>
<tr><td>TCELL27:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES26</td></tr>
<tr><td>TCELL27:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES27</td></tr>
<tr><td>TCELL27:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES28</td></tr>
<tr><td>TCELL27:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES29</td></tr>
<tr><td>TCELL27:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES30</td></tr>
<tr><td>TCELL27:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES31</td></tr>
<tr><td>TCELL27:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES32</td></tr>
<tr><td>TCELL27:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES33</td></tr>
<tr><td>TCELL27:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES59</td></tr>
<tr><td>TCELL27:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES61</td></tr>
<tr><td>TCELL27:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES62</td></tr>
<tr><td>TCELL27:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES63</td></tr>
<tr><td>TCELL27:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES127</td></tr>
<tr><td>TCELL27:IMUX_LSR0</td><td>SERDES.Q0P_MBISTMODE</td></tr>
<tr><td>TCELL27:IMUX_LSR1</td><td>SERDES.Q0P_SCANRSTN</td></tr>
<tr><td>TCELL27:IMUX_CLK0_DELAY</td><td>SERDES.Q0P_SCANCLK</td></tr>
<tr><td>TCELL27:IMUX_CLK1_DELAY</td><td>SERDES.Q0P_MBISTCLK</td></tr>
<tr><td>TCELL27:IMUX_CE0</td><td>SERDES.Q0P_SCANI19</td></tr>
<tr><td>TCELL27:IMUX_CE1</td><td>SERDES.Q0P_SCANI9</td></tr>
<tr><td>TCELL27:IMUX_CE2</td><td>SERDES.Q0P_SCANI10</td></tr>
<tr><td>TCELL27:IMUX_CE3</td><td>SERDES.Q0P_SCANI20</td></tr>
<tr><td>TCELL27:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES20</td></tr>
<tr><td>TCELL27:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES96</td></tr>
<tr><td>TCELL27:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES95</td></tr>
<tr><td>TCELL27:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES125</td></tr>
<tr><td>TCELL27:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES101</td></tr>
<tr><td>TCELL27:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES99</td></tr>
<tr><td>TCELL27:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES80</td></tr>
<tr><td>TCELL27:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES56</td></tr>
<tr><td>TCELL27:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES69</td></tr>
<tr><td>TCELL27:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES78</td></tr>
<tr><td>TCELL27:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES110</td></tr>
<tr><td>TCELL27:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES84</td></tr>
<tr><td>TCELL27:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES73</td></tr>
<tr><td>TCELL27:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES70</td></tr>
<tr><td>TCELL27:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES106</td></tr>
<tr><td>TCELL27:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES87</td></tr>
<tr><td>TCELL28:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES64</td></tr>
<tr><td>TCELL28:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES65</td></tr>
<tr><td>TCELL28:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES66</td></tr>
<tr><td>TCELL28:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES67</td></tr>
<tr><td>TCELL28:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES69</td></tr>
<tr><td>TCELL28:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES71</td></tr>
<tr><td>TCELL28:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES72</td></tr>
<tr><td>TCELL28:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES73</td></tr>
<tr><td>TCELL28:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES74</td></tr>
<tr><td>TCELL28:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES77</td></tr>
<tr><td>TCELL28:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES78</td></tr>
<tr><td>TCELL28:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES79</td></tr>
<tr><td>TCELL28:IMUX_C0</td><td>SERDES.Q0P_HALTGTCLNTCOMPIDEN</td></tr>
<tr><td>TCELL28:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES121</td></tr>
<tr><td>TCELL28:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES80</td></tr>
<tr><td>TCELL28:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES81</td></tr>
<tr><td>TCELL28:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES102</td></tr>
<tr><td>TCELL28:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES95</td></tr>
<tr><td>TCELL28:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES94</td></tr>
<tr><td>TCELL28:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES99</td></tr>
<tr><td>TCELL28:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES103</td></tr>
<tr><td>TCELL28:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES125</td></tr>
<tr><td>TCELL28:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES96</td></tr>
<tr><td>TCELL28:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES126</td></tr>
<tr><td>TCELL28:IMUX_LSR0</td><td>SERDES.Q0P_SCANMODE</td></tr>
<tr><td>TCELL28:IMUX_LSR1</td><td>SERDES.Q0P_MBISTRSTN</td></tr>
<tr><td>TCELL28:IMUX_CE0</td><td>SERDES.Q0P_SCANI24</td></tr>
<tr><td>TCELL28:IMUX_CE1</td><td>SERDES.Q0P_SCANI0</td></tr>
<tr><td>TCELL28:IMUX_CE2</td><td>SERDES.Q0P_SCANI11</td></tr>
<tr><td>TCELL28:IMUX_CE3</td><td>SERDES.Q0P_SCANI17</td></tr>
<tr><td>TCELL28:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES82</td></tr>
<tr><td>TCELL28:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES75</td></tr>
<tr><td>TCELL28:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES109</td></tr>
<tr><td>TCELL28:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES85</td></tr>
<tr><td>TCELL28:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES74</td></tr>
<tr><td>TCELL28:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES71</td></tr>
<tr><td>TCELL28:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES98</td></tr>
<tr><td>TCELL28:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES83</td></tr>
<tr><td>TCELL28:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES79</td></tr>
<tr><td>TCELL28:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES121</td></tr>
<tr><td>TCELL28:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES67</td></tr>
<tr><td>TCELL28:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES100</td></tr>
<tr><td>TCELL28:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES65</td></tr>
<tr><td>TCELL28:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES88</td></tr>
<tr><td>TCELL28:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES72</td></tr>
<tr><td>TCELL28:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES94</td></tr>
<tr><td>TCELL29:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES101</td></tr>
<tr><td>TCELL29:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES86</td></tr>
<tr><td>TCELL29:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES85</td></tr>
<tr><td>TCELL29:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES90</td></tr>
<tr><td>TCELL29:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES92</td></tr>
<tr><td>TCELL29:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES100</td></tr>
<tr><td>TCELL29:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES98</td></tr>
<tr><td>TCELL29:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES122</td></tr>
<tr><td>TCELL29:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES108</td></tr>
<tr><td>TCELL29:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES123</td></tr>
<tr><td>TCELL29:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES124</td></tr>
<tr><td>TCELL29:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES118</td></tr>
<tr><td>TCELL29:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES116</td></tr>
<tr><td>TCELL29:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES115</td></tr>
<tr><td>TCELL29:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES93</td></tr>
<tr><td>TCELL29:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES104</td></tr>
<tr><td>TCELL29:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES84</td></tr>
<tr><td>TCELL29:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES105</td></tr>
<tr><td>TCELL29:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES83</td></tr>
<tr><td>TCELL29:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES107</td></tr>
<tr><td>TCELL29:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES120</td></tr>
<tr><td>TCELL29:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES89</td></tr>
<tr><td>TCELL29:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES87</td></tr>
<tr><td>TCELL29:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES91</td></tr>
<tr><td>TCELL29:IMUX_LSR0</td><td>SERDES.Q0P_RSTN</td></tr>
<tr><td>TCELL29:IMUX_LSR1</td><td>SERDES.Q0P_SCANENA</td></tr>
<tr><td>TCELL29:IMUX_CE0</td><td>SERDES.Q0P_SCANI8</td></tr>
<tr><td>TCELL29:IMUX_CE1</td><td>SERDES.Q0P_SCANI12</td></tr>
<tr><td>TCELL29:IMUX_CE2</td><td>SERDES.Q0P_SCANI18</td></tr>
<tr><td>TCELL29:IMUX_CE3</td><td>SERDES.Q0P_SCANI7</td></tr>
<tr><td>TCELL29:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES64</td></tr>
<tr><td>TCELL29:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES63</td></tr>
<tr><td>TCELL29:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES86</td></tr>
<tr><td>TCELL29:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES92</td></tr>
<tr><td>TCELL29:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES53</td></tr>
<tr><td>TCELL29:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES50</td></tr>
<tr><td>TCELL29:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES28</td></tr>
<tr><td>TCELL29:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES29</td></tr>
<tr><td>TCELL29:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES123</td></tr>
<tr><td>TCELL29:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES59</td></tr>
<tr><td>TCELL29:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES46</td></tr>
<tr><td>TCELL29:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES45</td></tr>
<tr><td>TCELL29:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES27</td></tr>
<tr><td>TCELL29:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES122</td></tr>
<tr><td>TCELL29:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES42</td></tr>
<tr><td>TCELL29:OUT_Q7</td><td>SERDES.Q0P_SCANO22</td></tr>
<tr><td>TCELL30:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES113</td></tr>
<tr><td>TCELL30:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES114</td></tr>
<tr><td>TCELL30:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES88</td></tr>
<tr><td>TCELL30:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES117</td></tr>
<tr><td>TCELL30:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES97</td></tr>
<tr><td>TCELL30:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES112</td></tr>
<tr><td>TCELL30:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES82</td></tr>
<tr><td>TCELL30:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES76</td></tr>
<tr><td>TCELL30:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES109</td></tr>
<tr><td>TCELL30:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES111</td></tr>
<tr><td>TCELL30:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES75</td></tr>
<tr><td>TCELL30:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES110</td></tr>
<tr><td>TCELL30:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES106</td></tr>
<tr><td>TCELL30:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES70</td></tr>
<tr><td>TCELL30:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES60</td></tr>
<tr><td>TCELL30:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES58</td></tr>
<tr><td>TCELL30:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES57</td></tr>
<tr><td>TCELL30:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES56</td></tr>
<tr><td>TCELL30:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES55</td></tr>
<tr><td>TCELL30:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES54</td></tr>
<tr><td>TCELL30:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES53</td></tr>
<tr><td>TCELL30:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES52</td></tr>
<tr><td>TCELL30:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES51</td></tr>
<tr><td>TCELL30:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES50</td></tr>
<tr><td>TCELL30:IMUX_LSR0</td><td>SERDES.Q0P_HOTRSTIN</td></tr>
<tr><td>TCELL30:IMUX_CE0</td><td>SERDES.Q0P_SCANI6</td></tr>
<tr><td>TCELL30:IMUX_CE1</td><td>SERDES.Q0P_SCANI26</td></tr>
<tr><td>TCELL30:IMUX_CE2</td><td>SERDES.Q0P_SCANI25</td></tr>
<tr><td>TCELL30:IMUX_CE3</td><td>SERDES.Q0P_SCANI2</td></tr>
<tr><td>TCELL30:OUT_F0</td><td>SERDES.Q0P_HALMSTWRDY</td></tr>
<tr><td>TCELL30:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES40</td></tr>
<tr><td>TCELL30:OUT_F2</td><td>SERDES.Q0P_SCANO14</td></tr>
<tr><td>TCELL30:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES36</td></tr>
<tr><td>TCELL30:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES38</td></tr>
<tr><td>TCELL30:OUT_F5</td><td>SERDES.Q0P_PWRSTATECHNGINT</td></tr>
<tr><td>TCELL30:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES37</td></tr>
<tr><td>TCELL30:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES116</td></tr>
<tr><td>TCELL30:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES115</td></tr>
<tr><td>TCELL30:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES117</td></tr>
<tr><td>TCELL30:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES114</td></tr>
<tr><td>TCELL30:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES113</td></tr>
<tr><td>TCELL30:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES118</td></tr>
<tr><td>TCELL30:OUT_Q5</td><td>SERDES.Q0P_SCANO19</td></tr>
<tr><td>TCELL30:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES109</td></tr>
<tr><td>TCELL30:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES112</td></tr>
<tr><td>TCELL31:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES49</td></tr>
<tr><td>TCELL31:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES48</td></tr>
<tr><td>TCELL31:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES47</td></tr>
<tr><td>TCELL31:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES46</td></tr>
<tr><td>TCELL31:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES45</td></tr>
<tr><td>TCELL31:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES44</td></tr>
<tr><td>TCELL31:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES43</td></tr>
<tr><td>TCELL31:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES42</td></tr>
<tr><td>TCELL31:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES41</td></tr>
<tr><td>TCELL31:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES40</td></tr>
<tr><td>TCELL31:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES39</td></tr>
<tr><td>TCELL31:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES38</td></tr>
<tr><td>TCELL31:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES37</td></tr>
<tr><td>TCELL31:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES36</td></tr>
<tr><td>TCELL31:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES35</td></tr>
<tr><td>TCELL31:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES34</td></tr>
<tr><td>TCELL31:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES21</td></tr>
<tr><td>TCELL31:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES68</td></tr>
<tr><td>TCELL31:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES20</td></tr>
<tr><td>TCELL31:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES19</td></tr>
<tr><td>TCELL31:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES18</td></tr>
<tr><td>TCELL31:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES15</td></tr>
<tr><td>TCELL31:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES12</td></tr>
<tr><td>TCELL31:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES8</td></tr>
<tr><td>TCELL31:IMUX_CE0</td><td>SERDES.Q0P_SCANI16</td></tr>
<tr><td>TCELL31:IMUX_CE1</td><td>SERDES.Q0P_SCANI14</td></tr>
<tr><td>TCELL31:IMUX_CE2</td><td>SERDES.Q0P_SCANI21</td></tr>
<tr><td>TCELL31:IMUX_CE3</td><td>SERDES.Q0P_SCANI1</td></tr>
<tr><td>TCELL31:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES108</td></tr>
<tr><td>TCELL31:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES110</td></tr>
<tr><td>TCELL31:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES107</td></tr>
<tr><td>TCELL31:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES126</td></tr>
<tr><td>TCELL31:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES125</td></tr>
<tr><td>TCELL31:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES111</td></tr>
<tr><td>TCELL31:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES127</td></tr>
<tr><td>TCELL31:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES119</td></tr>
<tr><td>TCELL31:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES79</td></tr>
<tr><td>TCELL31:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES104</td></tr>
<tr><td>TCELL31:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES102</td></tr>
<tr><td>TCELL31:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES101</td></tr>
<tr><td>TCELL31:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES103</td></tr>
<tr><td>TCELL31:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES76</td></tr>
<tr><td>TCELL31:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES67</td></tr>
<tr><td>TCELL31:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES72</td></tr>
<tr><td>TCELL32:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES7</td></tr>
<tr><td>TCELL32:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES6</td></tr>
<tr><td>TCELL32:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES5</td></tr>
<tr><td>TCELL32:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES4</td></tr>
<tr><td>TCELL32:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES3</td></tr>
<tr><td>TCELL32:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES2</td></tr>
<tr><td>TCELL32:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES1</td></tr>
<tr><td>TCELL32:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES0</td></tr>
<tr><td>TCELL32:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPBVLD7</td></tr>
<tr><td>TCELL32:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPBVLD6</td></tr>
<tr><td>TCELL32:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPBVLD5</td></tr>
<tr><td>TCELL32:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPBVLD4</td></tr>
<tr><td>TCELL32:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPBVLD3</td></tr>
<tr><td>TCELL32:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPBVLD2</td></tr>
<tr><td>TCELL32:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPBVLD1</td></tr>
<tr><td>TCELL32:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPBVLD0</td></tr>
<tr><td>TCELL32:IMUX_C4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID15</td></tr>
<tr><td>TCELL32:IMUX_C5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID14</td></tr>
<tr><td>TCELL32:IMUX_D0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID13</td></tr>
<tr><td>TCELL32:IMUX_D1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID12</td></tr>
<tr><td>TCELL32:IMUX_D2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID11</td></tr>
<tr><td>TCELL32:IMUX_D3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID10</td></tr>
<tr><td>TCELL32:IMUX_D4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID9</td></tr>
<tr><td>TCELL32:IMUX_D5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID8</td></tr>
<tr><td>TCELL32:IMUX_CE0</td><td>SERDES.Q0P_SCANI13</td></tr>
<tr><td>TCELL32:IMUX_CE1</td><td>SERDES.Q0P_SCANI3</td></tr>
<tr><td>TCELL32:IMUX_CE2</td><td>SERDES.Q0P_SCANI15</td></tr>
<tr><td>TCELL32:IMUX_CE3</td><td>SERDES.Q0P_SCANI23</td></tr>
<tr><td>TCELL32:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES75</td></tr>
<tr><td>TCELL32:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES105</td></tr>
<tr><td>TCELL32:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES70</td></tr>
<tr><td>TCELL32:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES74</td></tr>
<tr><td>TCELL32:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES106</td></tr>
<tr><td>TCELL32:OUT_F5</td><td>SERDES.Q0P_SCANO8</td></tr>
<tr><td>TCELL32:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES73</td></tr>
<tr><td>TCELL32:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES71</td></tr>
<tr><td>TCELL32:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES39</td></tr>
<tr><td>TCELL32:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES68</td></tr>
<tr><td>TCELL32:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES91</td></tr>
<tr><td>TCELL32:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES93</td></tr>
<tr><td>TCELL32:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES66</td></tr>
<tr><td>TCELL32:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES90</td></tr>
<tr><td>TCELL32:OUT_Q6</td><td>SERDES.Q0P_SCANO5</td></tr>
<tr><td>TCELL32:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES64</td></tr>
<tr><td>TCELL33:IMUX_A0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID7</td></tr>
<tr><td>TCELL33:IMUX_A1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID6</td></tr>
<tr><td>TCELL33:IMUX_A2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID5</td></tr>
<tr><td>TCELL33:IMUX_A3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID4</td></tr>
<tr><td>TCELL33:IMUX_A4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID3</td></tr>
<tr><td>TCELL33:IMUX_A5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID2</td></tr>
<tr><td>TCELL33:IMUX_B0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID1</td></tr>
<tr><td>TCELL33:IMUX_B1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID0</td></tr>
<tr><td>TCELL33:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES106</td></tr>
<tr><td>TCELL33:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES105</td></tr>
<tr><td>TCELL33:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES104</td></tr>
<tr><td>TCELL33:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES98</td></tr>
<tr><td>TCELL33:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES97</td></tr>
<tr><td>TCELL33:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES96</td></tr>
<tr><td>TCELL33:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES94</td></tr>
<tr><td>TCELL33:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES93</td></tr>
<tr><td>TCELL33:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES92</td></tr>
<tr><td>TCELL33:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES91</td></tr>
<tr><td>TCELL33:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES90</td></tr>
<tr><td>TCELL33:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES89</td></tr>
<tr><td>TCELL33:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES88</td></tr>
<tr><td>TCELL33:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES87</td></tr>
<tr><td>TCELL33:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES85</td></tr>
<tr><td>TCELL33:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES121</td></tr>
<tr><td>TCELL33:IMUX_CE0</td><td>SERDES.Q0P_SCANI22</td></tr>
<tr><td>TCELL33:IMUX_CE1</td><td>SERDES.Q0P_SCANI4</td></tr>
<tr><td>TCELL33:IMUX_CE2</td><td>SERDES.Q0P_SCANI5</td></tr>
<tr><td>TCELL33:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES94</td></tr>
<tr><td>TCELL33:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES92</td></tr>
<tr><td>TCELL33:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES69</td></tr>
<tr><td>TCELL33:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES65</td></tr>
<tr><td>TCELL33:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES95</td></tr>
<tr><td>TCELL33:OUT_F5</td><td>SERDES.Q0P_MSIVECCNT1</td></tr>
<tr><td>TCELL33:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES89</td></tr>
<tr><td>TCELL33:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES88</td></tr>
<tr><td>TCELL33:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES77</td></tr>
<tr><td>TCELL33:OUT_Q1</td><td>SERDES.Q0P_MSIVECCNT2</td></tr>
<tr><td>TCELL33:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES78</td></tr>
<tr><td>TCELL33:OUT_Q3</td><td>SERDES.Q0P_MSIVECCNT0</td></tr>
<tr><td>TCELL33:OUT_Q4</td><td>SERDES.Q0P_SCANO7</td></tr>
<tr><td>TCELL33:OUT_Q5</td><td>SERDES.Q0P_INTACK</td></tr>
<tr><td>TCELL33:OUT_Q6</td><td>SERDES.Q0P_MSIEN</td></tr>
<tr><td>TCELL33:OUT_Q7</td><td>SERDES.Q0P_SCANO9</td></tr>
<tr><td>TCELL34:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES84</td></tr>
<tr><td>TCELL34:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES80</td></tr>
<tr><td>TCELL34:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES79</td></tr>
<tr><td>TCELL34:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES78</td></tr>
<tr><td>TCELL34:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES77</td></tr>
<tr><td>TCELL34:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES76</td></tr>
<tr><td>TCELL34:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES75</td></tr>
<tr><td>TCELL34:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES74</td></tr>
<tr><td>TCELL34:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES99</td></tr>
<tr><td>TCELL34:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES86</td></tr>
<tr><td>TCELL34:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES73</td></tr>
<tr><td>TCELL34:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES72</td></tr>
<tr><td>TCELL34:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES71</td></tr>
<tr><td>TCELL34:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES70</td></tr>
<tr><td>TCELL34:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES69</td></tr>
<tr><td>TCELL34:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES68</td></tr>
<tr><td>TCELL34:OUT_F2</td><td>SERDES.Q0P_HALMSTRBVLD4</td></tr>
<tr><td>TCELL34:OUT_F3</td><td>SERDES.Q0P_HALMSTRBVLD3</td></tr>
<tr><td>TCELL34:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES85</td></tr>
<tr><td>TCELL34:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES120</td></tr>
<tr><td>TCELL34:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES84</td></tr>
<tr><td>TCELL34:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES87</td></tr>
<tr><td>TCELL34:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES86</td></tr>
<tr><td>TCELL34:OUT_Q3</td><td>SERDES.Q0P_HALMSTRBVLD1</td></tr>
<tr><td>TCELL34:OUT_Q4</td><td>SERDES.Q0P_HALMSTRBVLD7</td></tr>
<tr><td>TCELL34:OUT_Q5</td><td>SERDES.Q0P_HALMSTRBVLD6</td></tr>
<tr><td>TCELL34:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPVLD</td></tr>
<tr><td>TCELL34:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPSOP</td></tr>
<tr><td>TCELL35:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES82</td></tr>
<tr><td>TCELL35:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES67</td></tr>
<tr><td>TCELL35:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES66</td></tr>
<tr><td>TCELL35:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES65</td></tr>
<tr><td>TCELL35:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES64</td></tr>
<tr><td>TCELL35:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES63</td></tr>
<tr><td>TCELL35:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES62</td></tr>
<tr><td>TCELL35:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES83</td></tr>
<tr><td>TCELL35:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES61</td></tr>
<tr><td>TCELL35:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES60</td></tr>
<tr><td>TCELL35:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES95</td></tr>
<tr><td>TCELL35:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES59</td></tr>
<tr><td>TCELL35:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES58</td></tr>
<tr><td>TCELL35:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES57</td></tr>
<tr><td>TCELL35:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES56</td></tr>
<tr><td>TCELL35:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES55</td></tr>
<tr><td>TCELL35:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES54</td></tr>
<tr><td>TCELL35:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES53</td></tr>
<tr><td>TCELL35:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES52</td></tr>
<tr><td>TCELL35:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES100</td></tr>
<tr><td>TCELL35:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES51</td></tr>
<tr><td>TCELL35:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES50</td></tr>
<tr><td>TCELL35:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES49</td></tr>
<tr><td>TCELL35:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES48</td></tr>
<tr><td>TCELL35:OUT_F0</td><td>SERDES.Q0P_HALMSTRBVLD0</td></tr>
<tr><td>TCELL35:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES0</td></tr>
<tr><td>TCELL35:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES83</td></tr>
<tr><td>TCELL35:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPEOP</td></tr>
<tr><td>TCELL35:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES1</td></tr>
<tr><td>TCELL35:OUT_F5</td><td>SERDES.Q0P_HALMSTRBVLD5</td></tr>
<tr><td>TCELL35:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES80</td></tr>
<tr><td>TCELL35:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES100</td></tr>
<tr><td>TCELL35:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES2</td></tr>
<tr><td>TCELL35:OUT_Q1</td><td>SERDES.Q0P_SCANO6</td></tr>
<tr><td>TCELL35:OUT_Q2</td><td>SERDES.Q0P_HALMSTRBVLD2</td></tr>
<tr><td>TCELL35:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES81</td></tr>
<tr><td>TCELL35:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES99</td></tr>
<tr><td>TCELL35:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES30</td></tr>
<tr><td>TCELL35:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES96</td></tr>
<tr><td>TCELL35:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES38</td></tr>
<tr><td>TCELL36:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES81</td></tr>
<tr><td>TCELL36:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES101</td></tr>
<tr><td>TCELL36:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES47</td></tr>
<tr><td>TCELL36:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES46</td></tr>
<tr><td>TCELL36:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES45</td></tr>
<tr><td>TCELL36:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES44</td></tr>
<tr><td>TCELL36:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES43</td></tr>
<tr><td>TCELL36:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES42</td></tr>
<tr><td>TCELL36:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES41</td></tr>
<tr><td>TCELL36:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES40</td></tr>
<tr><td>TCELL36:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES39</td></tr>
<tr><td>TCELL36:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES38</td></tr>
<tr><td>TCELL36:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES37</td></tr>
<tr><td>TCELL36:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES102</td></tr>
<tr><td>TCELL36:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES103</td></tr>
<tr><td>TCELL36:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES36</td></tr>
<tr><td>TCELL36:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES35</td></tr>
<tr><td>TCELL36:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES34</td></tr>
<tr><td>TCELL36:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES33</td></tr>
<tr><td>TCELL36:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES32</td></tr>
<tr><td>TCELL36:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES31</td></tr>
<tr><td>TCELL36:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES30</td></tr>
<tr><td>TCELL36:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES29</td></tr>
<tr><td>TCELL36:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES28</td></tr>
<tr><td>TCELL36:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES97</td></tr>
<tr><td>TCELL36:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES98</td></tr>
<tr><td>TCELL36:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES82</td></tr>
<tr><td>TCELL36:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES32</td></tr>
<tr><td>TCELL36:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES55</td></tr>
<tr><td>TCELL36:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES37</td></tr>
<tr><td>TCELL36:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES123</td></tr>
<tr><td>TCELL36:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES33</td></tr>
<tr><td>TCELL36:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES11</td></tr>
<tr><td>TCELL36:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES3</td></tr>
<tr><td>TCELL36:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES5</td></tr>
<tr><td>TCELL36:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES34</td></tr>
<tr><td>TCELL36:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES48</td></tr>
<tr><td>TCELL36:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES122</td></tr>
<tr><td>TCELL36:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES4</td></tr>
<tr><td>TCELL36:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES14</td></tr>
<tr><td>TCELL37:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES27</td></tr>
<tr><td>TCELL37:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES26</td></tr>
<tr><td>TCELL37:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES25</td></tr>
<tr><td>TCELL37:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES24</td></tr>
<tr><td>TCELL37:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES23</td></tr>
<tr><td>TCELL37:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES22</td></tr>
<tr><td>TCELL37:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES21</td></tr>
<tr><td>TCELL37:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES20</td></tr>
<tr><td>TCELL37:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES19</td></tr>
<tr><td>TCELL37:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES18</td></tr>
<tr><td>TCELL37:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES17</td></tr>
<tr><td>TCELL37:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES16</td></tr>
<tr><td>TCELL37:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES15</td></tr>
<tr><td>TCELL37:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES14</td></tr>
<tr><td>TCELL37:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES13</td></tr>
<tr><td>TCELL37:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES12</td></tr>
<tr><td>TCELL37:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES6</td></tr>
<tr><td>TCELL37:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES121</td></tr>
<tr><td>TCELL37:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES63</td></tr>
<tr><td>TCELL37:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES60</td></tr>
<tr><td>TCELL37:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES50</td></tr>
<tr><td>TCELL37:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES51</td></tr>
<tr><td>TCELL37:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES59</td></tr>
<tr><td>TCELL37:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES36</td></tr>
<tr><td>TCELL37:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES47</td></tr>
<tr><td>TCELL37:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES35</td></tr>
<tr><td>TCELL37:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES15</td></tr>
<tr><td>TCELL37:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES13</td></tr>
<tr><td>TCELL38:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES11</td></tr>
<tr><td>TCELL38:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES10</td></tr>
<tr><td>TCELL38:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES9</td></tr>
<tr><td>TCELL38:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES8</td></tr>
<tr><td>TCELL38:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES7</td></tr>
<tr><td>TCELL38:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES6</td></tr>
<tr><td>TCELL38:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES5</td></tr>
<tr><td>TCELL38:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES4</td></tr>
<tr><td>TCELL38:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES3</td></tr>
<tr><td>TCELL38:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES2</td></tr>
<tr><td>TCELL38:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES1</td></tr>
<tr><td>TCELL38:IMUX_B5</td><td>SERDES.Q0P_HALTGTACK</td></tr>
<tr><td>TCELL38:IMUX_C0</td><td>SERDES.Q0P_HALTGTWRDY</td></tr>
<tr><td>TCELL38:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES0</td></tr>
<tr><td>TCELL38:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES124</td></tr>
<tr><td>TCELL38:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES123</td></tr>
<tr><td>TCELL38:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES125</td></tr>
<tr><td>TCELL38:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES122</td></tr>
<tr><td>TCELL38:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES121</td></tr>
<tr><td>TCELL38:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES120</td></tr>
<tr><td>TCELL38:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES120</td></tr>
<tr><td>TCELL38:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES119</td></tr>
<tr><td>TCELL38:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES118</td></tr>
<tr><td>TCELL38:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES117</td></tr>
<tr><td>TCELL38:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES31</td></tr>
<tr><td>TCELL38:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES17</td></tr>
<tr><td>TCELL38:OUT_F2</td><td>SERDES.Q0P_MAXREADREQSIZE1</td></tr>
<tr><td>TCELL38:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES53</td></tr>
<tr><td>TCELL38:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES49</td></tr>
<tr><td>TCELL38:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES61</td></tr>
<tr><td>TCELL38:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES46</td></tr>
<tr><td>TCELL38:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES45</td></tr>
<tr><td>TCELL38:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES58</td></tr>
<tr><td>TCELL38:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES40</td></tr>
<tr><td>TCELL38:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES20</td></tr>
<tr><td>TCELL38:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES44</td></tr>
<tr><td>TCELL38:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES8</td></tr>
<tr><td>TCELL38:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES23</td></tr>
<tr><td>TCELL38:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES54</td></tr>
<tr><td>TCELL38:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES56</td></tr>
<tr><td>TCELL39:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES116</td></tr>
<tr><td>TCELL39:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES113</td></tr>
<tr><td>TCELL39:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES112</td></tr>
<tr><td>TCELL39:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES111</td></tr>
<tr><td>TCELL39:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES109</td></tr>
<tr><td>TCELL39:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES108</td></tr>
<tr><td>TCELL39:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES114</td></tr>
<tr><td>TCELL39:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES106</td></tr>
<tr><td>TCELL39:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES105</td></tr>
<tr><td>TCELL39:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES104</td></tr>
<tr><td>TCELL39:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES103</td></tr>
<tr><td>TCELL39:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES102</td></tr>
<tr><td>TCELL39:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES126</td></tr>
<tr><td>TCELL39:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES107</td></tr>
<tr><td>TCELL39:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES115</td></tr>
<tr><td>TCELL39:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES110</td></tr>
<tr><td>TCELL39:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES101</td></tr>
<tr><td>TCELL39:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES100</td></tr>
<tr><td>TCELL39:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES99</td></tr>
<tr><td>TCELL39:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES98</td></tr>
<tr><td>TCELL39:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES97</td></tr>
<tr><td>TCELL39:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES96</td></tr>
<tr><td>TCELL39:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES95</td></tr>
<tr><td>TCELL39:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES94</td></tr>
<tr><td>TCELL39:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES52</td></tr>
<tr><td>TCELL39:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES9</td></tr>
<tr><td>TCELL39:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES10</td></tr>
<tr><td>TCELL39:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES43</td></tr>
<tr><td>TCELL39:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES7</td></tr>
<tr><td>TCELL39:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES29</td></tr>
<tr><td>TCELL39:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES12</td></tr>
<tr><td>TCELL39:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES41</td></tr>
<tr><td>TCELL39:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES16</td></tr>
<tr><td>TCELL39:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES62</td></tr>
<tr><td>TCELL39:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES57</td></tr>
<tr><td>TCELL39:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES42</td></tr>
<tr><td>TCELL39:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES22</td></tr>
<tr><td>TCELL39:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES19</td></tr>
<tr><td>TCELL39:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES39</td></tr>
<tr><td>TCELL39:OUT_Q7</td><td>SERDES.Q0P_RCBSTS</td></tr>
<tr><td>TCELL40:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES93</td></tr>
<tr><td>TCELL40:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES92</td></tr>
<tr><td>TCELL40:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES91</td></tr>
<tr><td>TCELL40:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES90</td></tr>
<tr><td>TCELL40:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES89</td></tr>
<tr><td>TCELL40:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES88</td></tr>
<tr><td>TCELL40:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES87</td></tr>
<tr><td>TCELL40:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES85</td></tr>
<tr><td>TCELL40:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES84</td></tr>
<tr><td>TCELL40:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPERR</td></tr>
<tr><td>TCELL40:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPVLD</td></tr>
<tr><td>TCELL40:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPSOP</td></tr>
<tr><td>TCELL40:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES83</td></tr>
<tr><td>TCELL40:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES82</td></tr>
<tr><td>TCELL40:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES81</td></tr>
<tr><td>TCELL40:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES79</td></tr>
<tr><td>TCELL40:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES28</td></tr>
<tr><td>TCELL40:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES26</td></tr>
<tr><td>TCELL40:OUT_F4</td><td>SERDES.Q0P_MSIXMASK</td></tr>
<tr><td>TCELL40:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES27</td></tr>
<tr><td>TCELL40:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES25</td></tr>
<tr><td>TCELL40:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES24</td></tr>
<tr><td>TCELL40:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES18</td></tr>
<tr><td>TCELL40:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES21</td></tr>
<tr><td>TCELL40:OUT_Q4</td><td>SERDES.Q0P_FTLERROUT</td></tr>
<tr><td>TCELL40:OUT_Q5</td><td>SERDES.Q0P_MAXREADREQSIZE2</td></tr>
<tr><td>TCELL40:OUT_Q6</td><td>SERDES.Q0P_TPHSTMODE2</td></tr>
<tr><td>TCELL40:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS2</td></tr>
<tr><td>TCELL41:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPEOP</td></tr>
<tr><td>TCELL41:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES75</td></tr>
<tr><td>TCELL41:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES74</td></tr>
<tr><td>TCELL41:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES72</td></tr>
<tr><td>TCELL41:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES127</td></tr>
<tr><td>TCELL41:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQ</td></tr>
<tr><td>TCELL41:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES71</td></tr>
<tr><td>TCELL41:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES77</td></tr>
<tr><td>TCELL41:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES80</td></tr>
<tr><td>TCELL41:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES70</td></tr>
<tr><td>TCELL41:IMUX_B4</td><td>SERDES.Q0P_HALTGTNPREJ</td></tr>
<tr><td>TCELL41:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES76</td></tr>
<tr><td>TCELL41:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES64</td></tr>
<tr><td>TCELL41:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES65</td></tr>
<tr><td>TCELL41:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES78</td></tr>
<tr><td>TCELL41:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES63</td></tr>
<tr><td>TCELL41:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES62</td></tr>
<tr><td>TCELL41:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES66</td></tr>
<tr><td>TCELL41:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES57</td></tr>
<tr><td>TCELL41:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES58</td></tr>
<tr><td>TCELL41:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES60</td></tr>
<tr><td>TCELL41:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES61</td></tr>
<tr><td>TCELL41:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES69</td></tr>
<tr><td>TCELL41:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES68</td></tr>
<tr><td>TCELL41:OUT_F1</td><td>SERDES.Q0P_FUNCPWRSTATE1</td></tr>
<tr><td>TCELL41:OUT_F2</td><td>SERDES.Q0P_TPHSTMODE0</td></tr>
<tr><td>TCELL41:OUT_F3</td><td>SERDES.Q0P_FUNCPWRSTATE0</td></tr>
<tr><td>TCELL41:OUT_F5</td><td>SERDES.Q0P_CORERROUT</td></tr>
<tr><td>TCELL41:OUT_F6</td><td>SERDES.Q0P_FUNCSTS1</td></tr>
<tr><td>TCELL41:OUT_F7</td><td>SERDES.Q0P_NFTLERROUT</td></tr>
<tr><td>TCELL41:OUT_Q0</td><td>SERDES.Q0P_FUNCPWRSTATE2</td></tr>
<tr><td>TCELL41:OUT_Q1</td><td>SERDES.Q0P_HALMSTREJ</td></tr>
<tr><td>TCELL41:OUT_Q2</td><td>SERDES.Q0P_SCANO10</td></tr>
<tr><td>TCELL41:OUT_Q3</td><td>SERDES.Q0P_FUNCSTS0</td></tr>
<tr><td>TCELL41:OUT_Q4</td><td>SERDES.Q0P_HALMSTACK</td></tr>
<tr><td>TCELL41:OUT_Q5</td><td>SERDES.Q0P_MSIXEN</td></tr>
<tr><td>TCELL41:OUT_Q6</td><td>SERDES.Q0P_MAXREADREQSIZE0</td></tr>
<tr><td>TCELL41:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS3</td></tr>
<tr><td>TCELL42:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES59</td></tr>
<tr><td>TCELL42:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES56</td></tr>
<tr><td>TCELL42:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES73</td></tr>
<tr><td>TCELL42:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES54</td></tr>
<tr><td>TCELL42:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES55</td></tr>
<tr><td>TCELL42:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES67</td></tr>
<tr><td>TCELL42:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES53</td></tr>
<tr><td>TCELL42:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES50</td></tr>
<tr><td>TCELL42:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES46</td></tr>
<tr><td>TCELL42:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES47</td></tr>
<tr><td>TCELL42:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES51</td></tr>
<tr><td>TCELL42:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES52</td></tr>
<tr><td>TCELL42:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES49</td></tr>
<tr><td>TCELL42:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES48</td></tr>
<tr><td>TCELL42:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES45</td></tr>
<tr><td>TCELL42:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES43</td></tr>
<tr><td>TCELL42:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES42</td></tr>
<tr><td>TCELL42:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES44</td></tr>
<tr><td>TCELL42:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES40</td></tr>
<tr><td>TCELL42:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES7</td></tr>
<tr><td>TCELL42:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES39</td></tr>
<tr><td>TCELL42:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES23</td></tr>
<tr><td>TCELL42:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES37</td></tr>
<tr><td>TCELL42:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES41</td></tr>
<tr><td>TCELL42:OUT_F0</td><td>SERDES.Q0P_TPHSTMODE1</td></tr>
<tr><td>TCELL42:OUT_F1</td><td>SERDES.Q0P_HALMSTTAG2</td></tr>
<tr><td>TCELL42:OUT_F2</td><td>SERDES.Q0P_LCLINT</td></tr>
<tr><td>TCELL42:OUT_F3</td><td>SERDES.Q0P_HALMSTTAG1</td></tr>
<tr><td>TCELL42:OUT_F4</td><td>SERDES.Q0P_HALMSTTAG3</td></tr>
<tr><td>TCELL42:OUT_F5</td><td>SERDES.Q0P_HALMSTTAG4</td></tr>
<tr><td>TCELL42:OUT_F6</td><td>SERDES.Q0P_HALMSTTAG0</td></tr>
<tr><td>TCELL42:OUT_F7</td><td>SERDES.Q0P_MSIMSGABRT</td></tr>
<tr><td>TCELL42:OUT_Q0</td><td>SERDES.Q0P_TPHREQENABLE</td></tr>
<tr><td>TCELL42:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT5</td></tr>
<tr><td>TCELL42:OUT_Q2</td><td>SERDES.Q0P_MSIMSGSENT</td></tr>
<tr><td>TCELL42:OUT_Q3</td><td>SERDES.Q0P_DBGDATOUT7</td></tr>
<tr><td>TCELL42:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT8</td></tr>
<tr><td>TCELL42:OUT_Q5</td><td>SERDES.Q0P_SCANO12</td></tr>
<tr><td>TCELL42:OUT_Q6</td><td>SERDES.Q0P_DBGDATOUT12</td></tr>
<tr><td>TCELL42:OUT_Q7</td><td>SERDES.Q0P_DBGDATOUT6</td></tr>
<tr><td>TCELL43:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES38</td></tr>
<tr><td>TCELL43:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES20</td></tr>
<tr><td>TCELL43:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES36</td></tr>
<tr><td>TCELL43:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES9</td></tr>
<tr><td>TCELL43:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES19</td></tr>
<tr><td>TCELL43:IMUX_A5</td><td>SERDES.Q0P_HALMSTWBVLD1</td></tr>
<tr><td>TCELL43:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES8</td></tr>
<tr><td>TCELL43:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES17</td></tr>
<tr><td>TCELL43:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES21</td></tr>
<tr><td>TCELL43:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES22</td></tr>
<tr><td>TCELL43:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES12</td></tr>
<tr><td>TCELL43:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD2</td></tr>
<tr><td>TCELL43:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES34</td></tr>
<tr><td>TCELL43:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES1</td></tr>
<tr><td>TCELL43:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES10</td></tr>
<tr><td>TCELL43:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES11</td></tr>
<tr><td>TCELL43:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES16</td></tr>
<tr><td>TCELL43:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES35</td></tr>
<tr><td>TCELL43:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES6</td></tr>
<tr><td>TCELL43:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES5</td></tr>
<tr><td>TCELL43:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES18</td></tr>
<tr><td>TCELL43:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES4</td></tr>
<tr><td>TCELL43:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES3</td></tr>
<tr><td>TCELL43:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES2</td></tr>
<tr><td>TCELL43:OUT_F0</td><td>SERDES.Q0P_SCANO4</td></tr>
<tr><td>TCELL43:OUT_F1</td><td>SERDES.Q0P_DBGDATOUT14</td></tr>
<tr><td>TCELL43:OUT_F2</td><td>SERDES.Q0P_DBGDATOUT4</td></tr>
<tr><td>TCELL43:OUT_F3</td><td>SERDES.Q0P_DBGDATOUT9</td></tr>
<tr><td>TCELL43:OUT_F4</td><td>SERDES.Q0P_DBGDATOUT0</td></tr>
<tr><td>TCELL43:OUT_F5</td><td>SERDES.Q0P_DBGDATOUT2</td></tr>
<tr><td>TCELL43:OUT_F6</td><td>SERDES.Q0P_DBGDATOUT13</td></tr>
<tr><td>TCELL43:OUT_F7</td><td>SERDES.Q0P_DBGDATOUT1</td></tr>
<tr><td>TCELL43:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES124</td></tr>
<tr><td>TCELL43:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT3</td></tr>
<tr><td>TCELL43:OUT_Q2</td><td>SERDES.Q0P_DBGDATOUT11</td></tr>
<tr><td>TCELL43:OUT_Q3</td><td>SERDES.Q0P_LTSSMSTATE5</td></tr>
<tr><td>TCELL43:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT10</td></tr>
<tr><td>TCELL43:OUT_Q5</td><td>SERDES.Q0P_DBGDATOUT15</td></tr>
<tr><td>TCELL43:OUT_Q6</td><td>SERDES.Q0P_LNKSTS0</td></tr>
<tr><td>TCELL43:OUT_Q7</td><td>SERDES.Q0P_LTSSMSTATE0</td></tr>
<tr><td>TCELL44:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES15</td></tr>
<tr><td>TCELL44:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES33</td></tr>
<tr><td>TCELL44:IMUX_A2</td><td>SERDES.Q0P_HALMSTWEOP</td></tr>
<tr><td>TCELL44:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES32</td></tr>
<tr><td>TCELL44:IMUX_A4</td><td>SERDES.Q0P_HALMSTWBVLD0</td></tr>
<tr><td>TCELL44:IMUX_A5</td><td>SERDES.Q0P_HALMSTWDATVLD</td></tr>
<tr><td>TCELL44:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES0</td></tr>
<tr><td>TCELL44:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES31</td></tr>
<tr><td>TCELL44:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES14</td></tr>
<tr><td>TCELL44:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES13</td></tr>
<tr><td>TCELL44:IMUX_B4</td><td>SERDES.Q0P_HALMSTWERR</td></tr>
<tr><td>TCELL44:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD6</td></tr>
<tr><td>TCELL44:IMUX_C0</td><td>SERDES.Q0P_HALMSTWBVLD7</td></tr>
<tr><td>TCELL44:IMUX_C1</td><td>SERDES.Q0P_HALMSTWBVLD3</td></tr>
<tr><td>TCELL44:IMUX_C2</td><td>SERDES.Q0P_HALMSTWBVLD4</td></tr>
<tr><td>TCELL44:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES25</td></tr>
<tr><td>TCELL44:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES28</td></tr>
<tr><td>TCELL44:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES30</td></tr>
<tr><td>TCELL44:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES29</td></tr>
<tr><td>TCELL44:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES27</td></tr>
<tr><td>TCELL44:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES24</td></tr>
<tr><td>TCELL44:IMUX_D3</td><td>SERDES.Q0P_HALMSTWBVLD5</td></tr>
<tr><td>TCELL44:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES26</td></tr>
<tr><td>TCELL44:IMUX_D5</td><td>SERDES.Q0P_INTAI</td></tr>
<tr><td>TCELL44:OUT_F0</td><td>SERDES.Q0P_LTSSMSTATE4</td></tr>
<tr><td>TCELL44:OUT_F1</td><td>SERDES.Q0P_LTSSMSTATE1</td></tr>
<tr><td>TCELL44:OUT_F2</td><td>SERDES.Q0P_SCANO3</td></tr>
<tr><td>TCELL44:OUT_F3</td><td>SERDES.Q0P_LTSSMSTATE2</td></tr>
<tr><td>TCELL44:OUT_F4</td><td>SERDES.Q0P_HALMSTRERR</td></tr>
<tr><td>TCELL44:OUT_F5</td><td>SERDES.Q0P_SCANO13</td></tr>
<tr><td>TCELL44:OUT_F6</td><td>SERDES.Q0P_LTSSMSTATE3</td></tr>
<tr><td>TCELL44:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE3</td></tr>
<tr><td>TCELL44:OUT_Q0</td><td>SERDES.Q0P_SCANO17</td></tr>
<tr><td>TCELL44:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES118</td></tr>
<tr><td>TCELL44:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES119</td></tr>
<tr><td>TCELL44:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES117</td></tr>
<tr><td>TCELL44:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES116</td></tr>
<tr><td>TCELL44:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES114</td></tr>
<tr><td>TCELL44:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES113</td></tr>
<tr><td>TCELL44:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES115</td></tr>
<tr><td>TCELL45:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQATTR0</td></tr>
<tr><td>TCELL45:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQATTR1</td></tr>
<tr><td>TCELL45:IMUX_A2</td><td>SERDES.Q0P_HALMSTCOMPRDY</td></tr>
<tr><td>TCELL45:IMUX_A3</td><td>SERDES.Q0P_MSIATTRIN2</td></tr>
<tr><td>TCELL45:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES86</td></tr>
<tr><td>TCELL45:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES108</td></tr>
<tr><td>TCELL45:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES110</td></tr>
<tr><td>TCELL45:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES112</td></tr>
<tr><td>TCELL45:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES113</td></tr>
<tr><td>TCELL45:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES116</td></tr>
<tr><td>TCELL45:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES118</td></tr>
<tr><td>TCELL45:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES124</td></tr>
<tr><td>TCELL45:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES126</td></tr>
<tr><td>TCELL45:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES119</td></tr>
<tr><td>TCELL45:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES127</td></tr>
<tr><td>TCELL45:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES125</td></tr>
<tr><td>TCELL45:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES123</td></tr>
<tr><td>TCELL45:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES122</td></tr>
<tr><td>TCELL45:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES119</td></tr>
<tr><td>TCELL45:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES117</td></tr>
<tr><td>TCELL45:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES115</td></tr>
<tr><td>TCELL45:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES114</td></tr>
<tr><td>TCELL45:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES111</td></tr>
<tr><td>TCELL45:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES109</td></tr>
<tr><td>TCELL45:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES108</td></tr>
<tr><td>TCELL45:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES112</td></tr>
<tr><td>TCELL45:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES107</td></tr>
<tr><td>TCELL45:OUT_F3</td><td>SERDES.Q0P_NEGLNKWIDTH0</td></tr>
<tr><td>TCELL45:OUT_F4</td><td>SERDES.Q0P_LNKSTS1</td></tr>
<tr><td>TCELL45:OUT_F5</td><td>SERDES.Q0P_NEGLNKWIDTH1</td></tr>
<tr><td>TCELL45:OUT_F6</td><td>SERDES.Q0P_MAXPYLDSIZE0</td></tr>
<tr><td>TCELL45:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE2</td></tr>
<tr><td>TCELL45:OUT_Q0</td><td>SERDES.Q0P_MAXPYLDSIZE2</td></tr>
<tr><td>TCELL45:OUT_Q1</td><td>SERDES.Q0P_LNKDWNRSTOUT</td></tr>
<tr><td>TCELL45:OUT_Q2</td><td>SERDES.Q0P_NEGSPEED</td></tr>
<tr><td>TCELL45:OUT_Q3</td><td>SERDES.Q0P_LNKPWRSTATE1</td></tr>
<tr><td>TCELL45:OUT_Q4</td><td>SERDES.Q0P_SCANO0</td></tr>
<tr><td>TCELL45:OUT_Q5</td><td>SERDES.Q0P_SCANO16</td></tr>
<tr><td>TCELL45:OUT_Q6</td><td>SERDES.Q0P_SCANO15</td></tr>
<tr><td>TCELL45:OUT_Q7</td><td>SERDES.Q0P_MAXPYLDSIZE1</td></tr>
<tr><td>TCELL46:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES107</td></tr>
<tr><td>TCELL46:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQATTR2</td></tr>
<tr><td>TCELL46:IMUX_A4</td><td>SERDES.Q0P_MSIXATTRIN2</td></tr>
<tr><td>TCELL46:IMUX_A5</td><td>SERDES.Q0P_CORERRIN</td></tr>
<tr><td>TCELL46:IMUX_A6</td><td>SERDES.Q0P_PWRSTATECHNGACK</td></tr>
<tr><td>TCELL46:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGDAT10</td></tr>
<tr><td>TCELL46:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT27</td></tr>
<tr><td>TCELL46:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT30</td></tr>
<tr><td>TCELL46:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT28</td></tr>
<tr><td>TCELL46:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT23</td></tr>
<tr><td>TCELL46:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGDAT4</td></tr>
<tr><td>TCELL46:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGDAT18</td></tr>
<tr><td>TCELL46:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGDAT21</td></tr>
<tr><td>TCELL46:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGDAT29</td></tr>
<tr><td>TCELL46:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGDAT11</td></tr>
<tr><td>TCELL46:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGDAT20</td></tr>
<tr><td>TCELL46:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGDAT22</td></tr>
<tr><td>TCELL46:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGDAT31</td></tr>
<tr><td>TCELL46:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGDAT24</td></tr>
<tr><td>TCELL46:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGDAT25</td></tr>
<tr><td>TCELL46:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGDAT17</td></tr>
<tr><td>TCELL46:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGDAT16</td></tr>
<tr><td>TCELL46:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGDAT15</td></tr>
<tr><td>TCELL46:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGDAT26</td></tr>
<tr><td>TCELL46:OUT_F2</td><td>SERDES.Q0P_SCANO24</td></tr>
<tr><td>TCELL46:OUT_F3</td><td>SERDES.Q0P_LNKPWRSTATE0</td></tr>
<tr><td>TCELL46:OUT_F4</td><td>SERDES.Q0P_MSIXMSGSENT</td></tr>
<tr><td>TCELL46:OUT_F5</td><td>SERDES.Q0P_HOTRSTOUT</td></tr>
<tr><td>TCELL46:OUT_F6</td><td>SERDES.Q0P_SCANO23</td></tr>
<tr><td>TCELL47:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGDAT19</td></tr>
<tr><td>TCELL47:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGDAT14</td></tr>
<tr><td>TCELL47:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGDAT13</td></tr>
<tr><td>TCELL47:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGDAT1</td></tr>
<tr><td>TCELL47:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGDAT0</td></tr>
<tr><td>TCELL47:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGDAT12</td></tr>
<tr><td>TCELL47:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT6</td></tr>
<tr><td>TCELL47:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT2</td></tr>
<tr><td>TCELL47:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT7</td></tr>
<tr><td>TCELL47:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT5</td></tr>
<tr><td>TCELL47:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGDAT3</td></tr>
<tr><td>TCELL47:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGDAT9</td></tr>
<tr><td>TCELL47:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGDAT8</td></tr>
<tr><td>TCELL47:IMUX_C3</td><td>SERDES.Q0P_INTBI</td></tr>
<tr><td>TCELL47:IMUX_C4</td><td>SERDES.Q0P_INTCI</td></tr>
<tr><td>TCELL47:IMUX_C5</td><td>SERDES.Q0P_INTDI</td></tr>
<tr><td>TCELL47:IMUX_C6</td><td>SERDES.Q0P_INTPENDSTS</td></tr>
<tr><td>TCELL47:IMUX_C7</td><td>SERDES.Q0P_HALMSTREQTPHPRESENT</td></tr>
<tr><td>TCELL47:IMUX_D2</td><td>SERDES.Q0P_MSIXATTRIN1</td></tr>
<tr><td>TCELL47:IMUX_D3</td><td>SERDES.Q0P_MSIXATTRIN0</td></tr>
<tr><td>TCELL47:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQTPHTYPE1</td></tr>
<tr><td>TCELL47:IMUX_D5</td><td>SERDES.Q0P_MSIXREQTPHTYPE1</td></tr>
<tr><td>TCELL47:IMUX_D6</td><td>SERDES.Q0P_HALMSTREQTPHTYPE0</td></tr>
<tr><td>TCELL47:IMUX_D7</td><td>SERDES.Q0P_MSIXREQTPHTYPE0</td></tr>
<tr><td>TCELL48:IMUX_A2</td><td>SERDES.Q0P_MSIXREQTPHPRESENT</td></tr>
<tr><td>TCELL48:IMUX_A3</td><td>SERDES.Q0P_MSIXREQTPHSTTAG4</td></tr>
<tr><td>TCELL48:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG4</td></tr>
<tr><td>TCELL48:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG2</td></tr>
<tr><td>TCELL48:IMUX_A6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG2</td></tr>
<tr><td>TCELL48:IMUX_A7</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG1</td></tr>
<tr><td>TCELL48:IMUX_B2</td><td>SERDES.Q0P_MSIXREQTPHSTTAG1</td></tr>
<tr><td>TCELL48:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG6</td></tr>
<tr><td>TCELL48:IMUX_B4</td><td>SERDES.Q0P_MSIXREQTPHSTTAG6</td></tr>
<tr><td>TCELL48:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG7</td></tr>
<tr><td>TCELL48:IMUX_B6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG7</td></tr>
<tr><td>TCELL48:IMUX_B7</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG3</td></tr>
<tr><td>TCELL48:IMUX_C2</td><td>SERDES.Q0P_MSIXREQTPHSTTAG3</td></tr>
<tr><td>TCELL48:IMUX_C3</td><td>SERDES.Q0P_MSIXREQTPHSTTAG0</td></tr>
<tr><td>TCELL48:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG0</td></tr>
<tr><td>TCELL48:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG5</td></tr>
<tr><td>TCELL48:IMUX_C6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG5</td></tr>
<tr><td>TCELL48:IMUX_C7</td><td>SERDES.Q0P_MSIREQTPHSTTAG2</td></tr>
<tr><td>TCELL48:IMUX_D2</td><td>SERDES.Q0P_MSIREQTPHSTTAG1</td></tr>
<tr><td>TCELL48:IMUX_D3</td><td>SERDES.Q0P_MSIREQTPHPRESENT</td></tr>
<tr><td>TCELL48:IMUX_D4</td><td>SERDES.Q0P_MSIREQTPHSTTAG4</td></tr>
<tr><td>TCELL48:IMUX_D5</td><td>SERDES.Q0P_UNCORRERRIN</td></tr>
<tr><td>TCELL48:IMUX_D6</td><td>SERDES.Q0P_MSIREQTPHTYPE1</td></tr>
<tr><td>TCELL48:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR0</td></tr>
<tr><td>TCELL49:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR1</td></tr>
<tr><td>TCELL49:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR2</td></tr>
<tr><td>TCELL49:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR3</td></tr>
<tr><td>TCELL49:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR4</td></tr>
<tr><td>TCELL49:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR5</td></tr>
<tr><td>TCELL49:IMUX_A7</td><td>SERDES.Q0P_MSIREQTPHSTTAG3</td></tr>
<tr><td>TCELL49:IMUX_B2</td><td>SERDES.Q0P_MSIREQTPHSTTAG6</td></tr>
<tr><td>TCELL49:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR8</td></tr>
<tr><td>TCELL49:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR6</td></tr>
<tr><td>TCELL49:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR9</td></tr>
<tr><td>TCELL49:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGADDR18</td></tr>
<tr><td>TCELL49:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR15</td></tr>
<tr><td>TCELL49:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR7</td></tr>
<tr><td>TCELL49:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR10</td></tr>
<tr><td>TCELL49:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGVLD</td></tr>
<tr><td>TCELL49:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR14</td></tr>
<tr><td>TCELL49:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGADDR11</td></tr>
<tr><td>TCELL49:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGADDR13</td></tr>
<tr><td>TCELL49:IMUX_D2</td><td>SERDES.Q0P_MSIATTRIN1</td></tr>
<tr><td>TCELL49:IMUX_D3</td><td>SERDES.Q0P_MSIATTRIN0</td></tr>
<tr><td>TCELL49:IMUX_D4</td><td>SERDES.Q0P_MSIREQTPHTYPE0</td></tr>
<tr><td>TCELL49:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR26</td></tr>
<tr><td>TCELL49:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR20</td></tr>
<tr><td>TCELL49:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR17</td></tr>
<tr><td>TCELL50:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR30</td></tr>
<tr><td>TCELL50:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR19</td></tr>
<tr><td>TCELL50:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR16</td></tr>
<tr><td>TCELL50:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR25</td></tr>
<tr><td>TCELL50:IMUX_A6</td><td>SERDES.Q0P_MSIREQTPHSTTAG7</td></tr>
<tr><td>TCELL50:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGADDR28</td></tr>
<tr><td>TCELL50:IMUX_B2</td><td>SERDES.Q0P_MSIREQTPHSTTAG5</td></tr>
<tr><td>TCELL50:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR12</td></tr>
<tr><td>TCELL50:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR29</td></tr>
<tr><td>TCELL50:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR27</td></tr>
<tr><td>TCELL50:IMUX_B6</td><td>SERDES.Q0P_MSIREQTPHSTTAG0</td></tr>
<tr><td>TCELL50:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR21</td></tr>
<tr><td>TCELL50:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR24</td></tr>
<tr><td>TCELL50:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR31</td></tr>
<tr><td>TCELL50:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR22</td></tr>
<tr><td>TCELL50:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR23</td></tr>
<tr><td>TCELL50:IMUX_C6</td><td>SERDES.Q0P_MSIASRTINT0</td></tr>
<tr><td>TCELL50:IMUX_C7</td><td>SERDES.Q0P_MSIASRTINT10</td></tr>
<tr><td>TCELL50:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT14</td></tr>
<tr><td>TCELL50:IMUX_D3</td><td>SERDES.Q0P_MSIASRTINT18</td></tr>
<tr><td>TCELL50:IMUX_D4</td><td>SERDES.Q0P_MSIASRTINT17</td></tr>
<tr><td>TCELL50:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT4</td></tr>
<tr><td>TCELL50:IMUX_D6</td><td>SERDES.Q0P_MSIASRTINT30</td></tr>
<tr><td>TCELL50:IMUX_D7</td><td>SERDES.Q0P_MSIASRTINT31</td></tr>
<tr><td>TCELL51:IMUX_A2</td><td>SERDES.Q0P_MSIASRTINT11</td></tr>
<tr><td>TCELL51:IMUX_A3</td><td>SERDES.Q0P_MSIASRTINT29</td></tr>
<tr><td>TCELL51:IMUX_A4</td><td>SERDES.Q0P_MSIASRTINT16</td></tr>
<tr><td>TCELL51:IMUX_A5</td><td>SERDES.Q0P_MSIASRTINT15</td></tr>
<tr><td>TCELL51:IMUX_A6</td><td>SERDES.Q0P_MSIASRTINT13</td></tr>
<tr><td>TCELL51:IMUX_A7</td><td>SERDES.Q0P_MSIASRTINT8</td></tr>
<tr><td>TCELL51:IMUX_B2</td><td>SERDES.Q0P_MSIASRTINT1</td></tr>
<tr><td>TCELL51:IMUX_B3</td><td>SERDES.Q0P_MSIASRTINT28</td></tr>
<tr><td>TCELL51:IMUX_B4</td><td>SERDES.Q0P_MSIASRTINT12</td></tr>
<tr><td>TCELL51:IMUX_B5</td><td>SERDES.Q0P_MSIASRTINT27</td></tr>
<tr><td>TCELL51:IMUX_B6</td><td>SERDES.Q0P_MSIASRTINT6</td></tr>
<tr><td>TCELL51:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR63</td></tr>
<tr><td>TCELL51:IMUX_C2</td><td>SERDES.Q0P_MSIASRTINT9</td></tr>
<tr><td>TCELL51:IMUX_C3</td><td>SERDES.Q0P_MSIASRTINT7</td></tr>
<tr><td>TCELL51:IMUX_C4</td><td>SERDES.Q0P_MSIASRTINT3</td></tr>
<tr><td>TCELL51:IMUX_C5</td><td>SERDES.Q0P_MSIASRTINT5</td></tr>
<tr><td>TCELL51:IMUX_C6</td><td>SERDES.Q0P_MSIASRTINT26</td></tr>
<tr><td>TCELL51:IMUX_C7</td><td>SERDES.Q0P_MSIASRTINT24</td></tr>
<tr><td>TCELL51:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT2</td></tr>
<tr><td>TCELL51:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR60</td></tr>
<tr><td>TCELL51:IMUX_D4</td><td>SERDES.Q0P_MSIASRTINT19</td></tr>
<tr><td>TCELL51:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT21</td></tr>
<tr><td>TCELL51:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR62</td></tr>
<tr><td>TCELL51:IMUX_D7</td><td>SERDES.Q0P_MSIASRTINT25</td></tr>
<tr><td>TCELL52:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR61</td></tr>
<tr><td>TCELL52:IMUX_A3</td><td>SERDES.Q0P_MSIASRTINT23</td></tr>
<tr><td>TCELL52:IMUX_A4</td><td>SERDES.Q0P_MSIASRTINT22</td></tr>
<tr><td>TCELL52:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR59</td></tr>
<tr><td>TCELL52:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR56</td></tr>
<tr><td>TCELL52:IMUX_A7</td><td>SERDES.Q0P_MSIASRTINT20</td></tr>
<tr><td>TCELL52:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR58</td></tr>
<tr><td>TCELL52:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR57</td></tr>
<tr><td>TCELL52:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR37</td></tr>
<tr><td>TCELL52:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR40</td></tr>
<tr><td>TCELL52:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGADDR49</td></tr>
<tr><td>TCELL52:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR45</td></tr>
<tr><td>TCELL52:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR53</td></tr>
<tr><td>TCELL52:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR51</td></tr>
<tr><td>TCELL52:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR47</td></tr>
<tr><td>TCELL52:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR44</td></tr>
<tr><td>TCELL52:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGADDR46</td></tr>
<tr><td>TCELL52:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGADDR52</td></tr>
<tr><td>TCELL52:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGADDR55</td></tr>
<tr><td>TCELL52:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR50</td></tr>
<tr><td>TCELL52:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGADDR54</td></tr>
<tr><td>TCELL52:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR42</td></tr>
<tr><td>TCELL52:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR43</td></tr>
<tr><td>TCELL52:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR48</td></tr>
<tr><td>TCELL53:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR39</td></tr>
<tr><td>TCELL53:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR38</td></tr>
<tr><td>TCELL53:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR35</td></tr>
<tr><td>TCELL53:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR36</td></tr>
<tr><td>TCELL53:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR41</td></tr>
<tr><td>TCELL53:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGADDR33</td></tr>
<tr><td>TCELL53:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR34</td></tr>
<tr><td>TCELL53:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR32</td></tr>
<tr><td>TCELL61:IMUX_A0</td><td>SERDES.CORNER_LSPLLPWRUP</td></tr>
<tr><td>TCELL61:IMUX_B0</td><td>SERDES.CORNER_FCSYNCTOGGLE</td></tr>
<tr><td>TCELL61:IMUX_C0</td><td>SERDES.CORNER_FCSCANMODE</td></tr>
<tr><td>TCELL61:IMUX_LSR0</td><td>SERDES.CORNER_LSPLLRST</td></tr>
<tr><td>TCELL61:IMUX_CLK0_DELAY</td><td>SERDES.CORNER_LSPLLREFCLKI</td></tr>
<tr><td>TCELL61:OUT_F0</td><td>SERDES.CORNER_FOREFCK2CORE</td></tr>
<tr><td>TCELL61:OUT_Q0</td><td>SERDES.CORNER_LSPLLLOL</td></tr>
</tbody>
</table></div>
<h2 id="tile-serdes2"><a class="header" href="#tile-serdes2">Tile SERDES2</a></h2>
<p>Cells: 120</p>
<h3 id="bel-serdes-1"><a class="header" href="#bel-serdes-1">Bel SERDES</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES2 bel SERDES</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CORNER_FCSCANMODE</td><td>input</td><td>TCELL119:IMUX_C0</td></tr>
<tr><td>CORNER_FCSYNCTOGGLE</td><td>input</td><td>TCELL119:IMUX_B0</td></tr>
<tr><td>CORNER_FOREFCK2CORE</td><td>output</td><td>TCELL119:OUT_F0</td></tr>
<tr><td>CORNER_LSPLLLOL</td><td>output</td><td>TCELL119:OUT_Q0</td></tr>
<tr><td>CORNER_LSPLLPWRUP</td><td>input</td><td>TCELL119:IMUX_A0</td></tr>
<tr><td>CORNER_LSPLLREFCLKI</td><td>input</td><td>TCELL119:IMUX_CLK0_DELAY</td></tr>
<tr><td>CORNER_LSPLLRST</td><td>input</td><td>TCELL119:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>Q0CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A2</td></tr>
<tr><td>Q0CH0_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE0</td></tr>
<tr><td>Q0CH0_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE0</td></tr>
<tr><td>Q0CH0_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>Q0CH0_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D4</td></tr>
<tr><td>Q0CH0_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B4</td></tr>
<tr><td>Q0CH0_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A6</td></tr>
<tr><td>Q0CH0_FCRATE0</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>Q0CH0_FCRATE1</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>Q0CH0_FCRATE2</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C2</td></tr>
<tr><td>Q0CH0_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>Q0CH0_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
<tr><td>Q0CH0_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C4</td></tr>
<tr><td>Q0CH0_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C3</td></tr>
<tr><td>Q0CH0_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C2</td></tr>
<tr><td>Q0CH0_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>Q0CH0_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C6</td></tr>
<tr><td>Q0CH0_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>Q0CH0_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B4</td></tr>
<tr><td>Q0CH0_FDRX0</td><td>output</td><td>TCELL9:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX1</td><td>output</td><td>TCELL9:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX10</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX11</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX12</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX13</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX14</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX15</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX16</td><td>output</td><td>TCELL8:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX17</td><td>output</td><td>TCELL8:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX18</td><td>output</td><td>TCELL8:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX19</td><td>output</td><td>TCELL8:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX2</td><td>output</td><td>TCELL9:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX20</td><td>output</td><td>TCELL8:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX21</td><td>output</td><td>TCELL8:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX22</td><td>output</td><td>TCELL8:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX23</td><td>output</td><td>TCELL8:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX24</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX25</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX26</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX27</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX28</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX29</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX3</td><td>output</td><td>TCELL9:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX30</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX31</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX32</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX33</td><td>output</td><td>TCELL7:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX34</td><td>output</td><td>TCELL7:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX35</td><td>output</td><td>TCELL7:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX36</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX37</td><td>output</td><td>TCELL7:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX38</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX39</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX4</td><td>output</td><td>TCELL9:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX40</td><td>output</td><td>TCELL7:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX41</td><td>output</td><td>TCELL7:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX42</td><td>output</td><td>TCELL7:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX43</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX44</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX45</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX46</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX47</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX5</td><td>output</td><td>TCELL9:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX6</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX7</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX8</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX9</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>Q0CH0_FDTX0</td><td>input</td><td>TCELL9:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX1</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX10</td><td>input</td><td>TCELL8:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX11</td><td>input</td><td>TCELL8:IMUX_C2</td></tr>
<tr><td>Q0CH0_FDTX12</td><td>input</td><td>TCELL8:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX13</td><td>input</td><td>TCELL8:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX14</td><td>input</td><td>TCELL8:IMUX_B5</td></tr>
<tr><td>Q0CH0_FDTX15</td><td>input</td><td>TCELL8:IMUX_B4</td></tr>
<tr><td>Q0CH0_FDTX16</td><td>input</td><td>TCELL8:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX17</td><td>input</td><td>TCELL8:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX18</td><td>input</td><td>TCELL8:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX19</td><td>input</td><td>TCELL8:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX2</td><td>input</td><td>TCELL8:IMUX_D5</td></tr>
<tr><td>Q0CH0_FDTX20</td><td>input</td><td>TCELL8:IMUX_A5</td></tr>
<tr><td>Q0CH0_FDTX21</td><td>input</td><td>TCELL8:IMUX_A4</td></tr>
<tr><td>Q0CH0_FDTX22</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX23</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX24</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX25</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX26</td><td>input</td><td>TCELL7:IMUX_D5</td></tr>
<tr><td>Q0CH0_FDTX27</td><td>input</td><td>TCELL7:IMUX_D4</td></tr>
<tr><td>Q0CH0_FDTX28</td><td>input</td><td>TCELL7:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX29</td><td>input</td><td>TCELL7:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX3</td><td>input</td><td>TCELL8:IMUX_D4</td></tr>
<tr><td>Q0CH0_FDTX30</td><td>input</td><td>TCELL7:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX31</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX32</td><td>input</td><td>TCELL7:IMUX_C5</td></tr>
<tr><td>Q0CH0_FDTX33</td><td>input</td><td>TCELL7:IMUX_C4</td></tr>
<tr><td>Q0CH0_FDTX34</td><td>input</td><td>TCELL7:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX35</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>Q0CH0_FDTX36</td><td>input</td><td>TCELL7:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX37</td><td>input</td><td>TCELL7:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX38</td><td>input</td><td>TCELL7:IMUX_B5</td></tr>
<tr><td>Q0CH0_FDTX39</td><td>input</td><td>TCELL7:IMUX_B4</td></tr>
<tr><td>Q0CH0_FDTX4</td><td>input</td><td>TCELL8:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX40</td><td>input</td><td>TCELL7:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX41</td><td>input</td><td>TCELL7:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX42</td><td>input</td><td>TCELL7:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX43</td><td>input</td><td>TCELL7:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX44</td><td>input</td><td>TCELL7:IMUX_A5</td></tr>
<tr><td>Q0CH0_FDTX45</td><td>input</td><td>TCELL7:IMUX_A4</td></tr>
<tr><td>Q0CH0_FDTX46</td><td>input</td><td>TCELL7:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX47</td><td>input</td><td>TCELL7:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX48</td><td>input</td><td>TCELL7:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX49</td><td>input</td><td>TCELL7:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX5</td><td>input</td><td>TCELL8:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX6</td><td>input</td><td>TCELL8:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX7</td><td>input</td><td>TCELL8:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX8</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>Q0CH0_FDTX9</td><td>input</td><td>TCELL8:IMUX_C4</td></tr>
<tr><td>Q0CH0_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>Q0CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>Q0CH0_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q3</td></tr>
<tr><td>Q0CH0_FSLSM</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>Q0CH0_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>Q0CH0_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>Q0CH0_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>Q0CH0_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>Q0CH0_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>Q0CH0_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>Q0CH0_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>Q0CH1_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A3</td></tr>
<tr><td>Q0CH1_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE1</td></tr>
<tr><td>Q0CH1_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE1</td></tr>
<tr><td>Q0CH1_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>Q0CH1_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D5</td></tr>
<tr><td>Q0CH1_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B5</td></tr>
<tr><td>Q0CH1_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A7</td></tr>
<tr><td>Q0CH1_FCRATE0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>Q0CH1_FCRATE2</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>Q0CH1_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C3</td></tr>
<tr><td>Q0CH1_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>Q0CH1_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
<tr><td>Q0CH1_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>Q0CH1_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C7</td></tr>
<tr><td>Q0CH1_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C6</td></tr>
<tr><td>Q0CH1_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C5</td></tr>
<tr><td>Q0CH1_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>Q0CH1_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C7</td></tr>
<tr><td>Q0CH1_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>Q0CH1_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B5</td></tr>
<tr><td>Q0CH1_FDRX0</td><td>output</td><td>TCELL13:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX1</td><td>output</td><td>TCELL13:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX10</td><td>output</td><td>TCELL12:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX11</td><td>output</td><td>TCELL12:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX12</td><td>output</td><td>TCELL12:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX13</td><td>output</td><td>TCELL12:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX14</td><td>output</td><td>TCELL12:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX15</td><td>output</td><td>TCELL12:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX16</td><td>output</td><td>TCELL11:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX17</td><td>output</td><td>TCELL11:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX18</td><td>output</td><td>TCELL11:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX19</td><td>output</td><td>TCELL11:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX2</td><td>output</td><td>TCELL12:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX20</td><td>output</td><td>TCELL11:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX21</td><td>output</td><td>TCELL11:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX22</td><td>output</td><td>TCELL11:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX23</td><td>output</td><td>TCELL11:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX24</td><td>output</td><td>TCELL11:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX25</td><td>output</td><td>TCELL11:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX26</td><td>output</td><td>TCELL11:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX27</td><td>output</td><td>TCELL11:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX28</td><td>output</td><td>TCELL11:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX29</td><td>output</td><td>TCELL11:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX3</td><td>output</td><td>TCELL12:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX30</td><td>output</td><td>TCELL11:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX31</td><td>output</td><td>TCELL11:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX32</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX33</td><td>output</td><td>TCELL10:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX34</td><td>output</td><td>TCELL10:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX35</td><td>output</td><td>TCELL10:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX36</td><td>output</td><td>TCELL10:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX37</td><td>output</td><td>TCELL10:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX38</td><td>output</td><td>TCELL10:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX39</td><td>output</td><td>TCELL10:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX4</td><td>output</td><td>TCELL12:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX40</td><td>output</td><td>TCELL10:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX41</td><td>output</td><td>TCELL10:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX42</td><td>output</td><td>TCELL10:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX43</td><td>output</td><td>TCELL10:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX44</td><td>output</td><td>TCELL10:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX45</td><td>output</td><td>TCELL10:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX46</td><td>output</td><td>TCELL10:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX47</td><td>output</td><td>TCELL10:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX5</td><td>output</td><td>TCELL12:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX6</td><td>output</td><td>TCELL12:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX7</td><td>output</td><td>TCELL12:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX8</td><td>output</td><td>TCELL13:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX9</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>Q0CH1_FDTX0</td><td>input</td><td>TCELL11:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX1</td><td>input</td><td>TCELL11:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX10</td><td>input</td><td>TCELL10:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDTX11</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>Q0CH1_FDTX12</td><td>input</td><td>TCELL10:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX13</td><td>input</td><td>TCELL10:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX14</td><td>input</td><td>TCELL10:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX15</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX16</td><td>input</td><td>TCELL10:IMUX_B5</td></tr>
<tr><td>Q0CH1_FDTX17</td><td>input</td><td>TCELL10:IMUX_B4</td></tr>
<tr><td>Q0CH1_FDTX18</td><td>input</td><td>TCELL10:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX19</td><td>input</td><td>TCELL10:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX2</td><td>input</td><td>TCELL11:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX20</td><td>input</td><td>TCELL10:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX21</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX22</td><td>input</td><td>TCELL10:IMUX_A5</td></tr>
<tr><td>Q0CH1_FDTX23</td><td>input</td><td>TCELL10:IMUX_A4</td></tr>
<tr><td>Q0CH1_FDTX24</td><td>input</td><td>TCELL10:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX25</td><td>input</td><td>TCELL10:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX26</td><td>input</td><td>TCELL10:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX27</td><td>input</td><td>TCELL10:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX28</td><td>input</td><td>TCELL9:IMUX_D5</td></tr>
<tr><td>Q0CH1_FDTX29</td><td>input</td><td>TCELL9:IMUX_D4</td></tr>
<tr><td>Q0CH1_FDTX3</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX30</td><td>input</td><td>TCELL9:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX31</td><td>input</td><td>TCELL9:IMUX_D2</td></tr>
<tr><td>Q0CH1_FDTX32</td><td>input</td><td>TCELL9:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX33</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>Q0CH1_FDTX34</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDTX35</td><td>input</td><td>TCELL9:IMUX_C4</td></tr>
<tr><td>Q0CH1_FDTX36</td><td>input</td><td>TCELL9:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX37</td><td>input</td><td>TCELL9:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX38</td><td>input</td><td>TCELL9:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX39</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX4</td><td>input</td><td>TCELL10:IMUX_D5</td></tr>
<tr><td>Q0CH1_FDTX40</td><td>input</td><td>TCELL9:IMUX_B5</td></tr>
<tr><td>Q0CH1_FDTX41</td><td>input</td><td>TCELL9:IMUX_B4</td></tr>
<tr><td>Q0CH1_FDTX42</td><td>input</td><td>TCELL9:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX43</td><td>input</td><td>TCELL9:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX44</td><td>input</td><td>TCELL9:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX45</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX46</td><td>input</td><td>TCELL9:IMUX_A5</td></tr>
<tr><td>Q0CH1_FDTX47</td><td>input</td><td>TCELL9:IMUX_A4</td></tr>
<tr><td>Q0CH1_FDTX48</td><td>input</td><td>TCELL9:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX49</td><td>input</td><td>TCELL9:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX5</td><td>input</td><td>TCELL10:IMUX_D4</td></tr>
<tr><td>Q0CH1_FDTX6</td><td>input</td><td>TCELL10:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX7</td><td>input</td><td>TCELL10:IMUX_D2</td></tr>
<tr><td>Q0CH1_FDTX8</td><td>input</td><td>TCELL10:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX9</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>Q0CH1_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>Q0CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>Q0CH1_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q4</td></tr>
<tr><td>Q0CH1_FSLSM</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>Q0CH1_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>Q0CH1_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>Q0CH1_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>Q0CH1_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>Q0CH1_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>Q0CH1_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>Q0CH1_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>Q0CH2_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A4</td></tr>
<tr><td>Q0CH2_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE2</td></tr>
<tr><td>Q0CH2_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE2</td></tr>
<tr><td>Q0CH2_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>Q0CH2_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D6</td></tr>
<tr><td>Q0CH2_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B6</td></tr>
<tr><td>Q0CH2_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>Q0CH2_FCRATE0</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>Q0CH2_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>Q0CH2_FCRATE2</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C4</td></tr>
<tr><td>Q0CH2_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>Q0CH2_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
<tr><td>Q0CH2_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
<tr><td>Q0CH2_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D4</td></tr>
<tr><td>Q0CH2_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D3</td></tr>
<tr><td>Q0CH2_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D2</td></tr>
<tr><td>Q0CH2_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>Q0CH2_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>Q0CH2_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B6</td></tr>
<tr><td>Q0CH2_FDRX0</td><td>output</td><td>TCELL16:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX1</td><td>output</td><td>TCELL16:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX10</td><td>output</td><td>TCELL15:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX11</td><td>output</td><td>TCELL15:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX12</td><td>output</td><td>TCELL15:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX13</td><td>output</td><td>TCELL15:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX14</td><td>output</td><td>TCELL15:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX15</td><td>output</td><td>TCELL15:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX16</td><td>output</td><td>TCELL15:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX17</td><td>output</td><td>TCELL15:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX18</td><td>output</td><td>TCELL14:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX19</td><td>output</td><td>TCELL14:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX2</td><td>output</td><td>TCELL15:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX20</td><td>output</td><td>TCELL14:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX21</td><td>output</td><td>TCELL14:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX22</td><td>output</td><td>TCELL14:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX23</td><td>output</td><td>TCELL14:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX24</td><td>output</td><td>TCELL15:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX25</td><td>output</td><td>TCELL15:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX26</td><td>output</td><td>TCELL14:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX27</td><td>output</td><td>TCELL14:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX28</td><td>output</td><td>TCELL14:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX29</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX3</td><td>output</td><td>TCELL15:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX30</td><td>output</td><td>TCELL14:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX31</td><td>output</td><td>TCELL14:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX32</td><td>output</td><td>TCELL14:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX33</td><td>output</td><td>TCELL14:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX34</td><td>output</td><td>TCELL13:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX35</td><td>output</td><td>TCELL13:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX36</td><td>output</td><td>TCELL13:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX37</td><td>output</td><td>TCELL13:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX38</td><td>output</td><td>TCELL13:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX39</td><td>output</td><td>TCELL13:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX4</td><td>output</td><td>TCELL15:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX40</td><td>output</td><td>TCELL14:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX41</td><td>output</td><td>TCELL14:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX42</td><td>output</td><td>TCELL13:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX43</td><td>output</td><td>TCELL13:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX44</td><td>output</td><td>TCELL13:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX45</td><td>output</td><td>TCELL13:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX46</td><td>output</td><td>TCELL13:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX47</td><td>output</td><td>TCELL13:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX5</td><td>output</td><td>TCELL15:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX6</td><td>output</td><td>TCELL15:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX7</td><td>output</td><td>TCELL15:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX8</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX9</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>Q0CH2_FDTX0</td><td>input</td><td>TCELL13:IMUX_A7</td></tr>
<tr><td>Q0CH2_FDTX1</td><td>input</td><td>TCELL13:IMUX_A6</td></tr>
<tr><td>Q0CH2_FDTX10</td><td>input</td><td>TCELL12:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX11</td><td>input</td><td>TCELL12:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDTX12</td><td>input</td><td>TCELL12:IMUX_C7</td></tr>
<tr><td>Q0CH2_FDTX13</td><td>input</td><td>TCELL12:IMUX_C6</td></tr>
<tr><td>Q0CH2_FDTX14</td><td>input</td><td>TCELL12:IMUX_C5</td></tr>
<tr><td>Q0CH2_FDTX15</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>Q0CH2_FDTX16</td><td>input</td><td>TCELL12:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX17</td><td>input</td><td>TCELL12:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX18</td><td>input</td><td>TCELL12:IMUX_B7</td></tr>
<tr><td>Q0CH2_FDTX19</td><td>input</td><td>TCELL12:IMUX_B6</td></tr>
<tr><td>Q0CH2_FDTX2</td><td>input</td><td>TCELL13:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX20</td><td>input</td><td>TCELL12:IMUX_B5</td></tr>
<tr><td>Q0CH2_FDTX21</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDTX22</td><td>input</td><td>TCELL12:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX23</td><td>input</td><td>TCELL12:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX24</td><td>input</td><td>TCELL12:IMUX_A7</td></tr>
<tr><td>Q0CH2_FDTX25</td><td>input</td><td>TCELL12:IMUX_A6</td></tr>
<tr><td>Q0CH2_FDTX26</td><td>input</td><td>TCELL12:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX27</td><td>input</td><td>TCELL12:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX28</td><td>input</td><td>TCELL12:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX29</td><td>input</td><td>TCELL12:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX3</td><td>input</td><td>TCELL13:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX30</td><td>input</td><td>TCELL11:IMUX_D5</td></tr>
<tr><td>Q0CH2_FDTX31</td><td>input</td><td>TCELL11:IMUX_D4</td></tr>
<tr><td>Q0CH2_FDTX32</td><td>input</td><td>TCELL11:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX33</td><td>input</td><td>TCELL11:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDTX34</td><td>input</td><td>TCELL11:IMUX_D1</td></tr>
<tr><td>Q0CH2_FDTX35</td><td>input</td><td>TCELL11:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDTX36</td><td>input</td><td>TCELL11:IMUX_C5</td></tr>
<tr><td>Q0CH2_FDTX37</td><td>input</td><td>TCELL11:IMUX_C4</td></tr>
<tr><td>Q0CH2_FDTX38</td><td>input</td><td>TCELL11:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX39</td><td>input</td><td>TCELL11:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX4</td><td>input</td><td>TCELL13:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX40</td><td>input</td><td>TCELL11:IMUX_C1</td></tr>
<tr><td>Q0CH2_FDTX41</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>Q0CH2_FDTX42</td><td>input</td><td>TCELL11:IMUX_B5</td></tr>
<tr><td>Q0CH2_FDTX43</td><td>input</td><td>TCELL11:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDTX44</td><td>input</td><td>TCELL11:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX45</td><td>input</td><td>TCELL11:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX46</td><td>input</td><td>TCELL11:IMUX_B1</td></tr>
<tr><td>Q0CH2_FDTX47</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>Q0CH2_FDTX48</td><td>input</td><td>TCELL11:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX49</td><td>input</td><td>TCELL11:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX5</td><td>input</td><td>TCELL13:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX6</td><td>input</td><td>TCELL12:IMUX_D7</td></tr>
<tr><td>Q0CH2_FDTX7</td><td>input</td><td>TCELL12:IMUX_D6</td></tr>
<tr><td>Q0CH2_FDTX8</td><td>input</td><td>TCELL12:IMUX_D5</td></tr>
<tr><td>Q0CH2_FDTX9</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>Q0CH2_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>Q0CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>Q0CH2_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q5</td></tr>
<tr><td>Q0CH2_FSLSM</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>Q0CH2_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>Q0CH2_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>Q0CH2_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>Q0CH2_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>Q0CH2_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>Q0CH2_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>Q0CH2_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>Q0CH3_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>Q0CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A5</td></tr>
<tr><td>Q0CH3_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE3</td></tr>
<tr><td>Q0CH3_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE3</td></tr>
<tr><td>Q0CH3_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>Q0CH3_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D7</td></tr>
<tr><td>Q0CH3_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B7</td></tr>
<tr><td>Q0CH3_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B3</td></tr>
<tr><td>Q0CH3_FCRATE0</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>Q0CH3_FCRATE1</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>Q0CH3_FCRATE2</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>Q0CH3_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C5</td></tr>
<tr><td>Q0CH3_FCRXPWRUP</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>Q0CH3_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
<tr><td>Q0CH3_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
<tr><td>Q0CH3_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D7</td></tr>
<tr><td>Q0CH3_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D6</td></tr>
<tr><td>Q0CH3_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D5</td></tr>
<tr><td>Q0CH3_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>Q0CH3_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>Q0CH3_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B7</td></tr>
<tr><td>Q0CH3_FDRX0</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX1</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX10</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX11</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX12</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX13</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX14</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX15</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX16</td><td>output</td><td>TCELL18:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX17</td><td>output</td><td>TCELL18:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX18</td><td>output</td><td>TCELL17:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX19</td><td>output</td><td>TCELL17:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX2</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX20</td><td>output</td><td>TCELL17:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX21</td><td>output</td><td>TCELL17:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX22</td><td>output</td><td>TCELL17:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX23</td><td>output</td><td>TCELL17:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX24</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX25</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX26</td><td>output</td><td>TCELL17:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX27</td><td>output</td><td>TCELL17:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX28</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX29</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX3</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX30</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX31</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX32</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX33</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX34</td><td>output</td><td>TCELL16:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX35</td><td>output</td><td>TCELL16:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX36</td><td>output</td><td>TCELL16:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX37</td><td>output</td><td>TCELL16:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX38</td><td>output</td><td>TCELL16:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX39</td><td>output</td><td>TCELL16:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX4</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX40</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX41</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX42</td><td>output</td><td>TCELL16:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX43</td><td>output</td><td>TCELL16:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX44</td><td>output</td><td>TCELL16:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX45</td><td>output</td><td>TCELL16:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX46</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX47</td><td>output</td><td>TCELL16:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX5</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX6</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX7</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX9</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDTX0</td><td>input</td><td>TCELL15:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX1</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX10</td><td>input</td><td>TCELL14:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX11</td><td>input</td><td>TCELL14:IMUX_D4</td></tr>
<tr><td>Q0CH3_FDTX12</td><td>input</td><td>TCELL14:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX13</td><td>input</td><td>TCELL14:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX14</td><td>input</td><td>TCELL14:IMUX_C7</td></tr>
<tr><td>Q0CH3_FDTX15</td><td>input</td><td>TCELL14:IMUX_C6</td></tr>
<tr><td>Q0CH3_FDTX16</td><td>input</td><td>TCELL14:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX17</td><td>input</td><td>TCELL14:IMUX_C4</td></tr>
<tr><td>Q0CH3_FDTX18</td><td>input</td><td>TCELL14:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX19</td><td>input</td><td>TCELL14:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX2</td><td>input</td><td>TCELL15:IMUX_A7</td></tr>
<tr><td>Q0CH3_FDTX20</td><td>input</td><td>TCELL14:IMUX_B7</td></tr>
<tr><td>Q0CH3_FDTX21</td><td>input</td><td>TCELL14:IMUX_B6</td></tr>
<tr><td>Q0CH3_FDTX22</td><td>input</td><td>TCELL14:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX23</td><td>input</td><td>TCELL14:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX24</td><td>input</td><td>TCELL14:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX25</td><td>input</td><td>TCELL14:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX26</td><td>input</td><td>TCELL14:IMUX_A7</td></tr>
<tr><td>Q0CH3_FDTX27</td><td>input</td><td>TCELL14:IMUX_A6</td></tr>
<tr><td>Q0CH3_FDTX28</td><td>input</td><td>TCELL14:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX29</td><td>input</td><td>TCELL14:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX3</td><td>input</td><td>TCELL15:IMUX_A6</td></tr>
<tr><td>Q0CH3_FDTX30</td><td>input</td><td>TCELL14:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX31</td><td>input</td><td>TCELL14:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX32</td><td>input</td><td>TCELL13:IMUX_D7</td></tr>
<tr><td>Q0CH3_FDTX33</td><td>input</td><td>TCELL13:IMUX_D6</td></tr>
<tr><td>Q0CH3_FDTX34</td><td>input</td><td>TCELL13:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX35</td><td>input</td><td>TCELL13:IMUX_D4</td></tr>
<tr><td>Q0CH3_FDTX36</td><td>input</td><td>TCELL13:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX37</td><td>input</td><td>TCELL13:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX38</td><td>input</td><td>TCELL13:IMUX_C7</td></tr>
<tr><td>Q0CH3_FDTX39</td><td>input</td><td>TCELL13:IMUX_C6</td></tr>
<tr><td>Q0CH3_FDTX4</td><td>input</td><td>TCELL15:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX40</td><td>input</td><td>TCELL13:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX41</td><td>input</td><td>TCELL13:IMUX_C4</td></tr>
<tr><td>Q0CH3_FDTX42</td><td>input</td><td>TCELL13:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX43</td><td>input</td><td>TCELL13:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX44</td><td>input</td><td>TCELL13:IMUX_B7</td></tr>
<tr><td>Q0CH3_FDTX45</td><td>input</td><td>TCELL13:IMUX_B6</td></tr>
<tr><td>Q0CH3_FDTX46</td><td>input</td><td>TCELL13:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX47</td><td>input</td><td>TCELL13:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX48</td><td>input</td><td>TCELL13:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX49</td><td>input</td><td>TCELL13:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX5</td><td>input</td><td>TCELL15:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX6</td><td>input</td><td>TCELL15:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX7</td><td>input</td><td>TCELL15:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX8</td><td>input</td><td>TCELL14:IMUX_D7</td></tr>
<tr><td>Q0CH3_FDTX9</td><td>input</td><td>TCELL14:IMUX_D6</td></tr>
<tr><td>Q0CH3_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL5:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>Q0CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>Q0CH3_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q6</td></tr>
<tr><td>Q0CH3_FSLSM</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>Q0CH3_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>Q0CH3_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>Q0CH3_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>Q0CH3_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>Q0CH3_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>Q0CH3_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>Q0CH3_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>Q0D0_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR0</td></tr>
<tr><td>Q0D0_FSDE</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>Q0D0_FSDM</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>Q0D1_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR1</td></tr>
<tr><td>Q0D1_FSDE</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>Q0D1_FSDM</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>Q0P_CORERRIN</td><td>input</td><td>TCELL48:IMUX_A5</td></tr>
<tr><td>Q0P_CORERROUT</td><td>output</td><td>TCELL43:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT0</td><td>output</td><td>TCELL45:OUT_F4</td></tr>
<tr><td>Q0P_DBGDATOUT1</td><td>output</td><td>TCELL45:OUT_F7</td></tr>
<tr><td>Q0P_DBGDATOUT10</td><td>output</td><td>TCELL45:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT11</td><td>output</td><td>TCELL45:OUT_Q2</td></tr>
<tr><td>Q0P_DBGDATOUT12</td><td>output</td><td>TCELL44:OUT_Q6</td></tr>
<tr><td>Q0P_DBGDATOUT13</td><td>output</td><td>TCELL45:OUT_F6</td></tr>
<tr><td>Q0P_DBGDATOUT14</td><td>output</td><td>TCELL45:OUT_F1</td></tr>
<tr><td>Q0P_DBGDATOUT15</td><td>output</td><td>TCELL45:OUT_Q5</td></tr>
<tr><td>Q0P_DBGDATOUT2</td><td>output</td><td>TCELL45:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT3</td><td>output</td><td>TCELL45:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT4</td><td>output</td><td>TCELL45:OUT_F2</td></tr>
<tr><td>Q0P_DBGDATOUT5</td><td>output</td><td>TCELL44:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT6</td><td>output</td><td>TCELL44:OUT_Q7</td></tr>
<tr><td>Q0P_DBGDATOUT7</td><td>output</td><td>TCELL44:OUT_Q3</td></tr>
<tr><td>Q0P_DBGDATOUT8</td><td>output</td><td>TCELL44:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT9</td><td>output</td><td>TCELL45:OUT_F3</td></tr>
<tr><td>Q0P_FTLERROUT</td><td>output</td><td>TCELL42:OUT_Q4</td></tr>
<tr><td>Q0P_FUNCPWRSTATE0</td><td>output</td><td>TCELL43:OUT_F3</td></tr>
<tr><td>Q0P_FUNCPWRSTATE1</td><td>output</td><td>TCELL43:OUT_F1</td></tr>
<tr><td>Q0P_FUNCPWRSTATE2</td><td>output</td><td>TCELL43:OUT_Q0</td></tr>
<tr><td>Q0P_FUNCSTS0</td><td>output</td><td>TCELL43:OUT_Q3</td></tr>
<tr><td>Q0P_FUNCSTS1</td><td>output</td><td>TCELL43:OUT_F6</td></tr>
<tr><td>Q0P_FUNCSTS2</td><td>output</td><td>TCELL42:OUT_Q7</td></tr>
<tr><td>Q0P_FUNCSTS3</td><td>output</td><td>TCELL43:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTACK</td><td>output</td><td>TCELL43:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES0</td><td>output</td><td>TCELL37:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES1</td><td>output</td><td>TCELL37:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES10</td><td>output</td><td>TCELL41:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES100</td><td>output</td><td>TCELL37:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES101</td><td>output</td><td>TCELL33:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES102</td><td>output</td><td>TCELL33:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES103</td><td>output</td><td>TCELL33:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES104</td><td>output</td><td>TCELL33:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES105</td><td>output</td><td>TCELL34:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES106</td><td>output</td><td>TCELL34:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES107</td><td>output</td><td>TCELL33:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES108</td><td>output</td><td>TCELL33:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES109</td><td>output</td><td>TCELL32:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES11</td><td>output</td><td>TCELL38:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES110</td><td>output</td><td>TCELL33:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES111</td><td>output</td><td>TCELL33:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES112</td><td>output</td><td>TCELL32:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES113</td><td>output</td><td>TCELL32:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES114</td><td>output</td><td>TCELL32:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES115</td><td>output</td><td>TCELL32:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES116</td><td>output</td><td>TCELL32:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES117</td><td>output</td><td>TCELL32:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES118</td><td>output</td><td>TCELL32:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES119</td><td>output</td><td>TCELL33:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES12</td><td>output</td><td>TCELL41:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES120</td><td>output</td><td>TCELL36:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES121</td><td>output</td><td>TCELL39:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES122</td><td>output</td><td>TCELL38:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES123</td><td>output</td><td>TCELL38:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES124</td><td>output</td><td>TCELL45:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES125</td><td>output</td><td>TCELL33:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES126</td><td>output</td><td>TCELL33:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES127</td><td>output</td><td>TCELL33:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES13</td><td>output</td><td>TCELL39:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES14</td><td>output</td><td>TCELL38:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES15</td><td>output</td><td>TCELL39:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES16</td><td>output</td><td>TCELL41:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES17</td><td>output</td><td>TCELL40:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES18</td><td>output</td><td>TCELL42:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES19</td><td>output</td><td>TCELL41:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES2</td><td>output</td><td>TCELL37:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES20</td><td>output</td><td>TCELL40:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES21</td><td>output</td><td>TCELL42:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES22</td><td>output</td><td>TCELL41:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES23</td><td>output</td><td>TCELL40:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES24</td><td>output</td><td>TCELL42:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES25</td><td>output</td><td>TCELL42:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES26</td><td>output</td><td>TCELL42:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES27</td><td>output</td><td>TCELL42:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES28</td><td>output</td><td>TCELL42:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES29</td><td>output</td><td>TCELL41:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES3</td><td>output</td><td>TCELL38:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES30</td><td>output</td><td>TCELL37:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES31</td><td>output</td><td>TCELL40:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES32</td><td>output</td><td>TCELL38:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES33</td><td>output</td><td>TCELL38:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES34</td><td>output</td><td>TCELL38:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES35</td><td>output</td><td>TCELL39:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES36</td><td>output</td><td>TCELL39:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES37</td><td>output</td><td>TCELL38:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES38</td><td>output</td><td>TCELL37:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES39</td><td>output</td><td>TCELL41:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES4</td><td>output</td><td>TCELL38:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES40</td><td>output</td><td>TCELL40:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES41</td><td>output</td><td>TCELL41:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES42</td><td>output</td><td>TCELL41:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES43</td><td>output</td><td>TCELL41:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES44</td><td>output</td><td>TCELL40:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES45</td><td>output</td><td>TCELL40:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES46</td><td>output</td><td>TCELL40:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES47</td><td>output</td><td>TCELL39:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES48</td><td>output</td><td>TCELL38:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES49</td><td>output</td><td>TCELL40:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES5</td><td>output</td><td>TCELL38:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES50</td><td>output</td><td>TCELL39:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES51</td><td>output</td><td>TCELL39:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES52</td><td>output</td><td>TCELL41:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES53</td><td>output</td><td>TCELL40:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES54</td><td>output</td><td>TCELL40:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES55</td><td>output</td><td>TCELL38:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES56</td><td>output</td><td>TCELL40:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES57</td><td>output</td><td>TCELL41:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES58</td><td>output</td><td>TCELL40:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES59</td><td>output</td><td>TCELL39:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES6</td><td>output</td><td>TCELL39:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES60</td><td>output</td><td>TCELL39:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES61</td><td>output</td><td>TCELL40:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES62</td><td>output</td><td>TCELL41:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES63</td><td>output</td><td>TCELL39:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES64</td><td>output</td><td>TCELL34:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES65</td><td>output</td><td>TCELL35:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES66</td><td>output</td><td>TCELL34:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES67</td><td>output</td><td>TCELL33:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES68</td><td>output</td><td>TCELL34:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES69</td><td>output</td><td>TCELL35:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES7</td><td>output</td><td>TCELL41:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES70</td><td>output</td><td>TCELL34:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES71</td><td>output</td><td>TCELL34:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES72</td><td>output</td><td>TCELL33:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES73</td><td>output</td><td>TCELL34:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES74</td><td>output</td><td>TCELL34:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES75</td><td>output</td><td>TCELL34:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES76</td><td>output</td><td>TCELL33:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES77</td><td>output</td><td>TCELL35:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES78</td><td>output</td><td>TCELL35:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES79</td><td>output</td><td>TCELL33:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES8</td><td>output</td><td>TCELL40:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES80</td><td>output</td><td>TCELL37:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES81</td><td>output</td><td>TCELL37:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES82</td><td>output</td><td>TCELL38:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES83</td><td>output</td><td>TCELL37:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES84</td><td>output</td><td>TCELL36:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES85</td><td>output</td><td>TCELL36:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES86</td><td>output</td><td>TCELL36:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES87</td><td>output</td><td>TCELL36:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES88</td><td>output</td><td>TCELL35:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES89</td><td>output</td><td>TCELL35:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES9</td><td>output</td><td>TCELL41:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES90</td><td>output</td><td>TCELL34:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES91</td><td>output</td><td>TCELL34:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES92</td><td>output</td><td>TCELL35:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES93</td><td>output</td><td>TCELL34:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES94</td><td>output</td><td>TCELL35:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES95</td><td>output</td><td>TCELL35:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES96</td><td>output</td><td>TCELL37:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES97</td><td>output</td><td>TCELL38:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES98</td><td>output</td><td>TCELL38:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES99</td><td>output</td><td>TCELL37:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPEOP</td><td>output</td><td>TCELL37:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPRDY</td><td>input</td><td>TCELL47:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTCOMPSOP</td><td>output</td><td>TCELL36:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPVLD</td><td>output</td><td>TCELL36:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTRBVLD0</td><td>output</td><td>TCELL37:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTRBVLD1</td><td>output</td><td>TCELL36:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTRBVLD2</td><td>output</td><td>TCELL37:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTRBVLD3</td><td>output</td><td>TCELL36:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTRBVLD4</td><td>output</td><td>TCELL36:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTRBVLD5</td><td>output</td><td>TCELL37:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTRBVLD6</td><td>output</td><td>TCELL36:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTRBVLD7</td><td>output</td><td>TCELL36:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTREJ</td><td>output</td><td>TCELL43:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTREQ</td><td>input</td><td>TCELL43:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQATTR0</td><td>input</td><td>TCELL47:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQATTR1</td><td>input</td><td>TCELL47:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQATTR2</td><td>input</td><td>TCELL48:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES0</td><td>input</td><td>TCELL46:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES1</td><td>input</td><td>TCELL45:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES10</td><td>input</td><td>TCELL45:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES100</td><td>input</td><td>TCELL41:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES101</td><td>input</td><td>TCELL41:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES102</td><td>input</td><td>TCELL41:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES103</td><td>input</td><td>TCELL41:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES104</td><td>input</td><td>TCELL41:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES105</td><td>input</td><td>TCELL41:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES106</td><td>input</td><td>TCELL41:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES107</td><td>input</td><td>TCELL41:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES108</td><td>input</td><td>TCELL41:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES109</td><td>input</td><td>TCELL41:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES11</td><td>input</td><td>TCELL45:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES110</td><td>input</td><td>TCELL41:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES111</td><td>input</td><td>TCELL41:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES112</td><td>input</td><td>TCELL41:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES113</td><td>input</td><td>TCELL41:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES114</td><td>input</td><td>TCELL41:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES115</td><td>input</td><td>TCELL41:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES116</td><td>input</td><td>TCELL41:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES117</td><td>input</td><td>TCELL40:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES118</td><td>input</td><td>TCELL40:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES119</td><td>input</td><td>TCELL40:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES12</td><td>input</td><td>TCELL45:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES120</td><td>input</td><td>TCELL40:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES121</td><td>input</td><td>TCELL40:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES122</td><td>input</td><td>TCELL40:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES123</td><td>input</td><td>TCELL40:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES124</td><td>input</td><td>TCELL40:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES125</td><td>input</td><td>TCELL40:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES126</td><td>input</td><td>TCELL41:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES127</td><td>input</td><td>TCELL43:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES13</td><td>input</td><td>TCELL46:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES14</td><td>input</td><td>TCELL46:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES15</td><td>input</td><td>TCELL46:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES16</td><td>input</td><td>TCELL45:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES17</td><td>input</td><td>TCELL45:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES18</td><td>input</td><td>TCELL45:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES19</td><td>input</td><td>TCELL45:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES2</td><td>input</td><td>TCELL45:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES20</td><td>input</td><td>TCELL45:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES21</td><td>input</td><td>TCELL45:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES22</td><td>input</td><td>TCELL45:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES23</td><td>input</td><td>TCELL44:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES24</td><td>input</td><td>TCELL46:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES25</td><td>input</td><td>TCELL46:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES26</td><td>input</td><td>TCELL46:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES27</td><td>input</td><td>TCELL46:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES28</td><td>input</td><td>TCELL46:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES29</td><td>input</td><td>TCELL46:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES3</td><td>input</td><td>TCELL45:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES30</td><td>input</td><td>TCELL46:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES31</td><td>input</td><td>TCELL46:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES32</td><td>input</td><td>TCELL46:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES33</td><td>input</td><td>TCELL46:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES34</td><td>input</td><td>TCELL45:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES35</td><td>input</td><td>TCELL45:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES36</td><td>input</td><td>TCELL45:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES37</td><td>input</td><td>TCELL44:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES38</td><td>input</td><td>TCELL45:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES39</td><td>input</td><td>TCELL44:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES4</td><td>input</td><td>TCELL45:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES40</td><td>input</td><td>TCELL44:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES41</td><td>input</td><td>TCELL44:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES42</td><td>input</td><td>TCELL44:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES43</td><td>input</td><td>TCELL44:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES44</td><td>input</td><td>TCELL44:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES45</td><td>input</td><td>TCELL44:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES46</td><td>input</td><td>TCELL44:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES47</td><td>input</td><td>TCELL44:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES48</td><td>input</td><td>TCELL44:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES49</td><td>input</td><td>TCELL44:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES5</td><td>input</td><td>TCELL45:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES50</td><td>input</td><td>TCELL44:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES51</td><td>input</td><td>TCELL44:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES52</td><td>input</td><td>TCELL44:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES53</td><td>input</td><td>TCELL44:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES54</td><td>input</td><td>TCELL44:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES55</td><td>input</td><td>TCELL44:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES56</td><td>input</td><td>TCELL44:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES57</td><td>input</td><td>TCELL43:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES58</td><td>input</td><td>TCELL43:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES59</td><td>input</td><td>TCELL44:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES6</td><td>input</td><td>TCELL45:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES60</td><td>input</td><td>TCELL43:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES61</td><td>input</td><td>TCELL43:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES62</td><td>input</td><td>TCELL43:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES63</td><td>input</td><td>TCELL43:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES64</td><td>input</td><td>TCELL43:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES65</td><td>input</td><td>TCELL43:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES66</td><td>input</td><td>TCELL43:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES67</td><td>input</td><td>TCELL44:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES68</td><td>input</td><td>TCELL43:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES69</td><td>input</td><td>TCELL43:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES7</td><td>input</td><td>TCELL44:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES70</td><td>input</td><td>TCELL43:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES71</td><td>input</td><td>TCELL43:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES72</td><td>input</td><td>TCELL43:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES73</td><td>input</td><td>TCELL44:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES74</td><td>input</td><td>TCELL43:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES75</td><td>input</td><td>TCELL43:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES76</td><td>input</td><td>TCELL43:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES77</td><td>input</td><td>TCELL43:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES78</td><td>input</td><td>TCELL43:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES79</td><td>input</td><td>TCELL42:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES8</td><td>input</td><td>TCELL45:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES80</td><td>input</td><td>TCELL43:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES81</td><td>input</td><td>TCELL42:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES82</td><td>input</td><td>TCELL42:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES83</td><td>input</td><td>TCELL42:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES84</td><td>input</td><td>TCELL42:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES85</td><td>input</td><td>TCELL42:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES86</td><td>input</td><td>TCELL47:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES87</td><td>input</td><td>TCELL42:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES88</td><td>input</td><td>TCELL42:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES89</td><td>input</td><td>TCELL42:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES9</td><td>input</td><td>TCELL45:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES90</td><td>input</td><td>TCELL42:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES91</td><td>input</td><td>TCELL42:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES92</td><td>input</td><td>TCELL42:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES93</td><td>input</td><td>TCELL42:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES94</td><td>input</td><td>TCELL41:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES95</td><td>input</td><td>TCELL41:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES96</td><td>input</td><td>TCELL41:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES97</td><td>input</td><td>TCELL41:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES98</td><td>input</td><td>TCELL41:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES99</td><td>input</td><td>TCELL41:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQTPHPRESENT</td><td>input</td><td>TCELL49:IMUX_C7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG0</td><td>input</td><td>TCELL50:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_A7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG3</td><td>input</td><td>TCELL50:IMUX_B7</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG5</td><td>input</td><td>TCELL50:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG6</td><td>input</td><td>TCELL50:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG7</td><td>input</td><td>TCELL50:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE0</td><td>input</td><td>TCELL49:IMUX_D6</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE1</td><td>input</td><td>TCELL49:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTRERR</td><td>output</td><td>TCELL46:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG0</td><td>output</td><td>TCELL44:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTTAG1</td><td>output</td><td>TCELL44:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTTAG2</td><td>output</td><td>TCELL44:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTTAG3</td><td>output</td><td>TCELL44:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG4</td><td>output</td><td>TCELL44:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTWBVLD0</td><td>input</td><td>TCELL46:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTWBVLD1</td><td>input</td><td>TCELL45:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWBVLD2</td><td>input</td><td>TCELL45:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD3</td><td>input</td><td>TCELL46:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTWBVLD4</td><td>input</td><td>TCELL46:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTWBVLD5</td><td>input</td><td>TCELL46:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTWBVLD6</td><td>input</td><td>TCELL46:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD7</td><td>input</td><td>TCELL46:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTWDATVLD</td><td>input</td><td>TCELL46:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWEOP</td><td>input</td><td>TCELL46:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTWERR</td><td>input</td><td>TCELL46:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTWRDY</td><td>output</td><td>TCELL32:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTACK</td><td>input</td><td>TCELL40:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES0</td><td>input</td><td>TCELL40:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES1</td><td>input</td><td>TCELL40:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES10</td><td>input</td><td>TCELL40:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES100</td><td>input</td><td>TCELL37:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES101</td><td>input</td><td>TCELL38:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES102</td><td>input</td><td>TCELL38:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES103</td><td>input</td><td>TCELL38:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES104</td><td>input</td><td>TCELL35:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES105</td><td>input</td><td>TCELL35:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES106</td><td>input</td><td>TCELL35:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES107</td><td>input</td><td>TCELL48:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES108</td><td>input</td><td>TCELL47:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES109</td><td>input</td><td>TCELL47:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES11</td><td>input</td><td>TCELL40:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES110</td><td>input</td><td>TCELL47:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES111</td><td>input</td><td>TCELL47:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES112</td><td>input</td><td>TCELL47:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES113</td><td>input</td><td>TCELL47:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES114</td><td>input</td><td>TCELL47:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES115</td><td>input</td><td>TCELL47:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES116</td><td>input</td><td>TCELL47:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES117</td><td>input</td><td>TCELL47:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES118</td><td>input</td><td>TCELL47:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES119</td><td>input</td><td>TCELL47:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES12</td><td>input</td><td>TCELL39:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES120</td><td>input</td><td>TCELL40:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES121</td><td>input</td><td>TCELL35:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES122</td><td>input</td><td>TCELL47:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES123</td><td>input</td><td>TCELL47:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES124</td><td>input</td><td>TCELL47:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES125</td><td>input</td><td>TCELL47:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES126</td><td>input</td><td>TCELL47:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES127</td><td>input</td><td>TCELL47:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES13</td><td>input</td><td>TCELL39:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES14</td><td>input</td><td>TCELL39:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES15</td><td>input</td><td>TCELL39:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES16</td><td>input</td><td>TCELL39:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES17</td><td>input</td><td>TCELL39:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES18</td><td>input</td><td>TCELL39:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES19</td><td>input</td><td>TCELL39:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES2</td><td>input</td><td>TCELL40:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES20</td><td>input</td><td>TCELL39:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES21</td><td>input</td><td>TCELL39:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES22</td><td>input</td><td>TCELL39:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES23</td><td>input</td><td>TCELL39:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES24</td><td>input</td><td>TCELL39:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES25</td><td>input</td><td>TCELL39:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES26</td><td>input</td><td>TCELL39:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES27</td><td>input</td><td>TCELL39:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES28</td><td>input</td><td>TCELL38:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES29</td><td>input</td><td>TCELL38:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES3</td><td>input</td><td>TCELL40:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES30</td><td>input</td><td>TCELL38:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES31</td><td>input</td><td>TCELL38:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES32</td><td>input</td><td>TCELL38:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES33</td><td>input</td><td>TCELL38:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES34</td><td>input</td><td>TCELL38:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES35</td><td>input</td><td>TCELL38:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES36</td><td>input</td><td>TCELL38:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES37</td><td>input</td><td>TCELL38:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES38</td><td>input</td><td>TCELL38:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES39</td><td>input</td><td>TCELL38:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES4</td><td>input</td><td>TCELL40:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES40</td><td>input</td><td>TCELL38:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES41</td><td>input</td><td>TCELL38:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES42</td><td>input</td><td>TCELL38:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES43</td><td>input</td><td>TCELL38:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES44</td><td>input</td><td>TCELL38:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES45</td><td>input</td><td>TCELL38:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES46</td><td>input</td><td>TCELL38:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES47</td><td>input</td><td>TCELL38:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES48</td><td>input</td><td>TCELL37:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES49</td><td>input</td><td>TCELL37:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES5</td><td>input</td><td>TCELL40:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES50</td><td>input</td><td>TCELL37:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES51</td><td>input</td><td>TCELL37:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES52</td><td>input</td><td>TCELL37:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES53</td><td>input</td><td>TCELL37:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES54</td><td>input</td><td>TCELL37:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES55</td><td>input</td><td>TCELL37:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES56</td><td>input</td><td>TCELL37:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES57</td><td>input</td><td>TCELL37:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES58</td><td>input</td><td>TCELL37:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES59</td><td>input</td><td>TCELL37:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES6</td><td>input</td><td>TCELL40:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES60</td><td>input</td><td>TCELL37:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES61</td><td>input</td><td>TCELL37:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES62</td><td>input</td><td>TCELL37:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES63</td><td>input</td><td>TCELL37:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES64</td><td>input</td><td>TCELL37:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES65</td><td>input</td><td>TCELL37:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES66</td><td>input</td><td>TCELL37:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES67</td><td>input</td><td>TCELL37:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES68</td><td>input</td><td>TCELL36:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES69</td><td>input</td><td>TCELL36:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES7</td><td>input</td><td>TCELL40:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES70</td><td>input</td><td>TCELL36:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES71</td><td>input</td><td>TCELL36:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES72</td><td>input</td><td>TCELL36:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES73</td><td>input</td><td>TCELL36:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES74</td><td>input</td><td>TCELL36:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES75</td><td>input</td><td>TCELL36:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES76</td><td>input</td><td>TCELL36:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES77</td><td>input</td><td>TCELL36:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES78</td><td>input</td><td>TCELL36:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES79</td><td>input</td><td>TCELL36:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES8</td><td>input</td><td>TCELL40:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES80</td><td>input</td><td>TCELL36:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES81</td><td>input</td><td>TCELL38:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES82</td><td>input</td><td>TCELL37:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES83</td><td>input</td><td>TCELL37:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES84</td><td>input</td><td>TCELL36:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES85</td><td>input</td><td>TCELL35:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES86</td><td>input</td><td>TCELL36:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES87</td><td>input</td><td>TCELL35:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES88</td><td>input</td><td>TCELL35:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES89</td><td>input</td><td>TCELL35:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES9</td><td>input</td><td>TCELL40:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES90</td><td>input</td><td>TCELL35:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES91</td><td>input</td><td>TCELL35:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES92</td><td>input</td><td>TCELL35:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES93</td><td>input</td><td>TCELL35:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES94</td><td>input</td><td>TCELL35:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES95</td><td>input</td><td>TCELL37:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES96</td><td>input</td><td>TCELL35:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES97</td><td>input</td><td>TCELL35:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES98</td><td>input</td><td>TCELL35:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES99</td><td>input</td><td>TCELL36:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID0</td><td>input</td><td>TCELL35:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID1</td><td>input</td><td>TCELL35:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID10</td><td>input</td><td>TCELL34:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID11</td><td>input</td><td>TCELL34:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID12</td><td>input</td><td>TCELL34:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID13</td><td>input</td><td>TCELL34:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID14</td><td>input</td><td>TCELL34:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID15</td><td>input</td><td>TCELL34:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID2</td><td>input</td><td>TCELL35:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID3</td><td>input</td><td>TCELL35:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID4</td><td>input</td><td>TCELL35:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID5</td><td>input</td><td>TCELL35:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID6</td><td>input</td><td>TCELL35:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID7</td><td>input</td><td>TCELL35:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID8</td><td>input</td><td>TCELL34:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID9</td><td>input</td><td>TCELL34:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPIDEN</td><td>input</td><td>TCELL30:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD0</td><td>input</td><td>TCELL34:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD1</td><td>input</td><td>TCELL34:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD2</td><td>input</td><td>TCELL34:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD3</td><td>input</td><td>TCELL34:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD4</td><td>input</td><td>TCELL34:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD5</td><td>input</td><td>TCELL34:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD6</td><td>input</td><td>TCELL34:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD7</td><td>input</td><td>TCELL34:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES0</td><td>input</td><td>TCELL34:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES1</td><td>input</td><td>TCELL34:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES10</td><td>input</td><td>TCELL29:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES100</td><td>input</td><td>TCELL31:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES101</td><td>input</td><td>TCELL31:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES102</td><td>input</td><td>TCELL30:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES103</td><td>input</td><td>TCELL30:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES104</td><td>input</td><td>TCELL31:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES105</td><td>input</td><td>TCELL31:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES106</td><td>input</td><td>TCELL32:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES107</td><td>input</td><td>TCELL31:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES108</td><td>input</td><td>TCELL31:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES109</td><td>input</td><td>TCELL32:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES11</td><td>input</td><td>TCELL29:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES110</td><td>input</td><td>TCELL32:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES111</td><td>input</td><td>TCELL32:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES112</td><td>input</td><td>TCELL32:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES113</td><td>input</td><td>TCELL32:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES114</td><td>input</td><td>TCELL32:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES115</td><td>input</td><td>TCELL31:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES116</td><td>input</td><td>TCELL31:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES117</td><td>input</td><td>TCELL32:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES118</td><td>input</td><td>TCELL31:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES119</td><td>input</td><td>TCELL47:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES12</td><td>input</td><td>TCELL33:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES120</td><td>input</td><td>TCELL31:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES121</td><td>input</td><td>TCELL30:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES122</td><td>input</td><td>TCELL31:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES123</td><td>input</td><td>TCELL31:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES124</td><td>input</td><td>TCELL31:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES125</td><td>input</td><td>TCELL30:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES126</td><td>input</td><td>TCELL30:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES127</td><td>input</td><td>TCELL29:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES13</td><td>input</td><td>TCELL29:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES14</td><td>input</td><td>TCELL29:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES15</td><td>input</td><td>TCELL33:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES16</td><td>input</td><td>TCELL29:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES17</td><td>input</td><td>TCELL29:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES18</td><td>input</td><td>TCELL33:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES19</td><td>input</td><td>TCELL33:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES2</td><td>input</td><td>TCELL34:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES20</td><td>input</td><td>TCELL33:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES21</td><td>input</td><td>TCELL33:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES22</td><td>input</td><td>TCELL29:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES23</td><td>input</td><td>TCELL29:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES24</td><td>input</td><td>TCELL29:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES25</td><td>input</td><td>TCELL29:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES26</td><td>input</td><td>TCELL29:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES27</td><td>input</td><td>TCELL29:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES28</td><td>input</td><td>TCELL29:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES29</td><td>input</td><td>TCELL29:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES3</td><td>input</td><td>TCELL34:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES30</td><td>input</td><td>TCELL29:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES31</td><td>input</td><td>TCELL29:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES32</td><td>input</td><td>TCELL29:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES33</td><td>input</td><td>TCELL29:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES34</td><td>input</td><td>TCELL33:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES35</td><td>input</td><td>TCELL33:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES36</td><td>input</td><td>TCELL33:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES37</td><td>input</td><td>TCELL33:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES38</td><td>input</td><td>TCELL33:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES39</td><td>input</td><td>TCELL33:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES4</td><td>input</td><td>TCELL34:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES40</td><td>input</td><td>TCELL33:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES41</td><td>input</td><td>TCELL33:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES42</td><td>input</td><td>TCELL33:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES43</td><td>input</td><td>TCELL33:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES44</td><td>input</td><td>TCELL33:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES45</td><td>input</td><td>TCELL33:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES46</td><td>input</td><td>TCELL33:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES47</td><td>input</td><td>TCELL33:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES48</td><td>input</td><td>TCELL33:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES49</td><td>input</td><td>TCELL33:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES5</td><td>input</td><td>TCELL34:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES50</td><td>input</td><td>TCELL32:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES51</td><td>input</td><td>TCELL32:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES52</td><td>input</td><td>TCELL32:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES53</td><td>input</td><td>TCELL32:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES54</td><td>input</td><td>TCELL32:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES55</td><td>input</td><td>TCELL32:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES56</td><td>input</td><td>TCELL32:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES57</td><td>input</td><td>TCELL32:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES58</td><td>input</td><td>TCELL32:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES59</td><td>input</td><td>TCELL29:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES6</td><td>input</td><td>TCELL34:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES60</td><td>input</td><td>TCELL32:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES61</td><td>input</td><td>TCELL29:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES62</td><td>input</td><td>TCELL29:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES63</td><td>input</td><td>TCELL29:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES64</td><td>input</td><td>TCELL30:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES65</td><td>input</td><td>TCELL30:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES66</td><td>input</td><td>TCELL30:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES67</td><td>input</td><td>TCELL30:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES68</td><td>input</td><td>TCELL33:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES69</td><td>input</td><td>TCELL30:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES7</td><td>input</td><td>TCELL34:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES70</td><td>input</td><td>TCELL32:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES71</td><td>input</td><td>TCELL30:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES72</td><td>input</td><td>TCELL30:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES73</td><td>input</td><td>TCELL30:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES74</td><td>input</td><td>TCELL30:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES75</td><td>input</td><td>TCELL32:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES76</td><td>input</td><td>TCELL32:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES77</td><td>input</td><td>TCELL30:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES78</td><td>input</td><td>TCELL30:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES79</td><td>input</td><td>TCELL30:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES8</td><td>input</td><td>TCELL33:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES80</td><td>input</td><td>TCELL30:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES81</td><td>input</td><td>TCELL30:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES82</td><td>input</td><td>TCELL32:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES83</td><td>input</td><td>TCELL31:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES84</td><td>input</td><td>TCELL31:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES85</td><td>input</td><td>TCELL31:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES86</td><td>input</td><td>TCELL31:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES87</td><td>input</td><td>TCELL31:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES88</td><td>input</td><td>TCELL32:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES89</td><td>input</td><td>TCELL31:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES9</td><td>input</td><td>TCELL29:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES90</td><td>input</td><td>TCELL31:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES91</td><td>input</td><td>TCELL31:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES92</td><td>input</td><td>TCELL31:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES93</td><td>input</td><td>TCELL31:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES94</td><td>input</td><td>TCELL30:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES95</td><td>input</td><td>TCELL30:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES96</td><td>input</td><td>TCELL30:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES97</td><td>input</td><td>TCELL32:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES98</td><td>input</td><td>TCELL31:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES99</td><td>input</td><td>TCELL30:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPEOP</td><td>input</td><td>TCELL43:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPERR</td><td>input</td><td>TCELL42:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPRDY</td><td>output</td><td>TCELL18:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTCOMPSOP</td><td>input</td><td>TCELL42:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPVLD</td><td>input</td><td>TCELL42:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTNPREJ</td><td>input</td><td>TCELL43:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTREQ</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES0</td><td>output</td><td>TCELL19:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES1</td><td>output</td><td>TCELL19:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES10</td><td>output</td><td>TCELL18:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES100</td><td>output</td><td>TCELL30:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES101</td><td>output</td><td>TCELL29:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES102</td><td>output</td><td>TCELL23:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES103</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES104</td><td>output</td><td>TCELL23:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES105</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES106</td><td>output</td><td>TCELL29:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES107</td><td>output</td><td>TCELL47:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES108</td><td>output</td><td>TCELL47:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES109</td><td>output</td><td>TCELL30:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES11</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES110</td><td>output</td><td>TCELL29:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES111</td><td>output</td><td>TCELL24:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES112</td><td>output</td><td>TCELL47:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES113</td><td>output</td><td>TCELL46:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES114</td><td>output</td><td>TCELL46:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES115</td><td>output</td><td>TCELL46:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES116</td><td>output</td><td>TCELL46:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES117</td><td>output</td><td>TCELL46:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES118</td><td>output</td><td>TCELL46:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES119</td><td>output</td><td>TCELL46:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES12</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES120</td><td>output</td><td>TCELL22:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES121</td><td>output</td><td>TCELL30:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES122</td><td>output</td><td>TCELL31:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES123</td><td>output</td><td>TCELL31:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES124</td><td>output</td><td>TCELL23:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES125</td><td>output</td><td>TCELL29:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES126</td><td>output</td><td>TCELL22:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES127</td><td>output</td><td>TCELL23:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES13</td><td>output</td><td>TCELL18:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES14</td><td>output</td><td>TCELL18:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES15</td><td>output</td><td>TCELL18:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES16</td><td>output</td><td>TCELL19:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES17</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES18</td><td>output</td><td>TCELL19:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES19</td><td>output</td><td>TCELL18:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES2</td><td>output</td><td>TCELL19:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES20</td><td>output</td><td>TCELL29:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES21</td><td>output</td><td>TCELL23:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES22</td><td>output</td><td>TCELL24:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES23</td><td>output</td><td>TCELL23:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES24</td><td>output</td><td>TCELL24:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES25</td><td>output</td><td>TCELL24:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES26</td><td>output</td><td>TCELL24:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES27</td><td>output</td><td>TCELL31:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES28</td><td>output</td><td>TCELL31:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES29</td><td>output</td><td>TCELL31:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES3</td><td>output</td><td>TCELL19:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES30</td><td>output</td><td>TCELL24:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES31</td><td>output</td><td>TCELL23:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES32</td><td>output</td><td>TCELL24:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES33</td><td>output</td><td>TCELL24:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES34</td><td>output</td><td>TCELL24:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES35</td><td>output</td><td>TCELL22:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES36</td><td>output</td><td>TCELL32:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES37</td><td>output</td><td>TCELL32:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES38</td><td>output</td><td>TCELL32:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES39</td><td>output</td><td>TCELL34:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES4</td><td>output</td><td>TCELL19:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES40</td><td>output</td><td>TCELL32:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES41</td><td>output</td><td>TCELL23:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES42</td><td>output</td><td>TCELL31:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES43</td><td>output</td><td>TCELL24:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES44</td><td>output</td><td>TCELL22:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES45</td><td>output</td><td>TCELL31:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES46</td><td>output</td><td>TCELL31:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES47</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES48</td><td>output</td><td>TCELL24:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES49</td><td>output</td><td>TCELL24:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES5</td><td>output</td><td>TCELL19:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES50</td><td>output</td><td>TCELL31:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES51</td><td>output</td><td>TCELL24:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES52</td><td>output</td><td>TCELL23:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES53</td><td>output</td><td>TCELL31:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES54</td><td>output</td><td>TCELL23:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES55</td><td>output</td><td>TCELL24:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES56</td><td>output</td><td>TCELL29:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES57</td><td>output</td><td>TCELL22:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES58</td><td>output</td><td>TCELL21:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES59</td><td>output</td><td>TCELL31:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES6</td><td>output</td><td>TCELL19:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES60</td><td>output</td><td>TCELL21:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES61</td><td>output</td><td>TCELL22:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES62</td><td>output</td><td>TCELL23:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES63</td><td>output</td><td>TCELL31:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES64</td><td>output</td><td>TCELL31:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES65</td><td>output</td><td>TCELL30:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES66</td><td>output</td><td>TCELL24:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES67</td><td>output</td><td>TCELL30:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES68</td><td>output</td><td>TCELL22:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES69</td><td>output</td><td>TCELL29:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES7</td><td>output</td><td>TCELL19:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES70</td><td>output</td><td>TCELL29:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES71</td><td>output</td><td>TCELL30:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES72</td><td>output</td><td>TCELL30:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES73</td><td>output</td><td>TCELL29:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES74</td><td>output</td><td>TCELL30:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES75</td><td>output</td><td>TCELL30:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES76</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES77</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES78</td><td>output</td><td>TCELL29:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES79</td><td>output</td><td>TCELL30:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES8</td><td>output</td><td>TCELL19:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES80</td><td>output</td><td>TCELL29:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES81</td><td>output</td><td>TCELL21:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES82</td><td>output</td><td>TCELL30:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES83</td><td>output</td><td>TCELL30:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES84</td><td>output</td><td>TCELL29:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES85</td><td>output</td><td>TCELL30:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES86</td><td>output</td><td>TCELL31:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES87</td><td>output</td><td>TCELL29:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES88</td><td>output</td><td>TCELL30:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES89</td><td>output</td><td>TCELL23:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES9</td><td>output</td><td>TCELL21:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES90</td><td>output</td><td>TCELL22:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES91</td><td>output</td><td>TCELL21:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES92</td><td>output</td><td>TCELL31:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES93</td><td>output</td><td>TCELL24:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES94</td><td>output</td><td>TCELL30:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES95</td><td>output</td><td>TCELL29:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES96</td><td>output</td><td>TCELL29:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES97</td><td>output</td><td>TCELL22:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES98</td><td>output</td><td>TCELL30:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES99</td><td>output</td><td>TCELL29:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQMBA0</td><td>output</td><td>TCELL20:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQMBA1</td><td>output</td><td>TCELL20:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQMBA2</td><td>output</td><td>TCELL20:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQMBA3</td><td>output</td><td>TCELL20:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQMBA4</td><td>output</td><td>TCELL20:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQMBA5</td><td>output</td><td>TCELL19:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQTPHPRESENT</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG0</td><td>output</td><td>TCELL20:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG1</td><td>output</td><td>TCELL20:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG2</td><td>output</td><td>TCELL20:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG3</td><td>output</td><td>TCELL20:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG4</td><td>output</td><td>TCELL20:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG5</td><td>output</td><td>TCELL20:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG6</td><td>output</td><td>TCELL20:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG7</td><td>output</td><td>TCELL20:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE0</td><td>output</td><td>TCELL20:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE1</td><td>output</td><td>TCELL20:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD0</td><td>output</td><td>TCELL21:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTWBVLD1</td><td>output</td><td>TCELL21:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD2</td><td>output</td><td>TCELL21:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTWBVLD3</td><td>output</td><td>TCELL21:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTWBVLD4</td><td>output</td><td>TCELL21:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTWBVLD5</td><td>output</td><td>TCELL21:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTWBVLD6</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTWBVLD7</td><td>output</td><td>TCELL20:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTWDATVLD</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTWEOP</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWRDY</td><td>input</td><td>TCELL40:IMUX_C0</td></tr>
<tr><td>Q0P_HALTSTREQATTR0</td><td>output</td><td>TCELL19:OUT_Q6</td></tr>
<tr><td>Q0P_HALTSTREQATTR1</td><td>output</td><td>TCELL19:OUT_Q5</td></tr>
<tr><td>Q0P_HALTSTREQATTR2</td><td>output</td><td>TCELL19:OUT_Q4</td></tr>
<tr><td>Q0P_HOTRSTIN</td><td>input</td><td>TCELL32:IMUX_LSR0</td></tr>
<tr><td>Q0P_HOTRSTOUT</td><td>output</td><td>TCELL48:OUT_F5</td></tr>
<tr><td>Q0P_INTACK</td><td>output</td><td>TCELL35:OUT_Q5</td></tr>
<tr><td>Q0P_INTAI</td><td>input</td><td>TCELL46:IMUX_D5</td></tr>
<tr><td>Q0P_INTAO</td><td>output</td><td>TCELL23:OUT_Q1</td></tr>
<tr><td>Q0P_INTBI</td><td>input</td><td>TCELL49:IMUX_C3</td></tr>
<tr><td>Q0P_INTBO</td><td>output</td><td>TCELL23:OUT_Q5</td></tr>
<tr><td>Q0P_INTCI</td><td>input</td><td>TCELL49:IMUX_C4</td></tr>
<tr><td>Q0P_INTCO</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>Q0P_INTDI</td><td>input</td><td>TCELL49:IMUX_C5</td></tr>
<tr><td>Q0P_INTDO</td><td>output</td><td>TCELL22:OUT_F6</td></tr>
<tr><td>Q0P_INTPENDSTS</td><td>input</td><td>TCELL49:IMUX_C6</td></tr>
<tr><td>Q0P_LCLINT</td><td>output</td><td>TCELL44:OUT_F2</td></tr>
<tr><td>Q0P_LNKDWNRSTOUT</td><td>output</td><td>TCELL47:OUT_Q1</td></tr>
<tr><td>Q0P_LNKPWRSTATE0</td><td>output</td><td>TCELL48:OUT_F3</td></tr>
<tr><td>Q0P_LNKPWRSTATE1</td><td>output</td><td>TCELL47:OUT_Q3</td></tr>
<tr><td>Q0P_LNKPWRSTATE2</td><td>output</td><td>TCELL47:OUT_F7</td></tr>
<tr><td>Q0P_LNKPWRSTATE3</td><td>output</td><td>TCELL46:OUT_F7</td></tr>
<tr><td>Q0P_LNKSTS0</td><td>output</td><td>TCELL45:OUT_Q6</td></tr>
<tr><td>Q0P_LNKSTS1</td><td>output</td><td>TCELL47:OUT_F4</td></tr>
<tr><td>Q0P_LTSSMSTATE0</td><td>output</td><td>TCELL45:OUT_Q7</td></tr>
<tr><td>Q0P_LTSSMSTATE1</td><td>output</td><td>TCELL46:OUT_F1</td></tr>
<tr><td>Q0P_LTSSMSTATE2</td><td>output</td><td>TCELL46:OUT_F3</td></tr>
<tr><td>Q0P_LTSSMSTATE3</td><td>output</td><td>TCELL46:OUT_F6</td></tr>
<tr><td>Q0P_LTSSMSTATE4</td><td>output</td><td>TCELL46:OUT_F0</td></tr>
<tr><td>Q0P_LTSSMSTATE5</td><td>output</td><td>TCELL45:OUT_Q3</td></tr>
<tr><td>Q0P_MAXPYLDSIZE0</td><td>output</td><td>TCELL47:OUT_F6</td></tr>
<tr><td>Q0P_MAXPYLDSIZE1</td><td>output</td><td>TCELL47:OUT_Q7</td></tr>
<tr><td>Q0P_MAXPYLDSIZE2</td><td>output</td><td>TCELL47:OUT_Q0</td></tr>
<tr><td>Q0P_MAXREADREQSIZE0</td><td>output</td><td>TCELL43:OUT_Q6</td></tr>
<tr><td>Q0P_MAXREADREQSIZE1</td><td>output</td><td>TCELL40:OUT_F2</td></tr>
<tr><td>Q0P_MAXREADREQSIZE2</td><td>output</td><td>TCELL42:OUT_Q5</td></tr>
<tr><td>Q0P_MBISTCLK</td><td>input</td><td>TCELL29:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0P_MBISTMODE</td><td>input</td><td>TCELL29:IMUX_LSR0</td></tr>
<tr><td>Q0P_MBISTRSTN</td><td>input</td><td>TCELL30:IMUX_LSR1</td></tr>
<tr><td>Q0P_MSIASRTINT0</td><td>input</td><td>TCELL52:IMUX_C6</td></tr>
<tr><td>Q0P_MSIASRTINT1</td><td>input</td><td>TCELL53:IMUX_B2</td></tr>
<tr><td>Q0P_MSIASRTINT10</td><td>input</td><td>TCELL52:IMUX_C7</td></tr>
<tr><td>Q0P_MSIASRTINT11</td><td>input</td><td>TCELL53:IMUX_A2</td></tr>
<tr><td>Q0P_MSIASRTINT12</td><td>input</td><td>TCELL53:IMUX_B4</td></tr>
<tr><td>Q0P_MSIASRTINT13</td><td>input</td><td>TCELL53:IMUX_A6</td></tr>
<tr><td>Q0P_MSIASRTINT14</td><td>input</td><td>TCELL52:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT15</td><td>input</td><td>TCELL53:IMUX_A5</td></tr>
<tr><td>Q0P_MSIASRTINT16</td><td>input</td><td>TCELL53:IMUX_A4</td></tr>
<tr><td>Q0P_MSIASRTINT17</td><td>input</td><td>TCELL52:IMUX_D4</td></tr>
<tr><td>Q0P_MSIASRTINT18</td><td>input</td><td>TCELL52:IMUX_D3</td></tr>
<tr><td>Q0P_MSIASRTINT19</td><td>input</td><td>TCELL53:IMUX_D4</td></tr>
<tr><td>Q0P_MSIASRTINT2</td><td>input</td><td>TCELL53:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT20</td><td>input</td><td>TCELL54:IMUX_A7</td></tr>
<tr><td>Q0P_MSIASRTINT21</td><td>input</td><td>TCELL53:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT22</td><td>input</td><td>TCELL54:IMUX_A4</td></tr>
<tr><td>Q0P_MSIASRTINT23</td><td>input</td><td>TCELL54:IMUX_A3</td></tr>
<tr><td>Q0P_MSIASRTINT24</td><td>input</td><td>TCELL53:IMUX_C7</td></tr>
<tr><td>Q0P_MSIASRTINT25</td><td>input</td><td>TCELL53:IMUX_D7</td></tr>
<tr><td>Q0P_MSIASRTINT26</td><td>input</td><td>TCELL53:IMUX_C6</td></tr>
<tr><td>Q0P_MSIASRTINT27</td><td>input</td><td>TCELL53:IMUX_B5</td></tr>
<tr><td>Q0P_MSIASRTINT28</td><td>input</td><td>TCELL53:IMUX_B3</td></tr>
<tr><td>Q0P_MSIASRTINT29</td><td>input</td><td>TCELL53:IMUX_A3</td></tr>
<tr><td>Q0P_MSIASRTINT3</td><td>input</td><td>TCELL53:IMUX_C4</td></tr>
<tr><td>Q0P_MSIASRTINT30</td><td>input</td><td>TCELL52:IMUX_D6</td></tr>
<tr><td>Q0P_MSIASRTINT31</td><td>input</td><td>TCELL52:IMUX_D7</td></tr>
<tr><td>Q0P_MSIASRTINT4</td><td>input</td><td>TCELL52:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT5</td><td>input</td><td>TCELL53:IMUX_C5</td></tr>
<tr><td>Q0P_MSIASRTINT6</td><td>input</td><td>TCELL53:IMUX_B6</td></tr>
<tr><td>Q0P_MSIASRTINT7</td><td>input</td><td>TCELL53:IMUX_C3</td></tr>
<tr><td>Q0P_MSIASRTINT8</td><td>input</td><td>TCELL53:IMUX_A7</td></tr>
<tr><td>Q0P_MSIASRTINT9</td><td>input</td><td>TCELL53:IMUX_C2</td></tr>
<tr><td>Q0P_MSIATTRIN0</td><td>input</td><td>TCELL51:IMUX_D3</td></tr>
<tr><td>Q0P_MSIATTRIN1</td><td>input</td><td>TCELL51:IMUX_D2</td></tr>
<tr><td>Q0P_MSIATTRIN2</td><td>input</td><td>TCELL47:IMUX_A3</td></tr>
<tr><td>Q0P_MSIEN</td><td>output</td><td>TCELL35:OUT_Q6</td></tr>
<tr><td>Q0P_MSIMSGABRT</td><td>output</td><td>TCELL44:OUT_F7</td></tr>
<tr><td>Q0P_MSIMSGSENT</td><td>output</td><td>TCELL44:OUT_Q2</td></tr>
<tr><td>Q0P_MSIREQTPHPRESENT</td><td>input</td><td>TCELL50:IMUX_D3</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG0</td><td>input</td><td>TCELL52:IMUX_B6</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_D2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_C7</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG3</td><td>input</td><td>TCELL51:IMUX_A7</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_D4</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG5</td><td>input</td><td>TCELL52:IMUX_B2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG6</td><td>input</td><td>TCELL51:IMUX_B2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG7</td><td>input</td><td>TCELL52:IMUX_A6</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE0</td><td>input</td><td>TCELL51:IMUX_D4</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE1</td><td>input</td><td>TCELL50:IMUX_D6</td></tr>
<tr><td>Q0P_MSIVECCNT0</td><td>output</td><td>TCELL35:OUT_Q3</td></tr>
<tr><td>Q0P_MSIVECCNT1</td><td>output</td><td>TCELL35:OUT_F5</td></tr>
<tr><td>Q0P_MSIVECCNT2</td><td>output</td><td>TCELL35:OUT_Q1</td></tr>
<tr><td>Q0P_MSIXATTRIN0</td><td>input</td><td>TCELL49:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXATTRIN1</td><td>input</td><td>TCELL49:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXATTRIN2</td><td>input</td><td>TCELL48:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXEN</td><td>output</td><td>TCELL43:OUT_Q5</td></tr>
<tr><td>Q0P_MSIXMASK</td><td>output</td><td>TCELL42:OUT_F4</td></tr>
<tr><td>Q0P_MSIXMSGADDR0</td><td>input</td><td>TCELL50:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR1</td><td>input</td><td>TCELL51:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR10</td><td>input</td><td>TCELL51:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR11</td><td>input</td><td>TCELL51:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGADDR12</td><td>input</td><td>TCELL52:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR13</td><td>input</td><td>TCELL51:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGADDR14</td><td>input</td><td>TCELL51:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR15</td><td>input</td><td>TCELL51:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR16</td><td>input</td><td>TCELL52:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR17</td><td>input</td><td>TCELL51:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR18</td><td>input</td><td>TCELL51:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGADDR19</td><td>input</td><td>TCELL52:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR2</td><td>input</td><td>TCELL51:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR20</td><td>input</td><td>TCELL51:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR21</td><td>input</td><td>TCELL52:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR22</td><td>input</td><td>TCELL52:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR23</td><td>input</td><td>TCELL52:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR24</td><td>input</td><td>TCELL52:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR25</td><td>input</td><td>TCELL52:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR26</td><td>input</td><td>TCELL51:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR27</td><td>input</td><td>TCELL52:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR28</td><td>input</td><td>TCELL52:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGADDR29</td><td>input</td><td>TCELL52:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR3</td><td>input</td><td>TCELL51:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR30</td><td>input</td><td>TCELL52:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR31</td><td>input</td><td>TCELL52:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR32</td><td>input</td><td>TCELL55:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR33</td><td>input</td><td>TCELL55:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGADDR34</td><td>input</td><td>TCELL55:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR35</td><td>input</td><td>TCELL55:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR36</td><td>input</td><td>TCELL55:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR37</td><td>input</td><td>TCELL54:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR38</td><td>input</td><td>TCELL55:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR39</td><td>input</td><td>TCELL55:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR4</td><td>input</td><td>TCELL51:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR40</td><td>input</td><td>TCELL54:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR41</td><td>input</td><td>TCELL55:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR42</td><td>input</td><td>TCELL54:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR43</td><td>input</td><td>TCELL54:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR44</td><td>input</td><td>TCELL54:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR45</td><td>input</td><td>TCELL54:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR46</td><td>input</td><td>TCELL54:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGADDR47</td><td>input</td><td>TCELL54:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR48</td><td>input</td><td>TCELL54:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGADDR49</td><td>input</td><td>TCELL54:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGADDR5</td><td>input</td><td>TCELL51:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR50</td><td>input</td><td>TCELL54:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR51</td><td>input</td><td>TCELL54:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR52</td><td>input</td><td>TCELL54:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGADDR53</td><td>input</td><td>TCELL54:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR54</td><td>input</td><td>TCELL54:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGADDR55</td><td>input</td><td>TCELL54:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGADDR56</td><td>input</td><td>TCELL54:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGADDR57</td><td>input</td><td>TCELL54:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR58</td><td>input</td><td>TCELL54:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR59</td><td>input</td><td>TCELL54:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR6</td><td>input</td><td>TCELL51:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR60</td><td>input</td><td>TCELL53:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR61</td><td>input</td><td>TCELL54:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR62</td><td>input</td><td>TCELL53:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGADDR63</td><td>input</td><td>TCELL53:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGADDR7</td><td>input</td><td>TCELL51:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR8</td><td>input</td><td>TCELL51:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR9</td><td>input</td><td>TCELL51:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT0</td><td>input</td><td>TCELL49:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXMSGDAT1</td><td>input</td><td>TCELL49:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGDAT10</td><td>input</td><td>TCELL48:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGDAT11</td><td>input</td><td>TCELL48:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGDAT12</td><td>input</td><td>TCELL49:IMUX_A7</td></tr>
<tr><td>Q0P_MSIXMSGDAT13</td><td>input</td><td>TCELL49:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGDAT14</td><td>input</td><td>TCELL49:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGDAT15</td><td>input</td><td>TCELL48:IMUX_D6</td></tr>
<tr><td>Q0P_MSIXMSGDAT16</td><td>input</td><td>TCELL48:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGDAT17</td><td>input</td><td>TCELL48:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGDAT18</td><td>input</td><td>TCELL48:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGDAT19</td><td>input</td><td>TCELL49:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGDAT2</td><td>input</td><td>TCELL49:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT20</td><td>input</td><td>TCELL48:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGDAT21</td><td>input</td><td>TCELL48:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGDAT22</td><td>input</td><td>TCELL48:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXMSGDAT23</td><td>input</td><td>TCELL48:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT24</td><td>input</td><td>TCELL48:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGDAT25</td><td>input</td><td>TCELL48:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGDAT26</td><td>input</td><td>TCELL48:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXMSGDAT27</td><td>input</td><td>TCELL48:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT28</td><td>input</td><td>TCELL48:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT29</td><td>input</td><td>TCELL48:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGDAT3</td><td>input</td><td>TCELL49:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGDAT30</td><td>input</td><td>TCELL48:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT31</td><td>input</td><td>TCELL48:IMUX_C7</td></tr>
<tr><td>Q0P_MSIXMSGDAT4</td><td>input</td><td>TCELL48:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXMSGDAT5</td><td>input</td><td>TCELL49:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT6</td><td>input</td><td>TCELL49:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT7</td><td>input</td><td>TCELL49:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT8</td><td>input</td><td>TCELL49:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGDAT9</td><td>input</td><td>TCELL49:IMUX_B7</td></tr>
<tr><td>Q0P_MSIXMSGSENT</td><td>output</td><td>TCELL48:OUT_F4</td></tr>
<tr><td>Q0P_MSIXMSGVLD</td><td>input</td><td>TCELL51:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXREQTPHPRESENT</td><td>input</td><td>TCELL50:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG0</td><td>input</td><td>TCELL50:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_A6</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG3</td><td>input</td><td>TCELL50:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG5</td><td>input</td><td>TCELL50:IMUX_C6</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG6</td><td>input</td><td>TCELL50:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG7</td><td>input</td><td>TCELL50:IMUX_B6</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE0</td><td>input</td><td>TCELL49:IMUX_D7</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE1</td><td>input</td><td>TCELL49:IMUX_D5</td></tr>
<tr><td>Q0P_NEGLNKWIDTH0</td><td>output</td><td>TCELL47:OUT_F3</td></tr>
<tr><td>Q0P_NEGLNKWIDTH1</td><td>output</td><td>TCELL47:OUT_F5</td></tr>
<tr><td>Q0P_NEGSPEED</td><td>output</td><td>TCELL47:OUT_Q2</td></tr>
<tr><td>Q0P_NFTLERROUT</td><td>output</td><td>TCELL43:OUT_F7</td></tr>
<tr><td>Q0P_PWRSTATECHNGACK</td><td>input</td><td>TCELL48:IMUX_A6</td></tr>
<tr><td>Q0P_PWRSTATECHNGINT</td><td>output</td><td>TCELL32:OUT_F5</td></tr>
<tr><td>Q0P_RCBSTS</td><td>output</td><td>TCELL41:OUT_Q7</td></tr>
<tr><td>Q0P_RSTN</td><td>input</td><td>TCELL31:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANCLK</td><td>input</td><td>TCELL29:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0P_SCANENA</td><td>input</td><td>TCELL31:IMUX_LSR1</td></tr>
<tr><td>Q0P_SCANI0</td><td>input</td><td>TCELL30:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI1</td><td>input</td><td>TCELL33:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI10</td><td>input</td><td>TCELL29:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI11</td><td>input</td><td>TCELL30:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI12</td><td>input</td><td>TCELL31:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI13</td><td>input</td><td>TCELL34:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI14</td><td>input</td><td>TCELL33:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI15</td><td>input</td><td>TCELL34:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI16</td><td>input</td><td>TCELL33:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI17</td><td>input</td><td>TCELL30:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI18</td><td>input</td><td>TCELL31:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI19</td><td>input</td><td>TCELL29:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI2</td><td>input</td><td>TCELL32:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI20</td><td>input</td><td>TCELL29:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI21</td><td>input</td><td>TCELL33:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI22</td><td>input</td><td>TCELL35:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI23</td><td>input</td><td>TCELL34:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI24</td><td>input</td><td>TCELL30:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI25</td><td>input</td><td>TCELL32:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI26</td><td>input</td><td>TCELL32:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI3</td><td>input</td><td>TCELL34:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI4</td><td>input</td><td>TCELL35:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI5</td><td>input</td><td>TCELL35:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI6</td><td>input</td><td>TCELL32:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI7</td><td>input</td><td>TCELL31:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI8</td><td>input</td><td>TCELL31:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI9</td><td>input</td><td>TCELL29:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANMODE</td><td>input</td><td>TCELL30:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANO0</td><td>output</td><td>TCELL47:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO1</td><td>output</td><td>TCELL22:OUT_F1</td></tr>
<tr><td>Q0P_SCANO10</td><td>output</td><td>TCELL43:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO11</td><td>output</td><td>TCELL21:OUT_F7</td></tr>
<tr><td>Q0P_SCANO12</td><td>output</td><td>TCELL44:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO13</td><td>output</td><td>TCELL46:OUT_F5</td></tr>
<tr><td>Q0P_SCANO14</td><td>output</td><td>TCELL32:OUT_F2</td></tr>
<tr><td>Q0P_SCANO15</td><td>output</td><td>TCELL47:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO16</td><td>output</td><td>TCELL47:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO17</td><td>output</td><td>TCELL46:OUT_Q0</td></tr>
<tr><td>Q0P_SCANO18</td><td>output</td><td>TCELL21:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO19</td><td>output</td><td>TCELL32:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO2</td><td>output</td><td>TCELL21:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO20</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>Q0P_SCANO21</td><td>output</td><td>TCELL21:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO22</td><td>output</td><td>TCELL31:OUT_Q7</td></tr>
<tr><td>Q0P_SCANO23</td><td>output</td><td>TCELL48:OUT_F6</td></tr>
<tr><td>Q0P_SCANO24</td><td>output</td><td>TCELL48:OUT_F2</td></tr>
<tr><td>Q0P_SCANO3</td><td>output</td><td>TCELL46:OUT_F2</td></tr>
<tr><td>Q0P_SCANO4</td><td>output</td><td>TCELL45:OUT_F0</td></tr>
<tr><td>Q0P_SCANO5</td><td>output</td><td>TCELL34:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO6</td><td>output</td><td>TCELL37:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO7</td><td>output</td><td>TCELL35:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO8</td><td>output</td><td>TCELL34:OUT_F5</td></tr>
<tr><td>Q0P_SCANO9</td><td>output</td><td>TCELL35:OUT_Q7</td></tr>
<tr><td>Q0P_SCANRSTN</td><td>input</td><td>TCELL29:IMUX_LSR1</td></tr>
<tr><td>Q0P_TPHREQENABLE</td><td>output</td><td>TCELL44:OUT_Q0</td></tr>
<tr><td>Q0P_TPHSTMODE0</td><td>output</td><td>TCELL43:OUT_F2</td></tr>
<tr><td>Q0P_TPHSTMODE1</td><td>output</td><td>TCELL44:OUT_F0</td></tr>
<tr><td>Q0P_TPHSTMODE2</td><td>output</td><td>TCELL42:OUT_Q6</td></tr>
<tr><td>Q0P_UNCORRERRIN</td><td>input</td><td>TCELL50:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF0_0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF0_1</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF0_2</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF0_3</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF0_4</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>Q0_FCDFECOEFF0_5</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF0_6</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF0_7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF1_0</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>Q0_FCDFECOEFF1_1</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>Q0_FCDFECOEFF1_2</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF1_3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF1_4</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF1_5</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>Q0_FCDFECOEFF1_6</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>Q0_FCDFECOEFF1_7</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF2_0</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF2_1</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>Q0_FCDFECOEFF2_2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>Q0_FCDFECOEFF2_3</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF2_4</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF2_5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF2_6</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF2_7</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>Q0_FCDFECOEFF3_0</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF3_1</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF3_2</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF3_3</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF3_4</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>Q0_FCDFECOEFF3_5</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF3_6</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF3_7</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF4_0</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>Q0_FCDFECOEFF4_1</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>Q0_FCDFECOEFF4_2</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF4_3</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF4_4</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF4_5</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>Q0_FCDFECOEFF4_6</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>Q0_FCDFECOEFF4_7</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF5_0</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF5_1</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>Q0_FCDFECOEFF5_2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>Q0_FCDFECOEFF5_3</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF5_4</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF5_5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF5_6</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF5_7</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>Q0_FCDFESIGN1</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>Q0_FCDFESIGN2</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>Q0_FCDFESIGN3</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>Q0_FCDFESIGN4</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>Q0_FCDFESIGN5</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>Q0_FCMPWRUP</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>Q0_FCMRST</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>Q0_FCSCANMODE</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>Q0_FDDFECHSEL0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>Q0_FDDFECHSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>Q0_FDDFEDATA0</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>Q0_FDDFEDATA1</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>Q0_FDDFEDATA2</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>Q0_FDDFEDATA3</td><td>output</td><td>TCELL4:OUT_Q5</td></tr>
<tr><td>Q0_FDDFEDATA4</td><td>output</td><td>TCELL4:OUT_Q4</td></tr>
<tr><td>Q0_FDDFEDATA5</td><td>output</td><td>TCELL4:OUT_Q3</td></tr>
<tr><td>Q0_FDDFEDATA6</td><td>output</td><td>TCELL4:OUT_Q2</td></tr>
<tr><td>Q0_FDDFEDATA7</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>Q0_FDDFEDATA8</td><td>output</td><td>TCELL4:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEDATA9</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>Q0_FDDFEERR0</td><td>output</td><td>TCELL5:OUT_Q2</td></tr>
<tr><td>Q0_FDDFEERR1</td><td>output</td><td>TCELL5:OUT_Q1</td></tr>
<tr><td>Q0_FDDFEERR2</td><td>output</td><td>TCELL5:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEERR3</td><td>output</td><td>TCELL5:OUT_F7</td></tr>
<tr><td>Q0_FDDFEERR4</td><td>output</td><td>TCELL5:OUT_F6</td></tr>
<tr><td>Q0_FDDFEERR5</td><td>output</td><td>TCELL5:OUT_F5</td></tr>
<tr><td>Q0_FDDFEERR6</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>Q0_FDDFEERR7</td><td>output</td><td>TCELL5:OUT_F3</td></tr>
<tr><td>Q0_FDDFEERR8</td><td>output</td><td>TCELL5:OUT_F2</td></tr>
<tr><td>Q0_FDDFEERR9</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>Q0_FIGRPFBRRCLK0</td><td>input</td><td>TCELL14:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBRRCLK1</td><td>input</td><td>TCELL14:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK0</td><td>input</td><td>TCELL15:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK1</td><td>input</td><td>TCELL15:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIRXTESTCLK</td><td>input</td><td>TCELL16:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FISYNCCLK</td><td>input</td><td>TCELL16:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITMRCLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITXTESTCLK</td><td>input</td><td>TCELL0:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FOREFCLK2FPGA</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>Q0_HSPLLLOL</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>Q0_HSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>Q0_HSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_HSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>Q0_LSPLLLOL</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>Q0_LSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>Q0_LSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_LSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>Q1CH0_FCALIGNEN</td><td>input</td><td>TCELL113:IMUX_B5</td></tr>
<tr><td>Q1CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL97:IMUX_A5</td></tr>
<tr><td>Q1CH0_FCDFERDEN</td><td>input</td><td>TCELL106:IMUX_CE3</td></tr>
<tr><td>Q1CH0_FCDFEUPD</td><td>input</td><td>TCELL105:IMUX_CE3</td></tr>
<tr><td>Q1CH0_FCLDRTXEN</td><td>input</td><td>TCELL113:IMUX_A5</td></tr>
<tr><td>Q1CH0_FCLSMEN</td><td>input</td><td>TCELL98:IMUX_D3</td></tr>
<tr><td>Q1CH0_FCPCIEDETEN</td><td>input</td><td>TCELL98:IMUX_B3</td></tr>
<tr><td>Q1CH0_FCPCSRXRST</td><td>input</td><td>TCELL101:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPCSTXRST</td><td>input</td><td>TCELL103:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL106:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPLLLOL</td><td>input</td><td>TCELL97:IMUX_A1</td></tr>
<tr><td>Q1CH0_FCRATE0</td><td>input</td><td>TCELL112:IMUX_B7</td></tr>
<tr><td>Q1CH0_FCRATE1</td><td>input</td><td>TCELL112:IMUX_A2</td></tr>
<tr><td>Q1CH0_FCRATE2</td><td>input</td><td>TCELL112:IMUX_A3</td></tr>
<tr><td>Q1CH0_FCRRST</td><td>input</td><td>TCELL99:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCRXPOLARITY</td><td>input</td><td>TCELL98:IMUX_C5</td></tr>
<tr><td>Q1CH0_FCRXPWRUP</td><td>input</td><td>TCELL113:IMUX_D4</td></tr>
<tr><td>Q1CH0_FCTMRSTART</td><td>input</td><td>TCELL109:IMUX_A7</td></tr>
<tr><td>Q1CH0_FCTMRSTOP</td><td>input</td><td>TCELL109:IMUX_A3</td></tr>
<tr><td>Q1CH0_FCTRST</td><td>input</td><td>TCELL97:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCTXMARGIN0</td><td>input</td><td>TCELL97:IMUX_C3</td></tr>
<tr><td>Q1CH0_FCTXMARGIN1</td><td>input</td><td>TCELL97:IMUX_C4</td></tr>
<tr><td>Q1CH0_FCTXMARGIN2</td><td>input</td><td>TCELL97:IMUX_C5</td></tr>
<tr><td>Q1CH0_FCTXPWRUP</td><td>input</td><td>TCELL113:IMUX_C4</td></tr>
<tr><td>Q1CH0_FCWORDALGNEN</td><td>input</td><td>TCELL98:IMUX_C1</td></tr>
<tr><td>Q1CH0_FDLDRRX</td><td>output</td><td>TCELL110:OUT_F5</td></tr>
<tr><td>Q1CH0_FDLDRTX</td><td>input</td><td>TCELL97:IMUX_B3</td></tr>
<tr><td>Q1CH0_FDRX0</td><td>output</td><td>TCELL104:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX1</td><td>output</td><td>TCELL104:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX10</td><td>output</td><td>TCELL104:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX11</td><td>output</td><td>TCELL104:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX12</td><td>output</td><td>TCELL104:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX13</td><td>output</td><td>TCELL104:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX14</td><td>output</td><td>TCELL104:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX15</td><td>output</td><td>TCELL104:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX16</td><td>output</td><td>TCELL105:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX17</td><td>output</td><td>TCELL105:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX18</td><td>output</td><td>TCELL105:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX19</td><td>output</td><td>TCELL105:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX2</td><td>output</td><td>TCELL104:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX20</td><td>output</td><td>TCELL105:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX21</td><td>output</td><td>TCELL105:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX22</td><td>output</td><td>TCELL105:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX23</td><td>output</td><td>TCELL105:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX24</td><td>output</td><td>TCELL105:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX25</td><td>output</td><td>TCELL105:OUT_F1</td></tr>
<tr><td>Q1CH0_FDRX26</td><td>output</td><td>TCELL105:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX27</td><td>output</td><td>TCELL105:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX28</td><td>output</td><td>TCELL105:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX29</td><td>output</td><td>TCELL105:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX3</td><td>output</td><td>TCELL104:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX30</td><td>output</td><td>TCELL105:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX31</td><td>output</td><td>TCELL105:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX32</td><td>output</td><td>TCELL106:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX33</td><td>output</td><td>TCELL106:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX34</td><td>output</td><td>TCELL106:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX35</td><td>output</td><td>TCELL106:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX36</td><td>output</td><td>TCELL106:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX37</td><td>output</td><td>TCELL106:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX38</td><td>output</td><td>TCELL106:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX39</td><td>output</td><td>TCELL106:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX4</td><td>output</td><td>TCELL104:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX40</td><td>output</td><td>TCELL106:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX41</td><td>output</td><td>TCELL106:OUT_F1</td></tr>
<tr><td>Q1CH0_FDRX42</td><td>output</td><td>TCELL106:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX43</td><td>output</td><td>TCELL106:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX44</td><td>output</td><td>TCELL106:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX45</td><td>output</td><td>TCELL106:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX46</td><td>output</td><td>TCELL106:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX47</td><td>output</td><td>TCELL106:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX5</td><td>output</td><td>TCELL104:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX6</td><td>output</td><td>TCELL104:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX7</td><td>output</td><td>TCELL104:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX8</td><td>output</td><td>TCELL104:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX9</td><td>output</td><td>TCELL104:OUT_F1</td></tr>
<tr><td>Q1CH0_FDTX0</td><td>input</td><td>TCELL104:IMUX_A6</td></tr>
<tr><td>Q1CH0_FDTX1</td><td>input</td><td>TCELL104:IMUX_A7</td></tr>
<tr><td>Q1CH0_FDTX10</td><td>input</td><td>TCELL105:IMUX_C4</td></tr>
<tr><td>Q1CH0_FDTX11</td><td>input</td><td>TCELL105:IMUX_C5</td></tr>
<tr><td>Q1CH0_FDTX12</td><td>input</td><td>TCELL105:IMUX_C6</td></tr>
<tr><td>Q1CH0_FDTX13</td><td>input</td><td>TCELL105:IMUX_C7</td></tr>
<tr><td>Q1CH0_FDTX14</td><td>input</td><td>TCELL105:IMUX_B2</td></tr>
<tr><td>Q1CH0_FDTX15</td><td>input</td><td>TCELL105:IMUX_B3</td></tr>
<tr><td>Q1CH0_FDTX16</td><td>input</td><td>TCELL105:IMUX_B4</td></tr>
<tr><td>Q1CH0_FDTX17</td><td>input</td><td>TCELL105:IMUX_B5</td></tr>
<tr><td>Q1CH0_FDTX18</td><td>input</td><td>TCELL105:IMUX_B6</td></tr>
<tr><td>Q1CH0_FDTX19</td><td>input</td><td>TCELL105:IMUX_B7</td></tr>
<tr><td>Q1CH0_FDTX2</td><td>input</td><td>TCELL105:IMUX_D2</td></tr>
<tr><td>Q1CH0_FDTX20</td><td>input</td><td>TCELL105:IMUX_A2</td></tr>
<tr><td>Q1CH0_FDTX21</td><td>input</td><td>TCELL105:IMUX_A3</td></tr>
<tr><td>Q1CH0_FDTX22</td><td>input</td><td>TCELL105:IMUX_A4</td></tr>
<tr><td>Q1CH0_FDTX23</td><td>input</td><td>TCELL105:IMUX_A5</td></tr>
<tr><td>Q1CH0_FDTX24</td><td>input</td><td>TCELL105:IMUX_A6</td></tr>
<tr><td>Q1CH0_FDTX25</td><td>input</td><td>TCELL105:IMUX_A7</td></tr>
<tr><td>Q1CH0_FDTX26</td><td>input</td><td>TCELL106:IMUX_D2</td></tr>
<tr><td>Q1CH0_FDTX27</td><td>input</td><td>TCELL106:IMUX_D3</td></tr>
<tr><td>Q1CH0_FDTX28</td><td>input</td><td>TCELL106:IMUX_D4</td></tr>
<tr><td>Q1CH0_FDTX29</td><td>input</td><td>TCELL106:IMUX_D5</td></tr>
<tr><td>Q1CH0_FDTX3</td><td>input</td><td>TCELL105:IMUX_D3</td></tr>
<tr><td>Q1CH0_FDTX30</td><td>input</td><td>TCELL106:IMUX_D6</td></tr>
<tr><td>Q1CH0_FDTX31</td><td>input</td><td>TCELL106:IMUX_D7</td></tr>
<tr><td>Q1CH0_FDTX32</td><td>input</td><td>TCELL106:IMUX_C2</td></tr>
<tr><td>Q1CH0_FDTX33</td><td>input</td><td>TCELL106:IMUX_C3</td></tr>
<tr><td>Q1CH0_FDTX34</td><td>input</td><td>TCELL106:IMUX_C4</td></tr>
<tr><td>Q1CH0_FDTX35</td><td>input</td><td>TCELL106:IMUX_C5</td></tr>
<tr><td>Q1CH0_FDTX36</td><td>input</td><td>TCELL106:IMUX_C6</td></tr>
<tr><td>Q1CH0_FDTX37</td><td>input</td><td>TCELL106:IMUX_C7</td></tr>
<tr><td>Q1CH0_FDTX38</td><td>input</td><td>TCELL106:IMUX_B2</td></tr>
<tr><td>Q1CH0_FDTX39</td><td>input</td><td>TCELL106:IMUX_B3</td></tr>
<tr><td>Q1CH0_FDTX4</td><td>input</td><td>TCELL105:IMUX_D4</td></tr>
<tr><td>Q1CH0_FDTX40</td><td>input</td><td>TCELL106:IMUX_B4</td></tr>
<tr><td>Q1CH0_FDTX41</td><td>input</td><td>TCELL106:IMUX_B5</td></tr>
<tr><td>Q1CH0_FDTX42</td><td>input</td><td>TCELL106:IMUX_B6</td></tr>
<tr><td>Q1CH0_FDTX43</td><td>input</td><td>TCELL106:IMUX_B7</td></tr>
<tr><td>Q1CH0_FDTX44</td><td>input</td><td>TCELL106:IMUX_A2</td></tr>
<tr><td>Q1CH0_FDTX45</td><td>input</td><td>TCELL106:IMUX_A3</td></tr>
<tr><td>Q1CH0_FDTX46</td><td>input</td><td>TCELL106:IMUX_A4</td></tr>
<tr><td>Q1CH0_FDTX47</td><td>input</td><td>TCELL106:IMUX_A5</td></tr>
<tr><td>Q1CH0_FDTX48</td><td>input</td><td>TCELL106:IMUX_A6</td></tr>
<tr><td>Q1CH0_FDTX49</td><td>input</td><td>TCELL106:IMUX_A7</td></tr>
<tr><td>Q1CH0_FDTX5</td><td>input</td><td>TCELL105:IMUX_D5</td></tr>
<tr><td>Q1CH0_FDTX6</td><td>input</td><td>TCELL105:IMUX_D6</td></tr>
<tr><td>Q1CH0_FDTX7</td><td>input</td><td>TCELL105:IMUX_D7</td></tr>
<tr><td>Q1CH0_FDTX8</td><td>input</td><td>TCELL105:IMUX_C2</td></tr>
<tr><td>Q1CH0_FDTX9</td><td>input</td><td>TCELL105:IMUX_C3</td></tr>
<tr><td>Q1CH0_FIRCLK</td><td>input</td><td>TCELL103:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FIREFRXCLK</td><td>input</td><td>TCELL105:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FITCLK</td><td>input</td><td>TCELL101:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL112:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL110:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH0_FSCCOVERRUN</td><td>output</td><td>TCELL111:OUT_Q7</td></tr>
<tr><td>Q1CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL111:OUT_F3</td></tr>
<tr><td>Q1CH0_FSDFEVLD</td><td>output</td><td>TCELL108:OUT_Q4</td></tr>
<tr><td>Q1CH0_FSLSM</td><td>output</td><td>TCELL111:OUT_F7</td></tr>
<tr><td>Q1CH0_FSPCIECON</td><td>output</td><td>TCELL112:OUT_Q7</td></tr>
<tr><td>Q1CH0_FSPCIEDONE</td><td>output</td><td>TCELL112:OUT_F3</td></tr>
<tr><td>Q1CH0_FSRCDONE</td><td>output</td><td>TCELL109:OUT_F4</td></tr>
<tr><td>Q1CH0_FSRLOL</td><td>output</td><td>TCELL111:OUT_Q3</td></tr>
<tr><td>Q1CH0_FSRLOS</td><td>output</td><td>TCELL112:OUT_Q3</td></tr>
<tr><td>Q1CH0_FSSKPADDED</td><td>output</td><td>TCELL110:OUT_F1</td></tr>
<tr><td>Q1CH0_FSSKPDELETED</td><td>output</td><td>TCELL110:OUT_Q5</td></tr>
<tr><td>Q1CH1_FCALIGNEN</td><td>input</td><td>TCELL113:IMUX_B4</td></tr>
<tr><td>Q1CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL97:IMUX_A4</td></tr>
<tr><td>Q1CH1_FCDFERDEN</td><td>input</td><td>TCELL106:IMUX_CE2</td></tr>
<tr><td>Q1CH1_FCDFEUPD</td><td>input</td><td>TCELL105:IMUX_CE2</td></tr>
<tr><td>Q1CH1_FCLDRTXEN</td><td>input</td><td>TCELL113:IMUX_A4</td></tr>
<tr><td>Q1CH1_FCLSMEN</td><td>input</td><td>TCELL98:IMUX_D2</td></tr>
<tr><td>Q1CH1_FCPCIEDETEN</td><td>input</td><td>TCELL98:IMUX_B2</td></tr>
<tr><td>Q1CH1_FCPCSRXRST</td><td>input</td><td>TCELL101:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPCSTXRST</td><td>input</td><td>TCELL103:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL106:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPLLLOL</td><td>input</td><td>TCELL97:IMUX_A0</td></tr>
<tr><td>Q1CH1_FCRATE0</td><td>input</td><td>TCELL112:IMUX_B4</td></tr>
<tr><td>Q1CH1_FCRATE1</td><td>input</td><td>TCELL112:IMUX_B5</td></tr>
<tr><td>Q1CH1_FCRATE2</td><td>input</td><td>TCELL112:IMUX_B6</td></tr>
<tr><td>Q1CH1_FCRRST</td><td>input</td><td>TCELL99:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCRXPOLARITY</td><td>input</td><td>TCELL98:IMUX_C4</td></tr>
<tr><td>Q1CH1_FCRXPWRUP</td><td>input</td><td>TCELL113:IMUX_D3</td></tr>
<tr><td>Q1CH1_FCTMRSTART</td><td>input</td><td>TCELL109:IMUX_A6</td></tr>
<tr><td>Q1CH1_FCTMRSTOP</td><td>input</td><td>TCELL109:IMUX_A2</td></tr>
<tr><td>Q1CH1_FCTRST</td><td>input</td><td>TCELL97:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCTXMARGIN0</td><td>input</td><td>TCELL97:IMUX_C0</td></tr>
<tr><td>Q1CH1_FCTXMARGIN1</td><td>input</td><td>TCELL97:IMUX_C1</td></tr>
<tr><td>Q1CH1_FCTXMARGIN2</td><td>input</td><td>TCELL97:IMUX_C2</td></tr>
<tr><td>Q1CH1_FCTXPWRUP</td><td>input</td><td>TCELL113:IMUX_C3</td></tr>
<tr><td>Q1CH1_FCWORDALGNEN</td><td>input</td><td>TCELL98:IMUX_C0</td></tr>
<tr><td>Q1CH1_FDLDRRX</td><td>output</td><td>TCELL110:OUT_F4</td></tr>
<tr><td>Q1CH1_FDLDRTX</td><td>input</td><td>TCELL97:IMUX_B2</td></tr>
<tr><td>Q1CH1_FDRX0</td><td>output</td><td>TCELL100:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX1</td><td>output</td><td>TCELL100:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX10</td><td>output</td><td>TCELL101:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX11</td><td>output</td><td>TCELL101:OUT_F1</td></tr>
<tr><td>Q1CH1_FDRX12</td><td>output</td><td>TCELL101:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX13</td><td>output</td><td>TCELL101:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX14</td><td>output</td><td>TCELL101:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX15</td><td>output</td><td>TCELL101:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX16</td><td>output</td><td>TCELL102:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX17</td><td>output</td><td>TCELL102:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX18</td><td>output</td><td>TCELL102:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX19</td><td>output</td><td>TCELL102:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX2</td><td>output</td><td>TCELL101:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX20</td><td>output</td><td>TCELL102:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX21</td><td>output</td><td>TCELL102:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX22</td><td>output</td><td>TCELL102:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX23</td><td>output</td><td>TCELL102:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX24</td><td>output</td><td>TCELL102:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX25</td><td>output</td><td>TCELL102:OUT_F1</td></tr>
<tr><td>Q1CH1_FDRX26</td><td>output</td><td>TCELL102:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX27</td><td>output</td><td>TCELL102:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX28</td><td>output</td><td>TCELL102:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX29</td><td>output</td><td>TCELL102:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX3</td><td>output</td><td>TCELL101:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX30</td><td>output</td><td>TCELL102:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX31</td><td>output</td><td>TCELL102:OUT_F7</td></tr>
<tr><td>Q1CH1_FDRX32</td><td>output</td><td>TCELL103:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX33</td><td>output</td><td>TCELL103:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX34</td><td>output</td><td>TCELL103:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX35</td><td>output</td><td>TCELL103:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX36</td><td>output</td><td>TCELL103:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX37</td><td>output</td><td>TCELL103:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX38</td><td>output</td><td>TCELL103:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX39</td><td>output</td><td>TCELL103:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX4</td><td>output</td><td>TCELL101:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX40</td><td>output</td><td>TCELL103:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX41</td><td>output</td><td>TCELL103:OUT_F1</td></tr>
<tr><td>Q1CH1_FDRX42</td><td>output</td><td>TCELL103:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX43</td><td>output</td><td>TCELL103:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX44</td><td>output</td><td>TCELL103:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX45</td><td>output</td><td>TCELL103:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX46</td><td>output</td><td>TCELL103:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX47</td><td>output</td><td>TCELL103:OUT_F7</td></tr>
<tr><td>Q1CH1_FDRX5</td><td>output</td><td>TCELL101:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX6</td><td>output</td><td>TCELL101:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX7</td><td>output</td><td>TCELL101:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX8</td><td>output</td><td>TCELL100:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX9</td><td>output</td><td>TCELL100:OUT_F7</td></tr>
<tr><td>Q1CH1_FDTX0</td><td>input</td><td>TCELL102:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX1</td><td>input</td><td>TCELL102:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX10</td><td>input</td><td>TCELL103:IMUX_C2</td></tr>
<tr><td>Q1CH1_FDTX11</td><td>input</td><td>TCELL103:IMUX_C3</td></tr>
<tr><td>Q1CH1_FDTX12</td><td>input</td><td>TCELL103:IMUX_C4</td></tr>
<tr><td>Q1CH1_FDTX13</td><td>input</td><td>TCELL103:IMUX_C5</td></tr>
<tr><td>Q1CH1_FDTX14</td><td>input</td><td>TCELL103:IMUX_C6</td></tr>
<tr><td>Q1CH1_FDTX15</td><td>input</td><td>TCELL103:IMUX_C7</td></tr>
<tr><td>Q1CH1_FDTX16</td><td>input</td><td>TCELL103:IMUX_B2</td></tr>
<tr><td>Q1CH1_FDTX17</td><td>input</td><td>TCELL103:IMUX_B3</td></tr>
<tr><td>Q1CH1_FDTX18</td><td>input</td><td>TCELL103:IMUX_B4</td></tr>
<tr><td>Q1CH1_FDTX19</td><td>input</td><td>TCELL103:IMUX_B5</td></tr>
<tr><td>Q1CH1_FDTX2</td><td>input</td><td>TCELL102:IMUX_A6</td></tr>
<tr><td>Q1CH1_FDTX20</td><td>input</td><td>TCELL103:IMUX_B6</td></tr>
<tr><td>Q1CH1_FDTX21</td><td>input</td><td>TCELL103:IMUX_B7</td></tr>
<tr><td>Q1CH1_FDTX22</td><td>input</td><td>TCELL103:IMUX_A2</td></tr>
<tr><td>Q1CH1_FDTX23</td><td>input</td><td>TCELL103:IMUX_A3</td></tr>
<tr><td>Q1CH1_FDTX24</td><td>input</td><td>TCELL103:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX25</td><td>input</td><td>TCELL103:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX26</td><td>input</td><td>TCELL103:IMUX_A6</td></tr>
<tr><td>Q1CH1_FDTX27</td><td>input</td><td>TCELL103:IMUX_A7</td></tr>
<tr><td>Q1CH1_FDTX28</td><td>input</td><td>TCELL104:IMUX_D2</td></tr>
<tr><td>Q1CH1_FDTX29</td><td>input</td><td>TCELL104:IMUX_D3</td></tr>
<tr><td>Q1CH1_FDTX3</td><td>input</td><td>TCELL102:IMUX_A7</td></tr>
<tr><td>Q1CH1_FDTX30</td><td>input</td><td>TCELL104:IMUX_D4</td></tr>
<tr><td>Q1CH1_FDTX31</td><td>input</td><td>TCELL104:IMUX_D5</td></tr>
<tr><td>Q1CH1_FDTX32</td><td>input</td><td>TCELL104:IMUX_D6</td></tr>
<tr><td>Q1CH1_FDTX33</td><td>input</td><td>TCELL104:IMUX_D7</td></tr>
<tr><td>Q1CH1_FDTX34</td><td>input</td><td>TCELL104:IMUX_C2</td></tr>
<tr><td>Q1CH1_FDTX35</td><td>input</td><td>TCELL104:IMUX_C3</td></tr>
<tr><td>Q1CH1_FDTX36</td><td>input</td><td>TCELL104:IMUX_C4</td></tr>
<tr><td>Q1CH1_FDTX37</td><td>input</td><td>TCELL104:IMUX_C5</td></tr>
<tr><td>Q1CH1_FDTX38</td><td>input</td><td>TCELL104:IMUX_C6</td></tr>
<tr><td>Q1CH1_FDTX39</td><td>input</td><td>TCELL104:IMUX_C7</td></tr>
<tr><td>Q1CH1_FDTX4</td><td>input</td><td>TCELL103:IMUX_D2</td></tr>
<tr><td>Q1CH1_FDTX40</td><td>input</td><td>TCELL104:IMUX_B2</td></tr>
<tr><td>Q1CH1_FDTX41</td><td>input</td><td>TCELL104:IMUX_B3</td></tr>
<tr><td>Q1CH1_FDTX42</td><td>input</td><td>TCELL104:IMUX_B4</td></tr>
<tr><td>Q1CH1_FDTX43</td><td>input</td><td>TCELL104:IMUX_B5</td></tr>
<tr><td>Q1CH1_FDTX44</td><td>input</td><td>TCELL104:IMUX_B6</td></tr>
<tr><td>Q1CH1_FDTX45</td><td>input</td><td>TCELL104:IMUX_B7</td></tr>
<tr><td>Q1CH1_FDTX46</td><td>input</td><td>TCELL104:IMUX_A2</td></tr>
<tr><td>Q1CH1_FDTX47</td><td>input</td><td>TCELL104:IMUX_A3</td></tr>
<tr><td>Q1CH1_FDTX48</td><td>input</td><td>TCELL104:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX49</td><td>input</td><td>TCELL104:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX5</td><td>input</td><td>TCELL103:IMUX_D3</td></tr>
<tr><td>Q1CH1_FDTX6</td><td>input</td><td>TCELL103:IMUX_D4</td></tr>
<tr><td>Q1CH1_FDTX7</td><td>input</td><td>TCELL103:IMUX_D5</td></tr>
<tr><td>Q1CH1_FDTX8</td><td>input</td><td>TCELL103:IMUX_D6</td></tr>
<tr><td>Q1CH1_FDTX9</td><td>input</td><td>TCELL103:IMUX_D7</td></tr>
<tr><td>Q1CH1_FIRCLK</td><td>input</td><td>TCELL103:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FIREFRXCLK</td><td>input</td><td>TCELL105:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FITCLK</td><td>input</td><td>TCELL101:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL111:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL109:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH1_FSCCOVERRUN</td><td>output</td><td>TCELL111:OUT_Q6</td></tr>
<tr><td>Q1CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL111:OUT_F2</td></tr>
<tr><td>Q1CH1_FSDFEVLD</td><td>output</td><td>TCELL108:OUT_Q3</td></tr>
<tr><td>Q1CH1_FSLSM</td><td>output</td><td>TCELL111:OUT_F6</td></tr>
<tr><td>Q1CH1_FSPCIECON</td><td>output</td><td>TCELL112:OUT_Q6</td></tr>
<tr><td>Q1CH1_FSPCIEDONE</td><td>output</td><td>TCELL112:OUT_F2</td></tr>
<tr><td>Q1CH1_FSRCDONE</td><td>output</td><td>TCELL109:OUT_F3</td></tr>
<tr><td>Q1CH1_FSRLOL</td><td>output</td><td>TCELL111:OUT_Q2</td></tr>
<tr><td>Q1CH1_FSRLOS</td><td>output</td><td>TCELL112:OUT_Q2</td></tr>
<tr><td>Q1CH1_FSSKPADDED</td><td>output</td><td>TCELL110:OUT_F0</td></tr>
<tr><td>Q1CH1_FSSKPDELETED</td><td>output</td><td>TCELL110:OUT_Q4</td></tr>
<tr><td>Q1CH2_FCALIGNEN</td><td>input</td><td>TCELL113:IMUX_B3</td></tr>
<tr><td>Q1CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL97:IMUX_A3</td></tr>
<tr><td>Q1CH2_FCDFERDEN</td><td>input</td><td>TCELL106:IMUX_CE1</td></tr>
<tr><td>Q1CH2_FCDFEUPD</td><td>input</td><td>TCELL105:IMUX_CE1</td></tr>
<tr><td>Q1CH2_FCLDRTXEN</td><td>input</td><td>TCELL113:IMUX_A3</td></tr>
<tr><td>Q1CH2_FCLSMEN</td><td>input</td><td>TCELL98:IMUX_D1</td></tr>
<tr><td>Q1CH2_FCPCIEDETEN</td><td>input</td><td>TCELL98:IMUX_B1</td></tr>
<tr><td>Q1CH2_FCPCSRXRST</td><td>input</td><td>TCELL100:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPCSTXRST</td><td>input</td><td>TCELL102:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL105:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPLLLOL</td><td>input</td><td>TCELL97:IMUX_B5</td></tr>
<tr><td>Q1CH2_FCRATE0</td><td>input</td><td>TCELL112:IMUX_C7</td></tr>
<tr><td>Q1CH2_FCRATE1</td><td>input</td><td>TCELL112:IMUX_B2</td></tr>
<tr><td>Q1CH2_FCRATE2</td><td>input</td><td>TCELL112:IMUX_B3</td></tr>
<tr><td>Q1CH2_FCRRST</td><td>input</td><td>TCELL98:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCRXPOLARITY</td><td>input</td><td>TCELL98:IMUX_C3</td></tr>
<tr><td>Q1CH2_FCRXPWRUP</td><td>input</td><td>TCELL113:IMUX_D2</td></tr>
<tr><td>Q1CH2_FCTMRSTART</td><td>input</td><td>TCELL109:IMUX_A5</td></tr>
<tr><td>Q1CH2_FCTMRSTOP</td><td>input</td><td>TCELL109:IMUX_B7</td></tr>
<tr><td>Q1CH2_FCTRST</td><td>input</td><td>TCELL112:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCTXMARGIN0</td><td>input</td><td>TCELL97:IMUX_D3</td></tr>
<tr><td>Q1CH2_FCTXMARGIN1</td><td>input</td><td>TCELL97:IMUX_D4</td></tr>
<tr><td>Q1CH2_FCTXMARGIN2</td><td>input</td><td>TCELL97:IMUX_D5</td></tr>
<tr><td>Q1CH2_FCTXPWRUP</td><td>input</td><td>TCELL113:IMUX_C2</td></tr>
<tr><td>Q1CH2_FCWORDALGNEN</td><td>input</td><td>TCELL98:IMUX_D5</td></tr>
<tr><td>Q1CH2_FDLDRRX</td><td>output</td><td>TCELL110:OUT_F3</td></tr>
<tr><td>Q1CH2_FDLDRTX</td><td>input</td><td>TCELL97:IMUX_B1</td></tr>
<tr><td>Q1CH2_FDRX0</td><td>output</td><td>TCELL97:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX1</td><td>output</td><td>TCELL97:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX10</td><td>output</td><td>TCELL98:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX11</td><td>output</td><td>TCELL98:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX12</td><td>output</td><td>TCELL98:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX13</td><td>output</td><td>TCELL98:OUT_F3</td></tr>
<tr><td>Q1CH2_FDRX14</td><td>output</td><td>TCELL98:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX15</td><td>output</td><td>TCELL98:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX16</td><td>output</td><td>TCELL98:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX17</td><td>output</td><td>TCELL98:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX18</td><td>output</td><td>TCELL99:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX19</td><td>output</td><td>TCELL99:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX2</td><td>output</td><td>TCELL98:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX20</td><td>output</td><td>TCELL99:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX21</td><td>output</td><td>TCELL99:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX22</td><td>output</td><td>TCELL99:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX23</td><td>output</td><td>TCELL99:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX24</td><td>output</td><td>TCELL98:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX25</td><td>output</td><td>TCELL98:OUT_F7</td></tr>
<tr><td>Q1CH2_FDRX26</td><td>output</td><td>TCELL99:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX27</td><td>output</td><td>TCELL99:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX28</td><td>output</td><td>TCELL99:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX29</td><td>output</td><td>TCELL99:OUT_F3</td></tr>
<tr><td>Q1CH2_FDRX3</td><td>output</td><td>TCELL98:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX30</td><td>output</td><td>TCELL99:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX31</td><td>output</td><td>TCELL99:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX32</td><td>output</td><td>TCELL99:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX33</td><td>output</td><td>TCELL99:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX34</td><td>output</td><td>TCELL100:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX35</td><td>output</td><td>TCELL100:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX36</td><td>output</td><td>TCELL100:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX37</td><td>output</td><td>TCELL100:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX38</td><td>output</td><td>TCELL100:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX39</td><td>output</td><td>TCELL100:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX4</td><td>output</td><td>TCELL98:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX40</td><td>output</td><td>TCELL99:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX41</td><td>output</td><td>TCELL99:OUT_F7</td></tr>
<tr><td>Q1CH2_FDRX42</td><td>output</td><td>TCELL100:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX43</td><td>output</td><td>TCELL100:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX44</td><td>output</td><td>TCELL100:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX45</td><td>output</td><td>TCELL100:OUT_F3</td></tr>
<tr><td>Q1CH2_FDRX46</td><td>output</td><td>TCELL100:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX47</td><td>output</td><td>TCELL100:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX5</td><td>output</td><td>TCELL98:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX6</td><td>output</td><td>TCELL98:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX7</td><td>output</td><td>TCELL98:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX8</td><td>output</td><td>TCELL97:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX9</td><td>output</td><td>TCELL97:OUT_F7</td></tr>
<tr><td>Q1CH2_FDTX0</td><td>input</td><td>TCELL100:IMUX_A0</td></tr>
<tr><td>Q1CH2_FDTX1</td><td>input</td><td>TCELL100:IMUX_A1</td></tr>
<tr><td>Q1CH2_FDTX10</td><td>input</td><td>TCELL101:IMUX_D4</td></tr>
<tr><td>Q1CH2_FDTX11</td><td>input</td><td>TCELL101:IMUX_D5</td></tr>
<tr><td>Q1CH2_FDTX12</td><td>input</td><td>TCELL101:IMUX_C0</td></tr>
<tr><td>Q1CH2_FDTX13</td><td>input</td><td>TCELL101:IMUX_C1</td></tr>
<tr><td>Q1CH2_FDTX14</td><td>input</td><td>TCELL101:IMUX_C2</td></tr>
<tr><td>Q1CH2_FDTX15</td><td>input</td><td>TCELL101:IMUX_C3</td></tr>
<tr><td>Q1CH2_FDTX16</td><td>input</td><td>TCELL101:IMUX_C4</td></tr>
<tr><td>Q1CH2_FDTX17</td><td>input</td><td>TCELL101:IMUX_C5</td></tr>
<tr><td>Q1CH2_FDTX18</td><td>input</td><td>TCELL101:IMUX_B0</td></tr>
<tr><td>Q1CH2_FDTX19</td><td>input</td><td>TCELL101:IMUX_B1</td></tr>
<tr><td>Q1CH2_FDTX2</td><td>input</td><td>TCELL100:IMUX_A2</td></tr>
<tr><td>Q1CH2_FDTX20</td><td>input</td><td>TCELL101:IMUX_B2</td></tr>
<tr><td>Q1CH2_FDTX21</td><td>input</td><td>TCELL101:IMUX_B3</td></tr>
<tr><td>Q1CH2_FDTX22</td><td>input</td><td>TCELL101:IMUX_B4</td></tr>
<tr><td>Q1CH2_FDTX23</td><td>input</td><td>TCELL101:IMUX_B5</td></tr>
<tr><td>Q1CH2_FDTX24</td><td>input</td><td>TCELL101:IMUX_A0</td></tr>
<tr><td>Q1CH2_FDTX25</td><td>input</td><td>TCELL101:IMUX_A1</td></tr>
<tr><td>Q1CH2_FDTX26</td><td>input</td><td>TCELL101:IMUX_A2</td></tr>
<tr><td>Q1CH2_FDTX27</td><td>input</td><td>TCELL101:IMUX_A3</td></tr>
<tr><td>Q1CH2_FDTX28</td><td>input</td><td>TCELL101:IMUX_A4</td></tr>
<tr><td>Q1CH2_FDTX29</td><td>input</td><td>TCELL101:IMUX_A5</td></tr>
<tr><td>Q1CH2_FDTX3</td><td>input</td><td>TCELL100:IMUX_A3</td></tr>
<tr><td>Q1CH2_FDTX30</td><td>input</td><td>TCELL102:IMUX_D2</td></tr>
<tr><td>Q1CH2_FDTX31</td><td>input</td><td>TCELL102:IMUX_D3</td></tr>
<tr><td>Q1CH2_FDTX32</td><td>input</td><td>TCELL102:IMUX_D4</td></tr>
<tr><td>Q1CH2_FDTX33</td><td>input</td><td>TCELL102:IMUX_D5</td></tr>
<tr><td>Q1CH2_FDTX34</td><td>input</td><td>TCELL102:IMUX_D6</td></tr>
<tr><td>Q1CH2_FDTX35</td><td>input</td><td>TCELL102:IMUX_D7</td></tr>
<tr><td>Q1CH2_FDTX36</td><td>input</td><td>TCELL102:IMUX_C2</td></tr>
<tr><td>Q1CH2_FDTX37</td><td>input</td><td>TCELL102:IMUX_C3</td></tr>
<tr><td>Q1CH2_FDTX38</td><td>input</td><td>TCELL102:IMUX_C4</td></tr>
<tr><td>Q1CH2_FDTX39</td><td>input</td><td>TCELL102:IMUX_C5</td></tr>
<tr><td>Q1CH2_FDTX4</td><td>input</td><td>TCELL100:IMUX_A4</td></tr>
<tr><td>Q1CH2_FDTX40</td><td>input</td><td>TCELL102:IMUX_C6</td></tr>
<tr><td>Q1CH2_FDTX41</td><td>input</td><td>TCELL102:IMUX_C7</td></tr>
<tr><td>Q1CH2_FDTX42</td><td>input</td><td>TCELL102:IMUX_B2</td></tr>
<tr><td>Q1CH2_FDTX43</td><td>input</td><td>TCELL102:IMUX_B3</td></tr>
<tr><td>Q1CH2_FDTX44</td><td>input</td><td>TCELL102:IMUX_B4</td></tr>
<tr><td>Q1CH2_FDTX45</td><td>input</td><td>TCELL102:IMUX_B5</td></tr>
<tr><td>Q1CH2_FDTX46</td><td>input</td><td>TCELL102:IMUX_B6</td></tr>
<tr><td>Q1CH2_FDTX47</td><td>input</td><td>TCELL102:IMUX_B7</td></tr>
<tr><td>Q1CH2_FDTX48</td><td>input</td><td>TCELL102:IMUX_A2</td></tr>
<tr><td>Q1CH2_FDTX49</td><td>input</td><td>TCELL102:IMUX_A3</td></tr>
<tr><td>Q1CH2_FDTX5</td><td>input</td><td>TCELL100:IMUX_A5</td></tr>
<tr><td>Q1CH2_FDTX6</td><td>input</td><td>TCELL101:IMUX_D0</td></tr>
<tr><td>Q1CH2_FDTX7</td><td>input</td><td>TCELL101:IMUX_D1</td></tr>
<tr><td>Q1CH2_FDTX8</td><td>input</td><td>TCELL101:IMUX_D2</td></tr>
<tr><td>Q1CH2_FDTX9</td><td>input</td><td>TCELL101:IMUX_D3</td></tr>
<tr><td>Q1CH2_FIRCLK</td><td>input</td><td>TCELL102:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FIREFRXCLK</td><td>input</td><td>TCELL104:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FITCLK</td><td>input</td><td>TCELL100:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL111:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL109:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH2_FSCCOVERRUN</td><td>output</td><td>TCELL111:OUT_Q5</td></tr>
<tr><td>Q1CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL111:OUT_F1</td></tr>
<tr><td>Q1CH2_FSDFEVLD</td><td>output</td><td>TCELL108:OUT_Q2</td></tr>
<tr><td>Q1CH2_FSLSM</td><td>output</td><td>TCELL111:OUT_F5</td></tr>
<tr><td>Q1CH2_FSPCIECON</td><td>output</td><td>TCELL112:OUT_Q5</td></tr>
<tr><td>Q1CH2_FSPCIEDONE</td><td>output</td><td>TCELL112:OUT_F1</td></tr>
<tr><td>Q1CH2_FSRCDONE</td><td>output</td><td>TCELL109:OUT_F2</td></tr>
<tr><td>Q1CH2_FSRLOL</td><td>output</td><td>TCELL111:OUT_Q1</td></tr>
<tr><td>Q1CH2_FSRLOS</td><td>output</td><td>TCELL112:OUT_Q1</td></tr>
<tr><td>Q1CH2_FSSKPADDED</td><td>output</td><td>TCELL110:OUT_Q7</td></tr>
<tr><td>Q1CH2_FSSKPDELETED</td><td>output</td><td>TCELL110:OUT_Q3</td></tr>
<tr><td>Q1CH3_FCALIGNEN</td><td>input</td><td>TCELL113:IMUX_B2</td></tr>
<tr><td>Q1CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL97:IMUX_A2</td></tr>
<tr><td>Q1CH3_FCDFERDEN</td><td>input</td><td>TCELL106:IMUX_CE0</td></tr>
<tr><td>Q1CH3_FCDFEUPD</td><td>input</td><td>TCELL105:IMUX_CE0</td></tr>
<tr><td>Q1CH3_FCLDRTXEN</td><td>input</td><td>TCELL113:IMUX_A2</td></tr>
<tr><td>Q1CH3_FCLSMEN</td><td>input</td><td>TCELL98:IMUX_D0</td></tr>
<tr><td>Q1CH3_FCPCIEDETEN</td><td>input</td><td>TCELL98:IMUX_B0</td></tr>
<tr><td>Q1CH3_FCPCSRXRST</td><td>input</td><td>TCELL100:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPCSTXRST</td><td>input</td><td>TCELL102:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL105:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPLLLOL</td><td>input</td><td>TCELL97:IMUX_B4</td></tr>
<tr><td>Q1CH3_FCRATE0</td><td>input</td><td>TCELL112:IMUX_C4</td></tr>
<tr><td>Q1CH3_FCRATE1</td><td>input</td><td>TCELL112:IMUX_C5</td></tr>
<tr><td>Q1CH3_FCRATE2</td><td>input</td><td>TCELL112:IMUX_C6</td></tr>
<tr><td>Q1CH3_FCRRST</td><td>input</td><td>TCELL98:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCRXPOLARITY</td><td>input</td><td>TCELL98:IMUX_C2</td></tr>
<tr><td>Q1CH3_FCRXPWRUP</td><td>input</td><td>TCELL112:IMUX_A7</td></tr>
<tr><td>Q1CH3_FCTMRSTART</td><td>input</td><td>TCELL109:IMUX_A4</td></tr>
<tr><td>Q1CH3_FCTMRSTOP</td><td>input</td><td>TCELL109:IMUX_B6</td></tr>
<tr><td>Q1CH3_FCTRST</td><td>input</td><td>TCELL112:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCTXMARGIN0</td><td>input</td><td>TCELL97:IMUX_D0</td></tr>
<tr><td>Q1CH3_FCTXMARGIN1</td><td>input</td><td>TCELL97:IMUX_D1</td></tr>
<tr><td>Q1CH3_FCTXMARGIN2</td><td>input</td><td>TCELL97:IMUX_D2</td></tr>
<tr><td>Q1CH3_FCTXPWRUP</td><td>input</td><td>TCELL113:IMUX_D5</td></tr>
<tr><td>Q1CH3_FCWORDALGNEN</td><td>input</td><td>TCELL98:IMUX_D4</td></tr>
<tr><td>Q1CH3_FDLDRRX</td><td>output</td><td>TCELL110:OUT_F2</td></tr>
<tr><td>Q1CH3_FDLDRTX</td><td>input</td><td>TCELL97:IMUX_B0</td></tr>
<tr><td>Q1CH3_FDRX0</td><td>output</td><td>TCELL112:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX1</td><td>output</td><td>TCELL112:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX10</td><td>output</td><td>TCELL113:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX11</td><td>output</td><td>TCELL113:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX12</td><td>output</td><td>TCELL113:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX13</td><td>output</td><td>TCELL113:OUT_F3</td></tr>
<tr><td>Q1CH3_FDRX14</td><td>output</td><td>TCELL113:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX15</td><td>output</td><td>TCELL113:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX16</td><td>output</td><td>TCELL95:OUT_Q6</td></tr>
<tr><td>Q1CH3_FDRX17</td><td>output</td><td>TCELL95:OUT_Q7</td></tr>
<tr><td>Q1CH3_FDRX18</td><td>output</td><td>TCELL96:OUT_Q0</td></tr>
<tr><td>Q1CH3_FDRX19</td><td>output</td><td>TCELL96:OUT_Q1</td></tr>
<tr><td>Q1CH3_FDRX2</td><td>output</td><td>TCELL112:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX20</td><td>output</td><td>TCELL96:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX21</td><td>output</td><td>TCELL96:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX22</td><td>output</td><td>TCELL96:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX23</td><td>output</td><td>TCELL96:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDRX24</td><td>output</td><td>TCELL95:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX25</td><td>output</td><td>TCELL95:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX26</td><td>output</td><td>TCELL96:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX27</td><td>output</td><td>TCELL96:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX28</td><td>output</td><td>TCELL96:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX29</td><td>output</td><td>TCELL96:OUT_F3</td></tr>
<tr><td>Q1CH3_FDRX3</td><td>output</td><td>TCELL112:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX30</td><td>output</td><td>TCELL96:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX31</td><td>output</td><td>TCELL96:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX32</td><td>output</td><td>TCELL96:OUT_Q6</td></tr>
<tr><td>Q1CH3_FDRX33</td><td>output</td><td>TCELL96:OUT_Q7</td></tr>
<tr><td>Q1CH3_FDRX34</td><td>output</td><td>TCELL97:OUT_Q0</td></tr>
<tr><td>Q1CH3_FDRX35</td><td>output</td><td>TCELL97:OUT_Q1</td></tr>
<tr><td>Q1CH3_FDRX36</td><td>output</td><td>TCELL97:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX37</td><td>output</td><td>TCELL97:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX38</td><td>output</td><td>TCELL97:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX39</td><td>output</td><td>TCELL97:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDRX4</td><td>output</td><td>TCELL113:OUT_Q0</td></tr>
<tr><td>Q1CH3_FDRX40</td><td>output</td><td>TCELL96:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX41</td><td>output</td><td>TCELL96:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX42</td><td>output</td><td>TCELL97:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX43</td><td>output</td><td>TCELL97:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX44</td><td>output</td><td>TCELL97:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX45</td><td>output</td><td>TCELL97:OUT_F3</td></tr>
<tr><td>Q1CH3_FDRX46</td><td>output</td><td>TCELL97:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX47</td><td>output</td><td>TCELL97:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX5</td><td>output</td><td>TCELL113:OUT_Q1</td></tr>
<tr><td>Q1CH3_FDRX6</td><td>output</td><td>TCELL113:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX7</td><td>output</td><td>TCELL113:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX8</td><td>output</td><td>TCELL113:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX9</td><td>output</td><td>TCELL113:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDTX0</td><td>input</td><td>TCELL98:IMUX_B4</td></tr>
<tr><td>Q1CH3_FDTX1</td><td>input</td><td>TCELL98:IMUX_B5</td></tr>
<tr><td>Q1CH3_FDTX10</td><td>input</td><td>TCELL99:IMUX_D2</td></tr>
<tr><td>Q1CH3_FDTX11</td><td>input</td><td>TCELL99:IMUX_D3</td></tr>
<tr><td>Q1CH3_FDTX12</td><td>input</td><td>TCELL99:IMUX_D4</td></tr>
<tr><td>Q1CH3_FDTX13</td><td>input</td><td>TCELL99:IMUX_D5</td></tr>
<tr><td>Q1CH3_FDTX14</td><td>input</td><td>TCELL99:IMUX_C0</td></tr>
<tr><td>Q1CH3_FDTX15</td><td>input</td><td>TCELL99:IMUX_C1</td></tr>
<tr><td>Q1CH3_FDTX16</td><td>input</td><td>TCELL99:IMUX_C2</td></tr>
<tr><td>Q1CH3_FDTX17</td><td>input</td><td>TCELL99:IMUX_C3</td></tr>
<tr><td>Q1CH3_FDTX18</td><td>input</td><td>TCELL99:IMUX_C4</td></tr>
<tr><td>Q1CH3_FDTX19</td><td>input</td><td>TCELL99:IMUX_C5</td></tr>
<tr><td>Q1CH3_FDTX2</td><td>input</td><td>TCELL98:IMUX_A0</td></tr>
<tr><td>Q1CH3_FDTX20</td><td>input</td><td>TCELL99:IMUX_B0</td></tr>
<tr><td>Q1CH3_FDTX21</td><td>input</td><td>TCELL99:IMUX_B1</td></tr>
<tr><td>Q1CH3_FDTX22</td><td>input</td><td>TCELL99:IMUX_B2</td></tr>
<tr><td>Q1CH3_FDTX23</td><td>input</td><td>TCELL99:IMUX_B3</td></tr>
<tr><td>Q1CH3_FDTX24</td><td>input</td><td>TCELL99:IMUX_B4</td></tr>
<tr><td>Q1CH3_FDTX25</td><td>input</td><td>TCELL99:IMUX_B5</td></tr>
<tr><td>Q1CH3_FDTX26</td><td>input</td><td>TCELL99:IMUX_A0</td></tr>
<tr><td>Q1CH3_FDTX27</td><td>input</td><td>TCELL99:IMUX_A1</td></tr>
<tr><td>Q1CH3_FDTX28</td><td>input</td><td>TCELL99:IMUX_A2</td></tr>
<tr><td>Q1CH3_FDTX29</td><td>input</td><td>TCELL99:IMUX_A3</td></tr>
<tr><td>Q1CH3_FDTX3</td><td>input</td><td>TCELL98:IMUX_A1</td></tr>
<tr><td>Q1CH3_FDTX30</td><td>input</td><td>TCELL99:IMUX_A4</td></tr>
<tr><td>Q1CH3_FDTX31</td><td>input</td><td>TCELL99:IMUX_A5</td></tr>
<tr><td>Q1CH3_FDTX32</td><td>input</td><td>TCELL100:IMUX_D0</td></tr>
<tr><td>Q1CH3_FDTX33</td><td>input</td><td>TCELL100:IMUX_D1</td></tr>
<tr><td>Q1CH3_FDTX34</td><td>input</td><td>TCELL100:IMUX_D2</td></tr>
<tr><td>Q1CH3_FDTX35</td><td>input</td><td>TCELL100:IMUX_D3</td></tr>
<tr><td>Q1CH3_FDTX36</td><td>input</td><td>TCELL100:IMUX_D4</td></tr>
<tr><td>Q1CH3_FDTX37</td><td>input</td><td>TCELL100:IMUX_D5</td></tr>
<tr><td>Q1CH3_FDTX38</td><td>input</td><td>TCELL100:IMUX_C0</td></tr>
<tr><td>Q1CH3_FDTX39</td><td>input</td><td>TCELL100:IMUX_C1</td></tr>
<tr><td>Q1CH3_FDTX4</td><td>input</td><td>TCELL98:IMUX_A2</td></tr>
<tr><td>Q1CH3_FDTX40</td><td>input</td><td>TCELL100:IMUX_C2</td></tr>
<tr><td>Q1CH3_FDTX41</td><td>input</td><td>TCELL100:IMUX_C3</td></tr>
<tr><td>Q1CH3_FDTX42</td><td>input</td><td>TCELL100:IMUX_C4</td></tr>
<tr><td>Q1CH3_FDTX43</td><td>input</td><td>TCELL100:IMUX_C5</td></tr>
<tr><td>Q1CH3_FDTX44</td><td>input</td><td>TCELL100:IMUX_B0</td></tr>
<tr><td>Q1CH3_FDTX45</td><td>input</td><td>TCELL100:IMUX_B1</td></tr>
<tr><td>Q1CH3_FDTX46</td><td>input</td><td>TCELL100:IMUX_B2</td></tr>
<tr><td>Q1CH3_FDTX47</td><td>input</td><td>TCELL100:IMUX_B3</td></tr>
<tr><td>Q1CH3_FDTX48</td><td>input</td><td>TCELL100:IMUX_B4</td></tr>
<tr><td>Q1CH3_FDTX49</td><td>input</td><td>TCELL100:IMUX_B5</td></tr>
<tr><td>Q1CH3_FDTX5</td><td>input</td><td>TCELL98:IMUX_A3</td></tr>
<tr><td>Q1CH3_FDTX6</td><td>input</td><td>TCELL98:IMUX_A4</td></tr>
<tr><td>Q1CH3_FDTX7</td><td>input</td><td>TCELL98:IMUX_A5</td></tr>
<tr><td>Q1CH3_FDTX8</td><td>input</td><td>TCELL99:IMUX_D0</td></tr>
<tr><td>Q1CH3_FDTX9</td><td>input</td><td>TCELL99:IMUX_D1</td></tr>
<tr><td>Q1CH3_FIRCLK</td><td>input</td><td>TCELL102:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FIREFRXCLK</td><td>input</td><td>TCELL104:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FITCLK</td><td>input</td><td>TCELL100:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL110:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL108:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH3_FSCCOVERRUN</td><td>output</td><td>TCELL111:OUT_Q4</td></tr>
<tr><td>Q1CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL111:OUT_F0</td></tr>
<tr><td>Q1CH3_FSDFEVLD</td><td>output</td><td>TCELL108:OUT_Q1</td></tr>
<tr><td>Q1CH3_FSLSM</td><td>output</td><td>TCELL111:OUT_F4</td></tr>
<tr><td>Q1CH3_FSPCIECON</td><td>output</td><td>TCELL112:OUT_Q4</td></tr>
<tr><td>Q1CH3_FSPCIEDONE</td><td>output</td><td>TCELL112:OUT_F0</td></tr>
<tr><td>Q1CH3_FSRCDONE</td><td>output</td><td>TCELL109:OUT_F1</td></tr>
<tr><td>Q1CH3_FSRLOL</td><td>output</td><td>TCELL111:OUT_Q0</td></tr>
<tr><td>Q1CH3_FSRLOS</td><td>output</td><td>TCELL112:OUT_Q0</td></tr>
<tr><td>Q1CH3_FSSKPADDED</td><td>output</td><td>TCELL110:OUT_Q6</td></tr>
<tr><td>Q1CH3_FSSKPDELETED</td><td>output</td><td>TCELL110:OUT_Q2</td></tr>
<tr><td>Q1D0_FCDERST</td><td>input</td><td>TCELL104:IMUX_LSR1</td></tr>
<tr><td>Q1D0_FSDE</td><td>output</td><td>TCELL110:OUT_Q1</td></tr>
<tr><td>Q1D0_FSDM</td><td>output</td><td>TCELL109:OUT_F7</td></tr>
<tr><td>Q1D1_FCDERST</td><td>input</td><td>TCELL104:IMUX_LSR0</td></tr>
<tr><td>Q1D1_FSDE</td><td>output</td><td>TCELL110:OUT_Q0</td></tr>
<tr><td>Q1D1_FSDM</td><td>output</td><td>TCELL109:OUT_F6</td></tr>
<tr><td>Q1EA0_CIRXFULL</td><td>input</td><td>TCELL66:IMUX_A5</td></tr>
<tr><td>Q1EA0_CIRXIGNOREPKT</td><td>input</td><td>TCELL67:IMUX_A2</td></tr>
<tr><td>Q1EA0_CITXDATA0</td><td>input</td><td>TCELL63:IMUX_D2</td></tr>
<tr><td>Q1EA0_CITXDATA1</td><td>input</td><td>TCELL63:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXDATA10</td><td>input</td><td>TCELL62:IMUX_B4</td></tr>
<tr><td>Q1EA0_CITXDATA11</td><td>input</td><td>TCELL62:IMUX_B3</td></tr>
<tr><td>Q1EA0_CITXDATA12</td><td>input</td><td>TCELL62:IMUX_B2</td></tr>
<tr><td>Q1EA0_CITXDATA13</td><td>input</td><td>TCELL62:IMUX_B1</td></tr>
<tr><td>Q1EA0_CITXDATA14</td><td>input</td><td>TCELL62:IMUX_B0</td></tr>
<tr><td>Q1EA0_CITXDATA15</td><td>input</td><td>TCELL62:IMUX_C5</td></tr>
<tr><td>Q1EA0_CITXDATA2</td><td>input</td><td>TCELL63:IMUX_D0</td></tr>
<tr><td>Q1EA0_CITXDATA3</td><td>input</td><td>TCELL62:IMUX_A5</td></tr>
<tr><td>Q1EA0_CITXDATA4</td><td>input</td><td>TCELL62:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXDATA5</td><td>input</td><td>TCELL62:IMUX_A3</td></tr>
<tr><td>Q1EA0_CITXDATA6</td><td>input</td><td>TCELL62:IMUX_A2</td></tr>
<tr><td>Q1EA0_CITXDATA7</td><td>input</td><td>TCELL62:IMUX_A1</td></tr>
<tr><td>Q1EA0_CITXDATA8</td><td>input</td><td>TCELL62:IMUX_A0</td></tr>
<tr><td>Q1EA0_CITXDATA9</td><td>input</td><td>TCELL62:IMUX_B5</td></tr>
<tr><td>Q1EA0_CITXDATAAVAIL</td><td>input</td><td>TCELL63:IMUX_B4</td></tr>
<tr><td>Q1EA0_CITXEMPTY</td><td>input</td><td>TCELL64:IMUX_C2</td></tr>
<tr><td>Q1EA0_CITXEOF</td><td>input</td><td>TCELL60:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXFIFOCTRL</td><td>input</td><td>TCELL65:IMUX_B3</td></tr>
<tr><td>Q1EA0_CITXFORCEERR</td><td>input</td><td>TCELL65:IMUX_C3</td></tr>
<tr><td>Q1EA0_CITXLASTBYTEVLD</td><td>input</td><td>TCELL61:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXPAUSREQ</td><td>input</td><td>TCELL64:IMUX_A1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM0</td><td>input</td><td>TCELL65:IMUX_B0</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM1</td><td>input</td><td>TCELL65:IMUX_D3</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM10</td><td>input</td><td>TCELL65:IMUX_C0</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM11</td><td>input</td><td>TCELL65:IMUX_C4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM12</td><td>input</td><td>TCELL65:IMUX_C5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM13</td><td>input</td><td>TCELL64:IMUX_A3</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM14</td><td>input</td><td>TCELL65:IMUX_B1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM15</td><td>input</td><td>TCELL64:IMUX_A5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM2</td><td>input</td><td>TCELL64:IMUX_B5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM3</td><td>input</td><td>TCELL65:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM4</td><td>input</td><td>TCELL65:IMUX_C1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM5</td><td>input</td><td>TCELL64:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM6</td><td>input</td><td>TCELL65:IMUX_D2</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM7</td><td>input</td><td>TCELL65:IMUX_D4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM8</td><td>input</td><td>TCELL65:IMUX_C2</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM9</td><td>input</td><td>TCELL65:IMUX_D5</td></tr>
<tr><td>Q1EA0_CORXDATA0</td><td>output</td><td>TCELL66:OUT_F5</td></tr>
<tr><td>Q1EA0_CORXDATA1</td><td>output</td><td>TCELL67:OUT_Q2</td></tr>
<tr><td>Q1EA0_CORXDATA10</td><td>output</td><td>TCELL66:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXDATA11</td><td>output</td><td>TCELL66:OUT_Q3</td></tr>
<tr><td>Q1EA0_CORXDATA12</td><td>output</td><td>TCELL66:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXDATA13</td><td>output</td><td>TCELL66:OUT_Q0</td></tr>
<tr><td>Q1EA0_CORXDATA14</td><td>output</td><td>TCELL65:OUT_Q4</td></tr>
<tr><td>Q1EA0_CORXDATA15</td><td>output</td><td>TCELL66:OUT_Q2</td></tr>
<tr><td>Q1EA0_CORXDATA2</td><td>output</td><td>TCELL66:OUT_F6</td></tr>
<tr><td>Q1EA0_CORXDATA3</td><td>output</td><td>TCELL66:OUT_F4</td></tr>
<tr><td>Q1EA0_CORXDATA4</td><td>output</td><td>TCELL66:OUT_F7</td></tr>
<tr><td>Q1EA0_CORXDATA5</td><td>output</td><td>TCELL67:OUT_Q6</td></tr>
<tr><td>Q1EA0_CORXDATA6</td><td>output</td><td>TCELL67:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXDATA7</td><td>output</td><td>TCELL67:OUT_Q4</td></tr>
<tr><td>Q1EA0_CORXDATA8</td><td>output</td><td>TCELL66:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXDATA9</td><td>output</td><td>TCELL66:OUT_F0</td></tr>
<tr><td>Q1EA0_CORXEOF</td><td>output</td><td>TCELL64:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXERROR</td><td>output</td><td>TCELL64:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXFIFOFULLERROR</td><td>output</td><td>TCELL64:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXLASTBYTEVLD</td><td>output</td><td>TCELL62:OUT_F3</td></tr>
<tr><td>Q1EA0_CORXSTATEN</td><td>output</td><td>TCELL65:OUT_Q0</td></tr>
<tr><td>Q1EA0_CORXSTATVEC0</td><td>output</td><td>TCELL68:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXSTATVEC1</td><td>output</td><td>TCELL67:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXSTATVEC2</td><td>output</td><td>TCELL67:OUT_F0</td></tr>
<tr><td>Q1EA0_CORXSTATVEC3</td><td>output</td><td>TCELL67:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXSTATVEC4</td><td>output</td><td>TCELL67:OUT_F2</td></tr>
<tr><td>Q1EA0_CORXSTATVEC5</td><td>output</td><td>TCELL67:OUT_F3</td></tr>
<tr><td>Q1EA0_CORXSTATVEC6</td><td>output</td><td>TCELL67:OUT_F4</td></tr>
<tr><td>Q1EA0_CORXSTATVEC7</td><td>output</td><td>TCELL67:OUT_F6</td></tr>
<tr><td>Q1EA0_CORXWRITE</td><td>output</td><td>TCELL63:OUT_F4</td></tr>
<tr><td>Q1EA0_COTXDISCFRM</td><td>output</td><td>TCELL58:OUT_F4</td></tr>
<tr><td>Q1EA0_COTXDONE</td><td>output</td><td>TCELL59:OUT_F6</td></tr>
<tr><td>Q1EA0_COTXREAD</td><td>output</td><td>TCELL58:OUT_F1</td></tr>
<tr><td>Q1EA0_COTXSTATEN</td><td>output</td><td>TCELL59:OUT_Q1</td></tr>
<tr><td>Q1EA0_COTXSTATVEC0</td><td>output</td><td>TCELL59:OUT_F1</td></tr>
<tr><td>Q1EA0_COTXSTATVEC1</td><td>output</td><td>TCELL59:OUT_Q5</td></tr>
<tr><td>Q1EA0_COTXSTATVEC2</td><td>output</td><td>TCELL60:OUT_Q0</td></tr>
<tr><td>Q1EA0_COTXSTATVEC3</td><td>output</td><td>TCELL59:OUT_Q3</td></tr>
<tr><td>Q1EA0_COTXSTATVEC4</td><td>output</td><td>TCELL59:OUT_F2</td></tr>
<tr><td>Q1EA0_COTXSTATVEC5</td><td>output</td><td>TCELL60:OUT_Q4</td></tr>
<tr><td>Q1EA0_COTXSTATVEC6</td><td>output</td><td>TCELL58:OUT_F7</td></tr>
<tr><td>Q1EA0_COTXSTATVEC7</td><td>output</td><td>TCELL58:OUT_F6</td></tr>
<tr><td>Q1EA0_GIIPGSHRINK</td><td>input</td><td>TCELL67:IMUX_C3</td></tr>
<tr><td>Q1EA0_GINONPADRXDV</td><td>input</td><td>TCELL67:IMUX_A4</td></tr>
<tr><td>Q1EA0_GISYNCCOL</td><td>input</td><td>TCELL65:IMUX_B4</td></tr>
<tr><td>Q1EA0_GISYNCCRS</td><td>input</td><td>TCELL65:IMUX_A1</td></tr>
<tr><td>Q1EA0_GISYNCNIBDRIB</td><td>input</td><td>TCELL67:IMUX_C4</td></tr>
<tr><td>Q1EA0_GISYNCRXD0</td><td>input</td><td>TCELL67:IMUX_A3</td></tr>
<tr><td>Q1EA0_GISYNCRXD1</td><td>input</td><td>TCELL67:IMUX_D7</td></tr>
<tr><td>Q1EA0_GISYNCRXD2</td><td>input</td><td>TCELL67:IMUX_C6</td></tr>
<tr><td>Q1EA0_GISYNCRXD3</td><td>input</td><td>TCELL67:IMUX_B5</td></tr>
<tr><td>Q1EA0_GISYNCRXD4</td><td>input</td><td>TCELL67:IMUX_C2</td></tr>
<tr><td>Q1EA0_GISYNCRXD5</td><td>input</td><td>TCELL67:IMUX_C7</td></tr>
<tr><td>Q1EA0_GISYNCRXD6</td><td>input</td><td>TCELL67:IMUX_C5</td></tr>
<tr><td>Q1EA0_GISYNCRXD7</td><td>input</td><td>TCELL67:IMUX_B6</td></tr>
<tr><td>Q1EA0_GISYNCRXDV</td><td>input</td><td>TCELL67:IMUX_A6</td></tr>
<tr><td>Q1EA0_GISYNCRXER</td><td>input</td><td>TCELL67:IMUX_B4</td></tr>
<tr><td>Q1EA0_GODISCARDFCS</td><td>output</td><td>TCELL62:OUT_Q4</td></tr>
<tr><td>Q1EA0_GOTXMACDATA0</td><td>output</td><td>TCELL62:OUT_Q0</td></tr>
<tr><td>Q1EA0_GOTXMACDATA1</td><td>output</td><td>TCELL61:OUT_F1</td></tr>
<tr><td>Q1EA0_GOTXMACDATA2</td><td>output</td><td>TCELL61:OUT_Q2</td></tr>
<tr><td>Q1EA0_GOTXMACDATA3</td><td>output</td><td>TCELL61:OUT_F3</td></tr>
<tr><td>Q1EA0_GOTXMACDATA4</td><td>output</td><td>TCELL60:OUT_Q6</td></tr>
<tr><td>Q1EA0_GOTXMACDATA5</td><td>output</td><td>TCELL60:OUT_F6</td></tr>
<tr><td>Q1EA0_GOTXMACDATA6</td><td>output</td><td>TCELL61:OUT_F5</td></tr>
<tr><td>Q1EA0_GOTXMACDATA7</td><td>output</td><td>TCELL61:OUT_F2</td></tr>
<tr><td>Q1EA0_GOTXMACERR</td><td>output</td><td>TCELL60:OUT_F1</td></tr>
<tr><td>Q1EA0_GOTXMACWR</td><td>output</td><td>TCELL61:OUT_Q5</td></tr>
<tr><td>Q1EA0_KIRSTN</td><td>input</td><td>TCELL79:IMUX_LSR1</td></tr>
<tr><td>Q1EA0_KIRXMACCLK</td><td>input</td><td>TCELL80:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA0_KIRXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_D5</td></tr>
<tr><td>Q1EA0_KIRXTXFECLK</td><td>input</td><td>TCELL76:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA0_KITXGMIILPBK</td><td>input</td><td>TCELL67:IMUX_D4</td></tr>
<tr><td>Q1EA0_KITXMACCLK</td><td>input</td><td>TCELL75:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA0_KITXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_D7</td></tr>
<tr><td>Q1EA0_KOGBITEN</td><td>output</td><td>TCELL63:OUT_Q4</td></tr>
<tr><td>Q1EA0_KORXMACCLKEN</td><td>output</td><td>TCELL64:OUT_F4</td></tr>
<tr><td>Q1EA1_CIRXFULL</td><td>input</td><td>TCELL65:IMUX_B2</td></tr>
<tr><td>Q1EA1_CIRXIGNOREPKT</td><td>input</td><td>TCELL70:IMUX_D7</td></tr>
<tr><td>Q1EA1_CITXDATA0</td><td>input</td><td>TCELL62:IMUX_C4</td></tr>
<tr><td>Q1EA1_CITXDATA1</td><td>input</td><td>TCELL62:IMUX_C3</td></tr>
<tr><td>Q1EA1_CITXDATA10</td><td>input</td><td>TCELL62:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXDATA11</td><td>input</td><td>TCELL61:IMUX_A5</td></tr>
<tr><td>Q1EA1_CITXDATA12</td><td>input</td><td>TCELL61:IMUX_A4</td></tr>
<tr><td>Q1EA1_CITXDATA13</td><td>input</td><td>TCELL61:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXDATA14</td><td>input</td><td>TCELL61:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXDATA15</td><td>input</td><td>TCELL61:IMUX_A1</td></tr>
<tr><td>Q1EA1_CITXDATA2</td><td>input</td><td>TCELL62:IMUX_C2</td></tr>
<tr><td>Q1EA1_CITXDATA3</td><td>input</td><td>TCELL62:IMUX_C1</td></tr>
<tr><td>Q1EA1_CITXDATA4</td><td>input</td><td>TCELL62:IMUX_C0</td></tr>
<tr><td>Q1EA1_CITXDATA5</td><td>input</td><td>TCELL62:IMUX_D5</td></tr>
<tr><td>Q1EA1_CITXDATA6</td><td>input</td><td>TCELL62:IMUX_D4</td></tr>
<tr><td>Q1EA1_CITXDATA7</td><td>input</td><td>TCELL62:IMUX_D3</td></tr>
<tr><td>Q1EA1_CITXDATA8</td><td>input</td><td>TCELL62:IMUX_D2</td></tr>
<tr><td>Q1EA1_CITXDATA9</td><td>input</td><td>TCELL62:IMUX_D1</td></tr>
<tr><td>Q1EA1_CITXDATAAVAIL</td><td>input</td><td>TCELL64:IMUX_D2</td></tr>
<tr><td>Q1EA1_CITXEMPTY</td><td>input</td><td>TCELL63:IMUX_A1</td></tr>
<tr><td>Q1EA1_CITXEOF</td><td>input</td><td>TCELL60:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXFIFOCTRL</td><td>input</td><td>TCELL64:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXFORCEERR</td><td>input</td><td>TCELL65:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXLASTBYTEVLD</td><td>input</td><td>TCELL61:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXPAUSREQ</td><td>input</td><td>TCELL64:IMUX_A0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM0</td><td>input</td><td>TCELL64:IMUX_C3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM1</td><td>input</td><td>TCELL64:IMUX_C1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM10</td><td>input</td><td>TCELL64:IMUX_B1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM11</td><td>input</td><td>TCELL63:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM12</td><td>input</td><td>TCELL64:IMUX_D5</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM13</td><td>input</td><td>TCELL64:IMUX_B0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM14</td><td>input</td><td>TCELL63:IMUX_A4</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM15</td><td>input</td><td>TCELL64:IMUX_C0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM2</td><td>input</td><td>TCELL64:IMUX_D4</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM3</td><td>input</td><td>TCELL63:IMUX_B0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM4</td><td>input</td><td>TCELL63:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM5</td><td>input</td><td>TCELL63:IMUX_C5</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM6</td><td>input</td><td>TCELL63:IMUX_B1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM7</td><td>input</td><td>TCELL64:IMUX_D3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM8</td><td>input</td><td>TCELL63:IMUX_A0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM9</td><td>input</td><td>TCELL63:IMUX_B5</td></tr>
<tr><td>Q1EA1_CORXDATA0</td><td>output</td><td>TCELL73:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXDATA1</td><td>output</td><td>TCELL73:OUT_F2</td></tr>
<tr><td>Q1EA1_CORXDATA10</td><td>output</td><td>TCELL74:OUT_Q7</td></tr>
<tr><td>Q1EA1_CORXDATA11</td><td>output</td><td>TCELL74:OUT_Q5</td></tr>
<tr><td>Q1EA1_CORXDATA12</td><td>output</td><td>TCELL73:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA13</td><td>output</td><td>TCELL74:OUT_F4</td></tr>
<tr><td>Q1EA1_CORXDATA14</td><td>output</td><td>TCELL74:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA15</td><td>output</td><td>TCELL74:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXDATA2</td><td>output</td><td>TCELL72:OUT_F1</td></tr>
<tr><td>Q1EA1_CORXDATA3</td><td>output</td><td>TCELL72:OUT_Q5</td></tr>
<tr><td>Q1EA1_CORXDATA4</td><td>output</td><td>TCELL72:OUT_F6</td></tr>
<tr><td>Q1EA1_CORXDATA5</td><td>output</td><td>TCELL73:OUT_Q6</td></tr>
<tr><td>Q1EA1_CORXDATA6</td><td>output</td><td>TCELL73:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXDATA7</td><td>output</td><td>TCELL72:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA8</td><td>output</td><td>TCELL72:OUT_Q7</td></tr>
<tr><td>Q1EA1_CORXDATA9</td><td>output</td><td>TCELL73:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXEOF</td><td>output</td><td>TCELL73:OUT_Q2</td></tr>
<tr><td>Q1EA1_CORXERROR</td><td>output</td><td>TCELL72:OUT_Q6</td></tr>
<tr><td>Q1EA1_CORXFIFOFULLERROR</td><td>output</td><td>TCELL72:OUT_F0</td></tr>
<tr><td>Q1EA1_CORXLASTBYTEVLD</td><td>output</td><td>TCELL63:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXSTATEN</td><td>output</td><td>TCELL69:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXSTATVEC0</td><td>output</td><td>TCELL71:OUT_F5</td></tr>
<tr><td>Q1EA1_CORXSTATVEC1</td><td>output</td><td>TCELL71:OUT_F0</td></tr>
<tr><td>Q1EA1_CORXSTATVEC2</td><td>output</td><td>TCELL71:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXSTATVEC3</td><td>output</td><td>TCELL70:OUT_F2</td></tr>
<tr><td>Q1EA1_CORXSTATVEC4</td><td>output</td><td>TCELL70:OUT_F1</td></tr>
<tr><td>Q1EA1_CORXSTATVEC5</td><td>output</td><td>TCELL71:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXSTATVEC6</td><td>output</td><td>TCELL72:OUT_Q2</td></tr>
<tr><td>Q1EA1_CORXSTATVEC7</td><td>output</td><td>TCELL72:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXWRITE</td><td>output</td><td>TCELL72:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXDISCFRM</td><td>output</td><td>TCELL58:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXDONE</td><td>output</td><td>TCELL59:OUT_Q2</td></tr>
<tr><td>Q1EA1_COTXREAD</td><td>output</td><td>TCELL58:OUT_F0</td></tr>
<tr><td>Q1EA1_COTXSTATEN</td><td>output</td><td>TCELL59:OUT_Q0</td></tr>
<tr><td>Q1EA1_COTXSTATVEC0</td><td>output</td><td>TCELL59:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXSTATVEC1</td><td>output</td><td>TCELL59:OUT_Q6</td></tr>
<tr><td>Q1EA1_COTXSTATVEC2</td><td>output</td><td>TCELL59:OUT_F0</td></tr>
<tr><td>Q1EA1_COTXSTATVEC3</td><td>output</td><td>TCELL59:OUT_F3</td></tr>
<tr><td>Q1EA1_COTXSTATVEC4</td><td>output</td><td>TCELL60:OUT_Q1</td></tr>
<tr><td>Q1EA1_COTXSTATVEC5</td><td>output</td><td>TCELL59:OUT_F4</td></tr>
<tr><td>Q1EA1_COTXSTATVEC6</td><td>output</td><td>TCELL60:OUT_Q2</td></tr>
<tr><td>Q1EA1_COTXSTATVEC7</td><td>output</td><td>TCELL59:OUT_Q7</td></tr>
<tr><td>Q1EA1_GIIPGSHRINK</td><td>input</td><td>TCELL69:IMUX_A5</td></tr>
<tr><td>Q1EA1_GINONPADRXDV</td><td>input</td><td>TCELL70:IMUX_D5</td></tr>
<tr><td>Q1EA1_GISYNCCOL</td><td>input</td><td>TCELL65:IMUX_B5</td></tr>
<tr><td>Q1EA1_GISYNCCRS</td><td>input</td><td>TCELL65:IMUX_A0</td></tr>
<tr><td>Q1EA1_GISYNCNIBDRIB</td><td>input</td><td>TCELL69:IMUX_B3</td></tr>
<tr><td>Q1EA1_GISYNCRXD0</td><td>input</td><td>TCELL70:IMUX_D3</td></tr>
<tr><td>Q1EA1_GISYNCRXD1</td><td>input</td><td>TCELL70:IMUX_C4</td></tr>
<tr><td>Q1EA1_GISYNCRXD2</td><td>input</td><td>TCELL70:IMUX_D4</td></tr>
<tr><td>Q1EA1_GISYNCRXD3</td><td>input</td><td>TCELL69:IMUX_B2</td></tr>
<tr><td>Q1EA1_GISYNCRXD4</td><td>input</td><td>TCELL70:IMUX_C6</td></tr>
<tr><td>Q1EA1_GISYNCRXD5</td><td>input</td><td>TCELL70:IMUX_B4</td></tr>
<tr><td>Q1EA1_GISYNCRXD6</td><td>input</td><td>TCELL70:IMUX_B3</td></tr>
<tr><td>Q1EA1_GISYNCRXD7</td><td>input</td><td>TCELL70:IMUX_C2</td></tr>
<tr><td>Q1EA1_GISYNCRXDV</td><td>input</td><td>TCELL69:IMUX_A6</td></tr>
<tr><td>Q1EA1_GISYNCRXER</td><td>input</td><td>TCELL70:IMUX_A2</td></tr>
<tr><td>Q1EA1_GODISCARDFCS</td><td>output</td><td>TCELL62:OUT_Q5</td></tr>
<tr><td>Q1EA1_GOTXMACDATA0</td><td>output</td><td>TCELL60:OUT_F5</td></tr>
<tr><td>Q1EA1_GOTXMACDATA1</td><td>output</td><td>TCELL62:OUT_Q2</td></tr>
<tr><td>Q1EA1_GOTXMACDATA2</td><td>output</td><td>TCELL60:OUT_F4</td></tr>
<tr><td>Q1EA1_GOTXMACDATA3</td><td>output</td><td>TCELL61:OUT_Q0</td></tr>
<tr><td>Q1EA1_GOTXMACDATA4</td><td>output</td><td>TCELL60:OUT_F2</td></tr>
<tr><td>Q1EA1_GOTXMACDATA5</td><td>output</td><td>TCELL61:OUT_Q1</td></tr>
<tr><td>Q1EA1_GOTXMACDATA6</td><td>output</td><td>TCELL59:OUT_F7</td></tr>
<tr><td>Q1EA1_GOTXMACDATA7</td><td>output</td><td>TCELL60:OUT_F0</td></tr>
<tr><td>Q1EA1_GOTXMACERR</td><td>output</td><td>TCELL59:OUT_Q4</td></tr>
<tr><td>Q1EA1_GOTXMACWR</td><td>output</td><td>TCELL60:OUT_F3</td></tr>
<tr><td>Q1EA1_KIRSTN</td><td>input</td><td>TCELL80:IMUX_LSR1</td></tr>
<tr><td>Q1EA1_KIRXMACCLK</td><td>input</td><td>TCELL80:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA1_KIRXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_D6</td></tr>
<tr><td>Q1EA1_KIRXTXFECLK</td><td>input</td><td>TCELL78:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA1_KITXGMIILPBK</td><td>input</td><td>TCELL67:IMUX_D3</td></tr>
<tr><td>Q1EA1_KITXMACCLK</td><td>input</td><td>TCELL79:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA1_KITXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_A4</td></tr>
<tr><td>Q1EA1_KOGBITEN</td><td>output</td><td>TCELL62:OUT_F4</td></tr>
<tr><td>Q1EA1_KORXMACCLKEN</td><td>output</td><td>TCELL63:OUT_Q0</td></tr>
<tr><td>Q1EA2_CIRXFULL</td><td>input</td><td>TCELL69:IMUX_D7</td></tr>
<tr><td>Q1EA2_CIRXIGNOREPKT</td><td>input</td><td>TCELL70:IMUX_D6</td></tr>
<tr><td>Q1EA2_CITXDATA0</td><td>input</td><td>TCELL64:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXDATA1</td><td>input</td><td>TCELL64:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXDATA10</td><td>input</td><td>TCELL63:IMUX_C3</td></tr>
<tr><td>Q1EA2_CITXDATA11</td><td>input</td><td>TCELL63:IMUX_D5</td></tr>
<tr><td>Q1EA2_CITXDATA12</td><td>input</td><td>TCELL61:IMUX_A0</td></tr>
<tr><td>Q1EA2_CITXDATA13</td><td>input</td><td>TCELL63:IMUX_D3</td></tr>
<tr><td>Q1EA2_CITXDATA14</td><td>input</td><td>TCELL63:IMUX_C0</td></tr>
<tr><td>Q1EA2_CITXDATA15</td><td>input</td><td>TCELL63:IMUX_C2</td></tr>
<tr><td>Q1EA2_CITXDATA2</td><td>input</td><td>TCELL64:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXDATA3</td><td>input</td><td>TCELL64:IMUX_B4</td></tr>
<tr><td>Q1EA2_CITXDATA4</td><td>input</td><td>TCELL64:IMUX_C5</td></tr>
<tr><td>Q1EA2_CITXDATA5</td><td>input</td><td>TCELL63:IMUX_A5</td></tr>
<tr><td>Q1EA2_CITXDATA6</td><td>input</td><td>TCELL64:IMUX_D0</td></tr>
<tr><td>Q1EA2_CITXDATA7</td><td>input</td><td>TCELL63:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXDATA8</td><td>input</td><td>TCELL64:IMUX_D1</td></tr>
<tr><td>Q1EA2_CITXDATA9</td><td>input</td><td>TCELL63:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXDATAAVAIL</td><td>input</td><td>TCELL63:IMUX_D4</td></tr>
<tr><td>Q1EA2_CITXEMPTY</td><td>input</td><td>TCELL66:IMUX_B7</td></tr>
<tr><td>Q1EA2_CITXEOF</td><td>input</td><td>TCELL63:IMUX_C1</td></tr>
<tr><td>Q1EA2_CITXFIFOCTRL</td><td>input</td><td>TCELL67:IMUX_B7</td></tr>
<tr><td>Q1EA2_CITXFORCEERR</td><td>input</td><td>TCELL67:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXLASTBYTEVLD</td><td>input</td><td>TCELL63:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXPAUSREQ</td><td>input</td><td>TCELL66:IMUX_A3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM0</td><td>input</td><td>TCELL67:IMUX_A7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM1</td><td>input</td><td>TCELL68:IMUX_D2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM10</td><td>input</td><td>TCELL68:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM11</td><td>input</td><td>TCELL68:IMUX_D7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM12</td><td>input</td><td>TCELL68:IMUX_C2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM13</td><td>input</td><td>TCELL68:IMUX_C7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM14</td><td>input</td><td>TCELL68:IMUX_B4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM15</td><td>input</td><td>TCELL68:IMUX_D5</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM2</td><td>input</td><td>TCELL68:IMUX_C6</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM3</td><td>input</td><td>TCELL68:IMUX_D4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM4</td><td>input</td><td>TCELL68:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM5</td><td>input</td><td>TCELL68:IMUX_C5</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM6</td><td>input</td><td>TCELL68:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM7</td><td>input</td><td>TCELL68:IMUX_D6</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM8</td><td>input</td><td>TCELL68:IMUX_D3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM9</td><td>input</td><td>TCELL68:IMUX_C3</td></tr>
<tr><td>Q1EA2_CORXDATA0</td><td>output</td><td>TCELL73:OUT_Q7</td></tr>
<tr><td>Q1EA2_CORXDATA1</td><td>output</td><td>TCELL73:OUT_F6</td></tr>
<tr><td>Q1EA2_CORXDATA10</td><td>output</td><td>TCELL72:OUT_Q4</td></tr>
<tr><td>Q1EA2_CORXDATA11</td><td>output</td><td>TCELL72:OUT_F2</td></tr>
<tr><td>Q1EA2_CORXDATA12</td><td>output</td><td>TCELL74:OUT_F0</td></tr>
<tr><td>Q1EA2_CORXDATA13</td><td>output</td><td>TCELL75:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXDATA14</td><td>output</td><td>TCELL74:OUT_F6</td></tr>
<tr><td>Q1EA2_CORXDATA15</td><td>output</td><td>TCELL74:OUT_F5</td></tr>
<tr><td>Q1EA2_CORXDATA2</td><td>output</td><td>TCELL73:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXDATA3</td><td>output</td><td>TCELL72:OUT_F4</td></tr>
<tr><td>Q1EA2_CORXDATA4</td><td>output</td><td>TCELL73:OUT_F5</td></tr>
<tr><td>Q1EA2_CORXDATA5</td><td>output</td><td>TCELL73:OUT_F0</td></tr>
<tr><td>Q1EA2_CORXDATA6</td><td>output</td><td>TCELL73:OUT_Q4</td></tr>
<tr><td>Q1EA2_CORXDATA7</td><td>output</td><td>TCELL74:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXDATA8</td><td>output</td><td>TCELL74:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXDATA9</td><td>output</td><td>TCELL74:OUT_Q6</td></tr>
<tr><td>Q1EA2_CORXEOF</td><td>output</td><td>TCELL71:OUT_F2</td></tr>
<tr><td>Q1EA2_CORXERROR</td><td>output</td><td>TCELL71:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXFIFOFULLERROR</td><td>output</td><td>TCELL71:OUT_F4</td></tr>
<tr><td>Q1EA2_CORXLASTBYTEVLD</td><td>output</td><td>TCELL63:OUT_F7</td></tr>
<tr><td>Q1EA2_CORXSTATEN</td><td>output</td><td>TCELL70:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXSTATVEC0</td><td>output</td><td>TCELL71:OUT_Q1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC1</td><td>output</td><td>TCELL71:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC2</td><td>output</td><td>TCELL72:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXSTATVEC3</td><td>output</td><td>TCELL73:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC4</td><td>output</td><td>TCELL73:OUT_Q5</td></tr>
<tr><td>Q1EA2_CORXSTATVEC5</td><td>output</td><td>TCELL72:OUT_Q3</td></tr>
<tr><td>Q1EA2_CORXSTATVEC6</td><td>output</td><td>TCELL72:OUT_Q1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC7</td><td>output</td><td>TCELL71:OUT_Q2</td></tr>
<tr><td>Q1EA2_CORXWRITE</td><td>output</td><td>TCELL71:OUT_Q5</td></tr>
<tr><td>Q1EA2_COTXDISCFRM</td><td>output</td><td>TCELL63:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXDONE</td><td>output</td><td>TCELL64:OUT_F2</td></tr>
<tr><td>Q1EA2_COTXREAD</td><td>output</td><td>TCELL62:OUT_Q7</td></tr>
<tr><td>Q1EA2_COTXSTATEN</td><td>output</td><td>TCELL64:OUT_F0</td></tr>
<tr><td>Q1EA2_COTXSTATVEC0</td><td>output</td><td>TCELL65:OUT_F0</td></tr>
<tr><td>Q1EA2_COTXSTATVEC1</td><td>output</td><td>TCELL65:OUT_Q5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC2</td><td>output</td><td>TCELL65:OUT_Q3</td></tr>
<tr><td>Q1EA2_COTXSTATVEC3</td><td>output</td><td>TCELL64:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC4</td><td>output</td><td>TCELL65:OUT_Q2</td></tr>
<tr><td>Q1EA2_COTXSTATVEC5</td><td>output</td><td>TCELL65:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC6</td><td>output</td><td>TCELL64:OUT_Q6</td></tr>
<tr><td>Q1EA2_COTXSTATVEC7</td><td>output</td><td>TCELL65:OUT_F2</td></tr>
<tr><td>Q1EA2_GIIPGSHRINK</td><td>input</td><td>TCELL69:IMUX_B4</td></tr>
<tr><td>Q1EA2_GINONPADRXDV</td><td>input</td><td>TCELL71:IMUX_D2</td></tr>
<tr><td>Q1EA2_GISYNCCOL</td><td>input</td><td>TCELL68:IMUX_B6</td></tr>
<tr><td>Q1EA2_GISYNCCRS</td><td>input</td><td>TCELL68:IMUX_B5</td></tr>
<tr><td>Q1EA2_GISYNCNIBDRIB</td><td>input</td><td>TCELL70:IMUX_C5</td></tr>
<tr><td>Q1EA2_GISYNCRXD0</td><td>input</td><td>TCELL70:IMUX_C7</td></tr>
<tr><td>Q1EA2_GISYNCRXD1</td><td>input</td><td>TCELL70:IMUX_B7</td></tr>
<tr><td>Q1EA2_GISYNCRXD2</td><td>input</td><td>TCELL69:IMUX_A3</td></tr>
<tr><td>Q1EA2_GISYNCRXD3</td><td>input</td><td>TCELL69:IMUX_A4</td></tr>
<tr><td>Q1EA2_GISYNCRXD4</td><td>input</td><td>TCELL69:IMUX_A2</td></tr>
<tr><td>Q1EA2_GISYNCRXD5</td><td>input</td><td>TCELL69:IMUX_B7</td></tr>
<tr><td>Q1EA2_GISYNCRXD6</td><td>input</td><td>TCELL69:IMUX_B5</td></tr>
<tr><td>Q1EA2_GISYNCRXD7</td><td>input</td><td>TCELL69:IMUX_B6</td></tr>
<tr><td>Q1EA2_GISYNCRXDV</td><td>input</td><td>TCELL70:IMUX_A4</td></tr>
<tr><td>Q1EA2_GISYNCRXER</td><td>input</td><td>TCELL70:IMUX_B6</td></tr>
<tr><td>Q1EA2_GODISCARDFCS</td><td>output</td><td>TCELL68:OUT_Q3</td></tr>
<tr><td>Q1EA2_GOTXMACDATA0</td><td>output</td><td>TCELL61:OUT_F4</td></tr>
<tr><td>Q1EA2_GOTXMACDATA1</td><td>output</td><td>TCELL61:OUT_Q3</td></tr>
<tr><td>Q1EA2_GOTXMACDATA2</td><td>output</td><td>TCELL61:OUT_Q4</td></tr>
<tr><td>Q1EA2_GOTXMACDATA3</td><td>output</td><td>TCELL60:OUT_F7</td></tr>
<tr><td>Q1EA2_GOTXMACDATA4</td><td>output</td><td>TCELL64:OUT_Q5</td></tr>
<tr><td>Q1EA2_GOTXMACDATA5</td><td>output</td><td>TCELL64:OUT_F7</td></tr>
<tr><td>Q1EA2_GOTXMACDATA6</td><td>output</td><td>TCELL65:OUT_F1</td></tr>
<tr><td>Q1EA2_GOTXMACDATA7</td><td>output</td><td>TCELL61:OUT_Q6</td></tr>
<tr><td>Q1EA2_GOTXMACERR</td><td>output</td><td>TCELL61:OUT_Q7</td></tr>
<tr><td>Q1EA2_GOTXMACWR</td><td>output</td><td>TCELL61:OUT_F0</td></tr>
<tr><td>Q1EA2_KIRSTN</td><td>input</td><td>TCELL80:IMUX_LSR0</td></tr>
<tr><td>Q1EA2_KIRXMACCLK</td><td>input</td><td>TCELL81:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA2_KIRXMACCLKENEXT</td><td>input</td><td>TCELL68:IMUX_A5</td></tr>
<tr><td>Q1EA2_KIRXTXFECLK</td><td>input</td><td>TCELL78:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA2_KITXGMIILPBK</td><td>input</td><td>TCELL68:IMUX_A2</td></tr>
<tr><td>Q1EA2_KITXMACCLK</td><td>input</td><td>TCELL79:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA2_KITXMACCLKENEXT</td><td>input</td><td>TCELL68:IMUX_B7</td></tr>
<tr><td>Q1EA2_KOGBITEN</td><td>output</td><td>TCELL63:OUT_Q3</td></tr>
<tr><td>Q1EA2_KORXMACCLKEN</td><td>output</td><td>TCELL62:OUT_F0</td></tr>
<tr><td>Q1EA3_CIRXFULL</td><td>input</td><td>TCELL68:IMUX_A6</td></tr>
<tr><td>Q1EA3_CIRXIGNOREPKT</td><td>input</td><td>TCELL69:IMUX_C2</td></tr>
<tr><td>Q1EA3_CITXDATA0</td><td>input</td><td>TCELL61:IMUX_B5</td></tr>
<tr><td>Q1EA3_CITXDATA1</td><td>input</td><td>TCELL61:IMUX_B4</td></tr>
<tr><td>Q1EA3_CITXDATA10</td><td>input</td><td>TCELL61:IMUX_C1</td></tr>
<tr><td>Q1EA3_CITXDATA11</td><td>input</td><td>TCELL61:IMUX_C0</td></tr>
<tr><td>Q1EA3_CITXDATA12</td><td>input</td><td>TCELL61:IMUX_D5</td></tr>
<tr><td>Q1EA3_CITXDATA13</td><td>input</td><td>TCELL61:IMUX_D4</td></tr>
<tr><td>Q1EA3_CITXDATA14</td><td>input</td><td>TCELL61:IMUX_D3</td></tr>
<tr><td>Q1EA3_CITXDATA15</td><td>input</td><td>TCELL61:IMUX_D2</td></tr>
<tr><td>Q1EA3_CITXDATA2</td><td>input</td><td>TCELL61:IMUX_B2</td></tr>
<tr><td>Q1EA3_CITXDATA3</td><td>input</td><td>TCELL61:IMUX_B3</td></tr>
<tr><td>Q1EA3_CITXDATA4</td><td>input</td><td>TCELL61:IMUX_B1</td></tr>
<tr><td>Q1EA3_CITXDATA5</td><td>input</td><td>TCELL61:IMUX_B0</td></tr>
<tr><td>Q1EA3_CITXDATA6</td><td>input</td><td>TCELL61:IMUX_C5</td></tr>
<tr><td>Q1EA3_CITXDATA7</td><td>input</td><td>TCELL61:IMUX_C4</td></tr>
<tr><td>Q1EA3_CITXDATA8</td><td>input</td><td>TCELL61:IMUX_C3</td></tr>
<tr><td>Q1EA3_CITXDATA9</td><td>input</td><td>TCELL61:IMUX_C2</td></tr>
<tr><td>Q1EA3_CITXDATAAVAIL</td><td>input</td><td>TCELL65:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXEMPTY</td><td>input</td><td>TCELL65:IMUX_A3</td></tr>
<tr><td>Q1EA3_CITXEOF</td><td>input</td><td>TCELL60:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXFIFOCTRL</td><td>input</td><td>TCELL66:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXFORCEERR</td><td>input</td><td>TCELL66:IMUX_C7</td></tr>
<tr><td>Q1EA3_CITXLASTBYTEVLD</td><td>input</td><td>TCELL60:IMUX_A5</td></tr>
<tr><td>Q1EA3_CITXPAUSREQ</td><td>input</td><td>TCELL65:IMUX_A4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM0</td><td>input</td><td>TCELL66:IMUX_B6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM1</td><td>input</td><td>TCELL66:IMUX_B4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM10</td><td>input</td><td>TCELL66:IMUX_D6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM11</td><td>input</td><td>TCELL66:IMUX_B3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM12</td><td>input</td><td>TCELL66:IMUX_D3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM13</td><td>input</td><td>TCELL65:IMUX_A5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM14</td><td>input</td><td>TCELL66:IMUX_C6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM15</td><td>input</td><td>TCELL66:IMUX_B2</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM2</td><td>input</td><td>TCELL66:IMUX_C4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM3</td><td>input</td><td>TCELL66:IMUX_B5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM4</td><td>input</td><td>TCELL66:IMUX_D5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM5</td><td>input</td><td>TCELL66:IMUX_D4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM6</td><td>input</td><td>TCELL66:IMUX_D2</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM7</td><td>input</td><td>TCELL66:IMUX_C3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM8</td><td>input</td><td>TCELL66:IMUX_C5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM9</td><td>input</td><td>TCELL66:IMUX_C2</td></tr>
<tr><td>Q1EA3_CORXDATA0</td><td>output</td><td>TCELL69:OUT_F0</td></tr>
<tr><td>Q1EA3_CORXDATA1</td><td>output</td><td>TCELL69:OUT_Q1</td></tr>
<tr><td>Q1EA3_CORXDATA10</td><td>output</td><td>TCELL70:OUT_Q7</td></tr>
<tr><td>Q1EA3_CORXDATA11</td><td>output</td><td>TCELL70:OUT_F3</td></tr>
<tr><td>Q1EA3_CORXDATA12</td><td>output</td><td>TCELL70:OUT_Q1</td></tr>
<tr><td>Q1EA3_CORXDATA13</td><td>output</td><td>TCELL70:OUT_F5</td></tr>
<tr><td>Q1EA3_CORXDATA14</td><td>output</td><td>TCELL70:OUT_Q5</td></tr>
<tr><td>Q1EA3_CORXDATA15</td><td>output</td><td>TCELL69:OUT_F5</td></tr>
<tr><td>Q1EA3_CORXDATA2</td><td>output</td><td>TCELL69:OUT_F2</td></tr>
<tr><td>Q1EA3_CORXDATA3</td><td>output</td><td>TCELL69:OUT_Q6</td></tr>
<tr><td>Q1EA3_CORXDATA4</td><td>output</td><td>TCELL69:OUT_Q2</td></tr>
<tr><td>Q1EA3_CORXDATA5</td><td>output</td><td>TCELL69:OUT_Q7</td></tr>
<tr><td>Q1EA3_CORXDATA6</td><td>output</td><td>TCELL69:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXDATA7</td><td>output</td><td>TCELL69:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXDATA8</td><td>output</td><td>TCELL70:OUT_F0</td></tr>
<tr><td>Q1EA3_CORXDATA9</td><td>output</td><td>TCELL69:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXEOF</td><td>output</td><td>TCELL68:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXERROR</td><td>output</td><td>TCELL69:OUT_Q0</td></tr>
<tr><td>Q1EA3_CORXFIFOFULLERROR</td><td>output</td><td>TCELL68:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXLASTBYTEVLD</td><td>output</td><td>TCELL63:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXSTATEN</td><td>output</td><td>TCELL68:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXSTATVEC0</td><td>output</td><td>TCELL70:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXSTATVEC1</td><td>output</td><td>TCELL70:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXSTATVEC2</td><td>output</td><td>TCELL70:OUT_Q6</td></tr>
<tr><td>Q1EA3_CORXSTATVEC3</td><td>output</td><td>TCELL69:OUT_F1</td></tr>
<tr><td>Q1EA3_CORXSTATVEC4</td><td>output</td><td>TCELL70:OUT_Q4</td></tr>
<tr><td>Q1EA3_CORXSTATVEC5</td><td>output</td><td>TCELL70:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXSTATVEC6</td><td>output</td><td>TCELL70:OUT_Q3</td></tr>
<tr><td>Q1EA3_CORXSTATVEC7</td><td>output</td><td>TCELL69:OUT_Q5</td></tr>
<tr><td>Q1EA3_CORXWRITE</td><td>output</td><td>TCELL68:OUT_F3</td></tr>
<tr><td>Q1EA3_COTXDISCFRM</td><td>output</td><td>TCELL62:OUT_Q3</td></tr>
<tr><td>Q1EA3_COTXDONE</td><td>output</td><td>TCELL61:OUT_F7</td></tr>
<tr><td>Q1EA3_COTXREAD</td><td>output</td><td>TCELL58:OUT_Q7</td></tr>
<tr><td>Q1EA3_COTXSTATEN</td><td>output</td><td>TCELL62:OUT_F2</td></tr>
<tr><td>Q1EA3_COTXSTATVEC0</td><td>output</td><td>TCELL63:OUT_F2</td></tr>
<tr><td>Q1EA3_COTXSTATVEC1</td><td>output</td><td>TCELL63:OUT_Q5</td></tr>
<tr><td>Q1EA3_COTXSTATVEC2</td><td>output</td><td>TCELL64:OUT_Q4</td></tr>
<tr><td>Q1EA3_COTXSTATVEC3</td><td>output</td><td>TCELL63:OUT_F1</td></tr>
<tr><td>Q1EA3_COTXSTATVEC4</td><td>output</td><td>TCELL63:OUT_Q6</td></tr>
<tr><td>Q1EA3_COTXSTATVEC5</td><td>output</td><td>TCELL62:OUT_F7</td></tr>
<tr><td>Q1EA3_COTXSTATVEC6</td><td>output</td><td>TCELL63:OUT_F0</td></tr>
<tr><td>Q1EA3_COTXSTATVEC7</td><td>output</td><td>TCELL62:OUT_F6</td></tr>
<tr><td>Q1EA3_GIIPGSHRINK</td><td>input</td><td>TCELL69:IMUX_D5</td></tr>
<tr><td>Q1EA3_GINONPADRXDV</td><td>input</td><td>TCELL69:IMUX_C6</td></tr>
<tr><td>Q1EA3_GISYNCCOL</td><td>input</td><td>TCELL66:IMUX_A6</td></tr>
<tr><td>Q1EA3_GISYNCCRS</td><td>input</td><td>TCELL66:IMUX_A7</td></tr>
<tr><td>Q1EA3_GISYNCNIBDRIB</td><td>input</td><td>TCELL69:IMUX_C5</td></tr>
<tr><td>Q1EA3_GISYNCRXD0</td><td>input</td><td>TCELL69:IMUX_C7</td></tr>
<tr><td>Q1EA3_GISYNCRXD1</td><td>input</td><td>TCELL69:IMUX_D6</td></tr>
<tr><td>Q1EA3_GISYNCRXD2</td><td>input</td><td>TCELL69:IMUX_D4</td></tr>
<tr><td>Q1EA3_GISYNCRXD3</td><td>input</td><td>TCELL68:IMUX_A3</td></tr>
<tr><td>Q1EA3_GISYNCRXD4</td><td>input</td><td>TCELL69:IMUX_D3</td></tr>
<tr><td>Q1EA3_GISYNCRXD5</td><td>input</td><td>TCELL68:IMUX_A4</td></tr>
<tr><td>Q1EA3_GISYNCRXD6</td><td>input</td><td>TCELL69:IMUX_D2</td></tr>
<tr><td>Q1EA3_GISYNCRXD7</td><td>input</td><td>TCELL68:IMUX_A7</td></tr>
<tr><td>Q1EA3_GISYNCRXDV</td><td>input</td><td>TCELL69:IMUX_C4</td></tr>
<tr><td>Q1EA3_GISYNCRXER</td><td>input</td><td>TCELL69:IMUX_C3</td></tr>
<tr><td>Q1EA3_GODISCARDFCS</td><td>output</td><td>TCELL60:OUT_Q5</td></tr>
<tr><td>Q1EA3_GOTXMACDATA0</td><td>output</td><td>TCELL62:OUT_F5</td></tr>
<tr><td>Q1EA3_GOTXMACDATA1</td><td>output</td><td>TCELL61:OUT_F6</td></tr>
<tr><td>Q1EA3_GOTXMACDATA2</td><td>output</td><td>TCELL60:OUT_Q3</td></tr>
<tr><td>Q1EA3_GOTXMACDATA3</td><td>output</td><td>TCELL62:OUT_F1</td></tr>
<tr><td>Q1EA3_GOTXMACDATA4</td><td>output</td><td>TCELL64:OUT_Q2</td></tr>
<tr><td>Q1EA3_GOTXMACDATA5</td><td>output</td><td>TCELL63:OUT_Q2</td></tr>
<tr><td>Q1EA3_GOTXMACDATA6</td><td>output</td><td>TCELL63:OUT_F3</td></tr>
<tr><td>Q1EA3_GOTXMACDATA7</td><td>output</td><td>TCELL64:OUT_Q0</td></tr>
<tr><td>Q1EA3_GOTXMACERR</td><td>output</td><td>TCELL62:OUT_Q1</td></tr>
<tr><td>Q1EA3_GOTXMACWR</td><td>output</td><td>TCELL58:OUT_F3</td></tr>
<tr><td>Q1EA3_KIRSTN</td><td>input</td><td>TCELL79:IMUX_LSR0</td></tr>
<tr><td>Q1EA3_KIRXMACCLK</td><td>input</td><td>TCELL81:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA3_KIRXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_A5</td></tr>
<tr><td>Q1EA3_KIRXTXFECLK</td><td>input</td><td>TCELL77:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA3_KITXGMIILPBK</td><td>input</td><td>TCELL67:IMUX_B2</td></tr>
<tr><td>Q1EA3_KITXMACCLK</td><td>input</td><td>TCELL76:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA3_KITXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_D2</td></tr>
<tr><td>Q1EA3_KOGBITEN</td><td>output</td><td>TCELL63:OUT_Q7</td></tr>
<tr><td>Q1EA3_KORXMACCLKEN</td><td>output</td><td>TCELL60:OUT_Q7</td></tr>
<tr><td>Q1S_BAUDSUPPORT0</td><td>input</td><td>TCELL78:IMUX_A2</td></tr>
<tr><td>Q1S_BAUDSUPPORT1</td><td>input</td><td>TCELL79:IMUX_D3</td></tr>
<tr><td>Q1S_BAUDSUPPORT2</td><td>input</td><td>TCELL79:IMUX_D2</td></tr>
<tr><td>Q1S_BAUDSUPPORT3</td><td>input</td><td>TCELL79:IMUX_D5</td></tr>
<tr><td>Q1S_BAUDSUPPORT4</td><td>input</td><td>TCELL72:IMUX_A5</td></tr>
<tr><td>Q1S_BUFFDEQACKADVPTRN</td><td>output</td><td>TCELL81:OUT_F3</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR0</td><td>output</td><td>TCELL90:OUT_Q4</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR1</td><td>output</td><td>TCELL90:OUT_Q3</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR2</td><td>output</td><td>TCELL90:OUT_Q2</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR3</td><td>output</td><td>TCELL90:OUT_Q1</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR4</td><td>output</td><td>TCELL90:OUT_Q0</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR5</td><td>output</td><td>TCELL89:OUT_F7</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR6</td><td>output</td><td>TCELL95:OUT_F5</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR7</td><td>output</td><td>TCELL89:OUT_F6</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR8</td><td>output</td><td>TCELL89:OUT_F5</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR9</td><td>output</td><td>TCELL89:OUT_F4</td></tr>
<tr><td>Q1S_ENABLETXFLOWCONTROLN</td><td>input</td><td>TCELL79:IMUX_A4</td></tr>
<tr><td>Q1S_FLOWFIFOACKON0</td><td>output</td><td>TCELL82:OUT_Q3</td></tr>
<tr><td>Q1S_FLOWFIFOACKON1</td><td>output</td><td>TCELL81:OUT_F4</td></tr>
<tr><td>Q1S_FLOWFIFOACKON2</td><td>output</td><td>TCELL81:OUT_F7</td></tr>
<tr><td>Q1S_FLOWFIFOACKON3</td><td>output</td><td>TCELL81:OUT_F1</td></tr>
<tr><td>Q1S_GEAR</td><td>input</td><td>TCELL81:IMUX_A6</td></tr>
<tr><td>Q1S_LNKCLK</td><td>input</td><td>TCELL84:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_LNKCLKDIV2</td><td>input</td><td>TCELL84:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_LNKCLKDIV2RSTN</td><td>output</td><td>TCELL92:OUT_F7</td></tr>
<tr><td>Q1S_LNKCLKRSTN</td><td>output</td><td>TCELL94:OUT_Q1</td></tr>
<tr><td>Q1S_LNKDIV2RSTN</td><td>input</td><td>TCELL84:IMUX_LSR0</td></tr>
<tr><td>Q1S_LNKMCERXACKN</td><td>input</td><td>TCELL80:IMUX_A4</td></tr>
<tr><td>Q1S_LNKMCERXREQN</td><td>output</td><td>TCELL78:OUT_F4</td></tr>
<tr><td>Q1S_LNKMCETXACKN</td><td>output</td><td>TCELL81:OUT_F5</td></tr>
<tr><td>Q1S_LNKMCETXREQN</td><td>input</td><td>TCELL81:IMUX_D6</td></tr>
<tr><td>Q1S_LNKRSTN</td><td>input</td><td>TCELL84:IMUX_LSR1</td></tr>
<tr><td>Q1S_LNKTOUTPUTPORTENABLE</td><td>output</td><td>TCELL81:OUT_Q1</td></tr>
<tr><td>Q1S_LOOPBACK0</td><td>input</td><td>TCELL80:IMUX_A7</td></tr>
<tr><td>Q1S_LOOPBACK1</td><td>input</td><td>TCELL81:IMUX_D3</td></tr>
<tr><td>Q1S_LOOPBACK2</td><td>input</td><td>TCELL81:IMUX_D4</td></tr>
<tr><td>Q1S_MASTERENABLE</td><td>output</td><td>TCELL84:OUT_Q2</td></tr>
<tr><td>Q1S_MGTA0</td><td>input</td><td>TCELL77:IMUX_A4</td></tr>
<tr><td>Q1S_MGTA1</td><td>input</td><td>TCELL77:IMUX_B4</td></tr>
<tr><td>Q1S_MGTA10</td><td>input</td><td>TCELL76:IMUX_A6</td></tr>
<tr><td>Q1S_MGTA11</td><td>input</td><td>TCELL77:IMUX_D2</td></tr>
<tr><td>Q1S_MGTA12</td><td>input</td><td>TCELL76:IMUX_A5</td></tr>
<tr><td>Q1S_MGTA13</td><td>input</td><td>TCELL77:IMUX_D4</td></tr>
<tr><td>Q1S_MGTA14</td><td>input</td><td>TCELL76:IMUX_B3</td></tr>
<tr><td>Q1S_MGTA15</td><td>input</td><td>TCELL76:IMUX_A4</td></tr>
<tr><td>Q1S_MGTA16</td><td>input</td><td>TCELL77:IMUX_D3</td></tr>
<tr><td>Q1S_MGTA17</td><td>input</td><td>TCELL76:IMUX_B4</td></tr>
<tr><td>Q1S_MGTA18</td><td>input</td><td>TCELL73:IMUX_B7</td></tr>
<tr><td>Q1S_MGTA19</td><td>input</td><td>TCELL78:IMUX_D7</td></tr>
<tr><td>Q1S_MGTA2</td><td>input</td><td>TCELL77:IMUX_A5</td></tr>
<tr><td>Q1S_MGTA20</td><td>input</td><td>TCELL78:IMUX_D3</td></tr>
<tr><td>Q1S_MGTA21</td><td>input</td><td>TCELL77:IMUX_A2</td></tr>
<tr><td>Q1S_MGTA3</td><td>input</td><td>TCELL77:IMUX_A3</td></tr>
<tr><td>Q1S_MGTA4</td><td>input</td><td>TCELL78:IMUX_D5</td></tr>
<tr><td>Q1S_MGTA5</td><td>input</td><td>TCELL78:IMUX_D4</td></tr>
<tr><td>Q1S_MGTA6</td><td>input</td><td>TCELL78:IMUX_D2</td></tr>
<tr><td>Q1S_MGTA7</td><td>input</td><td>TCELL77:IMUX_D5</td></tr>
<tr><td>Q1S_MGTA8</td><td>input</td><td>TCELL76:IMUX_A7</td></tr>
<tr><td>Q1S_MGTA9</td><td>input</td><td>TCELL77:IMUX_C4</td></tr>
<tr><td>Q1S_MGTCLK</td><td>input</td><td>TCELL83:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_MGTCLKRSTN</td><td>output</td><td>TCELL82:OUT_Q5</td></tr>
<tr><td>Q1S_MGTDI0</td><td>input</td><td>TCELL80:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI1</td><td>input</td><td>TCELL80:IMUX_B6</td></tr>
<tr><td>Q1S_MGTDI10</td><td>input</td><td>TCELL79:IMUX_C2</td></tr>
<tr><td>Q1S_MGTDI11</td><td>input</td><td>TCELL79:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI12</td><td>input</td><td>TCELL79:IMUX_A6</td></tr>
<tr><td>Q1S_MGTDI13</td><td>input</td><td>TCELL80:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI14</td><td>input</td><td>TCELL79:IMUX_A2</td></tr>
<tr><td>Q1S_MGTDI15</td><td>input</td><td>TCELL78:IMUX_A6</td></tr>
<tr><td>Q1S_MGTDI16</td><td>input</td><td>TCELL80:IMUX_D6</td></tr>
<tr><td>Q1S_MGTDI17</td><td>input</td><td>TCELL80:IMUX_D4</td></tr>
<tr><td>Q1S_MGTDI18</td><td>input</td><td>TCELL79:IMUX_A7</td></tr>
<tr><td>Q1S_MGTDI19</td><td>input</td><td>TCELL79:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI2</td><td>input</td><td>TCELL80:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI20</td><td>input</td><td>TCELL79:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI21</td><td>input</td><td>TCELL79:IMUX_C6</td></tr>
<tr><td>Q1S_MGTDI22</td><td>input</td><td>TCELL79:IMUX_B2</td></tr>
<tr><td>Q1S_MGTDI23</td><td>input</td><td>TCELL79:IMUX_C7</td></tr>
<tr><td>Q1S_MGTDI24</td><td>input</td><td>TCELL78:IMUX_B2</td></tr>
<tr><td>Q1S_MGTDI25</td><td>input</td><td>TCELL78:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI26</td><td>input</td><td>TCELL79:IMUX_D4</td></tr>
<tr><td>Q1S_MGTDI27</td><td>input</td><td>TCELL78:IMUX_A7</td></tr>
<tr><td>Q1S_MGTDI28</td><td>input</td><td>TCELL78:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI29</td><td>input</td><td>TCELL78:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI3</td><td>input</td><td>TCELL79:IMUX_C5</td></tr>
<tr><td>Q1S_MGTDI30</td><td>input</td><td>TCELL78:IMUX_B7</td></tr>
<tr><td>Q1S_MGTDI31</td><td>input</td><td>TCELL78:IMUX_B6</td></tr>
<tr><td>Q1S_MGTDI4</td><td>input</td><td>TCELL79:IMUX_C4</td></tr>
<tr><td>Q1S_MGTDI5</td><td>input</td><td>TCELL79:IMUX_D6</td></tr>
<tr><td>Q1S_MGTDI6</td><td>input</td><td>TCELL79:IMUX_C3</td></tr>
<tr><td>Q1S_MGTDI7</td><td>input</td><td>TCELL78:IMUX_A3</td></tr>
<tr><td>Q1S_MGTDI8</td><td>input</td><td>TCELL80:IMUX_B7</td></tr>
<tr><td>Q1S_MGTDI9</td><td>input</td><td>TCELL80:IMUX_A2</td></tr>
<tr><td>Q1S_MGTRDN</td><td>input</td><td>TCELL78:IMUX_C6</td></tr>
<tr><td>Q1S_MGTRSTN</td><td>input</td><td>TCELL83:IMUX_LSR0</td></tr>
<tr><td>Q1S_MGTWRN0</td><td>input</td><td>TCELL78:IMUX_C5</td></tr>
<tr><td>Q1S_MGTWRN1</td><td>input</td><td>TCELL78:IMUX_C4</td></tr>
<tr><td>Q1S_MGTWRN2</td><td>input</td><td>TCELL78:IMUX_D6</td></tr>
<tr><td>Q1S_MGTWRN3</td><td>input</td><td>TCELL77:IMUX_B5</td></tr>
<tr><td>Q1S_OLLMEFPTR0</td><td>input</td><td>TCELL79:IMUX_D7</td></tr>
<tr><td>Q1S_OLLMEFPTR1</td><td>input</td><td>TCELL80:IMUX_D7</td></tr>
<tr><td>Q1S_OLLMEFPTR10</td><td>input</td><td>TCELL79:IMUX_A3</td></tr>
<tr><td>Q1S_OLLMEFPTR11</td><td>input</td><td>TCELL80:IMUX_C7</td></tr>
<tr><td>Q1S_OLLMEFPTR12</td><td>input</td><td>TCELL80:IMUX_B2</td></tr>
<tr><td>Q1S_OLLMEFPTR13</td><td>input</td><td>TCELL80:IMUX_C4</td></tr>
<tr><td>Q1S_OLLMEFPTR14</td><td>input</td><td>TCELL80:IMUX_C3</td></tr>
<tr><td>Q1S_OLLMEFPTR15</td><td>input</td><td>TCELL79:IMUX_A5</td></tr>
<tr><td>Q1S_OLLMEFPTR2</td><td>input</td><td>TCELL80:IMUX_D5</td></tr>
<tr><td>Q1S_OLLMEFPTR3</td><td>input</td><td>TCELL80:IMUX_C5</td></tr>
<tr><td>Q1S_OLLMEFPTR4</td><td>input</td><td>TCELL80:IMUX_C2</td></tr>
<tr><td>Q1S_OLLMEFPTR5</td><td>input</td><td>TCELL80:IMUX_D2</td></tr>
<tr><td>Q1S_OLLMEFPTR6</td><td>input</td><td>TCELL79:IMUX_B7</td></tr>
<tr><td>Q1S_OLLMEFPTR7</td><td>input</td><td>TCELL79:IMUX_B6</td></tr>
<tr><td>Q1S_OLLMEFPTR8</td><td>input</td><td>TCELL80:IMUX_D3</td></tr>
<tr><td>Q1S_OLLMEFPTR9</td><td>input</td><td>TCELL80:IMUX_C6</td></tr>
<tr><td>Q1S_OLLMMGTDI0</td><td>output</td><td>TCELL76:OUT_Q4</td></tr>
<tr><td>Q1S_OLLMMGTDI1</td><td>output</td><td>TCELL78:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI10</td><td>output</td><td>TCELL77:OUT_F0</td></tr>
<tr><td>Q1S_OLLMMGTDI11</td><td>output</td><td>TCELL78:OUT_Q7</td></tr>
<tr><td>Q1S_OLLMMGTDI12</td><td>output</td><td>TCELL76:OUT_Q3</td></tr>
<tr><td>Q1S_OLLMMGTDI13</td><td>output</td><td>TCELL76:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI14</td><td>output</td><td>TCELL77:OUT_Q3</td></tr>
<tr><td>Q1S_OLLMMGTDI15</td><td>output</td><td>TCELL76:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTDI16</td><td>output</td><td>TCELL75:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI17</td><td>output</td><td>TCELL78:OUT_Q5</td></tr>
<tr><td>Q1S_OLLMMGTDI18</td><td>output</td><td>TCELL77:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI19</td><td>output</td><td>TCELL77:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI2</td><td>output</td><td>TCELL77:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI20</td><td>output</td><td>TCELL76:OUT_F7</td></tr>
<tr><td>Q1S_OLLMMGTDI21</td><td>output</td><td>TCELL75:OUT_F7</td></tr>
<tr><td>Q1S_OLLMMGTDI22</td><td>output</td><td>TCELL76:OUT_Q6</td></tr>
<tr><td>Q1S_OLLMMGTDI23</td><td>output</td><td>TCELL76:OUT_F0</td></tr>
<tr><td>Q1S_OLLMMGTDI24</td><td>output</td><td>TCELL76:OUT_F6</td></tr>
<tr><td>Q1S_OLLMMGTDI25</td><td>output</td><td>TCELL76:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI26</td><td>output</td><td>TCELL78:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI27</td><td>output</td><td>TCELL77:OUT_F1</td></tr>
<tr><td>Q1S_OLLMMGTDI28</td><td>output</td><td>TCELL78:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI29</td><td>output</td><td>TCELL75:OUT_F6</td></tr>
<tr><td>Q1S_OLLMMGTDI3</td><td>output</td><td>TCELL76:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI30</td><td>output</td><td>TCELL76:OUT_F4</td></tr>
<tr><td>Q1S_OLLMMGTDI31</td><td>output</td><td>TCELL77:OUT_F2</td></tr>
<tr><td>Q1S_OLLMMGTDI4</td><td>output</td><td>TCELL77:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTDI5</td><td>output</td><td>TCELL76:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI6</td><td>output</td><td>TCELL76:OUT_Q7</td></tr>
<tr><td>Q1S_OLLMMGTDI7</td><td>output</td><td>TCELL76:OUT_F2</td></tr>
<tr><td>Q1S_OLLMMGTDI8</td><td>output</td><td>TCELL78:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI9</td><td>output</td><td>TCELL78:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTINTN</td><td>output</td><td>TCELL76:OUT_F1</td></tr>
<tr><td>Q1S_OLLMMGTRDYN</td><td>output</td><td>TCELL78:OUT_Q6</td></tr>
<tr><td>Q1S_OUTPUTUNRECOVERREVENTACKN</td><td>input</td><td>TCELL80:IMUX_A3</td></tr>
<tr><td>Q1S_OUTPUTUNRECOVERREVENTREQN</td><td>output</td><td>TCELL79:OUT_Q5</td></tr>
<tr><td>Q1S_PHYCLK</td><td>input</td><td>TCELL82:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_PHYEMEVENTACKN</td><td>input</td><td>TCELL80:IMUX_A6</td></tr>
<tr><td>Q1S_PHYEMEVENTREQN</td><td>output</td><td>TCELL78:OUT_F7</td></tr>
<tr><td>Q1S_PHYMSTB</td><td>input</td><td>TCELL80:IMUX_A5</td></tr>
<tr><td>Q1S_PHYRINITN</td><td>input</td><td>TCELL78:IMUX_C7</td></tr>
<tr><td>Q1S_PHYRSTN</td><td>input</td><td>TCELL81:IMUX_LSR1</td></tr>
<tr><td>Q1S_PHYTINITN</td><td>input</td><td>TCELL78:IMUX_C3</td></tr>
<tr><td>Q1S_PHYUSTB</td><td>input</td><td>TCELL78:IMUX_A4</td></tr>
<tr><td>Q1S_PORTDISABLE</td><td>output</td><td>TCELL84:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT0</td><td>output</td><td>TCELL89:OUT_F3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT1</td><td>output</td><td>TCELL89:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT10</td><td>output</td><td>TCELL79:OUT_Q1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT11</td><td>output</td><td>TCELL79:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT12</td><td>output</td><td>TCELL80:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT13</td><td>output</td><td>TCELL80:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT14</td><td>output</td><td>TCELL80:OUT_F7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT15</td><td>output</td><td>TCELL89:OUT_Q1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT16</td><td>output</td><td>TCELL89:OUT_Q4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT17</td><td>output</td><td>TCELL89:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT18</td><td>output</td><td>TCELL84:OUT_F6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT19</td><td>output</td><td>TCELL84:OUT_F7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT2</td><td>output</td><td>TCELL89:OUT_F1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT20</td><td>output</td><td>TCELL84:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT21</td><td>output</td><td>TCELL84:OUT_F5</td></tr>
<tr><td>Q1S_PORTNERRORDETECT22</td><td>output</td><td>TCELL89:OUT_Q5</td></tr>
<tr><td>Q1S_PORTNERRORDETECT23</td><td>output</td><td>TCELL84:OUT_F1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT24</td><td>output</td><td>TCELL84:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT25</td><td>output</td><td>TCELL84:OUT_F3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT26</td><td>output</td><td>TCELL79:OUT_Q4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT27</td><td>output</td><td>TCELL79:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT28</td><td>output</td><td>TCELL79:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT29</td><td>output</td><td>TCELL79:OUT_Q3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT3</td><td>output</td><td>TCELL89:OUT_F0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT30</td><td>output</td><td>TCELL79:OUT_Q2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT31</td><td>output</td><td>TCELL79:OUT_Q6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT4</td><td>output</td><td>TCELL89:OUT_Q6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT5</td><td>output</td><td>TCELL89:OUT_Q3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT6</td><td>output</td><td>TCELL89:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT7</td><td>output</td><td>TCELL89:OUT_Q2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT8</td><td>output</td><td>TCELL80:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT9</td><td>output</td><td>TCELL79:OUT_F7</td></tr>
<tr><td>Q1S_RCVCLKSEL0</td><td>input</td><td>TCELL81:IMUX_C3</td></tr>
<tr><td>Q1S_RCVCLKSEL1</td><td>input</td><td>TCELL78:IMUX_A5</td></tr>
<tr><td>Q1S_RCVCLKSEL2</td><td>input</td><td>TCELL81:IMUX_C4</td></tr>
<tr><td>Q1S_RCVCLKSEL3</td><td>input</td><td>TCELL78:IMUX_C2</td></tr>
<tr><td>Q1S_RECOVERRSTN</td><td>input</td><td>TCELL73:IMUX_B2</td></tr>
<tr><td>Q1S_RESPTIMEOUT0</td><td>output</td><td>TCELL78:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT1</td><td>output</td><td>TCELL79:OUT_Q7</td></tr>
<tr><td>Q1S_RESPTIMEOUT10</td><td>output</td><td>TCELL81:OUT_Q4</td></tr>
<tr><td>Q1S_RESPTIMEOUT11</td><td>output</td><td>TCELL81:OUT_Q6</td></tr>
<tr><td>Q1S_RESPTIMEOUT12</td><td>output</td><td>TCELL81:OUT_Q7</td></tr>
<tr><td>Q1S_RESPTIMEOUT13</td><td>output</td><td>TCELL81:OUT_Q5</td></tr>
<tr><td>Q1S_RESPTIMEOUT14</td><td>output</td><td>TCELL81:OUT_Q3</td></tr>
<tr><td>Q1S_RESPTIMEOUT15</td><td>output</td><td>TCELL81:OUT_Q0</td></tr>
<tr><td>Q1S_RESPTIMEOUT16</td><td>output</td><td>TCELL80:OUT_F3</td></tr>
<tr><td>Q1S_RESPTIMEOUT17</td><td>output</td><td>TCELL79:OUT_F3</td></tr>
<tr><td>Q1S_RESPTIMEOUT18</td><td>output</td><td>TCELL80:OUT_Q3</td></tr>
<tr><td>Q1S_RESPTIMEOUT19</td><td>output</td><td>TCELL80:OUT_Q2</td></tr>
<tr><td>Q1S_RESPTIMEOUT2</td><td>output</td><td>TCELL79:OUT_F5</td></tr>
<tr><td>Q1S_RESPTIMEOUT20</td><td>output</td><td>TCELL80:OUT_Q1</td></tr>
<tr><td>Q1S_RESPTIMEOUT21</td><td>output</td><td>TCELL79:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT22</td><td>output</td><td>TCELL79:OUT_F1</td></tr>
<tr><td>Q1S_RESPTIMEOUT23</td><td>output</td><td>TCELL79:OUT_F0</td></tr>
<tr><td>Q1S_RESPTIMEOUT3</td><td>output</td><td>TCELL80:OUT_Q5</td></tr>
<tr><td>Q1S_RESPTIMEOUT4</td><td>output</td><td>TCELL80:OUT_F5</td></tr>
<tr><td>Q1S_RESPTIMEOUT5</td><td>output</td><td>TCELL80:OUT_F1</td></tr>
<tr><td>Q1S_RESPTIMEOUT6</td><td>output</td><td>TCELL80:OUT_F0</td></tr>
<tr><td>Q1S_RESPTIMEOUT7</td><td>output</td><td>TCELL80:OUT_Q6</td></tr>
<tr><td>Q1S_RESPTIMEOUT8</td><td>output</td><td>TCELL80:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT9</td><td>output</td><td>TCELL81:OUT_Q2</td></tr>
<tr><td>Q1S_RIOCLK</td><td>input</td><td>TCELL83:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_RIORSTN</td><td>input</td><td>TCELL83:IMUX_LSR1</td></tr>
<tr><td>Q1S_RLNKBEATS0</td><td>output</td><td>TCELL90:OUT_F4</td></tr>
<tr><td>Q1S_RLNKBEATS1</td><td>output</td><td>TCELL90:OUT_F3</td></tr>
<tr><td>Q1S_RLNKBEATS2</td><td>output</td><td>TCELL90:OUT_F2</td></tr>
<tr><td>Q1S_RLNKBEATS3</td><td>output</td><td>TCELL90:OUT_F1</td></tr>
<tr><td>Q1S_RLNKBEATS4</td><td>output</td><td>TCELL90:OUT_F0</td></tr>
<tr><td>Q1S_RLNKBEATS5</td><td>output</td><td>TCELL90:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKBEATS6</td><td>output</td><td>TCELL90:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKBEATS7</td><td>output</td><td>TCELL90:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD0</td><td>output</td><td>TCELL95:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD1</td><td>output</td><td>TCELL95:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD10</td><td>output</td><td>TCELL94:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD11</td><td>output</td><td>TCELL94:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD12</td><td>output</td><td>TCELL94:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD13</td><td>output</td><td>TCELL94:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD14</td><td>output</td><td>TCELL94:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD15</td><td>output</td><td>TCELL94:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD16</td><td>output</td><td>TCELL93:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD17</td><td>output</td><td>TCELL93:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD18</td><td>output</td><td>TCELL93:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD19</td><td>output</td><td>TCELL93:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD2</td><td>output</td><td>TCELL95:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD20</td><td>output</td><td>TCELL93:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD21</td><td>output</td><td>TCELL93:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD22</td><td>output</td><td>TCELL93:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD23</td><td>output</td><td>TCELL93:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD24</td><td>output</td><td>TCELL93:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD25</td><td>output</td><td>TCELL93:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD26</td><td>output</td><td>TCELL93:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD27</td><td>output</td><td>TCELL93:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD28</td><td>output</td><td>TCELL93:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD29</td><td>output</td><td>TCELL93:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD3</td><td>output</td><td>TCELL94:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD30</td><td>output</td><td>TCELL93:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD31</td><td>output</td><td>TCELL92:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD32</td><td>output</td><td>TCELL92:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD33</td><td>output</td><td>TCELL92:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD34</td><td>output</td><td>TCELL92:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD35</td><td>output</td><td>TCELL92:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD36</td><td>output</td><td>TCELL92:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD37</td><td>output</td><td>TCELL92:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD38</td><td>output</td><td>TCELL92:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD39</td><td>output</td><td>TCELL92:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD4</td><td>output</td><td>TCELL94:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD40</td><td>output</td><td>TCELL92:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD41</td><td>output</td><td>TCELL92:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD42</td><td>output</td><td>TCELL92:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD43</td><td>output</td><td>TCELL92:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD44</td><td>output</td><td>TCELL92:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD45</td><td>output</td><td>TCELL92:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD46</td><td>output</td><td>TCELL91:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD47</td><td>output</td><td>TCELL91:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD48</td><td>output</td><td>TCELL91:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD49</td><td>output</td><td>TCELL91:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD5</td><td>output</td><td>TCELL94:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD50</td><td>output</td><td>TCELL91:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD51</td><td>output</td><td>TCELL91:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD52</td><td>output</td><td>TCELL91:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD53</td><td>output</td><td>TCELL91:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD54</td><td>output</td><td>TCELL91:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD55</td><td>output</td><td>TCELL91:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD56</td><td>output</td><td>TCELL91:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD57</td><td>output</td><td>TCELL91:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD58</td><td>output</td><td>TCELL91:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD59</td><td>output</td><td>TCELL91:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD6</td><td>output</td><td>TCELL94:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD60</td><td>output</td><td>TCELL91:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD61</td><td>output</td><td>TCELL90:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD62</td><td>output</td><td>TCELL90:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD63</td><td>output</td><td>TCELL90:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD7</td><td>output</td><td>TCELL94:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD8</td><td>output</td><td>TCELL94:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD9</td><td>output</td><td>TCELL94:OUT_F1</td></tr>
<tr><td>Q1S_RLNKDSTDSCN</td><td>input</td><td>TCELL84:IMUX_D6</td></tr>
<tr><td>Q1S_RLNKDSTRDYN</td><td>input</td><td>TCELL83:IMUX_A7</td></tr>
<tr><td>Q1S_RLNKEOFN</td><td>output</td><td>TCELL95:OUT_F1</td></tr>
<tr><td>Q1S_RLNKREM0</td><td>output</td><td>TCELL95:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKREM1</td><td>output</td><td>TCELL95:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKREM2</td><td>output</td><td>TCELL95:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKSOFN</td><td>output</td><td>TCELL95:OUT_F2</td></tr>
<tr><td>Q1S_RLNKSRCRDYN</td><td>output</td><td>TCELL95:OUT_F3</td></tr>
<tr><td>Q1S_RXINITN</td><td>output</td><td>TCELL83:OUT_F6</td></tr>
<tr><td>Q1S_RXPFORCERETRYN</td><td>input</td><td>TCELL73:IMUX_B3</td></tr>
<tr><td>Q1S_RXSYNCCTRL0</td><td>input</td><td>TCELL81:IMUX_D5</td></tr>
<tr><td>Q1S_RXSYNCCTRL1</td><td>input</td><td>TCELL81:IMUX_D2</td></tr>
<tr><td>Q1S_SOFTRSTN</td><td>input</td><td>TCELL82:IMUX_LSR0</td></tr>
<tr><td>Q1S_STATUS0</td><td>output</td><td>TCELL83:OUT_F1</td></tr>
<tr><td>Q1S_STATUS1</td><td>output</td><td>TCELL83:OUT_Q0</td></tr>
<tr><td>Q1S_STATUS10</td><td>output</td><td>TCELL76:OUT_Q5</td></tr>
<tr><td>Q1S_STATUS11</td><td>output</td><td>TCELL75:OUT_F4</td></tr>
<tr><td>Q1S_STATUS12</td><td>output</td><td>TCELL82:OUT_F5</td></tr>
<tr><td>Q1S_STATUS13</td><td>output</td><td>TCELL84:OUT_Q4</td></tr>
<tr><td>Q1S_STATUS14</td><td>output</td><td>TCELL81:OUT_F0</td></tr>
<tr><td>Q1S_STATUS15</td><td>output</td><td>TCELL94:OUT_F6</td></tr>
<tr><td>Q1S_STATUS16</td><td>output</td><td>TCELL80:OUT_F2</td></tr>
<tr><td>Q1S_STATUS17</td><td>output</td><td>TCELL77:OUT_F5</td></tr>
<tr><td>Q1S_STATUS18</td><td>output</td><td>TCELL83:OUT_Q7</td></tr>
<tr><td>Q1S_STATUS19</td><td>output</td><td>TCELL83:OUT_F3</td></tr>
<tr><td>Q1S_STATUS2</td><td>output</td><td>TCELL83:OUT_Q4</td></tr>
<tr><td>Q1S_STATUS20</td><td>output</td><td>TCELL78:OUT_F0</td></tr>
<tr><td>Q1S_STATUS21</td><td>output</td><td>TCELL84:OUT_F0</td></tr>
<tr><td>Q1S_STATUS3</td><td>output</td><td>TCELL82:OUT_F4</td></tr>
<tr><td>Q1S_STATUS4</td><td>output</td><td>TCELL83:OUT_Q2</td></tr>
<tr><td>Q1S_STATUS5</td><td>output</td><td>TCELL83:OUT_F0</td></tr>
<tr><td>Q1S_STATUS6</td><td>output</td><td>TCELL82:OUT_F2</td></tr>
<tr><td>Q1S_STATUS7</td><td>output</td><td>TCELL83:OUT_F2</td></tr>
<tr><td>Q1S_STATUS8</td><td>output</td><td>TCELL82:OUT_F3</td></tr>
<tr><td>Q1S_STATUS9</td><td>output</td><td>TCELL93:OUT_Q0</td></tr>
<tr><td>Q1S_SYSRSTIN</td><td>input</td><td>TCELL82:IMUX_LSR1</td></tr>
<tr><td>Q1S_SYSRSTON</td><td>output</td><td>TCELL80:OUT_Q4</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL0</td><td>input</td><td>TCELL72:IMUX_D6</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL1</td><td>input</td><td>TCELL72:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL2</td><td>input</td><td>TCELL72:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL3</td><td>input</td><td>TCELL72:IMUX_D7</td></tr>
<tr><td>Q1S_TIMBISTMODE</td><td>input</td><td>TCELL72:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTRA0</td><td>input</td><td>TCELL72:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTRA1</td><td>input</td><td>TCELL72:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTRA2</td><td>input</td><td>TCELL72:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTRA3</td><td>input</td><td>TCELL72:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTRA4</td><td>input</td><td>TCELL71:IMUX_A5</td></tr>
<tr><td>Q1S_TIMBISTRA5</td><td>input</td><td>TCELL71:IMUX_A2</td></tr>
<tr><td>Q1S_TIMBISTRA6</td><td>input</td><td>TCELL71:IMUX_B4</td></tr>
<tr><td>Q1S_TIMBISTRA7</td><td>input</td><td>TCELL71:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTRE</td><td>input</td><td>TCELL72:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTSDI0</td><td>input</td><td>TCELL71:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTSDI1</td><td>input</td><td>TCELL70:IMUX_A5</td></tr>
<tr><td>Q1S_TIMBISTSDI10</td><td>input</td><td>TCELL71:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI11</td><td>input</td><td>TCELL71:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTSDI12</td><td>input</td><td>TCELL71:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI13</td><td>input</td><td>TCELL72:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI14</td><td>input</td><td>TCELL72:IMUX_C6</td></tr>
<tr><td>Q1S_TIMBISTSDI15</td><td>input</td><td>TCELL72:IMUX_C7</td></tr>
<tr><td>Q1S_TIMBISTSDI16</td><td>input</td><td>TCELL72:IMUX_B4</td></tr>
<tr><td>Q1S_TIMBISTSDI17</td><td>input</td><td>TCELL72:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI18</td><td>input</td><td>TCELL73:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTSDI19</td><td>input</td><td>TCELL73:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTSDI2</td><td>input</td><td>TCELL70:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI20</td><td>input</td><td>TCELL73:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI21</td><td>input</td><td>TCELL73:IMUX_D6</td></tr>
<tr><td>Q1S_TIMBISTSDI22</td><td>input</td><td>TCELL73:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTSDI23</td><td>input</td><td>TCELL73:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTSDI24</td><td>input</td><td>TCELL73:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTSDI25</td><td>input</td><td>TCELL73:IMUX_C6</td></tr>
<tr><td>Q1S_TIMBISTSDI26</td><td>input</td><td>TCELL73:IMUX_C7</td></tr>
<tr><td>Q1S_TIMBISTSDI27</td><td>input</td><td>TCELL73:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTSDI28</td><td>input</td><td>TCELL73:IMUX_D7</td></tr>
<tr><td>Q1S_TIMBISTSDI29</td><td>input</td><td>TCELL73:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTSDI3</td><td>input</td><td>TCELL70:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTSDI30</td><td>input</td><td>TCELL72:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTSDI31</td><td>input</td><td>TCELL72:IMUX_A6</td></tr>
<tr><td>Q1S_TIMBISTSDI32</td><td>input</td><td>TCELL72:IMUX_A4</td></tr>
<tr><td>Q1S_TIMBISTSDI33</td><td>input</td><td>TCELL72:IMUX_A2</td></tr>
<tr><td>Q1S_TIMBISTSDI34</td><td>input</td><td>TCELL72:IMUX_B7</td></tr>
<tr><td>Q1S_TIMBISTSDI35</td><td>input</td><td>TCELL72:IMUX_B6</td></tr>
<tr><td>Q1S_TIMBISTSDI4</td><td>input</td><td>TCELL70:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTSDI5</td><td>input</td><td>TCELL70:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTSDI6</td><td>input</td><td>TCELL69:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTSDI7</td><td>input</td><td>TCELL70:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTSDI8</td><td>input</td><td>TCELL70:IMUX_A6</td></tr>
<tr><td>Q1S_TIMBISTSDI9</td><td>input</td><td>TCELL70:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTWA0</td><td>input</td><td>TCELL71:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTWA1</td><td>input</td><td>TCELL71:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTWA2</td><td>input</td><td>TCELL71:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTWA3</td><td>input</td><td>TCELL71:IMUX_B3</td></tr>
<tr><td>Q1S_TIMBISTWA4</td><td>input</td><td>TCELL71:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTWA5</td><td>input</td><td>TCELL71:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTWA6</td><td>input</td><td>TCELL71:IMUX_A4</td></tr>
<tr><td>Q1S_TIMBISTWA7</td><td>input</td><td>TCELL72:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTWE</td><td>input</td><td>TCELL72:IMUX_B3</td></tr>
<tr><td>Q1S_TISCANCLK</td><td>input</td><td>TCELL82:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_TISCANENA</td><td>input</td><td>TCELL81:IMUX_LSR0</td></tr>
<tr><td>Q1S_TISCANI0</td><td>input</td><td>TCELL77:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI1</td><td>input</td><td>TCELL84:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI10</td><td>input</td><td>TCELL78:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI11</td><td>input</td><td>TCELL79:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI12</td><td>input</td><td>TCELL79:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI13</td><td>input</td><td>TCELL78:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI14</td><td>input</td><td>TCELL82:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI15</td><td>input</td><td>TCELL84:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI16</td><td>input</td><td>TCELL84:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI17</td><td>input</td><td>TCELL82:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI18</td><td>input</td><td>TCELL83:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI19</td><td>input</td><td>TCELL84:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI2</td><td>input</td><td>TCELL77:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI20</td><td>input</td><td>TCELL82:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI21</td><td>input</td><td>TCELL79:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI22</td><td>input</td><td>TCELL81:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI23</td><td>input</td><td>TCELL80:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI24</td><td>input</td><td>TCELL81:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI25</td><td>input</td><td>TCELL80:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI26</td><td>input</td><td>TCELL81:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI27</td><td>input</td><td>TCELL81:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI28</td><td>input</td><td>TCELL80:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI29</td><td>input</td><td>TCELL80:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI3</td><td>input</td><td>TCELL79:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI4</td><td>input</td><td>TCELL83:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI5</td><td>input</td><td>TCELL82:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI6</td><td>input</td><td>TCELL78:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI7</td><td>input</td><td>TCELL83:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI8</td><td>input</td><td>TCELL83:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI9</td><td>input</td><td>TCELL78:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANMODE</td><td>input</td><td>TCELL78:IMUX_LSR1</td></tr>
<tr><td>Q1S_TISCANO0</td><td>output</td><td>TCELL64:OUT_F3</td></tr>
<tr><td>Q1S_TISCANO1</td><td>output</td><td>TCELL94:OUT_F7</td></tr>
<tr><td>Q1S_TISCANO10</td><td>output</td><td>TCELL71:OUT_Q4</td></tr>
<tr><td>Q1S_TISCANO11</td><td>output</td><td>TCELL70:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO12</td><td>output</td><td>TCELL62:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO13</td><td>output</td><td>TCELL58:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO14</td><td>output</td><td>TCELL64:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO15</td><td>output</td><td>TCELL75:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO16</td><td>output</td><td>TCELL91:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO17</td><td>output</td><td>TCELL78:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO18</td><td>output</td><td>TCELL84:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO19</td><td>output</td><td>TCELL75:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO2</td><td>output</td><td>TCELL95:OUT_F4</td></tr>
<tr><td>Q1S_TISCANO20</td><td>output</td><td>TCELL82:OUT_Q7</td></tr>
<tr><td>Q1S_TISCANO21</td><td>output</td><td>TCELL82:OUT_F0</td></tr>
<tr><td>Q1S_TISCANO22</td><td>output</td><td>TCELL82:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO23</td><td>output</td><td>TCELL82:OUT_F6</td></tr>
<tr><td>Q1S_TISCANO24</td><td>output</td><td>TCELL83:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO25</td><td>output</td><td>TCELL83:OUT_Q5</td></tr>
<tr><td>Q1S_TISCANO26</td><td>output</td><td>TCELL83:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO27</td><td>output</td><td>TCELL83:OUT_F5</td></tr>
<tr><td>Q1S_TISCANO28</td><td>output</td><td>TCELL84:OUT_Q1</td></tr>
<tr><td>Q1S_TISCANO29</td><td>output</td><td>TCELL84:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO3</td><td>output</td><td>TCELL78:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO4</td><td>output</td><td>TCELL78:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO5</td><td>output</td><td>TCELL68:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO6</td><td>output</td><td>TCELL81:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO7</td><td>output</td><td>TCELL81:OUT_F6</td></tr>
<tr><td>Q1S_TISCANO8</td><td>output</td><td>TCELL82:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO9</td><td>output</td><td>TCELL58:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANRSTN</td><td>input</td><td>TCELL78:IMUX_LSR0</td></tr>
<tr><td>Q1S_TLNKD0</td><td>input</td><td>TCELL84:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD1</td><td>input</td><td>TCELL84:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKD10</td><td>input</td><td>TCELL84:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD11</td><td>input</td><td>TCELL84:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD12</td><td>input</td><td>TCELL84:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD13</td><td>input</td><td>TCELL84:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD14</td><td>input</td><td>TCELL83:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD15</td><td>input</td><td>TCELL84:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD16</td><td>input</td><td>TCELL84:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD17</td><td>input</td><td>TCELL83:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKD18</td><td>input</td><td>TCELL84:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD19</td><td>input</td><td>TCELL83:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD2</td><td>input</td><td>TCELL84:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD20</td><td>input</td><td>TCELL84:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD21</td><td>input</td><td>TCELL83:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD22</td><td>input</td><td>TCELL83:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD23</td><td>input</td><td>TCELL83:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD24</td><td>input</td><td>TCELL83:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD25</td><td>input</td><td>TCELL83:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKD26</td><td>input</td><td>TCELL83:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD27</td><td>input</td><td>TCELL83:IMUX_D6</td></tr>
<tr><td>Q1S_TLNKD28</td><td>input</td><td>TCELL83:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKD29</td><td>input</td><td>TCELL83:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD3</td><td>input</td><td>TCELL84:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD30</td><td>input</td><td>TCELL83:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD31</td><td>input</td><td>TCELL83:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKD32</td><td>input</td><td>TCELL83:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD33</td><td>input</td><td>TCELL83:IMUX_B6</td></tr>
<tr><td>Q1S_TLNKD34</td><td>input</td><td>TCELL83:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD35</td><td>input</td><td>TCELL83:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKD36</td><td>input</td><td>TCELL83:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD37</td><td>input</td><td>TCELL83:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD38</td><td>input</td><td>TCELL83:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD39</td><td>input</td><td>TCELL82:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD4</td><td>input</td><td>TCELL84:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD40</td><td>input</td><td>TCELL82:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD41</td><td>input</td><td>TCELL82:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD42</td><td>input</td><td>TCELL82:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD43</td><td>input</td><td>TCELL82:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKD44</td><td>input</td><td>TCELL82:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKD45</td><td>input</td><td>TCELL82:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD46</td><td>input</td><td>TCELL82:IMUX_B6</td></tr>
<tr><td>Q1S_TLNKD47</td><td>input</td><td>TCELL82:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD48</td><td>input</td><td>TCELL82:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD49</td><td>input</td><td>TCELL82:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKD5</td><td>input</td><td>TCELL84:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD50</td><td>input</td><td>TCELL82:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD51</td><td>input</td><td>TCELL82:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKD52</td><td>input</td><td>TCELL82:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD53</td><td>input</td><td>TCELL82:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD54</td><td>input</td><td>TCELL82:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKD55</td><td>input</td><td>TCELL82:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD56</td><td>input</td><td>TCELL82:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD57</td><td>input</td><td>TCELL82:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKD58</td><td>input</td><td>TCELL82:IMUX_D6</td></tr>
<tr><td>Q1S_TLNKD59</td><td>input</td><td>TCELL82:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKD6</td><td>input</td><td>TCELL83:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKD60</td><td>input</td><td>TCELL82:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD61</td><td>input</td><td>TCELL82:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD62</td><td>input</td><td>TCELL82:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD63</td><td>input</td><td>TCELL81:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD7</td><td>input</td><td>TCELL84:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD8</td><td>input</td><td>TCELL84:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD9</td><td>input</td><td>TCELL84:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKDSTRDYN</td><td>output</td><td>TCELL95:OUT_F0</td></tr>
<tr><td>Q1S_TLNKEOFN</td><td>input</td><td>TCELL84:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKREM0</td><td>input</td><td>TCELL84:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKREM1</td><td>input</td><td>TCELL84:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKREM2</td><td>input</td><td>TCELL83:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKSOFN</td><td>input</td><td>TCELL84:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKSRCDSCN</td><td>input</td><td>TCELL84:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKSRCRDYN</td><td>input</td><td>TCELL84:IMUX_B6</td></tr>
<tr><td>Q1S_TOMBISTDO0</td><td>output</td><td>TCELL75:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO1</td><td>output</td><td>TCELL69:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO10</td><td>output</td><td>TCELL66:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO11</td><td>output</td><td>TCELL66:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO12</td><td>output</td><td>TCELL66:OUT_F2</td></tr>
<tr><td>Q1S_TOMBISTDO13</td><td>output</td><td>TCELL66:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO14</td><td>output</td><td>TCELL67:OUT_Q3</td></tr>
<tr><td>Q1S_TOMBISTDO15</td><td>output</td><td>TCELL67:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO16</td><td>output</td><td>TCELL67:OUT_F5</td></tr>
<tr><td>Q1S_TOMBISTDO17</td><td>output</td><td>TCELL68:OUT_Q0</td></tr>
<tr><td>Q1S_TOMBISTDO18</td><td>output</td><td>TCELL68:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO19</td><td>output</td><td>TCELL68:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO2</td><td>output</td><td>TCELL68:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO20</td><td>output</td><td>TCELL68:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO21</td><td>output</td><td>TCELL68:OUT_F1</td></tr>
<tr><td>Q1S_TOMBISTDO22</td><td>output</td><td>TCELL68:OUT_F0</td></tr>
<tr><td>Q1S_TOMBISTDO23</td><td>output</td><td>TCELL68:OUT_F2</td></tr>
<tr><td>Q1S_TOMBISTDO24</td><td>output</td><td>TCELL68:OUT_F5</td></tr>
<tr><td>Q1S_TOMBISTDO25</td><td>output</td><td>TCELL69:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO26</td><td>output</td><td>TCELL73:OUT_F4</td></tr>
<tr><td>Q1S_TOMBISTDO27</td><td>output</td><td>TCELL75:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO28</td><td>output</td><td>TCELL75:OUT_Q3</td></tr>
<tr><td>Q1S_TOMBISTDO29</td><td>output</td><td>TCELL75:OUT_F0</td></tr>
<tr><td>Q1S_TOMBISTDO3</td><td>output</td><td>TCELL67:OUT_F7</td></tr>
<tr><td>Q1S_TOMBISTDO30</td><td>output</td><td>TCELL75:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO31</td><td>output</td><td>TCELL75:OUT_Q7</td></tr>
<tr><td>Q1S_TOMBISTDO32</td><td>output</td><td>TCELL75:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO33</td><td>output</td><td>TCELL75:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO34</td><td>output</td><td>TCELL75:OUT_Q2</td></tr>
<tr><td>Q1S_TOMBISTDO35</td><td>output</td><td>TCELL74:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO4</td><td>output</td><td>TCELL67:OUT_Q0</td></tr>
<tr><td>Q1S_TOMBISTDO5</td><td>output</td><td>TCELL66:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO6</td><td>output</td><td>TCELL65:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO7</td><td>output</td><td>TCELL65:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO8</td><td>output</td><td>TCELL64:OUT_F6</td></tr>
<tr><td>Q1S_TOMBISTDO9</td><td>output</td><td>TCELL65:OUT_F4</td></tr>
<tr><td>Q1S_TPORTCHARISK0</td><td>input</td><td>TCELL77:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTCHARISK1</td><td>input</td><td>TCELL76:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTCHARISK2</td><td>input</td><td>TCELL76:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTCHARISK3</td><td>input</td><td>TCELL77:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTCHARISK4</td><td>input</td><td>TCELL76:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTCHARISK5</td><td>input</td><td>TCELL77:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTCHARISK6</td><td>input</td><td>TCELL77:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTCHARISK7</td><td>input</td><td>TCELL77:IMUX_B3</td></tr>
<tr><td>Q1S_TPORTENABLEN</td><td>input</td><td>TCELL81:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI0</td><td>input</td><td>TCELL74:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI1</td><td>input</td><td>TCELL75:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI10</td><td>input</td><td>TCELL73:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI11</td><td>input</td><td>TCELL74:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI12</td><td>input</td><td>TCELL73:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI13</td><td>input</td><td>TCELL76:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTTDI14</td><td>input</td><td>TCELL76:IMUX_D2</td></tr>
<tr><td>Q1S_TPORTTDI15</td><td>input</td><td>TCELL76:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI16</td><td>input</td><td>TCELL74:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI17</td><td>input</td><td>TCELL75:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI18</td><td>input</td><td>TCELL73:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTTDI19</td><td>input</td><td>TCELL73:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI2</td><td>input</td><td>TCELL73:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI20</td><td>input</td><td>TCELL73:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI21</td><td>input</td><td>TCELL75:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTTDI22</td><td>input</td><td>TCELL76:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI23</td><td>input</td><td>TCELL75:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI24</td><td>input</td><td>TCELL74:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI25</td><td>input</td><td>TCELL75:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI26</td><td>input</td><td>TCELL74:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI27</td><td>input</td><td>TCELL74:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI28</td><td>input</td><td>TCELL74:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI29</td><td>input</td><td>TCELL75:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI3</td><td>input</td><td>TCELL73:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTTDI30</td><td>input</td><td>TCELL75:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI31</td><td>input</td><td>TCELL76:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTTDI32</td><td>input</td><td>TCELL76:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI33</td><td>input</td><td>TCELL75:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI34</td><td>input</td><td>TCELL75:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI35</td><td>input</td><td>TCELL74:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI36</td><td>input</td><td>TCELL74:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI37</td><td>input</td><td>TCELL76:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI38</td><td>input</td><td>TCELL76:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI39</td><td>input</td><td>TCELL76:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI4</td><td>input</td><td>TCELL73:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI40</td><td>input</td><td>TCELL75:IMUX_D3</td></tr>
<tr><td>Q1S_TPORTTDI41</td><td>input</td><td>TCELL76:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI42</td><td>input</td><td>TCELL74:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI43</td><td>input</td><td>TCELL74:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI44</td><td>input</td><td>TCELL75:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI45</td><td>input</td><td>TCELL75:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTTDI46</td><td>input</td><td>TCELL75:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTTDI47</td><td>input</td><td>TCELL75:IMUX_B3</td></tr>
<tr><td>Q1S_TPORTTDI48</td><td>input</td><td>TCELL74:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI49</td><td>input</td><td>TCELL74:IMUX_C7</td></tr>
<tr><td>Q1S_TPORTTDI5</td><td>input</td><td>TCELL75:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI50</td><td>input</td><td>TCELL73:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI51</td><td>input</td><td>TCELL75:IMUX_D2</td></tr>
<tr><td>Q1S_TPORTTDI52</td><td>input</td><td>TCELL74:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI53</td><td>input</td><td>TCELL76:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI54</td><td>input</td><td>TCELL75:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI55</td><td>input</td><td>TCELL75:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTTDI56</td><td>input</td><td>TCELL75:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI57</td><td>input</td><td>TCELL75:IMUX_C7</td></tr>
<tr><td>Q1S_TPORTTDI58</td><td>input</td><td>TCELL74:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI59</td><td>input</td><td>TCELL74:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI6</td><td>input</td><td>TCELL76:IMUX_D3</td></tr>
<tr><td>Q1S_TPORTTDI60</td><td>input</td><td>TCELL75:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTTDI61</td><td>input</td><td>TCELL75:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI62</td><td>input</td><td>TCELL75:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI63</td><td>input</td><td>TCELL76:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTTDI7</td><td>input</td><td>TCELL76:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI8</td><td>input</td><td>TCELL75:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI9</td><td>input</td><td>TCELL76:IMUX_C7</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN0</td><td>output</td><td>TCELL82:OUT_Q6</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN1</td><td>output</td><td>TCELL82:OUT_Q4</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN2</td><td>output</td><td>TCELL82:OUT_Q0</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN3</td><td>output</td><td>TCELL82:OUT_Q1</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE0</td><td>output</td><td>TCELL82:OUT_F7</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE1</td><td>output</td><td>TCELL83:OUT_Q1</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE2</td><td>output</td><td>TCELL84:OUT_Q0</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE3</td><td>output</td><td>TCELL83:OUT_F4</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE4</td><td>output</td><td>TCELL84:OUT_Q5</td></tr>
<tr><td>Q1S_TXINITN</td><td>output</td><td>TCELL83:OUT_F7</td></tr>
<tr><td>Q1S_TXLANESILENCECH0</td><td>output</td><td>TCELL78:OUT_Q4</td></tr>
<tr><td>Q1S_TXLANESILENCECH1</td><td>output</td><td>TCELL77:OUT_Q4</td></tr>
<tr><td>Q1S_TXLANESILENCECH2</td><td>output</td><td>TCELL77:OUT_F4</td></tr>
<tr><td>Q1S_TXLANESILENCECH3</td><td>output</td><td>TCELL77:OUT_Q5</td></tr>
<tr><td>Q1S_TXSYNCCTRL0</td><td>input</td><td>TCELL81:IMUX_C2</td></tr>
<tr><td>Q1S_TXSYNCCTRL1</td><td>input</td><td>TCELL81:IMUX_D7</td></tr>
<tr><td>Q1S_WM00</td><td>input</td><td>TCELL81:IMUX_B4</td></tr>
<tr><td>Q1S_WM01</td><td>input</td><td>TCELL81:IMUX_B5</td></tr>
<tr><td>Q1S_WM02</td><td>input</td><td>TCELL81:IMUX_C7</td></tr>
<tr><td>Q1S_WM03</td><td>input</td><td>TCELL81:IMUX_A3</td></tr>
<tr><td>Q1S_WM10</td><td>input</td><td>TCELL81:IMUX_B3</td></tr>
<tr><td>Q1S_WM11</td><td>input</td><td>TCELL81:IMUX_A2</td></tr>
<tr><td>Q1S_WM12</td><td>input</td><td>TCELL81:IMUX_B6</td></tr>
<tr><td>Q1S_WM13</td><td>input</td><td>TCELL81:IMUX_B2</td></tr>
<tr><td>Q1S_WM20</td><td>input</td><td>TCELL81:IMUX_C6</td></tr>
<tr><td>Q1S_WM21</td><td>input</td><td>TCELL81:IMUX_A5</td></tr>
<tr><td>Q1S_WM22</td><td>input</td><td>TCELL81:IMUX_A4</td></tr>
<tr><td>Q1S_WM23</td><td>input</td><td>TCELL81:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF0_0</td><td>input</td><td>TCELL111:IMUX_A5</td></tr>
<tr><td>Q1_FCDFECOEFF0_1</td><td>input</td><td>TCELL111:IMUX_A6</td></tr>
<tr><td>Q1_FCDFECOEFF0_2</td><td>input</td><td>TCELL111:IMUX_A7</td></tr>
<tr><td>Q1_FCDFECOEFF0_3</td><td>input</td><td>TCELL112:IMUX_D2</td></tr>
<tr><td>Q1_FCDFECOEFF0_4</td><td>input</td><td>TCELL112:IMUX_D3</td></tr>
<tr><td>Q1_FCDFECOEFF0_5</td><td>input</td><td>TCELL112:IMUX_D4</td></tr>
<tr><td>Q1_FCDFECOEFF0_6</td><td>input</td><td>TCELL112:IMUX_D5</td></tr>
<tr><td>Q1_FCDFECOEFF0_7</td><td>input</td><td>TCELL112:IMUX_D6</td></tr>
<tr><td>Q1_FCDFECOEFF1_0</td><td>input</td><td>TCELL111:IMUX_B3</td></tr>
<tr><td>Q1_FCDFECOEFF1_1</td><td>input</td><td>TCELL111:IMUX_B4</td></tr>
<tr><td>Q1_FCDFECOEFF1_2</td><td>input</td><td>TCELL111:IMUX_B5</td></tr>
<tr><td>Q1_FCDFECOEFF1_3</td><td>input</td><td>TCELL111:IMUX_B6</td></tr>
<tr><td>Q1_FCDFECOEFF1_4</td><td>input</td><td>TCELL111:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF1_5</td><td>input</td><td>TCELL111:IMUX_A2</td></tr>
<tr><td>Q1_FCDFECOEFF1_6</td><td>input</td><td>TCELL111:IMUX_A3</td></tr>
<tr><td>Q1_FCDFECOEFF1_7</td><td>input</td><td>TCELL111:IMUX_A4</td></tr>
<tr><td>Q1_FCDFECOEFF2_0</td><td>input</td><td>TCELL111:IMUX_D7</td></tr>
<tr><td>Q1_FCDFECOEFF2_1</td><td>input</td><td>TCELL111:IMUX_C2</td></tr>
<tr><td>Q1_FCDFECOEFF2_2</td><td>input</td><td>TCELL111:IMUX_C3</td></tr>
<tr><td>Q1_FCDFECOEFF2_3</td><td>input</td><td>TCELL111:IMUX_C4</td></tr>
<tr><td>Q1_FCDFECOEFF2_4</td><td>input</td><td>TCELL111:IMUX_C5</td></tr>
<tr><td>Q1_FCDFECOEFF2_5</td><td>input</td><td>TCELL111:IMUX_C6</td></tr>
<tr><td>Q1_FCDFECOEFF2_6</td><td>input</td><td>TCELL111:IMUX_C7</td></tr>
<tr><td>Q1_FCDFECOEFF2_7</td><td>input</td><td>TCELL111:IMUX_B2</td></tr>
<tr><td>Q1_FCDFECOEFF3_0</td><td>input</td><td>TCELL110:IMUX_A5</td></tr>
<tr><td>Q1_FCDFECOEFF3_1</td><td>input</td><td>TCELL110:IMUX_A6</td></tr>
<tr><td>Q1_FCDFECOEFF3_2</td><td>input</td><td>TCELL110:IMUX_A7</td></tr>
<tr><td>Q1_FCDFECOEFF3_3</td><td>input</td><td>TCELL111:IMUX_D2</td></tr>
<tr><td>Q1_FCDFECOEFF3_4</td><td>input</td><td>TCELL111:IMUX_D3</td></tr>
<tr><td>Q1_FCDFECOEFF3_5</td><td>input</td><td>TCELL111:IMUX_D4</td></tr>
<tr><td>Q1_FCDFECOEFF3_6</td><td>input</td><td>TCELL111:IMUX_D5</td></tr>
<tr><td>Q1_FCDFECOEFF3_7</td><td>input</td><td>TCELL111:IMUX_D6</td></tr>
<tr><td>Q1_FCDFECOEFF4_0</td><td>input</td><td>TCELL110:IMUX_B3</td></tr>
<tr><td>Q1_FCDFECOEFF4_1</td><td>input</td><td>TCELL110:IMUX_B4</td></tr>
<tr><td>Q1_FCDFECOEFF4_2</td><td>input</td><td>TCELL110:IMUX_B5</td></tr>
<tr><td>Q1_FCDFECOEFF4_3</td><td>input</td><td>TCELL110:IMUX_B6</td></tr>
<tr><td>Q1_FCDFECOEFF4_4</td><td>input</td><td>TCELL110:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF4_5</td><td>input</td><td>TCELL110:IMUX_A2</td></tr>
<tr><td>Q1_FCDFECOEFF4_6</td><td>input</td><td>TCELL110:IMUX_A3</td></tr>
<tr><td>Q1_FCDFECOEFF4_7</td><td>input</td><td>TCELL110:IMUX_A4</td></tr>
<tr><td>Q1_FCDFECOEFF5_0</td><td>input</td><td>TCELL110:IMUX_D7</td></tr>
<tr><td>Q1_FCDFECOEFF5_1</td><td>input</td><td>TCELL110:IMUX_C2</td></tr>
<tr><td>Q1_FCDFECOEFF5_2</td><td>input</td><td>TCELL110:IMUX_C3</td></tr>
<tr><td>Q1_FCDFECOEFF5_3</td><td>input</td><td>TCELL110:IMUX_C4</td></tr>
<tr><td>Q1_FCDFECOEFF5_4</td><td>input</td><td>TCELL110:IMUX_C5</td></tr>
<tr><td>Q1_FCDFECOEFF5_5</td><td>input</td><td>TCELL110:IMUX_C6</td></tr>
<tr><td>Q1_FCDFECOEFF5_6</td><td>input</td><td>TCELL110:IMUX_C7</td></tr>
<tr><td>Q1_FCDFECOEFF5_7</td><td>input</td><td>TCELL110:IMUX_B2</td></tr>
<tr><td>Q1_FCDFESIGN1</td><td>input</td><td>TCELL110:IMUX_D2</td></tr>
<tr><td>Q1_FCDFESIGN2</td><td>input</td><td>TCELL110:IMUX_D3</td></tr>
<tr><td>Q1_FCDFESIGN3</td><td>input</td><td>TCELL110:IMUX_D4</td></tr>
<tr><td>Q1_FCDFESIGN4</td><td>input</td><td>TCELL110:IMUX_D5</td></tr>
<tr><td>Q1_FCDFESIGN5</td><td>input</td><td>TCELL110:IMUX_D6</td></tr>
<tr><td>Q1_FCMPWRUP</td><td>input</td><td>TCELL112:IMUX_A6</td></tr>
<tr><td>Q1_FCMRST</td><td>input</td><td>TCELL113:IMUX_C5</td></tr>
<tr><td>Q1_FCSCANMODE</td><td>input</td><td>TCELL112:IMUX_C3</td></tr>
<tr><td>Q1_FDDFECHSEL0</td><td>input</td><td>TCELL112:IMUX_D7</td></tr>
<tr><td>Q1_FDDFECHSEL1</td><td>input</td><td>TCELL112:IMUX_C2</td></tr>
<tr><td>Q1_FDDFEDATA0</td><td>output</td><td>TCELL108:OUT_F7</td></tr>
<tr><td>Q1_FDDFEDATA1</td><td>output</td><td>TCELL109:OUT_Q0</td></tr>
<tr><td>Q1_FDDFEDATA2</td><td>output</td><td>TCELL109:OUT_Q1</td></tr>
<tr><td>Q1_FDDFEDATA3</td><td>output</td><td>TCELL109:OUT_Q2</td></tr>
<tr><td>Q1_FDDFEDATA4</td><td>output</td><td>TCELL109:OUT_Q3</td></tr>
<tr><td>Q1_FDDFEDATA5</td><td>output</td><td>TCELL109:OUT_Q4</td></tr>
<tr><td>Q1_FDDFEDATA6</td><td>output</td><td>TCELL109:OUT_Q5</td></tr>
<tr><td>Q1_FDDFEDATA7</td><td>output</td><td>TCELL109:OUT_Q6</td></tr>
<tr><td>Q1_FDDFEDATA8</td><td>output</td><td>TCELL109:OUT_Q7</td></tr>
<tr><td>Q1_FDDFEDATA9</td><td>output</td><td>TCELL109:OUT_F0</td></tr>
<tr><td>Q1_FDDFEERR0</td><td>output</td><td>TCELL108:OUT_Q5</td></tr>
<tr><td>Q1_FDDFEERR1</td><td>output</td><td>TCELL108:OUT_Q6</td></tr>
<tr><td>Q1_FDDFEERR2</td><td>output</td><td>TCELL108:OUT_Q7</td></tr>
<tr><td>Q1_FDDFEERR3</td><td>output</td><td>TCELL108:OUT_F0</td></tr>
<tr><td>Q1_FDDFEERR4</td><td>output</td><td>TCELL108:OUT_F1</td></tr>
<tr><td>Q1_FDDFEERR5</td><td>output</td><td>TCELL108:OUT_F2</td></tr>
<tr><td>Q1_FDDFEERR6</td><td>output</td><td>TCELL108:OUT_F3</td></tr>
<tr><td>Q1_FDDFEERR7</td><td>output</td><td>TCELL108:OUT_F4</td></tr>
<tr><td>Q1_FDDFEERR8</td><td>output</td><td>TCELL108:OUT_F5</td></tr>
<tr><td>Q1_FDDFEERR9</td><td>output</td><td>TCELL108:OUT_F6</td></tr>
<tr><td>Q1_FIGRPFBRRCLK0</td><td>input</td><td>TCELL99:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FIGRPFBRRCLK1</td><td>input</td><td>TCELL99:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FIGRPFBTWCLK0</td><td>input</td><td>TCELL98:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FIGRPFBTWCLK1</td><td>input</td><td>TCELL98:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FIRXTESTCLK</td><td>input</td><td>TCELL97:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FISYNCCLK</td><td>input</td><td>TCELL97:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FITMRCLK</td><td>input</td><td>TCELL112:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FITXTESTCLK</td><td>input</td><td>TCELL113:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FOREFCLK2FPGA</td><td>output</td><td>TCELL109:OUT_F5</td></tr>
<tr><td>Q1_HSPLLLOL</td><td>output</td><td>TCELL110:OUT_F7</td></tr>
<tr><td>Q1_HSPLLPWRUP</td><td>input</td><td>TCELL112:IMUX_A5</td></tr>
<tr><td>Q1_HSPLLREFCLKI</td><td>input</td><td>TCELL106:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_HSPLLRST</td><td>input</td><td>TCELL111:IMUX_LSR0</td></tr>
<tr><td>Q1_LSPLLLOL</td><td>output</td><td>TCELL110:OUT_F6</td></tr>
<tr><td>Q1_LSPLLPWRUP</td><td>input</td><td>TCELL112:IMUX_A4</td></tr>
<tr><td>Q1_LSPLLREFCLKI</td><td>input</td><td>TCELL106:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_LSPLLRST</td><td>input</td><td>TCELL111:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A2</td><td>SERDES.Q0CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>SERDES.Q0CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>SERDES.Q0CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>SERDES.Q0CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>SERDES.Q0CH0_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>SERDES.Q0CH1_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>SERDES.Q0CH2_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>SERDES.Q0CH3_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>SERDES.Q0_FCMRST</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>SERDES.Q0CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>SERDES.Q0CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>SERDES.Q0CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>SERDES.Q0CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>SERDES.Q0CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>SERDES.Q0CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>SERDES.Q0CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FITXTESTCLK</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>SERDES.Q0CH3_FDRX15</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>SERDES.Q0CH3_FDRX14</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>SERDES.Q0CH3_FDRX13</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>SERDES.Q0CH3_FDRX12</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>SERDES.Q0CH3_FDRX11</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>SERDES.Q0CH3_FDRX10</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>SERDES.Q0CH3_FDRX9</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>SERDES.Q0CH3_FDRX8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>SERDES.Q0CH3_FDRX7</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>SERDES.Q0CH3_FDRX6</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>SERDES.Q0CH3_FDRX5</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>SERDES.Q0CH3_FDRX4</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>SERDES.Q0CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>SERDES.Q0_FCMPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>SERDES.Q0_HSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>SERDES.Q0_LSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>SERDES.Q0CH0_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>SERDES.Q0CH0_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>SERDES.Q0CH0_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>SERDES.Q0CH1_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>SERDES.Q0CH1_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>SERDES.Q0CH1_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>SERDES.Q0CH2_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>SERDES.Q0CH2_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>SERDES.Q0CH2_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>SERDES.Q0CH3_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>SERDES.Q0CH3_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>SERDES.Q0CH3_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>SERDES.Q0_FCSCANMODE</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>SERDES.Q0_FDDFECHSEL1</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>SERDES.Q0_FDDFECHSEL0</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>SERDES.Q0_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>SERDES.Q0_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>SERDES.Q0CH2_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>SERDES.Q0CH3_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FITMRCLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>SERDES.Q0CH3_FDRX3</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>SERDES.Q0CH3_FDRX2</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>SERDES.Q0CH3_FDRX1</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>SERDES.Q0CH3_FDRX0</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>SERDES.Q0CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>SERDES.Q0CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>SERDES.Q0CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>SERDES.Q0CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>SERDES.Q0CH0_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>SERDES.Q0CH1_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>SERDES.Q0CH2_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>SERDES.Q0CH3_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>SERDES.Q0CH0_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>SERDES.Q0CH1_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>SERDES.Q0CH2_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>SERDES.Q0CH3_FSRLOS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>SERDES.Q0_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>SERDES.Q0_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>SERDES.Q0_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>SERDES.Q0_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>SERDES.Q0_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>SERDES.Q0_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>SERDES.Q0_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>SERDES.Q0_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>SERDES.Q0_LSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>SERDES.Q0_HSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>SERDES.Q0CH0_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>SERDES.Q0CH1_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>SERDES.Q0CH2_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>SERDES.Q0CH3_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>SERDES.Q0CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>SERDES.Q0CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>SERDES.Q0CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>SERDES.Q0CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>SERDES.Q0CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>SERDES.Q0CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>SERDES.Q0CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>SERDES.Q0CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>SERDES.Q0CH0_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>SERDES.Q0CH1_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>SERDES.Q0CH2_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>SERDES.Q0CH3_FSRLOL</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>SERDES.Q0_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>SERDES.Q0_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>SERDES.Q0_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>SERDES.Q0_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>SERDES.Q0_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>SERDES.Q0_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>SERDES.Q0_FCDFESIGN5</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>SERDES.Q0_FCDFESIGN4</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>SERDES.Q0_FCDFESIGN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>SERDES.Q0_FCDFESIGN2</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>SERDES.Q0_FCDFESIGN1</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>SERDES.Q0_HSPLLLOL</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>SERDES.Q0_LSPLLLOL</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>SERDES.Q0CH0_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>SERDES.Q0CH1_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>SERDES.Q0CH2_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>SERDES.Q0CH3_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>SERDES.Q0CH0_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>SERDES.Q0CH1_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>SERDES.Q0CH2_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>SERDES.Q0CH3_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>SERDES.Q0CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>SERDES.Q0CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>SERDES.Q0CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>SERDES.Q0CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>SERDES.Q0D0_FSDE</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>SERDES.Q0D1_FSDE</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>SERDES.Q0CH0_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>SERDES.Q0CH1_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>SERDES.Q0CH2_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>SERDES.Q0CH3_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>SERDES.Q0CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>SERDES.Q0CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>SERDES.Q0CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>SERDES.Q0CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>SERDES.Q0D0_FSDM</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>SERDES.Q0D1_FSDM</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>SERDES.Q0_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>SERDES.Q0CH0_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>SERDES.Q0CH1_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>SERDES.Q0CH2_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>SERDES.Q0CH3_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>SERDES.Q0_FDDFEDATA9</td></tr>
<tr><td>TCELL4:OUT_Q0</td><td>SERDES.Q0_FDDFEDATA8</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>SERDES.Q0_FDDFEDATA7</td></tr>
<tr><td>TCELL4:OUT_Q2</td><td>SERDES.Q0_FDDFEDATA6</td></tr>
<tr><td>TCELL4:OUT_Q3</td><td>SERDES.Q0_FDDFEDATA5</td></tr>
<tr><td>TCELL4:OUT_Q4</td><td>SERDES.Q0_FDDFEDATA4</td></tr>
<tr><td>TCELL4:OUT_Q5</td><td>SERDES.Q0_FDDFEDATA3</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>SERDES.Q0_FDDFEDATA2</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>SERDES.Q0_FDDFEDATA1</td></tr>
<tr><td>TCELL5:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>SERDES.Q0_FDDFEDATA0</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>SERDES.Q0_FDDFEERR9</td></tr>
<tr><td>TCELL5:OUT_F2</td><td>SERDES.Q0_FDDFEERR8</td></tr>
<tr><td>TCELL5:OUT_F3</td><td>SERDES.Q0_FDDFEERR7</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>SERDES.Q0_FDDFEERR6</td></tr>
<tr><td>TCELL5:OUT_F5</td><td>SERDES.Q0_FDDFEERR5</td></tr>
<tr><td>TCELL5:OUT_F6</td><td>SERDES.Q0_FDDFEERR4</td></tr>
<tr><td>TCELL5:OUT_F7</td><td>SERDES.Q0_FDDFEERR3</td></tr>
<tr><td>TCELL5:OUT_Q0</td><td>SERDES.Q0_FDDFEERR2</td></tr>
<tr><td>TCELL5:OUT_Q1</td><td>SERDES.Q0_FDDFEERR1</td></tr>
<tr><td>TCELL5:OUT_Q2</td><td>SERDES.Q0_FDDFEERR0</td></tr>
<tr><td>TCELL5:OUT_Q3</td><td>SERDES.Q0CH0_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q4</td><td>SERDES.Q0CH1_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q5</td><td>SERDES.Q0CH2_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q6</td><td>SERDES.Q0CH3_FSDFEVLD</td></tr>
<tr><td>TCELL7:IMUX_A0</td><td>SERDES.Q0CH0_FDTX49</td></tr>
<tr><td>TCELL7:IMUX_A1</td><td>SERDES.Q0CH0_FDTX48</td></tr>
<tr><td>TCELL7:IMUX_A2</td><td>SERDES.Q0CH0_FDTX47</td></tr>
<tr><td>TCELL7:IMUX_A3</td><td>SERDES.Q0CH0_FDTX46</td></tr>
<tr><td>TCELL7:IMUX_A4</td><td>SERDES.Q0CH0_FDTX45</td></tr>
<tr><td>TCELL7:IMUX_A5</td><td>SERDES.Q0CH0_FDTX44</td></tr>
<tr><td>TCELL7:IMUX_B0</td><td>SERDES.Q0CH0_FDTX43</td></tr>
<tr><td>TCELL7:IMUX_B1</td><td>SERDES.Q0CH0_FDTX42</td></tr>
<tr><td>TCELL7:IMUX_B2</td><td>SERDES.Q0CH0_FDTX41</td></tr>
<tr><td>TCELL7:IMUX_B3</td><td>SERDES.Q0CH0_FDTX40</td></tr>
<tr><td>TCELL7:IMUX_B4</td><td>SERDES.Q0CH0_FDTX39</td></tr>
<tr><td>TCELL7:IMUX_B5</td><td>SERDES.Q0CH0_FDTX38</td></tr>
<tr><td>TCELL7:IMUX_C0</td><td>SERDES.Q0CH0_FDTX37</td></tr>
<tr><td>TCELL7:IMUX_C1</td><td>SERDES.Q0CH0_FDTX36</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>SERDES.Q0CH0_FDTX35</td></tr>
<tr><td>TCELL7:IMUX_C3</td><td>SERDES.Q0CH0_FDTX34</td></tr>
<tr><td>TCELL7:IMUX_C4</td><td>SERDES.Q0CH0_FDTX33</td></tr>
<tr><td>TCELL7:IMUX_C5</td><td>SERDES.Q0CH0_FDTX32</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>SERDES.Q0CH0_FDTX31</td></tr>
<tr><td>TCELL7:IMUX_D1</td><td>SERDES.Q0CH0_FDTX30</td></tr>
<tr><td>TCELL7:IMUX_D2</td><td>SERDES.Q0CH0_FDTX29</td></tr>
<tr><td>TCELL7:IMUX_D3</td><td>SERDES.Q0CH0_FDTX28</td></tr>
<tr><td>TCELL7:IMUX_D4</td><td>SERDES.Q0CH0_FDTX27</td></tr>
<tr><td>TCELL7:IMUX_D5</td><td>SERDES.Q0CH0_FDTX26</td></tr>
<tr><td>TCELL7:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_CLK0_DELAY</td><td>SERDES.Q0_HSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CLK1_DELAY</td><td>SERDES.Q0_LSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CE0</td><td>SERDES.Q0CH0_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE1</td><td>SERDES.Q0CH1_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE2</td><td>SERDES.Q0CH2_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE3</td><td>SERDES.Q0CH3_FCDFERDEN</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>SERDES.Q0CH0_FDRX47</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>SERDES.Q0CH0_FDRX46</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>SERDES.Q0CH0_FDRX45</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>SERDES.Q0CH0_FDRX44</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>SERDES.Q0CH0_FDRX43</td></tr>
<tr><td>TCELL7:OUT_F5</td><td>SERDES.Q0CH0_FDRX42</td></tr>
<tr><td>TCELL7:OUT_F6</td><td>SERDES.Q0CH0_FDRX41</td></tr>
<tr><td>TCELL7:OUT_F7</td><td>SERDES.Q0CH0_FDRX40</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>SERDES.Q0CH0_FDRX39</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>SERDES.Q0CH0_FDRX38</td></tr>
<tr><td>TCELL7:OUT_Q2</td><td>SERDES.Q0CH0_FDRX37</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>SERDES.Q0CH0_FDRX36</td></tr>
<tr><td>TCELL7:OUT_Q4</td><td>SERDES.Q0CH0_FDRX35</td></tr>
<tr><td>TCELL7:OUT_Q5</td><td>SERDES.Q0CH0_FDRX34</td></tr>
<tr><td>TCELL7:OUT_Q6</td><td>SERDES.Q0CH0_FDRX33</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>SERDES.Q0CH0_FDRX32</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>SERDES.Q0CH0_FDTX25</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>SERDES.Q0CH0_FDTX24</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>SERDES.Q0CH0_FDTX23</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>SERDES.Q0CH0_FDTX22</td></tr>
<tr><td>TCELL8:IMUX_A4</td><td>SERDES.Q0CH0_FDTX21</td></tr>
<tr><td>TCELL8:IMUX_A5</td><td>SERDES.Q0CH0_FDTX20</td></tr>
<tr><td>TCELL8:IMUX_B0</td><td>SERDES.Q0CH0_FDTX19</td></tr>
<tr><td>TCELL8:IMUX_B1</td><td>SERDES.Q0CH0_FDTX18</td></tr>
<tr><td>TCELL8:IMUX_B2</td><td>SERDES.Q0CH0_FDTX17</td></tr>
<tr><td>TCELL8:IMUX_B3</td><td>SERDES.Q0CH0_FDTX16</td></tr>
<tr><td>TCELL8:IMUX_B4</td><td>SERDES.Q0CH0_FDTX15</td></tr>
<tr><td>TCELL8:IMUX_B5</td><td>SERDES.Q0CH0_FDTX14</td></tr>
<tr><td>TCELL8:IMUX_C0</td><td>SERDES.Q0CH0_FDTX13</td></tr>
<tr><td>TCELL8:IMUX_C1</td><td>SERDES.Q0CH0_FDTX12</td></tr>
<tr><td>TCELL8:IMUX_C2</td><td>SERDES.Q0CH0_FDTX11</td></tr>
<tr><td>TCELL8:IMUX_C3</td><td>SERDES.Q0CH0_FDTX10</td></tr>
<tr><td>TCELL8:IMUX_C4</td><td>SERDES.Q0CH0_FDTX9</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>SERDES.Q0CH0_FDTX8</td></tr>
<tr><td>TCELL8:IMUX_D0</td><td>SERDES.Q0CH0_FDTX7</td></tr>
<tr><td>TCELL8:IMUX_D1</td><td>SERDES.Q0CH0_FDTX6</td></tr>
<tr><td>TCELL8:IMUX_D2</td><td>SERDES.Q0CH0_FDTX5</td></tr>
<tr><td>TCELL8:IMUX_D3</td><td>SERDES.Q0CH0_FDTX4</td></tr>
<tr><td>TCELL8:IMUX_D4</td><td>SERDES.Q0CH0_FDTX3</td></tr>
<tr><td>TCELL8:IMUX_D5</td><td>SERDES.Q0CH0_FDTX2</td></tr>
<tr><td>TCELL8:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CE0</td><td>SERDES.Q0CH0_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE1</td><td>SERDES.Q0CH1_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE2</td><td>SERDES.Q0CH2_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE3</td><td>SERDES.Q0CH3_FCDFEUPD</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>SERDES.Q0CH0_FDRX31</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>SERDES.Q0CH0_FDRX30</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>SERDES.Q0CH0_FDRX29</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>SERDES.Q0CH0_FDRX28</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>SERDES.Q0CH0_FDRX27</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>SERDES.Q0CH0_FDRX26</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>SERDES.Q0CH0_FDRX25</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>SERDES.Q0CH0_FDRX24</td></tr>
<tr><td>TCELL8:OUT_Q0</td><td>SERDES.Q0CH0_FDRX23</td></tr>
<tr><td>TCELL8:OUT_Q1</td><td>SERDES.Q0CH0_FDRX22</td></tr>
<tr><td>TCELL8:OUT_Q2</td><td>SERDES.Q0CH0_FDRX21</td></tr>
<tr><td>TCELL8:OUT_Q3</td><td>SERDES.Q0CH0_FDRX20</td></tr>
<tr><td>TCELL8:OUT_Q4</td><td>SERDES.Q0CH0_FDRX19</td></tr>
<tr><td>TCELL8:OUT_Q5</td><td>SERDES.Q0CH0_FDRX18</td></tr>
<tr><td>TCELL8:OUT_Q6</td><td>SERDES.Q0CH0_FDRX17</td></tr>
<tr><td>TCELL8:OUT_Q7</td><td>SERDES.Q0CH0_FDRX16</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>SERDES.Q0CH0_FDTX1</td></tr>
<tr><td>TCELL9:IMUX_A1</td><td>SERDES.Q0CH0_FDTX0</td></tr>
<tr><td>TCELL9:IMUX_A2</td><td>SERDES.Q0CH1_FDTX49</td></tr>
<tr><td>TCELL9:IMUX_A3</td><td>SERDES.Q0CH1_FDTX48</td></tr>
<tr><td>TCELL9:IMUX_A4</td><td>SERDES.Q0CH1_FDTX47</td></tr>
<tr><td>TCELL9:IMUX_A5</td><td>SERDES.Q0CH1_FDTX46</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>SERDES.Q0CH1_FDTX45</td></tr>
<tr><td>TCELL9:IMUX_B1</td><td>SERDES.Q0CH1_FDTX44</td></tr>
<tr><td>TCELL9:IMUX_B2</td><td>SERDES.Q0CH1_FDTX43</td></tr>
<tr><td>TCELL9:IMUX_B3</td><td>SERDES.Q0CH1_FDTX42</td></tr>
<tr><td>TCELL9:IMUX_B4</td><td>SERDES.Q0CH1_FDTX41</td></tr>
<tr><td>TCELL9:IMUX_B5</td><td>SERDES.Q0CH1_FDTX40</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>SERDES.Q0CH1_FDTX39</td></tr>
<tr><td>TCELL9:IMUX_C1</td><td>SERDES.Q0CH1_FDTX38</td></tr>
<tr><td>TCELL9:IMUX_C2</td><td>SERDES.Q0CH1_FDTX37</td></tr>
<tr><td>TCELL9:IMUX_C3</td><td>SERDES.Q0CH1_FDTX36</td></tr>
<tr><td>TCELL9:IMUX_C4</td><td>SERDES.Q0CH1_FDTX35</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>SERDES.Q0CH1_FDTX34</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>SERDES.Q0CH1_FDTX33</td></tr>
<tr><td>TCELL9:IMUX_D1</td><td>SERDES.Q0CH1_FDTX32</td></tr>
<tr><td>TCELL9:IMUX_D2</td><td>SERDES.Q0CH1_FDTX31</td></tr>
<tr><td>TCELL9:IMUX_D3</td><td>SERDES.Q0CH1_FDTX30</td></tr>
<tr><td>TCELL9:IMUX_D4</td><td>SERDES.Q0CH1_FDTX29</td></tr>
<tr><td>TCELL9:IMUX_D5</td><td>SERDES.Q0CH1_FDTX28</td></tr>
<tr><td>TCELL9:IMUX_LSR0</td><td>SERDES.Q0D0_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_LSR1</td><td>SERDES.Q0D1_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL9:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>SERDES.Q0CH0_FDRX15</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>SERDES.Q0CH0_FDRX14</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>SERDES.Q0CH0_FDRX13</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>SERDES.Q0CH0_FDRX12</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>SERDES.Q0CH0_FDRX11</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>SERDES.Q0CH0_FDRX10</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>SERDES.Q0CH0_FDRX9</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>SERDES.Q0CH0_FDRX8</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>SERDES.Q0CH0_FDRX7</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>SERDES.Q0CH0_FDRX6</td></tr>
<tr><td>TCELL9:OUT_Q2</td><td>SERDES.Q0CH0_FDRX5</td></tr>
<tr><td>TCELL9:OUT_Q3</td><td>SERDES.Q0CH0_FDRX4</td></tr>
<tr><td>TCELL9:OUT_Q4</td><td>SERDES.Q0CH0_FDRX3</td></tr>
<tr><td>TCELL9:OUT_Q5</td><td>SERDES.Q0CH0_FDRX2</td></tr>
<tr><td>TCELL9:OUT_Q6</td><td>SERDES.Q0CH0_FDRX1</td></tr>
<tr><td>TCELL9:OUT_Q7</td><td>SERDES.Q0CH0_FDRX0</td></tr>
<tr><td>TCELL10:IMUX_A0</td><td>SERDES.Q0CH1_FDTX27</td></tr>
<tr><td>TCELL10:IMUX_A1</td><td>SERDES.Q0CH1_FDTX26</td></tr>
<tr><td>TCELL10:IMUX_A2</td><td>SERDES.Q0CH1_FDTX25</td></tr>
<tr><td>TCELL10:IMUX_A3</td><td>SERDES.Q0CH1_FDTX24</td></tr>
<tr><td>TCELL10:IMUX_A4</td><td>SERDES.Q0CH1_FDTX23</td></tr>
<tr><td>TCELL10:IMUX_A5</td><td>SERDES.Q0CH1_FDTX22</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>SERDES.Q0CH1_FDTX21</td></tr>
<tr><td>TCELL10:IMUX_B1</td><td>SERDES.Q0CH1_FDTX20</td></tr>
<tr><td>TCELL10:IMUX_B2</td><td>SERDES.Q0CH1_FDTX19</td></tr>
<tr><td>TCELL10:IMUX_B3</td><td>SERDES.Q0CH1_FDTX18</td></tr>
<tr><td>TCELL10:IMUX_B4</td><td>SERDES.Q0CH1_FDTX17</td></tr>
<tr><td>TCELL10:IMUX_B5</td><td>SERDES.Q0CH1_FDTX16</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>SERDES.Q0CH1_FDTX15</td></tr>
<tr><td>TCELL10:IMUX_C1</td><td>SERDES.Q0CH1_FDTX14</td></tr>
<tr><td>TCELL10:IMUX_C2</td><td>SERDES.Q0CH1_FDTX13</td></tr>
<tr><td>TCELL10:IMUX_C3</td><td>SERDES.Q0CH1_FDTX12</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>SERDES.Q0CH1_FDTX11</td></tr>
<tr><td>TCELL10:IMUX_C5</td><td>SERDES.Q0CH1_FDTX10</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>SERDES.Q0CH1_FDTX9</td></tr>
<tr><td>TCELL10:IMUX_D1</td><td>SERDES.Q0CH1_FDTX8</td></tr>
<tr><td>TCELL10:IMUX_D2</td><td>SERDES.Q0CH1_FDTX7</td></tr>
<tr><td>TCELL10:IMUX_D3</td><td>SERDES.Q0CH1_FDTX6</td></tr>
<tr><td>TCELL10:IMUX_D4</td><td>SERDES.Q0CH1_FDTX5</td></tr>
<tr><td>TCELL10:IMUX_D5</td><td>SERDES.Q0CH1_FDTX4</td></tr>
<tr><td>TCELL10:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIRCLK</td></tr>
<tr><td>TCELL10:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIRCLK</td></tr>
<tr><td>TCELL10:OUT_F0</td><td>SERDES.Q0CH1_FDRX47</td></tr>
<tr><td>TCELL10:OUT_F1</td><td>SERDES.Q0CH1_FDRX46</td></tr>
<tr><td>TCELL10:OUT_F2</td><td>SERDES.Q0CH1_FDRX45</td></tr>
<tr><td>TCELL10:OUT_F3</td><td>SERDES.Q0CH1_FDRX44</td></tr>
<tr><td>TCELL10:OUT_F4</td><td>SERDES.Q0CH1_FDRX43</td></tr>
<tr><td>TCELL10:OUT_F5</td><td>SERDES.Q0CH1_FDRX42</td></tr>
<tr><td>TCELL10:OUT_F6</td><td>SERDES.Q0CH1_FDRX41</td></tr>
<tr><td>TCELL10:OUT_F7</td><td>SERDES.Q0CH1_FDRX40</td></tr>
<tr><td>TCELL10:OUT_Q0</td><td>SERDES.Q0CH1_FDRX39</td></tr>
<tr><td>TCELL10:OUT_Q1</td><td>SERDES.Q0CH1_FDRX38</td></tr>
<tr><td>TCELL10:OUT_Q2</td><td>SERDES.Q0CH1_FDRX37</td></tr>
<tr><td>TCELL10:OUT_Q3</td><td>SERDES.Q0CH1_FDRX36</td></tr>
<tr><td>TCELL10:OUT_Q4</td><td>SERDES.Q0CH1_FDRX35</td></tr>
<tr><td>TCELL10:OUT_Q5</td><td>SERDES.Q0CH1_FDRX34</td></tr>
<tr><td>TCELL10:OUT_Q6</td><td>SERDES.Q0CH1_FDRX33</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>SERDES.Q0CH1_FDRX32</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>SERDES.Q0CH1_FDTX3</td></tr>
<tr><td>TCELL11:IMUX_A1</td><td>SERDES.Q0CH1_FDTX2</td></tr>
<tr><td>TCELL11:IMUX_A2</td><td>SERDES.Q0CH1_FDTX1</td></tr>
<tr><td>TCELL11:IMUX_A3</td><td>SERDES.Q0CH1_FDTX0</td></tr>
<tr><td>TCELL11:IMUX_A4</td><td>SERDES.Q0CH2_FDTX49</td></tr>
<tr><td>TCELL11:IMUX_A5</td><td>SERDES.Q0CH2_FDTX48</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>SERDES.Q0CH2_FDTX47</td></tr>
<tr><td>TCELL11:IMUX_B1</td><td>SERDES.Q0CH2_FDTX46</td></tr>
<tr><td>TCELL11:IMUX_B2</td><td>SERDES.Q0CH2_FDTX45</td></tr>
<tr><td>TCELL11:IMUX_B3</td><td>SERDES.Q0CH2_FDTX44</td></tr>
<tr><td>TCELL11:IMUX_B4</td><td>SERDES.Q0CH2_FDTX43</td></tr>
<tr><td>TCELL11:IMUX_B5</td><td>SERDES.Q0CH2_FDTX42</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>SERDES.Q0CH2_FDTX41</td></tr>
<tr><td>TCELL11:IMUX_C1</td><td>SERDES.Q0CH2_FDTX40</td></tr>
<tr><td>TCELL11:IMUX_C2</td><td>SERDES.Q0CH2_FDTX39</td></tr>
<tr><td>TCELL11:IMUX_C3</td><td>SERDES.Q0CH2_FDTX38</td></tr>
<tr><td>TCELL11:IMUX_C4</td><td>SERDES.Q0CH2_FDTX37</td></tr>
<tr><td>TCELL11:IMUX_C5</td><td>SERDES.Q0CH2_FDTX36</td></tr>
<tr><td>TCELL11:IMUX_D0</td><td>SERDES.Q0CH2_FDTX35</td></tr>
<tr><td>TCELL11:IMUX_D1</td><td>SERDES.Q0CH2_FDTX34</td></tr>
<tr><td>TCELL11:IMUX_D2</td><td>SERDES.Q0CH2_FDTX33</td></tr>
<tr><td>TCELL11:IMUX_D3</td><td>SERDES.Q0CH2_FDTX32</td></tr>
<tr><td>TCELL11:IMUX_D4</td><td>SERDES.Q0CH2_FDTX31</td></tr>
<tr><td>TCELL11:IMUX_D5</td><td>SERDES.Q0CH2_FDTX30</td></tr>
<tr><td>TCELL11:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIRCLK</td></tr>
<tr><td>TCELL11:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIRCLK</td></tr>
<tr><td>TCELL11:OUT_F0</td><td>SERDES.Q0CH1_FDRX31</td></tr>
<tr><td>TCELL11:OUT_F1</td><td>SERDES.Q0CH1_FDRX30</td></tr>
<tr><td>TCELL11:OUT_F2</td><td>SERDES.Q0CH1_FDRX29</td></tr>
<tr><td>TCELL11:OUT_F3</td><td>SERDES.Q0CH1_FDRX28</td></tr>
<tr><td>TCELL11:OUT_F4</td><td>SERDES.Q0CH1_FDRX27</td></tr>
<tr><td>TCELL11:OUT_F5</td><td>SERDES.Q0CH1_FDRX26</td></tr>
<tr><td>TCELL11:OUT_F6</td><td>SERDES.Q0CH1_FDRX25</td></tr>
<tr><td>TCELL11:OUT_F7</td><td>SERDES.Q0CH1_FDRX24</td></tr>
<tr><td>TCELL11:OUT_Q0</td><td>SERDES.Q0CH1_FDRX23</td></tr>
<tr><td>TCELL11:OUT_Q1</td><td>SERDES.Q0CH1_FDRX22</td></tr>
<tr><td>TCELL11:OUT_Q2</td><td>SERDES.Q0CH1_FDRX21</td></tr>
<tr><td>TCELL11:OUT_Q3</td><td>SERDES.Q0CH1_FDRX20</td></tr>
<tr><td>TCELL11:OUT_Q4</td><td>SERDES.Q0CH1_FDRX19</td></tr>
<tr><td>TCELL11:OUT_Q5</td><td>SERDES.Q0CH1_FDRX18</td></tr>
<tr><td>TCELL11:OUT_Q6</td><td>SERDES.Q0CH1_FDRX17</td></tr>
<tr><td>TCELL11:OUT_Q7</td><td>SERDES.Q0CH1_FDRX16</td></tr>
<tr><td>TCELL12:IMUX_A2</td><td>SERDES.Q0CH2_FDTX29</td></tr>
<tr><td>TCELL12:IMUX_A3</td><td>SERDES.Q0CH2_FDTX28</td></tr>
<tr><td>TCELL12:IMUX_A4</td><td>SERDES.Q0CH2_FDTX27</td></tr>
<tr><td>TCELL12:IMUX_A5</td><td>SERDES.Q0CH2_FDTX26</td></tr>
<tr><td>TCELL12:IMUX_A6</td><td>SERDES.Q0CH2_FDTX25</td></tr>
<tr><td>TCELL12:IMUX_A7</td><td>SERDES.Q0CH2_FDTX24</td></tr>
<tr><td>TCELL12:IMUX_B2</td><td>SERDES.Q0CH2_FDTX23</td></tr>
<tr><td>TCELL12:IMUX_B3</td><td>SERDES.Q0CH2_FDTX22</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>SERDES.Q0CH2_FDTX21</td></tr>
<tr><td>TCELL12:IMUX_B5</td><td>SERDES.Q0CH2_FDTX20</td></tr>
<tr><td>TCELL12:IMUX_B6</td><td>SERDES.Q0CH2_FDTX19</td></tr>
<tr><td>TCELL12:IMUX_B7</td><td>SERDES.Q0CH2_FDTX18</td></tr>
<tr><td>TCELL12:IMUX_C2</td><td>SERDES.Q0CH2_FDTX17</td></tr>
<tr><td>TCELL12:IMUX_C3</td><td>SERDES.Q0CH2_FDTX16</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>SERDES.Q0CH2_FDTX15</td></tr>
<tr><td>TCELL12:IMUX_C5</td><td>SERDES.Q0CH2_FDTX14</td></tr>
<tr><td>TCELL12:IMUX_C6</td><td>SERDES.Q0CH2_FDTX13</td></tr>
<tr><td>TCELL12:IMUX_C7</td><td>SERDES.Q0CH2_FDTX12</td></tr>
<tr><td>TCELL12:IMUX_D2</td><td>SERDES.Q0CH2_FDTX11</td></tr>
<tr><td>TCELL12:IMUX_D3</td><td>SERDES.Q0CH2_FDTX10</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>SERDES.Q0CH2_FDTX9</td></tr>
<tr><td>TCELL12:IMUX_D5</td><td>SERDES.Q0CH2_FDTX8</td></tr>
<tr><td>TCELL12:IMUX_D6</td><td>SERDES.Q0CH2_FDTX7</td></tr>
<tr><td>TCELL12:IMUX_D7</td><td>SERDES.Q0CH2_FDTX6</td></tr>
<tr><td>TCELL12:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FITCLK</td></tr>
<tr><td>TCELL12:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FITCLK</td></tr>
<tr><td>TCELL12:OUT_F2</td><td>SERDES.Q0CH1_FDRX15</td></tr>
<tr><td>TCELL12:OUT_F3</td><td>SERDES.Q0CH1_FDRX14</td></tr>
<tr><td>TCELL12:OUT_F4</td><td>SERDES.Q0CH1_FDRX13</td></tr>
<tr><td>TCELL12:OUT_F5</td><td>SERDES.Q0CH1_FDRX12</td></tr>
<tr><td>TCELL12:OUT_F6</td><td>SERDES.Q0CH1_FDRX11</td></tr>
<tr><td>TCELL12:OUT_F7</td><td>SERDES.Q0CH1_FDRX10</td></tr>
<tr><td>TCELL12:OUT_Q2</td><td>SERDES.Q0CH1_FDRX7</td></tr>
<tr><td>TCELL12:OUT_Q3</td><td>SERDES.Q0CH1_FDRX6</td></tr>
<tr><td>TCELL12:OUT_Q4</td><td>SERDES.Q0CH1_FDRX5</td></tr>
<tr><td>TCELL12:OUT_Q5</td><td>SERDES.Q0CH1_FDRX4</td></tr>
<tr><td>TCELL12:OUT_Q6</td><td>SERDES.Q0CH1_FDRX3</td></tr>
<tr><td>TCELL12:OUT_Q7</td><td>SERDES.Q0CH1_FDRX2</td></tr>
<tr><td>TCELL13:IMUX_A2</td><td>SERDES.Q0CH2_FDTX5</td></tr>
<tr><td>TCELL13:IMUX_A3</td><td>SERDES.Q0CH2_FDTX4</td></tr>
<tr><td>TCELL13:IMUX_A4</td><td>SERDES.Q0CH2_FDTX3</td></tr>
<tr><td>TCELL13:IMUX_A5</td><td>SERDES.Q0CH2_FDTX2</td></tr>
<tr><td>TCELL13:IMUX_A6</td><td>SERDES.Q0CH2_FDTX1</td></tr>
<tr><td>TCELL13:IMUX_A7</td><td>SERDES.Q0CH2_FDTX0</td></tr>
<tr><td>TCELL13:IMUX_B2</td><td>SERDES.Q0CH3_FDTX49</td></tr>
<tr><td>TCELL13:IMUX_B3</td><td>SERDES.Q0CH3_FDTX48</td></tr>
<tr><td>TCELL13:IMUX_B4</td><td>SERDES.Q0CH3_FDTX47</td></tr>
<tr><td>TCELL13:IMUX_B5</td><td>SERDES.Q0CH3_FDTX46</td></tr>
<tr><td>TCELL13:IMUX_B6</td><td>SERDES.Q0CH3_FDTX45</td></tr>
<tr><td>TCELL13:IMUX_B7</td><td>SERDES.Q0CH3_FDTX44</td></tr>
<tr><td>TCELL13:IMUX_C2</td><td>SERDES.Q0CH3_FDTX43</td></tr>
<tr><td>TCELL13:IMUX_C3</td><td>SERDES.Q0CH3_FDTX42</td></tr>
<tr><td>TCELL13:IMUX_C4</td><td>SERDES.Q0CH3_FDTX41</td></tr>
<tr><td>TCELL13:IMUX_C5</td><td>SERDES.Q0CH3_FDTX40</td></tr>
<tr><td>TCELL13:IMUX_C6</td><td>SERDES.Q0CH3_FDTX39</td></tr>
<tr><td>TCELL13:IMUX_C7</td><td>SERDES.Q0CH3_FDTX38</td></tr>
<tr><td>TCELL13:IMUX_D2</td><td>SERDES.Q0CH3_FDTX37</td></tr>
<tr><td>TCELL13:IMUX_D3</td><td>SERDES.Q0CH3_FDTX36</td></tr>
<tr><td>TCELL13:IMUX_D4</td><td>SERDES.Q0CH3_FDTX35</td></tr>
<tr><td>TCELL13:IMUX_D5</td><td>SERDES.Q0CH3_FDTX34</td></tr>
<tr><td>TCELL13:IMUX_D6</td><td>SERDES.Q0CH3_FDTX33</td></tr>
<tr><td>TCELL13:IMUX_D7</td><td>SERDES.Q0CH3_FDTX32</td></tr>
<tr><td>TCELL13:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FITCLK</td></tr>
<tr><td>TCELL13:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FITCLK</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>SERDES.Q0CH1_FDRX9</td></tr>
<tr><td>TCELL13:OUT_F1</td><td>SERDES.Q0CH1_FDRX8</td></tr>
<tr><td>TCELL13:OUT_F2</td><td>SERDES.Q0CH2_FDRX47</td></tr>
<tr><td>TCELL13:OUT_F3</td><td>SERDES.Q0CH2_FDRX46</td></tr>
<tr><td>TCELL13:OUT_F4</td><td>SERDES.Q0CH2_FDRX45</td></tr>
<tr><td>TCELL13:OUT_F5</td><td>SERDES.Q0CH2_FDRX44</td></tr>
<tr><td>TCELL13:OUT_F6</td><td>SERDES.Q0CH2_FDRX43</td></tr>
<tr><td>TCELL13:OUT_F7</td><td>SERDES.Q0CH2_FDRX42</td></tr>
<tr><td>TCELL13:OUT_Q0</td><td>SERDES.Q0CH1_FDRX1</td></tr>
<tr><td>TCELL13:OUT_Q1</td><td>SERDES.Q0CH1_FDRX0</td></tr>
<tr><td>TCELL13:OUT_Q2</td><td>SERDES.Q0CH2_FDRX39</td></tr>
<tr><td>TCELL13:OUT_Q3</td><td>SERDES.Q0CH2_FDRX38</td></tr>
<tr><td>TCELL13:OUT_Q4</td><td>SERDES.Q0CH2_FDRX37</td></tr>
<tr><td>TCELL13:OUT_Q5</td><td>SERDES.Q0CH2_FDRX36</td></tr>
<tr><td>TCELL13:OUT_Q6</td><td>SERDES.Q0CH2_FDRX35</td></tr>
<tr><td>TCELL13:OUT_Q7</td><td>SERDES.Q0CH2_FDRX34</td></tr>
<tr><td>TCELL14:IMUX_A2</td><td>SERDES.Q0CH3_FDTX31</td></tr>
<tr><td>TCELL14:IMUX_A3</td><td>SERDES.Q0CH3_FDTX30</td></tr>
<tr><td>TCELL14:IMUX_A4</td><td>SERDES.Q0CH3_FDTX29</td></tr>
<tr><td>TCELL14:IMUX_A5</td><td>SERDES.Q0CH3_FDTX28</td></tr>
<tr><td>TCELL14:IMUX_A6</td><td>SERDES.Q0CH3_FDTX27</td></tr>
<tr><td>TCELL14:IMUX_A7</td><td>SERDES.Q0CH3_FDTX26</td></tr>
<tr><td>TCELL14:IMUX_B2</td><td>SERDES.Q0CH3_FDTX25</td></tr>
<tr><td>TCELL14:IMUX_B3</td><td>SERDES.Q0CH3_FDTX24</td></tr>
<tr><td>TCELL14:IMUX_B4</td><td>SERDES.Q0CH3_FDTX23</td></tr>
<tr><td>TCELL14:IMUX_B5</td><td>SERDES.Q0CH3_FDTX22</td></tr>
<tr><td>TCELL14:IMUX_B6</td><td>SERDES.Q0CH3_FDTX21</td></tr>
<tr><td>TCELL14:IMUX_B7</td><td>SERDES.Q0CH3_FDTX20</td></tr>
<tr><td>TCELL14:IMUX_C2</td><td>SERDES.Q0CH3_FDTX19</td></tr>
<tr><td>TCELL14:IMUX_C3</td><td>SERDES.Q0CH3_FDTX18</td></tr>
<tr><td>TCELL14:IMUX_C4</td><td>SERDES.Q0CH3_FDTX17</td></tr>
<tr><td>TCELL14:IMUX_C5</td><td>SERDES.Q0CH3_FDTX16</td></tr>
<tr><td>TCELL14:IMUX_C6</td><td>SERDES.Q0CH3_FDTX15</td></tr>
<tr><td>TCELL14:IMUX_C7</td><td>SERDES.Q0CH3_FDTX14</td></tr>
<tr><td>TCELL14:IMUX_D2</td><td>SERDES.Q0CH3_FDTX13</td></tr>
<tr><td>TCELL14:IMUX_D3</td><td>SERDES.Q0CH3_FDTX12</td></tr>
<tr><td>TCELL14:IMUX_D4</td><td>SERDES.Q0CH3_FDTX11</td></tr>
<tr><td>TCELL14:IMUX_D5</td><td>SERDES.Q0CH3_FDTX10</td></tr>
<tr><td>TCELL14:IMUX_D6</td><td>SERDES.Q0CH3_FDTX9</td></tr>
<tr><td>TCELL14:IMUX_D7</td><td>SERDES.Q0CH3_FDTX8</td></tr>
<tr><td>TCELL14:IMUX_LSR0</td><td>SERDES.Q0CH0_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_LSR1</td><td>SERDES.Q0CH1_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL14:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL14:OUT_F0</td><td>SERDES.Q0CH2_FDRX41</td></tr>
<tr><td>TCELL14:OUT_F1</td><td>SERDES.Q0CH2_FDRX40</td></tr>
<tr><td>TCELL14:OUT_F2</td><td>SERDES.Q0CH2_FDRX31</td></tr>
<tr><td>TCELL14:OUT_F3</td><td>SERDES.Q0CH2_FDRX30</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>SERDES.Q0CH2_FDRX29</td></tr>
<tr><td>TCELL14:OUT_F5</td><td>SERDES.Q0CH2_FDRX28</td></tr>
<tr><td>TCELL14:OUT_F6</td><td>SERDES.Q0CH2_FDRX27</td></tr>
<tr><td>TCELL14:OUT_F7</td><td>SERDES.Q0CH2_FDRX26</td></tr>
<tr><td>TCELL14:OUT_Q0</td><td>SERDES.Q0CH2_FDRX33</td></tr>
<tr><td>TCELL14:OUT_Q1</td><td>SERDES.Q0CH2_FDRX32</td></tr>
<tr><td>TCELL14:OUT_Q2</td><td>SERDES.Q0CH2_FDRX23</td></tr>
<tr><td>TCELL14:OUT_Q3</td><td>SERDES.Q0CH2_FDRX22</td></tr>
<tr><td>TCELL14:OUT_Q4</td><td>SERDES.Q0CH2_FDRX21</td></tr>
<tr><td>TCELL14:OUT_Q5</td><td>SERDES.Q0CH2_FDRX20</td></tr>
<tr><td>TCELL14:OUT_Q6</td><td>SERDES.Q0CH2_FDRX19</td></tr>
<tr><td>TCELL14:OUT_Q7</td><td>SERDES.Q0CH2_FDRX18</td></tr>
<tr><td>TCELL15:IMUX_A2</td><td>SERDES.Q0CH3_FDTX7</td></tr>
<tr><td>TCELL15:IMUX_A3</td><td>SERDES.Q0CH3_FDTX6</td></tr>
<tr><td>TCELL15:IMUX_A4</td><td>SERDES.Q0CH3_FDTX5</td></tr>
<tr><td>TCELL15:IMUX_A5</td><td>SERDES.Q0CH3_FDTX4</td></tr>
<tr><td>TCELL15:IMUX_A6</td><td>SERDES.Q0CH3_FDTX3</td></tr>
<tr><td>TCELL15:IMUX_A7</td><td>SERDES.Q0CH3_FDTX2</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>SERDES.Q0CH3_FDTX1</td></tr>
<tr><td>TCELL15:IMUX_B3</td><td>SERDES.Q0CH3_FDTX0</td></tr>
<tr><td>TCELL15:IMUX_B4</td><td>SERDES.Q0CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B5</td><td>SERDES.Q0CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B6</td><td>SERDES.Q0CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B7</td><td>SERDES.Q0CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_C2</td><td>SERDES.Q0CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C3</td><td>SERDES.Q0CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C4</td><td>SERDES.Q0CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C5</td><td>SERDES.Q0CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C6</td><td>SERDES.Q0CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_C7</td><td>SERDES.Q0CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D2</td><td>SERDES.Q0CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D3</td><td>SERDES.Q0CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D4</td><td>SERDES.Q0CH0_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D5</td><td>SERDES.Q0CH1_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D6</td><td>SERDES.Q0CH2_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D7</td><td>SERDES.Q0CH3_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_LSR0</td><td>SERDES.Q0CH2_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_LSR1</td><td>SERDES.Q0CH3_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL15:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL15:OUT_F0</td><td>SERDES.Q0CH2_FDRX25</td></tr>
<tr><td>TCELL15:OUT_F1</td><td>SERDES.Q0CH2_FDRX24</td></tr>
<tr><td>TCELL15:OUT_F2</td><td>SERDES.Q0CH2_FDRX15</td></tr>
<tr><td>TCELL15:OUT_F3</td><td>SERDES.Q0CH2_FDRX14</td></tr>
<tr><td>TCELL15:OUT_F4</td><td>SERDES.Q0CH2_FDRX13</td></tr>
<tr><td>TCELL15:OUT_F5</td><td>SERDES.Q0CH2_FDRX12</td></tr>
<tr><td>TCELL15:OUT_F6</td><td>SERDES.Q0CH2_FDRX11</td></tr>
<tr><td>TCELL15:OUT_F7</td><td>SERDES.Q0CH2_FDRX10</td></tr>
<tr><td>TCELL15:OUT_Q0</td><td>SERDES.Q0CH2_FDRX17</td></tr>
<tr><td>TCELL15:OUT_Q1</td><td>SERDES.Q0CH2_FDRX16</td></tr>
<tr><td>TCELL15:OUT_Q2</td><td>SERDES.Q0CH2_FDRX7</td></tr>
<tr><td>TCELL15:OUT_Q3</td><td>SERDES.Q0CH2_FDRX6</td></tr>
<tr><td>TCELL15:OUT_Q4</td><td>SERDES.Q0CH2_FDRX5</td></tr>
<tr><td>TCELL15:OUT_Q5</td><td>SERDES.Q0CH2_FDRX4</td></tr>
<tr><td>TCELL15:OUT_Q6</td><td>SERDES.Q0CH2_FDRX3</td></tr>
<tr><td>TCELL15:OUT_Q7</td><td>SERDES.Q0CH2_FDRX2</td></tr>
<tr><td>TCELL16:IMUX_A2</td><td>SERDES.Q0CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A3</td><td>SERDES.Q0CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A4</td><td>SERDES.Q0CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A5</td><td>SERDES.Q0CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A6</td><td>SERDES.Q0CH0_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_A7</td><td>SERDES.Q0CH1_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>SERDES.Q0CH2_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B3</td><td>SERDES.Q0CH3_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B4</td><td>SERDES.Q0CH0_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B5</td><td>SERDES.Q0CH1_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B6</td><td>SERDES.Q0CH2_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B7</td><td>SERDES.Q0CH3_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_C2</td><td>SERDES.Q0CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C3</td><td>SERDES.Q0CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C4</td><td>SERDES.Q0CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_C5</td><td>SERDES.Q0CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C6</td><td>SERDES.Q0CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C7</td><td>SERDES.Q0CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D2</td><td>SERDES.Q0CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D3</td><td>SERDES.Q0CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D4</td><td>SERDES.Q0CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D5</td><td>SERDES.Q0CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D6</td><td>SERDES.Q0CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D7</td><td>SERDES.Q0CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_LSR0</td><td>SERDES.Q0CH0_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_LSR1</td><td>SERDES.Q0CH1_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FISYNCCLK</td></tr>
<tr><td>TCELL16:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIRXTESTCLK</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>SERDES.Q0CH2_FDRX9</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>SERDES.Q0CH2_FDRX8</td></tr>
<tr><td>TCELL16:OUT_F2</td><td>SERDES.Q0CH3_FDRX47</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>SERDES.Q0CH3_FDRX46</td></tr>
<tr><td>TCELL16:OUT_F4</td><td>SERDES.Q0CH3_FDRX45</td></tr>
<tr><td>TCELL16:OUT_F5</td><td>SERDES.Q0CH3_FDRX44</td></tr>
<tr><td>TCELL16:OUT_F6</td><td>SERDES.Q0CH3_FDRX43</td></tr>
<tr><td>TCELL16:OUT_F7</td><td>SERDES.Q0CH3_FDRX42</td></tr>
<tr><td>TCELL16:OUT_Q0</td><td>SERDES.Q0CH2_FDRX1</td></tr>
<tr><td>TCELL16:OUT_Q1</td><td>SERDES.Q0CH2_FDRX0</td></tr>
<tr><td>TCELL16:OUT_Q2</td><td>SERDES.Q0CH3_FDRX39</td></tr>
<tr><td>TCELL16:OUT_Q3</td><td>SERDES.Q0CH3_FDRX38</td></tr>
<tr><td>TCELL16:OUT_Q4</td><td>SERDES.Q0CH3_FDRX37</td></tr>
<tr><td>TCELL16:OUT_Q5</td><td>SERDES.Q0CH3_FDRX36</td></tr>
<tr><td>TCELL16:OUT_Q6</td><td>SERDES.Q0CH3_FDRX35</td></tr>
<tr><td>TCELL16:OUT_Q7</td><td>SERDES.Q0CH3_FDRX34</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>SERDES.Q0CH3_FDRX41</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>SERDES.Q0CH3_FDRX40</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>SERDES.Q0CH3_FDRX31</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>SERDES.Q0CH3_FDRX30</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>SERDES.Q0CH3_FDRX29</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>SERDES.Q0CH3_FDRX28</td></tr>
<tr><td>TCELL17:OUT_F6</td><td>SERDES.Q0CH3_FDRX27</td></tr>
<tr><td>TCELL17:OUT_F7</td><td>SERDES.Q0CH3_FDRX26</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>SERDES.Q0CH3_FDRX33</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>SERDES.Q0CH3_FDRX32</td></tr>
<tr><td>TCELL17:OUT_Q2</td><td>SERDES.Q0CH3_FDRX23</td></tr>
<tr><td>TCELL17:OUT_Q3</td><td>SERDES.Q0CH3_FDRX22</td></tr>
<tr><td>TCELL17:OUT_Q4</td><td>SERDES.Q0CH3_FDRX21</td></tr>
<tr><td>TCELL17:OUT_Q5</td><td>SERDES.Q0CH3_FDRX20</td></tr>
<tr><td>TCELL17:OUT_Q6</td><td>SERDES.Q0CH3_FDRX19</td></tr>
<tr><td>TCELL17:OUT_Q7</td><td>SERDES.Q0CH3_FDRX18</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>SERDES.Q0CH3_FDRX25</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>SERDES.Q0CH3_FDRX24</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>SERDES.Q0P_SCANO20</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>SERDES.Q0P_HALTGTREQTPHPRESENT</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>SERDES.Q0P_HALTGTWDATVLD</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>SERDES.Q0P_HALTGTWEOP</td></tr>
<tr><td>TCELL18:OUT_F6</td><td>SERDES.Q0P_HALTGTCOMPRDY</td></tr>
<tr><td>TCELL18:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES19</td></tr>
<tr><td>TCELL18:OUT_Q0</td><td>SERDES.Q0CH3_FDRX17</td></tr>
<tr><td>TCELL18:OUT_Q1</td><td>SERDES.Q0CH3_FDRX16</td></tr>
<tr><td>TCELL18:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES14</td></tr>
<tr><td>TCELL18:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES13</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES12</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES11</td></tr>
<tr><td>TCELL18:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES10</td></tr>
<tr><td>TCELL18:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES15</td></tr>
<tr><td>TCELL19:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES18</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES17</td></tr>
<tr><td>TCELL19:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES6</td></tr>
<tr><td>TCELL19:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES5</td></tr>
<tr><td>TCELL19:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES4</td></tr>
<tr><td>TCELL19:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES3</td></tr>
<tr><td>TCELL19:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES2</td></tr>
<tr><td>TCELL19:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES1</td></tr>
<tr><td>TCELL19:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES8</td></tr>
<tr><td>TCELL19:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES7</td></tr>
<tr><td>TCELL19:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES0</td></tr>
<tr><td>TCELL19:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES16</td></tr>
<tr><td>TCELL19:OUT_Q4</td><td>SERDES.Q0P_HALTSTREQATTR2</td></tr>
<tr><td>TCELL19:OUT_Q5</td><td>SERDES.Q0P_HALTSTREQATTR1</td></tr>
<tr><td>TCELL19:OUT_Q6</td><td>SERDES.Q0P_HALTSTREQATTR0</td></tr>
<tr><td>TCELL19:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQMBA5</td></tr>
<tr><td>TCELL20:OUT_F0</td><td>SERDES.Q0P_HALTGTREQMBA4</td></tr>
<tr><td>TCELL20:OUT_F1</td><td>SERDES.Q0P_HALTGTREQMBA3</td></tr>
<tr><td>TCELL20:OUT_F2</td><td>SERDES.Q0P_HALTGTREQMBA2</td></tr>
<tr><td>TCELL20:OUT_F3</td><td>SERDES.Q0P_HALTGTREQMBA1</td></tr>
<tr><td>TCELL20:OUT_F4</td><td>SERDES.Q0P_HALTGTREQMBA0</td></tr>
<tr><td>TCELL20:OUT_F5</td><td>SERDES.Q0P_HALTGTREQTPHTYPE1</td></tr>
<tr><td>TCELL20:OUT_F6</td><td>SERDES.Q0P_HALTGTREQTPHTYPE0</td></tr>
<tr><td>TCELL20:OUT_F7</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG7</td></tr>
<tr><td>TCELL20:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG6</td></tr>
<tr><td>TCELL20:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG5</td></tr>
<tr><td>TCELL20:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG4</td></tr>
<tr><td>TCELL20:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG3</td></tr>
<tr><td>TCELL20:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG2</td></tr>
<tr><td>TCELL20:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG1</td></tr>
<tr><td>TCELL20:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG0</td></tr>
<tr><td>TCELL20:OUT_Q7</td><td>SERDES.Q0P_HALTGTWBVLD7</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>SERDES.Q0P_HALTGTWBVLD6</td></tr>
<tr><td>TCELL21:OUT_F1</td><td>SERDES.Q0P_HALTGTWBVLD5</td></tr>
<tr><td>TCELL21:OUT_F2</td><td>SERDES.Q0P_HALTGTWBVLD4</td></tr>
<tr><td>TCELL21:OUT_F3</td><td>SERDES.Q0P_HALTGTWBVLD3</td></tr>
<tr><td>TCELL21:OUT_F4</td><td>SERDES.Q0P_HALTGTWBVLD2</td></tr>
<tr><td>TCELL21:OUT_F5</td><td>SERDES.Q0P_HALTGTWBVLD1</td></tr>
<tr><td>TCELL21:OUT_F6</td><td>SERDES.Q0P_HALTGTWBVLD0</td></tr>
<tr><td>TCELL21:OUT_F7</td><td>SERDES.Q0P_SCANO11</td></tr>
<tr><td>TCELL21:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES9</td></tr>
<tr><td>TCELL21:OUT_Q1</td><td>SERDES.Q0P_SCANO2</td></tr>
<tr><td>TCELL21:OUT_Q2</td><td>SERDES.Q0P_SCANO21</td></tr>
<tr><td>TCELL21:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES60</td></tr>
<tr><td>TCELL21:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES81</td></tr>
<tr><td>TCELL21:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES58</td></tr>
<tr><td>TCELL21:OUT_Q6</td><td>SERDES.Q0P_SCANO18</td></tr>
<tr><td>TCELL21:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES91</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>SERDES.Q0P_HALTGTREQ</td></tr>
<tr><td>TCELL22:OUT_F1</td><td>SERDES.Q0P_SCANO1</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>SERDES.Q0P_INTCO</td></tr>
<tr><td>TCELL22:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES126</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES76</td></tr>
<tr><td>TCELL22:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES35</td></tr>
<tr><td>TCELL22:OUT_F6</td><td>SERDES.Q0P_INTDO</td></tr>
<tr><td>TCELL22:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES120</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES103</td></tr>
<tr><td>TCELL22:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES97</td></tr>
<tr><td>TCELL22:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES57</td></tr>
<tr><td>TCELL22:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES90</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES105</td></tr>
<tr><td>TCELL22:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES61</td></tr>
<tr><td>TCELL22:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES68</td></tr>
<tr><td>TCELL22:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES44</td></tr>
<tr><td>TCELL23:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES52</td></tr>
<tr><td>TCELL23:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES104</td></tr>
<tr><td>TCELL23:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES62</td></tr>
<tr><td>TCELL23:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES89</td></tr>
<tr><td>TCELL23:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES54</td></tr>
<tr><td>TCELL23:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES124</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES47</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES77</td></tr>
<tr><td>TCELL23:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES102</td></tr>
<tr><td>TCELL23:OUT_Q1</td><td>SERDES.Q0P_INTAO</td></tr>
<tr><td>TCELL23:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES41</td></tr>
<tr><td>TCELL23:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES31</td></tr>
<tr><td>TCELL23:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES127</td></tr>
<tr><td>TCELL23:OUT_Q5</td><td>SERDES.Q0P_INTBO</td></tr>
<tr><td>TCELL23:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES21</td></tr>
<tr><td>TCELL23:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES23</td></tr>
<tr><td>TCELL24:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES30</td></tr>
<tr><td>TCELL24:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES33</td></tr>
<tr><td>TCELL24:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES24</td></tr>
<tr><td>TCELL24:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES25</td></tr>
<tr><td>TCELL24:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES34</td></tr>
<tr><td>TCELL24:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES51</td></tr>
<tr><td>TCELL24:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES22</td></tr>
<tr><td>TCELL24:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES26</td></tr>
<tr><td>TCELL24:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES32</td></tr>
<tr><td>TCELL24:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES43</td></tr>
<tr><td>TCELL24:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES48</td></tr>
<tr><td>TCELL24:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES49</td></tr>
<tr><td>TCELL24:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES111</td></tr>
<tr><td>TCELL24:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES55</td></tr>
<tr><td>TCELL24:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES66</td></tr>
<tr><td>TCELL24:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES93</td></tr>
<tr><td>TCELL29:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES9</td></tr>
<tr><td>TCELL29:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES10</td></tr>
<tr><td>TCELL29:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES11</td></tr>
<tr><td>TCELL29:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES13</td></tr>
<tr><td>TCELL29:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES14</td></tr>
<tr><td>TCELL29:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES16</td></tr>
<tr><td>TCELL29:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES17</td></tr>
<tr><td>TCELL29:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES22</td></tr>
<tr><td>TCELL29:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES23</td></tr>
<tr><td>TCELL29:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES24</td></tr>
<tr><td>TCELL29:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES25</td></tr>
<tr><td>TCELL29:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES26</td></tr>
<tr><td>TCELL29:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES27</td></tr>
<tr><td>TCELL29:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES28</td></tr>
<tr><td>TCELL29:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES29</td></tr>
<tr><td>TCELL29:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES30</td></tr>
<tr><td>TCELL29:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES31</td></tr>
<tr><td>TCELL29:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES32</td></tr>
<tr><td>TCELL29:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES33</td></tr>
<tr><td>TCELL29:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES59</td></tr>
<tr><td>TCELL29:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES61</td></tr>
<tr><td>TCELL29:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES62</td></tr>
<tr><td>TCELL29:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES63</td></tr>
<tr><td>TCELL29:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES127</td></tr>
<tr><td>TCELL29:IMUX_LSR0</td><td>SERDES.Q0P_MBISTMODE</td></tr>
<tr><td>TCELL29:IMUX_LSR1</td><td>SERDES.Q0P_SCANRSTN</td></tr>
<tr><td>TCELL29:IMUX_CLK0_DELAY</td><td>SERDES.Q0P_SCANCLK</td></tr>
<tr><td>TCELL29:IMUX_CLK1_DELAY</td><td>SERDES.Q0P_MBISTCLK</td></tr>
<tr><td>TCELL29:IMUX_CE0</td><td>SERDES.Q0P_SCANI19</td></tr>
<tr><td>TCELL29:IMUX_CE1</td><td>SERDES.Q0P_SCANI9</td></tr>
<tr><td>TCELL29:IMUX_CE2</td><td>SERDES.Q0P_SCANI10</td></tr>
<tr><td>TCELL29:IMUX_CE3</td><td>SERDES.Q0P_SCANI20</td></tr>
<tr><td>TCELL29:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES20</td></tr>
<tr><td>TCELL29:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES96</td></tr>
<tr><td>TCELL29:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES95</td></tr>
<tr><td>TCELL29:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES125</td></tr>
<tr><td>TCELL29:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES101</td></tr>
<tr><td>TCELL29:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES99</td></tr>
<tr><td>TCELL29:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES80</td></tr>
<tr><td>TCELL29:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES56</td></tr>
<tr><td>TCELL29:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES69</td></tr>
<tr><td>TCELL29:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES78</td></tr>
<tr><td>TCELL29:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES110</td></tr>
<tr><td>TCELL29:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES84</td></tr>
<tr><td>TCELL29:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES73</td></tr>
<tr><td>TCELL29:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES70</td></tr>
<tr><td>TCELL29:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES106</td></tr>
<tr><td>TCELL29:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES87</td></tr>
<tr><td>TCELL30:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES64</td></tr>
<tr><td>TCELL30:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES65</td></tr>
<tr><td>TCELL30:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES66</td></tr>
<tr><td>TCELL30:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES67</td></tr>
<tr><td>TCELL30:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES69</td></tr>
<tr><td>TCELL30:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES71</td></tr>
<tr><td>TCELL30:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES72</td></tr>
<tr><td>TCELL30:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES73</td></tr>
<tr><td>TCELL30:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES74</td></tr>
<tr><td>TCELL30:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES77</td></tr>
<tr><td>TCELL30:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES78</td></tr>
<tr><td>TCELL30:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES79</td></tr>
<tr><td>TCELL30:IMUX_C0</td><td>SERDES.Q0P_HALTGTCLNTCOMPIDEN</td></tr>
<tr><td>TCELL30:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES121</td></tr>
<tr><td>TCELL30:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES80</td></tr>
<tr><td>TCELL30:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES81</td></tr>
<tr><td>TCELL30:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES102</td></tr>
<tr><td>TCELL30:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES95</td></tr>
<tr><td>TCELL30:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES94</td></tr>
<tr><td>TCELL30:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES99</td></tr>
<tr><td>TCELL30:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES103</td></tr>
<tr><td>TCELL30:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES125</td></tr>
<tr><td>TCELL30:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES96</td></tr>
<tr><td>TCELL30:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES126</td></tr>
<tr><td>TCELL30:IMUX_LSR0</td><td>SERDES.Q0P_SCANMODE</td></tr>
<tr><td>TCELL30:IMUX_LSR1</td><td>SERDES.Q0P_MBISTRSTN</td></tr>
<tr><td>TCELL30:IMUX_CE0</td><td>SERDES.Q0P_SCANI24</td></tr>
<tr><td>TCELL30:IMUX_CE1</td><td>SERDES.Q0P_SCANI0</td></tr>
<tr><td>TCELL30:IMUX_CE2</td><td>SERDES.Q0P_SCANI11</td></tr>
<tr><td>TCELL30:IMUX_CE3</td><td>SERDES.Q0P_SCANI17</td></tr>
<tr><td>TCELL30:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES82</td></tr>
<tr><td>TCELL30:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES75</td></tr>
<tr><td>TCELL30:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES109</td></tr>
<tr><td>TCELL30:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES85</td></tr>
<tr><td>TCELL30:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES74</td></tr>
<tr><td>TCELL30:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES71</td></tr>
<tr><td>TCELL30:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES98</td></tr>
<tr><td>TCELL30:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES83</td></tr>
<tr><td>TCELL30:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES79</td></tr>
<tr><td>TCELL30:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES121</td></tr>
<tr><td>TCELL30:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES67</td></tr>
<tr><td>TCELL30:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES100</td></tr>
<tr><td>TCELL30:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES65</td></tr>
<tr><td>TCELL30:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES88</td></tr>
<tr><td>TCELL30:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES72</td></tr>
<tr><td>TCELL30:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES94</td></tr>
<tr><td>TCELL31:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES101</td></tr>
<tr><td>TCELL31:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES86</td></tr>
<tr><td>TCELL31:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES85</td></tr>
<tr><td>TCELL31:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES90</td></tr>
<tr><td>TCELL31:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES92</td></tr>
<tr><td>TCELL31:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES100</td></tr>
<tr><td>TCELL31:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES98</td></tr>
<tr><td>TCELL31:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES122</td></tr>
<tr><td>TCELL31:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES108</td></tr>
<tr><td>TCELL31:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES123</td></tr>
<tr><td>TCELL31:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES124</td></tr>
<tr><td>TCELL31:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES118</td></tr>
<tr><td>TCELL31:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES116</td></tr>
<tr><td>TCELL31:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES115</td></tr>
<tr><td>TCELL31:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES93</td></tr>
<tr><td>TCELL31:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES104</td></tr>
<tr><td>TCELL31:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES84</td></tr>
<tr><td>TCELL31:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES105</td></tr>
<tr><td>TCELL31:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES83</td></tr>
<tr><td>TCELL31:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES107</td></tr>
<tr><td>TCELL31:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES120</td></tr>
<tr><td>TCELL31:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES89</td></tr>
<tr><td>TCELL31:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES87</td></tr>
<tr><td>TCELL31:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES91</td></tr>
<tr><td>TCELL31:IMUX_LSR0</td><td>SERDES.Q0P_RSTN</td></tr>
<tr><td>TCELL31:IMUX_LSR1</td><td>SERDES.Q0P_SCANENA</td></tr>
<tr><td>TCELL31:IMUX_CE0</td><td>SERDES.Q0P_SCANI8</td></tr>
<tr><td>TCELL31:IMUX_CE1</td><td>SERDES.Q0P_SCANI12</td></tr>
<tr><td>TCELL31:IMUX_CE2</td><td>SERDES.Q0P_SCANI18</td></tr>
<tr><td>TCELL31:IMUX_CE3</td><td>SERDES.Q0P_SCANI7</td></tr>
<tr><td>TCELL31:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES64</td></tr>
<tr><td>TCELL31:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES63</td></tr>
<tr><td>TCELL31:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES86</td></tr>
<tr><td>TCELL31:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES92</td></tr>
<tr><td>TCELL31:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES53</td></tr>
<tr><td>TCELL31:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES50</td></tr>
<tr><td>TCELL31:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES28</td></tr>
<tr><td>TCELL31:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES29</td></tr>
<tr><td>TCELL31:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES123</td></tr>
<tr><td>TCELL31:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES59</td></tr>
<tr><td>TCELL31:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES46</td></tr>
<tr><td>TCELL31:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES45</td></tr>
<tr><td>TCELL31:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES27</td></tr>
<tr><td>TCELL31:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES122</td></tr>
<tr><td>TCELL31:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES42</td></tr>
<tr><td>TCELL31:OUT_Q7</td><td>SERDES.Q0P_SCANO22</td></tr>
<tr><td>TCELL32:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES113</td></tr>
<tr><td>TCELL32:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES114</td></tr>
<tr><td>TCELL32:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES88</td></tr>
<tr><td>TCELL32:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES117</td></tr>
<tr><td>TCELL32:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES97</td></tr>
<tr><td>TCELL32:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES112</td></tr>
<tr><td>TCELL32:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES82</td></tr>
<tr><td>TCELL32:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES76</td></tr>
<tr><td>TCELL32:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES109</td></tr>
<tr><td>TCELL32:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES111</td></tr>
<tr><td>TCELL32:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES75</td></tr>
<tr><td>TCELL32:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES110</td></tr>
<tr><td>TCELL32:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES106</td></tr>
<tr><td>TCELL32:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES70</td></tr>
<tr><td>TCELL32:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES60</td></tr>
<tr><td>TCELL32:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES58</td></tr>
<tr><td>TCELL32:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES57</td></tr>
<tr><td>TCELL32:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES56</td></tr>
<tr><td>TCELL32:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES55</td></tr>
<tr><td>TCELL32:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES54</td></tr>
<tr><td>TCELL32:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES53</td></tr>
<tr><td>TCELL32:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES52</td></tr>
<tr><td>TCELL32:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES51</td></tr>
<tr><td>TCELL32:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES50</td></tr>
<tr><td>TCELL32:IMUX_LSR0</td><td>SERDES.Q0P_HOTRSTIN</td></tr>
<tr><td>TCELL32:IMUX_CE0</td><td>SERDES.Q0P_SCANI6</td></tr>
<tr><td>TCELL32:IMUX_CE1</td><td>SERDES.Q0P_SCANI26</td></tr>
<tr><td>TCELL32:IMUX_CE2</td><td>SERDES.Q0P_SCANI25</td></tr>
<tr><td>TCELL32:IMUX_CE3</td><td>SERDES.Q0P_SCANI2</td></tr>
<tr><td>TCELL32:OUT_F0</td><td>SERDES.Q0P_HALMSTWRDY</td></tr>
<tr><td>TCELL32:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES40</td></tr>
<tr><td>TCELL32:OUT_F2</td><td>SERDES.Q0P_SCANO14</td></tr>
<tr><td>TCELL32:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES36</td></tr>
<tr><td>TCELL32:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES38</td></tr>
<tr><td>TCELL32:OUT_F5</td><td>SERDES.Q0P_PWRSTATECHNGINT</td></tr>
<tr><td>TCELL32:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES37</td></tr>
<tr><td>TCELL32:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES116</td></tr>
<tr><td>TCELL32:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES115</td></tr>
<tr><td>TCELL32:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES117</td></tr>
<tr><td>TCELL32:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES114</td></tr>
<tr><td>TCELL32:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES113</td></tr>
<tr><td>TCELL32:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES118</td></tr>
<tr><td>TCELL32:OUT_Q5</td><td>SERDES.Q0P_SCANO19</td></tr>
<tr><td>TCELL32:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES109</td></tr>
<tr><td>TCELL32:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES112</td></tr>
<tr><td>TCELL33:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES49</td></tr>
<tr><td>TCELL33:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES48</td></tr>
<tr><td>TCELL33:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES47</td></tr>
<tr><td>TCELL33:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES46</td></tr>
<tr><td>TCELL33:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES45</td></tr>
<tr><td>TCELL33:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES44</td></tr>
<tr><td>TCELL33:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES43</td></tr>
<tr><td>TCELL33:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES42</td></tr>
<tr><td>TCELL33:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES41</td></tr>
<tr><td>TCELL33:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES40</td></tr>
<tr><td>TCELL33:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES39</td></tr>
<tr><td>TCELL33:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES38</td></tr>
<tr><td>TCELL33:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES37</td></tr>
<tr><td>TCELL33:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES36</td></tr>
<tr><td>TCELL33:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES35</td></tr>
<tr><td>TCELL33:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES34</td></tr>
<tr><td>TCELL33:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES21</td></tr>
<tr><td>TCELL33:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES68</td></tr>
<tr><td>TCELL33:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES20</td></tr>
<tr><td>TCELL33:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES19</td></tr>
<tr><td>TCELL33:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES18</td></tr>
<tr><td>TCELL33:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES15</td></tr>
<tr><td>TCELL33:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES12</td></tr>
<tr><td>TCELL33:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES8</td></tr>
<tr><td>TCELL33:IMUX_CE0</td><td>SERDES.Q0P_SCANI16</td></tr>
<tr><td>TCELL33:IMUX_CE1</td><td>SERDES.Q0P_SCANI14</td></tr>
<tr><td>TCELL33:IMUX_CE2</td><td>SERDES.Q0P_SCANI21</td></tr>
<tr><td>TCELL33:IMUX_CE3</td><td>SERDES.Q0P_SCANI1</td></tr>
<tr><td>TCELL33:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES108</td></tr>
<tr><td>TCELL33:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES110</td></tr>
<tr><td>TCELL33:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES107</td></tr>
<tr><td>TCELL33:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES126</td></tr>
<tr><td>TCELL33:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES125</td></tr>
<tr><td>TCELL33:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES111</td></tr>
<tr><td>TCELL33:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES127</td></tr>
<tr><td>TCELL33:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES119</td></tr>
<tr><td>TCELL33:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES79</td></tr>
<tr><td>TCELL33:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES104</td></tr>
<tr><td>TCELL33:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES102</td></tr>
<tr><td>TCELL33:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES101</td></tr>
<tr><td>TCELL33:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES103</td></tr>
<tr><td>TCELL33:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES76</td></tr>
<tr><td>TCELL33:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES67</td></tr>
<tr><td>TCELL33:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES72</td></tr>
<tr><td>TCELL34:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES7</td></tr>
<tr><td>TCELL34:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES6</td></tr>
<tr><td>TCELL34:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES5</td></tr>
<tr><td>TCELL34:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES4</td></tr>
<tr><td>TCELL34:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES3</td></tr>
<tr><td>TCELL34:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES2</td></tr>
<tr><td>TCELL34:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES1</td></tr>
<tr><td>TCELL34:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES0</td></tr>
<tr><td>TCELL34:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPBVLD7</td></tr>
<tr><td>TCELL34:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPBVLD6</td></tr>
<tr><td>TCELL34:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPBVLD5</td></tr>
<tr><td>TCELL34:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPBVLD4</td></tr>
<tr><td>TCELL34:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPBVLD3</td></tr>
<tr><td>TCELL34:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPBVLD2</td></tr>
<tr><td>TCELL34:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPBVLD1</td></tr>
<tr><td>TCELL34:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPBVLD0</td></tr>
<tr><td>TCELL34:IMUX_C4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID15</td></tr>
<tr><td>TCELL34:IMUX_C5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID14</td></tr>
<tr><td>TCELL34:IMUX_D0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID13</td></tr>
<tr><td>TCELL34:IMUX_D1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID12</td></tr>
<tr><td>TCELL34:IMUX_D2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID11</td></tr>
<tr><td>TCELL34:IMUX_D3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID10</td></tr>
<tr><td>TCELL34:IMUX_D4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID9</td></tr>
<tr><td>TCELL34:IMUX_D5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID8</td></tr>
<tr><td>TCELL34:IMUX_CE0</td><td>SERDES.Q0P_SCANI13</td></tr>
<tr><td>TCELL34:IMUX_CE1</td><td>SERDES.Q0P_SCANI3</td></tr>
<tr><td>TCELL34:IMUX_CE2</td><td>SERDES.Q0P_SCANI15</td></tr>
<tr><td>TCELL34:IMUX_CE3</td><td>SERDES.Q0P_SCANI23</td></tr>
<tr><td>TCELL34:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES75</td></tr>
<tr><td>TCELL34:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES105</td></tr>
<tr><td>TCELL34:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES70</td></tr>
<tr><td>TCELL34:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES74</td></tr>
<tr><td>TCELL34:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES106</td></tr>
<tr><td>TCELL34:OUT_F5</td><td>SERDES.Q0P_SCANO8</td></tr>
<tr><td>TCELL34:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES73</td></tr>
<tr><td>TCELL34:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES71</td></tr>
<tr><td>TCELL34:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES39</td></tr>
<tr><td>TCELL34:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES68</td></tr>
<tr><td>TCELL34:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES91</td></tr>
<tr><td>TCELL34:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES93</td></tr>
<tr><td>TCELL34:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES66</td></tr>
<tr><td>TCELL34:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES90</td></tr>
<tr><td>TCELL34:OUT_Q6</td><td>SERDES.Q0P_SCANO5</td></tr>
<tr><td>TCELL34:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES64</td></tr>
<tr><td>TCELL35:IMUX_A0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID7</td></tr>
<tr><td>TCELL35:IMUX_A1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID6</td></tr>
<tr><td>TCELL35:IMUX_A2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID5</td></tr>
<tr><td>TCELL35:IMUX_A3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID4</td></tr>
<tr><td>TCELL35:IMUX_A4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID3</td></tr>
<tr><td>TCELL35:IMUX_A5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID2</td></tr>
<tr><td>TCELL35:IMUX_B0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID1</td></tr>
<tr><td>TCELL35:IMUX_B1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID0</td></tr>
<tr><td>TCELL35:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES106</td></tr>
<tr><td>TCELL35:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES105</td></tr>
<tr><td>TCELL35:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES104</td></tr>
<tr><td>TCELL35:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES98</td></tr>
<tr><td>TCELL35:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES97</td></tr>
<tr><td>TCELL35:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES96</td></tr>
<tr><td>TCELL35:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES94</td></tr>
<tr><td>TCELL35:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES93</td></tr>
<tr><td>TCELL35:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES92</td></tr>
<tr><td>TCELL35:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES91</td></tr>
<tr><td>TCELL35:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES90</td></tr>
<tr><td>TCELL35:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES89</td></tr>
<tr><td>TCELL35:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES88</td></tr>
<tr><td>TCELL35:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES87</td></tr>
<tr><td>TCELL35:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES85</td></tr>
<tr><td>TCELL35:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES121</td></tr>
<tr><td>TCELL35:IMUX_CE0</td><td>SERDES.Q0P_SCANI22</td></tr>
<tr><td>TCELL35:IMUX_CE1</td><td>SERDES.Q0P_SCANI4</td></tr>
<tr><td>TCELL35:IMUX_CE2</td><td>SERDES.Q0P_SCANI5</td></tr>
<tr><td>TCELL35:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES94</td></tr>
<tr><td>TCELL35:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES92</td></tr>
<tr><td>TCELL35:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES69</td></tr>
<tr><td>TCELL35:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES65</td></tr>
<tr><td>TCELL35:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES95</td></tr>
<tr><td>TCELL35:OUT_F5</td><td>SERDES.Q0P_MSIVECCNT1</td></tr>
<tr><td>TCELL35:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES89</td></tr>
<tr><td>TCELL35:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES88</td></tr>
<tr><td>TCELL35:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES77</td></tr>
<tr><td>TCELL35:OUT_Q1</td><td>SERDES.Q0P_MSIVECCNT2</td></tr>
<tr><td>TCELL35:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES78</td></tr>
<tr><td>TCELL35:OUT_Q3</td><td>SERDES.Q0P_MSIVECCNT0</td></tr>
<tr><td>TCELL35:OUT_Q4</td><td>SERDES.Q0P_SCANO7</td></tr>
<tr><td>TCELL35:OUT_Q5</td><td>SERDES.Q0P_INTACK</td></tr>
<tr><td>TCELL35:OUT_Q6</td><td>SERDES.Q0P_MSIEN</td></tr>
<tr><td>TCELL35:OUT_Q7</td><td>SERDES.Q0P_SCANO9</td></tr>
<tr><td>TCELL36:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES84</td></tr>
<tr><td>TCELL36:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES80</td></tr>
<tr><td>TCELL36:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES79</td></tr>
<tr><td>TCELL36:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES78</td></tr>
<tr><td>TCELL36:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES77</td></tr>
<tr><td>TCELL36:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES76</td></tr>
<tr><td>TCELL36:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES75</td></tr>
<tr><td>TCELL36:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES74</td></tr>
<tr><td>TCELL36:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES99</td></tr>
<tr><td>TCELL36:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES86</td></tr>
<tr><td>TCELL36:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES73</td></tr>
<tr><td>TCELL36:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES72</td></tr>
<tr><td>TCELL36:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES71</td></tr>
<tr><td>TCELL36:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES70</td></tr>
<tr><td>TCELL36:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES69</td></tr>
<tr><td>TCELL36:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES68</td></tr>
<tr><td>TCELL36:OUT_F2</td><td>SERDES.Q0P_HALMSTRBVLD4</td></tr>
<tr><td>TCELL36:OUT_F3</td><td>SERDES.Q0P_HALMSTRBVLD3</td></tr>
<tr><td>TCELL36:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES85</td></tr>
<tr><td>TCELL36:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES120</td></tr>
<tr><td>TCELL36:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES84</td></tr>
<tr><td>TCELL36:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES87</td></tr>
<tr><td>TCELL36:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES86</td></tr>
<tr><td>TCELL36:OUT_Q3</td><td>SERDES.Q0P_HALMSTRBVLD1</td></tr>
<tr><td>TCELL36:OUT_Q4</td><td>SERDES.Q0P_HALMSTRBVLD7</td></tr>
<tr><td>TCELL36:OUT_Q5</td><td>SERDES.Q0P_HALMSTRBVLD6</td></tr>
<tr><td>TCELL36:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPVLD</td></tr>
<tr><td>TCELL36:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPSOP</td></tr>
<tr><td>TCELL37:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES82</td></tr>
<tr><td>TCELL37:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES67</td></tr>
<tr><td>TCELL37:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES66</td></tr>
<tr><td>TCELL37:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES65</td></tr>
<tr><td>TCELL37:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES64</td></tr>
<tr><td>TCELL37:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES63</td></tr>
<tr><td>TCELL37:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES62</td></tr>
<tr><td>TCELL37:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES83</td></tr>
<tr><td>TCELL37:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES61</td></tr>
<tr><td>TCELL37:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES60</td></tr>
<tr><td>TCELL37:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES95</td></tr>
<tr><td>TCELL37:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES59</td></tr>
<tr><td>TCELL37:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES58</td></tr>
<tr><td>TCELL37:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES57</td></tr>
<tr><td>TCELL37:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES56</td></tr>
<tr><td>TCELL37:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES55</td></tr>
<tr><td>TCELL37:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES54</td></tr>
<tr><td>TCELL37:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES53</td></tr>
<tr><td>TCELL37:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES52</td></tr>
<tr><td>TCELL37:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES100</td></tr>
<tr><td>TCELL37:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES51</td></tr>
<tr><td>TCELL37:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES50</td></tr>
<tr><td>TCELL37:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES49</td></tr>
<tr><td>TCELL37:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES48</td></tr>
<tr><td>TCELL37:OUT_F0</td><td>SERDES.Q0P_HALMSTRBVLD0</td></tr>
<tr><td>TCELL37:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES0</td></tr>
<tr><td>TCELL37:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES83</td></tr>
<tr><td>TCELL37:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPEOP</td></tr>
<tr><td>TCELL37:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES1</td></tr>
<tr><td>TCELL37:OUT_F5</td><td>SERDES.Q0P_HALMSTRBVLD5</td></tr>
<tr><td>TCELL37:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES80</td></tr>
<tr><td>TCELL37:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES100</td></tr>
<tr><td>TCELL37:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES2</td></tr>
<tr><td>TCELL37:OUT_Q1</td><td>SERDES.Q0P_SCANO6</td></tr>
<tr><td>TCELL37:OUT_Q2</td><td>SERDES.Q0P_HALMSTRBVLD2</td></tr>
<tr><td>TCELL37:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES81</td></tr>
<tr><td>TCELL37:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES99</td></tr>
<tr><td>TCELL37:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES30</td></tr>
<tr><td>TCELL37:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES96</td></tr>
<tr><td>TCELL37:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES38</td></tr>
<tr><td>TCELL38:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES81</td></tr>
<tr><td>TCELL38:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES101</td></tr>
<tr><td>TCELL38:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES47</td></tr>
<tr><td>TCELL38:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES46</td></tr>
<tr><td>TCELL38:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES45</td></tr>
<tr><td>TCELL38:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES44</td></tr>
<tr><td>TCELL38:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES43</td></tr>
<tr><td>TCELL38:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES42</td></tr>
<tr><td>TCELL38:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES41</td></tr>
<tr><td>TCELL38:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES40</td></tr>
<tr><td>TCELL38:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES39</td></tr>
<tr><td>TCELL38:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES38</td></tr>
<tr><td>TCELL38:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES37</td></tr>
<tr><td>TCELL38:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES102</td></tr>
<tr><td>TCELL38:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES103</td></tr>
<tr><td>TCELL38:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES36</td></tr>
<tr><td>TCELL38:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES35</td></tr>
<tr><td>TCELL38:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES34</td></tr>
<tr><td>TCELL38:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES33</td></tr>
<tr><td>TCELL38:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES32</td></tr>
<tr><td>TCELL38:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES31</td></tr>
<tr><td>TCELL38:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES30</td></tr>
<tr><td>TCELL38:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES29</td></tr>
<tr><td>TCELL38:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES28</td></tr>
<tr><td>TCELL38:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES97</td></tr>
<tr><td>TCELL38:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES98</td></tr>
<tr><td>TCELL38:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES82</td></tr>
<tr><td>TCELL38:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES32</td></tr>
<tr><td>TCELL38:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES55</td></tr>
<tr><td>TCELL38:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES37</td></tr>
<tr><td>TCELL38:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES123</td></tr>
<tr><td>TCELL38:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES33</td></tr>
<tr><td>TCELL38:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES11</td></tr>
<tr><td>TCELL38:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES3</td></tr>
<tr><td>TCELL38:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES5</td></tr>
<tr><td>TCELL38:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES34</td></tr>
<tr><td>TCELL38:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES48</td></tr>
<tr><td>TCELL38:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES122</td></tr>
<tr><td>TCELL38:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES4</td></tr>
<tr><td>TCELL38:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES14</td></tr>
<tr><td>TCELL39:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES27</td></tr>
<tr><td>TCELL39:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES26</td></tr>
<tr><td>TCELL39:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES25</td></tr>
<tr><td>TCELL39:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES24</td></tr>
<tr><td>TCELL39:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES23</td></tr>
<tr><td>TCELL39:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES22</td></tr>
<tr><td>TCELL39:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES21</td></tr>
<tr><td>TCELL39:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES20</td></tr>
<tr><td>TCELL39:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES19</td></tr>
<tr><td>TCELL39:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES18</td></tr>
<tr><td>TCELL39:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES17</td></tr>
<tr><td>TCELL39:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES16</td></tr>
<tr><td>TCELL39:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES15</td></tr>
<tr><td>TCELL39:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES14</td></tr>
<tr><td>TCELL39:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES13</td></tr>
<tr><td>TCELL39:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES12</td></tr>
<tr><td>TCELL39:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES6</td></tr>
<tr><td>TCELL39:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES121</td></tr>
<tr><td>TCELL39:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES63</td></tr>
<tr><td>TCELL39:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES60</td></tr>
<tr><td>TCELL39:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES50</td></tr>
<tr><td>TCELL39:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES51</td></tr>
<tr><td>TCELL39:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES59</td></tr>
<tr><td>TCELL39:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES36</td></tr>
<tr><td>TCELL39:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES47</td></tr>
<tr><td>TCELL39:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES35</td></tr>
<tr><td>TCELL39:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES15</td></tr>
<tr><td>TCELL39:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES13</td></tr>
<tr><td>TCELL40:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES11</td></tr>
<tr><td>TCELL40:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES10</td></tr>
<tr><td>TCELL40:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES9</td></tr>
<tr><td>TCELL40:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES8</td></tr>
<tr><td>TCELL40:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES7</td></tr>
<tr><td>TCELL40:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES6</td></tr>
<tr><td>TCELL40:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES5</td></tr>
<tr><td>TCELL40:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES4</td></tr>
<tr><td>TCELL40:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES3</td></tr>
<tr><td>TCELL40:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES2</td></tr>
<tr><td>TCELL40:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES1</td></tr>
<tr><td>TCELL40:IMUX_B5</td><td>SERDES.Q0P_HALTGTACK</td></tr>
<tr><td>TCELL40:IMUX_C0</td><td>SERDES.Q0P_HALTGTWRDY</td></tr>
<tr><td>TCELL40:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES0</td></tr>
<tr><td>TCELL40:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES124</td></tr>
<tr><td>TCELL40:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES123</td></tr>
<tr><td>TCELL40:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES125</td></tr>
<tr><td>TCELL40:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES122</td></tr>
<tr><td>TCELL40:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES121</td></tr>
<tr><td>TCELL40:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES120</td></tr>
<tr><td>TCELL40:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES120</td></tr>
<tr><td>TCELL40:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES119</td></tr>
<tr><td>TCELL40:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES118</td></tr>
<tr><td>TCELL40:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES117</td></tr>
<tr><td>TCELL40:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES31</td></tr>
<tr><td>TCELL40:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES17</td></tr>
<tr><td>TCELL40:OUT_F2</td><td>SERDES.Q0P_MAXREADREQSIZE1</td></tr>
<tr><td>TCELL40:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES53</td></tr>
<tr><td>TCELL40:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES49</td></tr>
<tr><td>TCELL40:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES61</td></tr>
<tr><td>TCELL40:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES46</td></tr>
<tr><td>TCELL40:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES45</td></tr>
<tr><td>TCELL40:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES58</td></tr>
<tr><td>TCELL40:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES40</td></tr>
<tr><td>TCELL40:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES20</td></tr>
<tr><td>TCELL40:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES44</td></tr>
<tr><td>TCELL40:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES8</td></tr>
<tr><td>TCELL40:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES23</td></tr>
<tr><td>TCELL40:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES54</td></tr>
<tr><td>TCELL40:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES56</td></tr>
<tr><td>TCELL41:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES116</td></tr>
<tr><td>TCELL41:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES113</td></tr>
<tr><td>TCELL41:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES112</td></tr>
<tr><td>TCELL41:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES111</td></tr>
<tr><td>TCELL41:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES109</td></tr>
<tr><td>TCELL41:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES108</td></tr>
<tr><td>TCELL41:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES114</td></tr>
<tr><td>TCELL41:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES106</td></tr>
<tr><td>TCELL41:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES105</td></tr>
<tr><td>TCELL41:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES104</td></tr>
<tr><td>TCELL41:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES103</td></tr>
<tr><td>TCELL41:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES102</td></tr>
<tr><td>TCELL41:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES126</td></tr>
<tr><td>TCELL41:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES107</td></tr>
<tr><td>TCELL41:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES115</td></tr>
<tr><td>TCELL41:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES110</td></tr>
<tr><td>TCELL41:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES101</td></tr>
<tr><td>TCELL41:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES100</td></tr>
<tr><td>TCELL41:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES99</td></tr>
<tr><td>TCELL41:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES98</td></tr>
<tr><td>TCELL41:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES97</td></tr>
<tr><td>TCELL41:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES96</td></tr>
<tr><td>TCELL41:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES95</td></tr>
<tr><td>TCELL41:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES94</td></tr>
<tr><td>TCELL41:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES52</td></tr>
<tr><td>TCELL41:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES9</td></tr>
<tr><td>TCELL41:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES10</td></tr>
<tr><td>TCELL41:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES43</td></tr>
<tr><td>TCELL41:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES7</td></tr>
<tr><td>TCELL41:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES29</td></tr>
<tr><td>TCELL41:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES12</td></tr>
<tr><td>TCELL41:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES41</td></tr>
<tr><td>TCELL41:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES16</td></tr>
<tr><td>TCELL41:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES62</td></tr>
<tr><td>TCELL41:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES57</td></tr>
<tr><td>TCELL41:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES42</td></tr>
<tr><td>TCELL41:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES22</td></tr>
<tr><td>TCELL41:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES19</td></tr>
<tr><td>TCELL41:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES39</td></tr>
<tr><td>TCELL41:OUT_Q7</td><td>SERDES.Q0P_RCBSTS</td></tr>
<tr><td>TCELL42:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES93</td></tr>
<tr><td>TCELL42:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES92</td></tr>
<tr><td>TCELL42:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES91</td></tr>
<tr><td>TCELL42:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES90</td></tr>
<tr><td>TCELL42:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES89</td></tr>
<tr><td>TCELL42:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES88</td></tr>
<tr><td>TCELL42:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES87</td></tr>
<tr><td>TCELL42:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES85</td></tr>
<tr><td>TCELL42:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES84</td></tr>
<tr><td>TCELL42:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPERR</td></tr>
<tr><td>TCELL42:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPVLD</td></tr>
<tr><td>TCELL42:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPSOP</td></tr>
<tr><td>TCELL42:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES83</td></tr>
<tr><td>TCELL42:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES82</td></tr>
<tr><td>TCELL42:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES81</td></tr>
<tr><td>TCELL42:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES79</td></tr>
<tr><td>TCELL42:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES28</td></tr>
<tr><td>TCELL42:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES26</td></tr>
<tr><td>TCELL42:OUT_F4</td><td>SERDES.Q0P_MSIXMASK</td></tr>
<tr><td>TCELL42:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES27</td></tr>
<tr><td>TCELL42:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES25</td></tr>
<tr><td>TCELL42:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES24</td></tr>
<tr><td>TCELL42:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES18</td></tr>
<tr><td>TCELL42:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES21</td></tr>
<tr><td>TCELL42:OUT_Q4</td><td>SERDES.Q0P_FTLERROUT</td></tr>
<tr><td>TCELL42:OUT_Q5</td><td>SERDES.Q0P_MAXREADREQSIZE2</td></tr>
<tr><td>TCELL42:OUT_Q6</td><td>SERDES.Q0P_TPHSTMODE2</td></tr>
<tr><td>TCELL42:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS2</td></tr>
<tr><td>TCELL43:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPEOP</td></tr>
<tr><td>TCELL43:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES75</td></tr>
<tr><td>TCELL43:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES74</td></tr>
<tr><td>TCELL43:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES72</td></tr>
<tr><td>TCELL43:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES127</td></tr>
<tr><td>TCELL43:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQ</td></tr>
<tr><td>TCELL43:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES71</td></tr>
<tr><td>TCELL43:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES77</td></tr>
<tr><td>TCELL43:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES80</td></tr>
<tr><td>TCELL43:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES70</td></tr>
<tr><td>TCELL43:IMUX_B4</td><td>SERDES.Q0P_HALTGTNPREJ</td></tr>
<tr><td>TCELL43:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES76</td></tr>
<tr><td>TCELL43:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES64</td></tr>
<tr><td>TCELL43:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES65</td></tr>
<tr><td>TCELL43:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES78</td></tr>
<tr><td>TCELL43:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES63</td></tr>
<tr><td>TCELL43:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES62</td></tr>
<tr><td>TCELL43:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES66</td></tr>
<tr><td>TCELL43:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES57</td></tr>
<tr><td>TCELL43:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES58</td></tr>
<tr><td>TCELL43:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES60</td></tr>
<tr><td>TCELL43:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES61</td></tr>
<tr><td>TCELL43:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES69</td></tr>
<tr><td>TCELL43:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES68</td></tr>
<tr><td>TCELL43:OUT_F1</td><td>SERDES.Q0P_FUNCPWRSTATE1</td></tr>
<tr><td>TCELL43:OUT_F2</td><td>SERDES.Q0P_TPHSTMODE0</td></tr>
<tr><td>TCELL43:OUT_F3</td><td>SERDES.Q0P_FUNCPWRSTATE0</td></tr>
<tr><td>TCELL43:OUT_F5</td><td>SERDES.Q0P_CORERROUT</td></tr>
<tr><td>TCELL43:OUT_F6</td><td>SERDES.Q0P_FUNCSTS1</td></tr>
<tr><td>TCELL43:OUT_F7</td><td>SERDES.Q0P_NFTLERROUT</td></tr>
<tr><td>TCELL43:OUT_Q0</td><td>SERDES.Q0P_FUNCPWRSTATE2</td></tr>
<tr><td>TCELL43:OUT_Q1</td><td>SERDES.Q0P_HALMSTREJ</td></tr>
<tr><td>TCELL43:OUT_Q2</td><td>SERDES.Q0P_SCANO10</td></tr>
<tr><td>TCELL43:OUT_Q3</td><td>SERDES.Q0P_FUNCSTS0</td></tr>
<tr><td>TCELL43:OUT_Q4</td><td>SERDES.Q0P_HALMSTACK</td></tr>
<tr><td>TCELL43:OUT_Q5</td><td>SERDES.Q0P_MSIXEN</td></tr>
<tr><td>TCELL43:OUT_Q6</td><td>SERDES.Q0P_MAXREADREQSIZE0</td></tr>
<tr><td>TCELL43:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS3</td></tr>
<tr><td>TCELL44:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES59</td></tr>
<tr><td>TCELL44:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES56</td></tr>
<tr><td>TCELL44:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES73</td></tr>
<tr><td>TCELL44:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES54</td></tr>
<tr><td>TCELL44:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES55</td></tr>
<tr><td>TCELL44:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES67</td></tr>
<tr><td>TCELL44:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES53</td></tr>
<tr><td>TCELL44:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES50</td></tr>
<tr><td>TCELL44:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES46</td></tr>
<tr><td>TCELL44:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES47</td></tr>
<tr><td>TCELL44:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES51</td></tr>
<tr><td>TCELL44:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES52</td></tr>
<tr><td>TCELL44:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES49</td></tr>
<tr><td>TCELL44:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES48</td></tr>
<tr><td>TCELL44:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES45</td></tr>
<tr><td>TCELL44:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES43</td></tr>
<tr><td>TCELL44:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES42</td></tr>
<tr><td>TCELL44:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES44</td></tr>
<tr><td>TCELL44:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES40</td></tr>
<tr><td>TCELL44:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES7</td></tr>
<tr><td>TCELL44:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES39</td></tr>
<tr><td>TCELL44:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES23</td></tr>
<tr><td>TCELL44:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES37</td></tr>
<tr><td>TCELL44:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES41</td></tr>
<tr><td>TCELL44:OUT_F0</td><td>SERDES.Q0P_TPHSTMODE1</td></tr>
<tr><td>TCELL44:OUT_F1</td><td>SERDES.Q0P_HALMSTTAG2</td></tr>
<tr><td>TCELL44:OUT_F2</td><td>SERDES.Q0P_LCLINT</td></tr>
<tr><td>TCELL44:OUT_F3</td><td>SERDES.Q0P_HALMSTTAG1</td></tr>
<tr><td>TCELL44:OUT_F4</td><td>SERDES.Q0P_HALMSTTAG3</td></tr>
<tr><td>TCELL44:OUT_F5</td><td>SERDES.Q0P_HALMSTTAG4</td></tr>
<tr><td>TCELL44:OUT_F6</td><td>SERDES.Q0P_HALMSTTAG0</td></tr>
<tr><td>TCELL44:OUT_F7</td><td>SERDES.Q0P_MSIMSGABRT</td></tr>
<tr><td>TCELL44:OUT_Q0</td><td>SERDES.Q0P_TPHREQENABLE</td></tr>
<tr><td>TCELL44:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT5</td></tr>
<tr><td>TCELL44:OUT_Q2</td><td>SERDES.Q0P_MSIMSGSENT</td></tr>
<tr><td>TCELL44:OUT_Q3</td><td>SERDES.Q0P_DBGDATOUT7</td></tr>
<tr><td>TCELL44:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT8</td></tr>
<tr><td>TCELL44:OUT_Q5</td><td>SERDES.Q0P_SCANO12</td></tr>
<tr><td>TCELL44:OUT_Q6</td><td>SERDES.Q0P_DBGDATOUT12</td></tr>
<tr><td>TCELL44:OUT_Q7</td><td>SERDES.Q0P_DBGDATOUT6</td></tr>
<tr><td>TCELL45:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES38</td></tr>
<tr><td>TCELL45:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES20</td></tr>
<tr><td>TCELL45:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES36</td></tr>
<tr><td>TCELL45:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES9</td></tr>
<tr><td>TCELL45:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES19</td></tr>
<tr><td>TCELL45:IMUX_A5</td><td>SERDES.Q0P_HALMSTWBVLD1</td></tr>
<tr><td>TCELL45:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES8</td></tr>
<tr><td>TCELL45:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES17</td></tr>
<tr><td>TCELL45:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES21</td></tr>
<tr><td>TCELL45:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES22</td></tr>
<tr><td>TCELL45:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES12</td></tr>
<tr><td>TCELL45:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD2</td></tr>
<tr><td>TCELL45:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES34</td></tr>
<tr><td>TCELL45:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES1</td></tr>
<tr><td>TCELL45:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES10</td></tr>
<tr><td>TCELL45:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES11</td></tr>
<tr><td>TCELL45:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES16</td></tr>
<tr><td>TCELL45:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES35</td></tr>
<tr><td>TCELL45:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES6</td></tr>
<tr><td>TCELL45:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES5</td></tr>
<tr><td>TCELL45:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES18</td></tr>
<tr><td>TCELL45:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES4</td></tr>
<tr><td>TCELL45:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES3</td></tr>
<tr><td>TCELL45:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES2</td></tr>
<tr><td>TCELL45:OUT_F0</td><td>SERDES.Q0P_SCANO4</td></tr>
<tr><td>TCELL45:OUT_F1</td><td>SERDES.Q0P_DBGDATOUT14</td></tr>
<tr><td>TCELL45:OUT_F2</td><td>SERDES.Q0P_DBGDATOUT4</td></tr>
<tr><td>TCELL45:OUT_F3</td><td>SERDES.Q0P_DBGDATOUT9</td></tr>
<tr><td>TCELL45:OUT_F4</td><td>SERDES.Q0P_DBGDATOUT0</td></tr>
<tr><td>TCELL45:OUT_F5</td><td>SERDES.Q0P_DBGDATOUT2</td></tr>
<tr><td>TCELL45:OUT_F6</td><td>SERDES.Q0P_DBGDATOUT13</td></tr>
<tr><td>TCELL45:OUT_F7</td><td>SERDES.Q0P_DBGDATOUT1</td></tr>
<tr><td>TCELL45:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES124</td></tr>
<tr><td>TCELL45:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT3</td></tr>
<tr><td>TCELL45:OUT_Q2</td><td>SERDES.Q0P_DBGDATOUT11</td></tr>
<tr><td>TCELL45:OUT_Q3</td><td>SERDES.Q0P_LTSSMSTATE5</td></tr>
<tr><td>TCELL45:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT10</td></tr>
<tr><td>TCELL45:OUT_Q5</td><td>SERDES.Q0P_DBGDATOUT15</td></tr>
<tr><td>TCELL45:OUT_Q6</td><td>SERDES.Q0P_LNKSTS0</td></tr>
<tr><td>TCELL45:OUT_Q7</td><td>SERDES.Q0P_LTSSMSTATE0</td></tr>
<tr><td>TCELL46:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES15</td></tr>
<tr><td>TCELL46:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES33</td></tr>
<tr><td>TCELL46:IMUX_A2</td><td>SERDES.Q0P_HALMSTWEOP</td></tr>
<tr><td>TCELL46:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES32</td></tr>
<tr><td>TCELL46:IMUX_A4</td><td>SERDES.Q0P_HALMSTWBVLD0</td></tr>
<tr><td>TCELL46:IMUX_A5</td><td>SERDES.Q0P_HALMSTWDATVLD</td></tr>
<tr><td>TCELL46:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES0</td></tr>
<tr><td>TCELL46:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES31</td></tr>
<tr><td>TCELL46:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES14</td></tr>
<tr><td>TCELL46:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES13</td></tr>
<tr><td>TCELL46:IMUX_B4</td><td>SERDES.Q0P_HALMSTWERR</td></tr>
<tr><td>TCELL46:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD6</td></tr>
<tr><td>TCELL46:IMUX_C0</td><td>SERDES.Q0P_HALMSTWBVLD7</td></tr>
<tr><td>TCELL46:IMUX_C1</td><td>SERDES.Q0P_HALMSTWBVLD3</td></tr>
<tr><td>TCELL46:IMUX_C2</td><td>SERDES.Q0P_HALMSTWBVLD4</td></tr>
<tr><td>TCELL46:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES25</td></tr>
<tr><td>TCELL46:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES28</td></tr>
<tr><td>TCELL46:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES30</td></tr>
<tr><td>TCELL46:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES29</td></tr>
<tr><td>TCELL46:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES27</td></tr>
<tr><td>TCELL46:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES24</td></tr>
<tr><td>TCELL46:IMUX_D3</td><td>SERDES.Q0P_HALMSTWBVLD5</td></tr>
<tr><td>TCELL46:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES26</td></tr>
<tr><td>TCELL46:IMUX_D5</td><td>SERDES.Q0P_INTAI</td></tr>
<tr><td>TCELL46:OUT_F0</td><td>SERDES.Q0P_LTSSMSTATE4</td></tr>
<tr><td>TCELL46:OUT_F1</td><td>SERDES.Q0P_LTSSMSTATE1</td></tr>
<tr><td>TCELL46:OUT_F2</td><td>SERDES.Q0P_SCANO3</td></tr>
<tr><td>TCELL46:OUT_F3</td><td>SERDES.Q0P_LTSSMSTATE2</td></tr>
<tr><td>TCELL46:OUT_F4</td><td>SERDES.Q0P_HALMSTRERR</td></tr>
<tr><td>TCELL46:OUT_F5</td><td>SERDES.Q0P_SCANO13</td></tr>
<tr><td>TCELL46:OUT_F6</td><td>SERDES.Q0P_LTSSMSTATE3</td></tr>
<tr><td>TCELL46:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE3</td></tr>
<tr><td>TCELL46:OUT_Q0</td><td>SERDES.Q0P_SCANO17</td></tr>
<tr><td>TCELL46:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES118</td></tr>
<tr><td>TCELL46:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES119</td></tr>
<tr><td>TCELL46:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES117</td></tr>
<tr><td>TCELL46:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES116</td></tr>
<tr><td>TCELL46:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES114</td></tr>
<tr><td>TCELL46:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES113</td></tr>
<tr><td>TCELL46:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES115</td></tr>
<tr><td>TCELL47:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQATTR0</td></tr>
<tr><td>TCELL47:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQATTR1</td></tr>
<tr><td>TCELL47:IMUX_A2</td><td>SERDES.Q0P_HALMSTCOMPRDY</td></tr>
<tr><td>TCELL47:IMUX_A3</td><td>SERDES.Q0P_MSIATTRIN2</td></tr>
<tr><td>TCELL47:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES86</td></tr>
<tr><td>TCELL47:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES108</td></tr>
<tr><td>TCELL47:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES110</td></tr>
<tr><td>TCELL47:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES112</td></tr>
<tr><td>TCELL47:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES113</td></tr>
<tr><td>TCELL47:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES116</td></tr>
<tr><td>TCELL47:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES118</td></tr>
<tr><td>TCELL47:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES124</td></tr>
<tr><td>TCELL47:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES126</td></tr>
<tr><td>TCELL47:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES119</td></tr>
<tr><td>TCELL47:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES127</td></tr>
<tr><td>TCELL47:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES125</td></tr>
<tr><td>TCELL47:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES123</td></tr>
<tr><td>TCELL47:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES122</td></tr>
<tr><td>TCELL47:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES119</td></tr>
<tr><td>TCELL47:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES117</td></tr>
<tr><td>TCELL47:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES115</td></tr>
<tr><td>TCELL47:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES114</td></tr>
<tr><td>TCELL47:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES111</td></tr>
<tr><td>TCELL47:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES109</td></tr>
<tr><td>TCELL47:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES108</td></tr>
<tr><td>TCELL47:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES112</td></tr>
<tr><td>TCELL47:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES107</td></tr>
<tr><td>TCELL47:OUT_F3</td><td>SERDES.Q0P_NEGLNKWIDTH0</td></tr>
<tr><td>TCELL47:OUT_F4</td><td>SERDES.Q0P_LNKSTS1</td></tr>
<tr><td>TCELL47:OUT_F5</td><td>SERDES.Q0P_NEGLNKWIDTH1</td></tr>
<tr><td>TCELL47:OUT_F6</td><td>SERDES.Q0P_MAXPYLDSIZE0</td></tr>
<tr><td>TCELL47:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE2</td></tr>
<tr><td>TCELL47:OUT_Q0</td><td>SERDES.Q0P_MAXPYLDSIZE2</td></tr>
<tr><td>TCELL47:OUT_Q1</td><td>SERDES.Q0P_LNKDWNRSTOUT</td></tr>
<tr><td>TCELL47:OUT_Q2</td><td>SERDES.Q0P_NEGSPEED</td></tr>
<tr><td>TCELL47:OUT_Q3</td><td>SERDES.Q0P_LNKPWRSTATE1</td></tr>
<tr><td>TCELL47:OUT_Q4</td><td>SERDES.Q0P_SCANO0</td></tr>
<tr><td>TCELL47:OUT_Q5</td><td>SERDES.Q0P_SCANO16</td></tr>
<tr><td>TCELL47:OUT_Q6</td><td>SERDES.Q0P_SCANO15</td></tr>
<tr><td>TCELL47:OUT_Q7</td><td>SERDES.Q0P_MAXPYLDSIZE1</td></tr>
<tr><td>TCELL48:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES107</td></tr>
<tr><td>TCELL48:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQATTR2</td></tr>
<tr><td>TCELL48:IMUX_A4</td><td>SERDES.Q0P_MSIXATTRIN2</td></tr>
<tr><td>TCELL48:IMUX_A5</td><td>SERDES.Q0P_CORERRIN</td></tr>
<tr><td>TCELL48:IMUX_A6</td><td>SERDES.Q0P_PWRSTATECHNGACK</td></tr>
<tr><td>TCELL48:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGDAT10</td></tr>
<tr><td>TCELL48:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT27</td></tr>
<tr><td>TCELL48:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT30</td></tr>
<tr><td>TCELL48:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT28</td></tr>
<tr><td>TCELL48:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT23</td></tr>
<tr><td>TCELL48:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGDAT4</td></tr>
<tr><td>TCELL48:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGDAT18</td></tr>
<tr><td>TCELL48:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGDAT21</td></tr>
<tr><td>TCELL48:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGDAT29</td></tr>
<tr><td>TCELL48:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGDAT11</td></tr>
<tr><td>TCELL48:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGDAT20</td></tr>
<tr><td>TCELL48:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGDAT22</td></tr>
<tr><td>TCELL48:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGDAT31</td></tr>
<tr><td>TCELL48:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGDAT24</td></tr>
<tr><td>TCELL48:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGDAT25</td></tr>
<tr><td>TCELL48:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGDAT17</td></tr>
<tr><td>TCELL48:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGDAT16</td></tr>
<tr><td>TCELL48:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGDAT15</td></tr>
<tr><td>TCELL48:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGDAT26</td></tr>
<tr><td>TCELL48:OUT_F2</td><td>SERDES.Q0P_SCANO24</td></tr>
<tr><td>TCELL48:OUT_F3</td><td>SERDES.Q0P_LNKPWRSTATE0</td></tr>
<tr><td>TCELL48:OUT_F4</td><td>SERDES.Q0P_MSIXMSGSENT</td></tr>
<tr><td>TCELL48:OUT_F5</td><td>SERDES.Q0P_HOTRSTOUT</td></tr>
<tr><td>TCELL48:OUT_F6</td><td>SERDES.Q0P_SCANO23</td></tr>
<tr><td>TCELL49:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGDAT19</td></tr>
<tr><td>TCELL49:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGDAT14</td></tr>
<tr><td>TCELL49:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGDAT13</td></tr>
<tr><td>TCELL49:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGDAT1</td></tr>
<tr><td>TCELL49:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGDAT0</td></tr>
<tr><td>TCELL49:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGDAT12</td></tr>
<tr><td>TCELL49:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT6</td></tr>
<tr><td>TCELL49:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT2</td></tr>
<tr><td>TCELL49:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT7</td></tr>
<tr><td>TCELL49:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT5</td></tr>
<tr><td>TCELL49:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGDAT3</td></tr>
<tr><td>TCELL49:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGDAT9</td></tr>
<tr><td>TCELL49:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGDAT8</td></tr>
<tr><td>TCELL49:IMUX_C3</td><td>SERDES.Q0P_INTBI</td></tr>
<tr><td>TCELL49:IMUX_C4</td><td>SERDES.Q0P_INTCI</td></tr>
<tr><td>TCELL49:IMUX_C5</td><td>SERDES.Q0P_INTDI</td></tr>
<tr><td>TCELL49:IMUX_C6</td><td>SERDES.Q0P_INTPENDSTS</td></tr>
<tr><td>TCELL49:IMUX_C7</td><td>SERDES.Q0P_HALMSTREQTPHPRESENT</td></tr>
<tr><td>TCELL49:IMUX_D2</td><td>SERDES.Q0P_MSIXATTRIN1</td></tr>
<tr><td>TCELL49:IMUX_D3</td><td>SERDES.Q0P_MSIXATTRIN0</td></tr>
<tr><td>TCELL49:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQTPHTYPE1</td></tr>
<tr><td>TCELL49:IMUX_D5</td><td>SERDES.Q0P_MSIXREQTPHTYPE1</td></tr>
<tr><td>TCELL49:IMUX_D6</td><td>SERDES.Q0P_HALMSTREQTPHTYPE0</td></tr>
<tr><td>TCELL49:IMUX_D7</td><td>SERDES.Q0P_MSIXREQTPHTYPE0</td></tr>
<tr><td>TCELL50:IMUX_A2</td><td>SERDES.Q0P_MSIXREQTPHPRESENT</td></tr>
<tr><td>TCELL50:IMUX_A3</td><td>SERDES.Q0P_MSIXREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_A6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_A7</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_B2</td><td>SERDES.Q0P_MSIXREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG6</td></tr>
<tr><td>TCELL50:IMUX_B4</td><td>SERDES.Q0P_MSIXREQTPHSTTAG6</td></tr>
<tr><td>TCELL50:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG7</td></tr>
<tr><td>TCELL50:IMUX_B6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG7</td></tr>
<tr><td>TCELL50:IMUX_B7</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG3</td></tr>
<tr><td>TCELL50:IMUX_C2</td><td>SERDES.Q0P_MSIXREQTPHSTTAG3</td></tr>
<tr><td>TCELL50:IMUX_C3</td><td>SERDES.Q0P_MSIXREQTPHSTTAG0</td></tr>
<tr><td>TCELL50:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG0</td></tr>
<tr><td>TCELL50:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG5</td></tr>
<tr><td>TCELL50:IMUX_C6</td><td>SERDES.Q0P_MSIXREQTPHSTTAG5</td></tr>
<tr><td>TCELL50:IMUX_C7</td><td>SERDES.Q0P_MSIREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_D2</td><td>SERDES.Q0P_MSIREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_D3</td><td>SERDES.Q0P_MSIREQTPHPRESENT</td></tr>
<tr><td>TCELL50:IMUX_D4</td><td>SERDES.Q0P_MSIREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_D5</td><td>SERDES.Q0P_UNCORRERRIN</td></tr>
<tr><td>TCELL50:IMUX_D6</td><td>SERDES.Q0P_MSIREQTPHTYPE1</td></tr>
<tr><td>TCELL50:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR0</td></tr>
<tr><td>TCELL51:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR1</td></tr>
<tr><td>TCELL51:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR2</td></tr>
<tr><td>TCELL51:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR3</td></tr>
<tr><td>TCELL51:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR4</td></tr>
<tr><td>TCELL51:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR5</td></tr>
<tr><td>TCELL51:IMUX_A7</td><td>SERDES.Q0P_MSIREQTPHSTTAG3</td></tr>
<tr><td>TCELL51:IMUX_B2</td><td>SERDES.Q0P_MSIREQTPHSTTAG6</td></tr>
<tr><td>TCELL51:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR8</td></tr>
<tr><td>TCELL51:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR6</td></tr>
<tr><td>TCELL51:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR9</td></tr>
<tr><td>TCELL51:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGADDR18</td></tr>
<tr><td>TCELL51:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR15</td></tr>
<tr><td>TCELL51:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR7</td></tr>
<tr><td>TCELL51:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR10</td></tr>
<tr><td>TCELL51:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGVLD</td></tr>
<tr><td>TCELL51:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR14</td></tr>
<tr><td>TCELL51:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGADDR11</td></tr>
<tr><td>TCELL51:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGADDR13</td></tr>
<tr><td>TCELL51:IMUX_D2</td><td>SERDES.Q0P_MSIATTRIN1</td></tr>
<tr><td>TCELL51:IMUX_D3</td><td>SERDES.Q0P_MSIATTRIN0</td></tr>
<tr><td>TCELL51:IMUX_D4</td><td>SERDES.Q0P_MSIREQTPHTYPE0</td></tr>
<tr><td>TCELL51:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR26</td></tr>
<tr><td>TCELL51:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR20</td></tr>
<tr><td>TCELL51:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR17</td></tr>
<tr><td>TCELL52:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR30</td></tr>
<tr><td>TCELL52:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR19</td></tr>
<tr><td>TCELL52:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR16</td></tr>
<tr><td>TCELL52:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR25</td></tr>
<tr><td>TCELL52:IMUX_A6</td><td>SERDES.Q0P_MSIREQTPHSTTAG7</td></tr>
<tr><td>TCELL52:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGADDR28</td></tr>
<tr><td>TCELL52:IMUX_B2</td><td>SERDES.Q0P_MSIREQTPHSTTAG5</td></tr>
<tr><td>TCELL52:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR12</td></tr>
<tr><td>TCELL52:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR29</td></tr>
<tr><td>TCELL52:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR27</td></tr>
<tr><td>TCELL52:IMUX_B6</td><td>SERDES.Q0P_MSIREQTPHSTTAG0</td></tr>
<tr><td>TCELL52:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR21</td></tr>
<tr><td>TCELL52:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR24</td></tr>
<tr><td>TCELL52:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR31</td></tr>
<tr><td>TCELL52:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR22</td></tr>
<tr><td>TCELL52:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR23</td></tr>
<tr><td>TCELL52:IMUX_C6</td><td>SERDES.Q0P_MSIASRTINT0</td></tr>
<tr><td>TCELL52:IMUX_C7</td><td>SERDES.Q0P_MSIASRTINT10</td></tr>
<tr><td>TCELL52:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT14</td></tr>
<tr><td>TCELL52:IMUX_D3</td><td>SERDES.Q0P_MSIASRTINT18</td></tr>
<tr><td>TCELL52:IMUX_D4</td><td>SERDES.Q0P_MSIASRTINT17</td></tr>
<tr><td>TCELL52:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT4</td></tr>
<tr><td>TCELL52:IMUX_D6</td><td>SERDES.Q0P_MSIASRTINT30</td></tr>
<tr><td>TCELL52:IMUX_D7</td><td>SERDES.Q0P_MSIASRTINT31</td></tr>
<tr><td>TCELL53:IMUX_A2</td><td>SERDES.Q0P_MSIASRTINT11</td></tr>
<tr><td>TCELL53:IMUX_A3</td><td>SERDES.Q0P_MSIASRTINT29</td></tr>
<tr><td>TCELL53:IMUX_A4</td><td>SERDES.Q0P_MSIASRTINT16</td></tr>
<tr><td>TCELL53:IMUX_A5</td><td>SERDES.Q0P_MSIASRTINT15</td></tr>
<tr><td>TCELL53:IMUX_A6</td><td>SERDES.Q0P_MSIASRTINT13</td></tr>
<tr><td>TCELL53:IMUX_A7</td><td>SERDES.Q0P_MSIASRTINT8</td></tr>
<tr><td>TCELL53:IMUX_B2</td><td>SERDES.Q0P_MSIASRTINT1</td></tr>
<tr><td>TCELL53:IMUX_B3</td><td>SERDES.Q0P_MSIASRTINT28</td></tr>
<tr><td>TCELL53:IMUX_B4</td><td>SERDES.Q0P_MSIASRTINT12</td></tr>
<tr><td>TCELL53:IMUX_B5</td><td>SERDES.Q0P_MSIASRTINT27</td></tr>
<tr><td>TCELL53:IMUX_B6</td><td>SERDES.Q0P_MSIASRTINT6</td></tr>
<tr><td>TCELL53:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR63</td></tr>
<tr><td>TCELL53:IMUX_C2</td><td>SERDES.Q0P_MSIASRTINT9</td></tr>
<tr><td>TCELL53:IMUX_C3</td><td>SERDES.Q0P_MSIASRTINT7</td></tr>
<tr><td>TCELL53:IMUX_C4</td><td>SERDES.Q0P_MSIASRTINT3</td></tr>
<tr><td>TCELL53:IMUX_C5</td><td>SERDES.Q0P_MSIASRTINT5</td></tr>
<tr><td>TCELL53:IMUX_C6</td><td>SERDES.Q0P_MSIASRTINT26</td></tr>
<tr><td>TCELL53:IMUX_C7</td><td>SERDES.Q0P_MSIASRTINT24</td></tr>
<tr><td>TCELL53:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT2</td></tr>
<tr><td>TCELL53:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR60</td></tr>
<tr><td>TCELL53:IMUX_D4</td><td>SERDES.Q0P_MSIASRTINT19</td></tr>
<tr><td>TCELL53:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT21</td></tr>
<tr><td>TCELL53:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR62</td></tr>
<tr><td>TCELL53:IMUX_D7</td><td>SERDES.Q0P_MSIASRTINT25</td></tr>
<tr><td>TCELL54:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR61</td></tr>
<tr><td>TCELL54:IMUX_A3</td><td>SERDES.Q0P_MSIASRTINT23</td></tr>
<tr><td>TCELL54:IMUX_A4</td><td>SERDES.Q0P_MSIASRTINT22</td></tr>
<tr><td>TCELL54:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR59</td></tr>
<tr><td>TCELL54:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR56</td></tr>
<tr><td>TCELL54:IMUX_A7</td><td>SERDES.Q0P_MSIASRTINT20</td></tr>
<tr><td>TCELL54:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR58</td></tr>
<tr><td>TCELL54:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR57</td></tr>
<tr><td>TCELL54:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR37</td></tr>
<tr><td>TCELL54:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR40</td></tr>
<tr><td>TCELL54:IMUX_B6</td><td>SERDES.Q0P_MSIXMSGADDR49</td></tr>
<tr><td>TCELL54:IMUX_B7</td><td>SERDES.Q0P_MSIXMSGADDR45</td></tr>
<tr><td>TCELL54:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR53</td></tr>
<tr><td>TCELL54:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR51</td></tr>
<tr><td>TCELL54:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR47</td></tr>
<tr><td>TCELL54:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR44</td></tr>
<tr><td>TCELL54:IMUX_C6</td><td>SERDES.Q0P_MSIXMSGADDR46</td></tr>
<tr><td>TCELL54:IMUX_C7</td><td>SERDES.Q0P_MSIXMSGADDR52</td></tr>
<tr><td>TCELL54:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGADDR55</td></tr>
<tr><td>TCELL54:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR50</td></tr>
<tr><td>TCELL54:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGADDR54</td></tr>
<tr><td>TCELL54:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR42</td></tr>
<tr><td>TCELL54:IMUX_D6</td><td>SERDES.Q0P_MSIXMSGADDR43</td></tr>
<tr><td>TCELL54:IMUX_D7</td><td>SERDES.Q0P_MSIXMSGADDR48</td></tr>
<tr><td>TCELL55:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR39</td></tr>
<tr><td>TCELL55:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR38</td></tr>
<tr><td>TCELL55:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR35</td></tr>
<tr><td>TCELL55:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR36</td></tr>
<tr><td>TCELL55:IMUX_A6</td><td>SERDES.Q0P_MSIXMSGADDR41</td></tr>
<tr><td>TCELL55:IMUX_A7</td><td>SERDES.Q0P_MSIXMSGADDR33</td></tr>
<tr><td>TCELL55:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR34</td></tr>
<tr><td>TCELL55:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR32</td></tr>
<tr><td>TCELL58:OUT_F0</td><td>SERDES.Q1EA1_COTXREAD</td></tr>
<tr><td>TCELL58:OUT_F1</td><td>SERDES.Q1EA0_COTXREAD</td></tr>
<tr><td>TCELL58:OUT_F2</td><td>SERDES.Q1S_TISCANO13</td></tr>
<tr><td>TCELL58:OUT_F3</td><td>SERDES.Q1EA3_GOTXMACWR</td></tr>
<tr><td>TCELL58:OUT_F4</td><td>SERDES.Q1EA0_COTXDISCFRM</td></tr>
<tr><td>TCELL58:OUT_F5</td><td>SERDES.Q1EA1_COTXDISCFRM</td></tr>
<tr><td>TCELL58:OUT_F6</td><td>SERDES.Q1EA0_COTXSTATVEC7</td></tr>
<tr><td>TCELL58:OUT_F7</td><td>SERDES.Q1EA0_COTXSTATVEC6</td></tr>
<tr><td>TCELL58:OUT_Q6</td><td>SERDES.Q1S_TISCANO9</td></tr>
<tr><td>TCELL58:OUT_Q7</td><td>SERDES.Q1EA3_COTXREAD</td></tr>
<tr><td>TCELL59:OUT_F0</td><td>SERDES.Q1EA1_COTXSTATVEC2</td></tr>
<tr><td>TCELL59:OUT_F1</td><td>SERDES.Q1EA0_COTXSTATVEC0</td></tr>
<tr><td>TCELL59:OUT_F2</td><td>SERDES.Q1EA0_COTXSTATVEC4</td></tr>
<tr><td>TCELL59:OUT_F3</td><td>SERDES.Q1EA1_COTXSTATVEC3</td></tr>
<tr><td>TCELL59:OUT_F4</td><td>SERDES.Q1EA1_COTXSTATVEC5</td></tr>
<tr><td>TCELL59:OUT_F5</td><td>SERDES.Q1EA1_COTXSTATVEC0</td></tr>
<tr><td>TCELL59:OUT_F6</td><td>SERDES.Q1EA0_COTXDONE</td></tr>
<tr><td>TCELL59:OUT_F7</td><td>SERDES.Q1EA1_GOTXMACDATA6</td></tr>
<tr><td>TCELL59:OUT_Q0</td><td>SERDES.Q1EA1_COTXSTATEN</td></tr>
<tr><td>TCELL59:OUT_Q1</td><td>SERDES.Q1EA0_COTXSTATEN</td></tr>
<tr><td>TCELL59:OUT_Q2</td><td>SERDES.Q1EA1_COTXDONE</td></tr>
<tr><td>TCELL59:OUT_Q3</td><td>SERDES.Q1EA0_COTXSTATVEC3</td></tr>
<tr><td>TCELL59:OUT_Q4</td><td>SERDES.Q1EA1_GOTXMACERR</td></tr>
<tr><td>TCELL59:OUT_Q5</td><td>SERDES.Q1EA0_COTXSTATVEC1</td></tr>
<tr><td>TCELL59:OUT_Q6</td><td>SERDES.Q1EA1_COTXSTATVEC1</td></tr>
<tr><td>TCELL59:OUT_Q7</td><td>SERDES.Q1EA1_COTXSTATVEC7</td></tr>
<tr><td>TCELL60:IMUX_A2</td><td>SERDES.Q1EA3_CITXEOF</td></tr>
<tr><td>TCELL60:IMUX_A3</td><td>SERDES.Q1EA1_CITXEOF</td></tr>
<tr><td>TCELL60:IMUX_A4</td><td>SERDES.Q1EA0_CITXEOF</td></tr>
<tr><td>TCELL60:IMUX_A5</td><td>SERDES.Q1EA3_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL60:OUT_F0</td><td>SERDES.Q1EA1_GOTXMACDATA7</td></tr>
<tr><td>TCELL60:OUT_F1</td><td>SERDES.Q1EA0_GOTXMACERR</td></tr>
<tr><td>TCELL60:OUT_F2</td><td>SERDES.Q1EA1_GOTXMACDATA4</td></tr>
<tr><td>TCELL60:OUT_F3</td><td>SERDES.Q1EA1_GOTXMACWR</td></tr>
<tr><td>TCELL60:OUT_F4</td><td>SERDES.Q1EA1_GOTXMACDATA2</td></tr>
<tr><td>TCELL60:OUT_F5</td><td>SERDES.Q1EA1_GOTXMACDATA0</td></tr>
<tr><td>TCELL60:OUT_F6</td><td>SERDES.Q1EA0_GOTXMACDATA5</td></tr>
<tr><td>TCELL60:OUT_F7</td><td>SERDES.Q1EA2_GOTXMACDATA3</td></tr>
<tr><td>TCELL60:OUT_Q0</td><td>SERDES.Q1EA0_COTXSTATVEC2</td></tr>
<tr><td>TCELL60:OUT_Q1</td><td>SERDES.Q1EA1_COTXSTATVEC4</td></tr>
<tr><td>TCELL60:OUT_Q2</td><td>SERDES.Q1EA1_COTXSTATVEC6</td></tr>
<tr><td>TCELL60:OUT_Q3</td><td>SERDES.Q1EA3_GOTXMACDATA2</td></tr>
<tr><td>TCELL60:OUT_Q4</td><td>SERDES.Q1EA0_COTXSTATVEC5</td></tr>
<tr><td>TCELL60:OUT_Q5</td><td>SERDES.Q1EA3_GODISCARDFCS</td></tr>
<tr><td>TCELL60:OUT_Q6</td><td>SERDES.Q1EA0_GOTXMACDATA4</td></tr>
<tr><td>TCELL60:OUT_Q7</td><td>SERDES.Q1EA3_KORXMACCLKEN</td></tr>
<tr><td>TCELL61:IMUX_A0</td><td>SERDES.Q1EA2_CITXDATA12</td></tr>
<tr><td>TCELL61:IMUX_A1</td><td>SERDES.Q1EA1_CITXDATA15</td></tr>
<tr><td>TCELL61:IMUX_A2</td><td>SERDES.Q1EA1_CITXDATA14</td></tr>
<tr><td>TCELL61:IMUX_A3</td><td>SERDES.Q1EA1_CITXDATA13</td></tr>
<tr><td>TCELL61:IMUX_A4</td><td>SERDES.Q1EA1_CITXDATA12</td></tr>
<tr><td>TCELL61:IMUX_A5</td><td>SERDES.Q1EA1_CITXDATA11</td></tr>
<tr><td>TCELL61:IMUX_B0</td><td>SERDES.Q1EA3_CITXDATA5</td></tr>
<tr><td>TCELL61:IMUX_B1</td><td>SERDES.Q1EA3_CITXDATA4</td></tr>
<tr><td>TCELL61:IMUX_B2</td><td>SERDES.Q1EA3_CITXDATA2</td></tr>
<tr><td>TCELL61:IMUX_B3</td><td>SERDES.Q1EA3_CITXDATA3</td></tr>
<tr><td>TCELL61:IMUX_B4</td><td>SERDES.Q1EA3_CITXDATA1</td></tr>
<tr><td>TCELL61:IMUX_B5</td><td>SERDES.Q1EA3_CITXDATA0</td></tr>
<tr><td>TCELL61:IMUX_C0</td><td>SERDES.Q1EA3_CITXDATA11</td></tr>
<tr><td>TCELL61:IMUX_C1</td><td>SERDES.Q1EA3_CITXDATA10</td></tr>
<tr><td>TCELL61:IMUX_C2</td><td>SERDES.Q1EA3_CITXDATA9</td></tr>
<tr><td>TCELL61:IMUX_C3</td><td>SERDES.Q1EA3_CITXDATA8</td></tr>
<tr><td>TCELL61:IMUX_C4</td><td>SERDES.Q1EA3_CITXDATA7</td></tr>
<tr><td>TCELL61:IMUX_C5</td><td>SERDES.Q1EA3_CITXDATA6</td></tr>
<tr><td>TCELL61:IMUX_D0</td><td>SERDES.Q1EA1_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL61:IMUX_D1</td><td>SERDES.Q1EA0_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL61:IMUX_D2</td><td>SERDES.Q1EA3_CITXDATA15</td></tr>
<tr><td>TCELL61:IMUX_D3</td><td>SERDES.Q1EA3_CITXDATA14</td></tr>
<tr><td>TCELL61:IMUX_D4</td><td>SERDES.Q1EA3_CITXDATA13</td></tr>
<tr><td>TCELL61:IMUX_D5</td><td>SERDES.Q1EA3_CITXDATA12</td></tr>
<tr><td>TCELL61:OUT_F0</td><td>SERDES.Q1EA2_GOTXMACWR</td></tr>
<tr><td>TCELL61:OUT_F1</td><td>SERDES.Q1EA0_GOTXMACDATA1</td></tr>
<tr><td>TCELL61:OUT_F2</td><td>SERDES.Q1EA0_GOTXMACDATA7</td></tr>
<tr><td>TCELL61:OUT_F3</td><td>SERDES.Q1EA0_GOTXMACDATA3</td></tr>
<tr><td>TCELL61:OUT_F4</td><td>SERDES.Q1EA2_GOTXMACDATA0</td></tr>
<tr><td>TCELL61:OUT_F5</td><td>SERDES.Q1EA0_GOTXMACDATA6</td></tr>
<tr><td>TCELL61:OUT_F6</td><td>SERDES.Q1EA3_GOTXMACDATA1</td></tr>
<tr><td>TCELL61:OUT_F7</td><td>SERDES.Q1EA3_COTXDONE</td></tr>
<tr><td>TCELL61:OUT_Q0</td><td>SERDES.Q1EA1_GOTXMACDATA3</td></tr>
<tr><td>TCELL61:OUT_Q1</td><td>SERDES.Q1EA1_GOTXMACDATA5</td></tr>
<tr><td>TCELL61:OUT_Q2</td><td>SERDES.Q1EA0_GOTXMACDATA2</td></tr>
<tr><td>TCELL61:OUT_Q3</td><td>SERDES.Q1EA2_GOTXMACDATA1</td></tr>
<tr><td>TCELL61:OUT_Q4</td><td>SERDES.Q1EA2_GOTXMACDATA2</td></tr>
<tr><td>TCELL61:OUT_Q5</td><td>SERDES.Q1EA0_GOTXMACWR</td></tr>
<tr><td>TCELL61:OUT_Q6</td><td>SERDES.Q1EA2_GOTXMACDATA7</td></tr>
<tr><td>TCELL61:OUT_Q7</td><td>SERDES.Q1EA2_GOTXMACERR</td></tr>
<tr><td>TCELL62:IMUX_A0</td><td>SERDES.Q1EA0_CITXDATA8</td></tr>
<tr><td>TCELL62:IMUX_A1</td><td>SERDES.Q1EA0_CITXDATA7</td></tr>
<tr><td>TCELL62:IMUX_A2</td><td>SERDES.Q1EA0_CITXDATA6</td></tr>
<tr><td>TCELL62:IMUX_A3</td><td>SERDES.Q1EA0_CITXDATA5</td></tr>
<tr><td>TCELL62:IMUX_A4</td><td>SERDES.Q1EA0_CITXDATA4</td></tr>
<tr><td>TCELL62:IMUX_A5</td><td>SERDES.Q1EA0_CITXDATA3</td></tr>
<tr><td>TCELL62:IMUX_B0</td><td>SERDES.Q1EA0_CITXDATA14</td></tr>
<tr><td>TCELL62:IMUX_B1</td><td>SERDES.Q1EA0_CITXDATA13</td></tr>
<tr><td>TCELL62:IMUX_B2</td><td>SERDES.Q1EA0_CITXDATA12</td></tr>
<tr><td>TCELL62:IMUX_B3</td><td>SERDES.Q1EA0_CITXDATA11</td></tr>
<tr><td>TCELL62:IMUX_B4</td><td>SERDES.Q1EA0_CITXDATA10</td></tr>
<tr><td>TCELL62:IMUX_B5</td><td>SERDES.Q1EA0_CITXDATA9</td></tr>
<tr><td>TCELL62:IMUX_C0</td><td>SERDES.Q1EA1_CITXDATA4</td></tr>
<tr><td>TCELL62:IMUX_C1</td><td>SERDES.Q1EA1_CITXDATA3</td></tr>
<tr><td>TCELL62:IMUX_C2</td><td>SERDES.Q1EA1_CITXDATA2</td></tr>
<tr><td>TCELL62:IMUX_C3</td><td>SERDES.Q1EA1_CITXDATA1</td></tr>
<tr><td>TCELL62:IMUX_C4</td><td>SERDES.Q1EA1_CITXDATA0</td></tr>
<tr><td>TCELL62:IMUX_C5</td><td>SERDES.Q1EA0_CITXDATA15</td></tr>
<tr><td>TCELL62:IMUX_D0</td><td>SERDES.Q1EA1_CITXDATA10</td></tr>
<tr><td>TCELL62:IMUX_D1</td><td>SERDES.Q1EA1_CITXDATA9</td></tr>
<tr><td>TCELL62:IMUX_D2</td><td>SERDES.Q1EA1_CITXDATA8</td></tr>
<tr><td>TCELL62:IMUX_D3</td><td>SERDES.Q1EA1_CITXDATA7</td></tr>
<tr><td>TCELL62:IMUX_D4</td><td>SERDES.Q1EA1_CITXDATA6</td></tr>
<tr><td>TCELL62:IMUX_D5</td><td>SERDES.Q1EA1_CITXDATA5</td></tr>
<tr><td>TCELL62:OUT_F0</td><td>SERDES.Q1EA2_KORXMACCLKEN</td></tr>
<tr><td>TCELL62:OUT_F1</td><td>SERDES.Q1EA3_GOTXMACDATA3</td></tr>
<tr><td>TCELL62:OUT_F2</td><td>SERDES.Q1EA3_COTXSTATEN</td></tr>
<tr><td>TCELL62:OUT_F3</td><td>SERDES.Q1EA0_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL62:OUT_F4</td><td>SERDES.Q1EA1_KOGBITEN</td></tr>
<tr><td>TCELL62:OUT_F5</td><td>SERDES.Q1EA3_GOTXMACDATA0</td></tr>
<tr><td>TCELL62:OUT_F6</td><td>SERDES.Q1EA3_COTXSTATVEC7</td></tr>
<tr><td>TCELL62:OUT_F7</td><td>SERDES.Q1EA3_COTXSTATVEC5</td></tr>
<tr><td>TCELL62:OUT_Q0</td><td>SERDES.Q1EA0_GOTXMACDATA0</td></tr>
<tr><td>TCELL62:OUT_Q1</td><td>SERDES.Q1EA3_GOTXMACERR</td></tr>
<tr><td>TCELL62:OUT_Q2</td><td>SERDES.Q1EA1_GOTXMACDATA1</td></tr>
<tr><td>TCELL62:OUT_Q3</td><td>SERDES.Q1EA3_COTXDISCFRM</td></tr>
<tr><td>TCELL62:OUT_Q4</td><td>SERDES.Q1EA0_GODISCARDFCS</td></tr>
<tr><td>TCELL62:OUT_Q5</td><td>SERDES.Q1EA1_GODISCARDFCS</td></tr>
<tr><td>TCELL62:OUT_Q6</td><td>SERDES.Q1S_TISCANO12</td></tr>
<tr><td>TCELL62:OUT_Q7</td><td>SERDES.Q1EA2_COTXREAD</td></tr>
<tr><td>TCELL63:IMUX_A0</td><td>SERDES.Q1EA1_CITXPAUSTIM8</td></tr>
<tr><td>TCELL63:IMUX_A1</td><td>SERDES.Q1EA1_CITXEMPTY</td></tr>
<tr><td>TCELL63:IMUX_A2</td><td>SERDES.Q1EA1_CITXPAUSTIM11</td></tr>
<tr><td>TCELL63:IMUX_A3</td><td>SERDES.Q1EA1_CITXPAUSTIM4</td></tr>
<tr><td>TCELL63:IMUX_A4</td><td>SERDES.Q1EA1_CITXPAUSTIM14</td></tr>
<tr><td>TCELL63:IMUX_A5</td><td>SERDES.Q1EA2_CITXDATA5</td></tr>
<tr><td>TCELL63:IMUX_B0</td><td>SERDES.Q1EA1_CITXPAUSTIM3</td></tr>
<tr><td>TCELL63:IMUX_B1</td><td>SERDES.Q1EA1_CITXPAUSTIM6</td></tr>
<tr><td>TCELL63:IMUX_B2</td><td>SERDES.Q1EA2_CITXDATA7</td></tr>
<tr><td>TCELL63:IMUX_B3</td><td>SERDES.Q1EA2_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL63:IMUX_B4</td><td>SERDES.Q1EA0_CITXDATAAVAIL</td></tr>
<tr><td>TCELL63:IMUX_B5</td><td>SERDES.Q1EA1_CITXPAUSTIM9</td></tr>
<tr><td>TCELL63:IMUX_C0</td><td>SERDES.Q1EA2_CITXDATA14</td></tr>
<tr><td>TCELL63:IMUX_C1</td><td>SERDES.Q1EA2_CITXEOF</td></tr>
<tr><td>TCELL63:IMUX_C2</td><td>SERDES.Q1EA2_CITXDATA15</td></tr>
<tr><td>TCELL63:IMUX_C3</td><td>SERDES.Q1EA2_CITXDATA10</td></tr>
<tr><td>TCELL63:IMUX_C4</td><td>SERDES.Q1EA2_CITXDATA9</td></tr>
<tr><td>TCELL63:IMUX_C5</td><td>SERDES.Q1EA1_CITXPAUSTIM5</td></tr>
<tr><td>TCELL63:IMUX_D0</td><td>SERDES.Q1EA0_CITXDATA2</td></tr>
<tr><td>TCELL63:IMUX_D1</td><td>SERDES.Q1EA0_CITXDATA1</td></tr>
<tr><td>TCELL63:IMUX_D2</td><td>SERDES.Q1EA0_CITXDATA0</td></tr>
<tr><td>TCELL63:IMUX_D3</td><td>SERDES.Q1EA2_CITXDATA13</td></tr>
<tr><td>TCELL63:IMUX_D4</td><td>SERDES.Q1EA2_CITXDATAAVAIL</td></tr>
<tr><td>TCELL63:IMUX_D5</td><td>SERDES.Q1EA2_CITXDATA11</td></tr>
<tr><td>TCELL63:OUT_F0</td><td>SERDES.Q1EA3_COTXSTATVEC6</td></tr>
<tr><td>TCELL63:OUT_F1</td><td>SERDES.Q1EA3_COTXSTATVEC3</td></tr>
<tr><td>TCELL63:OUT_F2</td><td>SERDES.Q1EA3_COTXSTATVEC0</td></tr>
<tr><td>TCELL63:OUT_F3</td><td>SERDES.Q1EA3_GOTXMACDATA6</td></tr>
<tr><td>TCELL63:OUT_F4</td><td>SERDES.Q1EA0_CORXWRITE</td></tr>
<tr><td>TCELL63:OUT_F5</td><td>SERDES.Q1EA2_COTXDISCFRM</td></tr>
<tr><td>TCELL63:OUT_F6</td><td>SERDES.Q1EA3_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL63:OUT_F7</td><td>SERDES.Q1EA2_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL63:OUT_Q0</td><td>SERDES.Q1EA1_KORXMACCLKEN</td></tr>
<tr><td>TCELL63:OUT_Q1</td><td>SERDES.Q1EA1_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL63:OUT_Q2</td><td>SERDES.Q1EA3_GOTXMACDATA5</td></tr>
<tr><td>TCELL63:OUT_Q3</td><td>SERDES.Q1EA2_KOGBITEN</td></tr>
<tr><td>TCELL63:OUT_Q4</td><td>SERDES.Q1EA0_KOGBITEN</td></tr>
<tr><td>TCELL63:OUT_Q5</td><td>SERDES.Q1EA3_COTXSTATVEC1</td></tr>
<tr><td>TCELL63:OUT_Q6</td><td>SERDES.Q1EA3_COTXSTATVEC4</td></tr>
<tr><td>TCELL63:OUT_Q7</td><td>SERDES.Q1EA3_KOGBITEN</td></tr>
<tr><td>TCELL64:IMUX_A0</td><td>SERDES.Q1EA1_CITXPAUSREQ</td></tr>
<tr><td>TCELL64:IMUX_A1</td><td>SERDES.Q1EA0_CITXPAUSREQ</td></tr>
<tr><td>TCELL64:IMUX_A2</td><td>SERDES.Q1EA1_CITXFIFOCTRL</td></tr>
<tr><td>TCELL64:IMUX_A3</td><td>SERDES.Q1EA0_CITXPAUSTIM13</td></tr>
<tr><td>TCELL64:IMUX_A4</td><td>SERDES.Q1EA0_CITXPAUSTIM5</td></tr>
<tr><td>TCELL64:IMUX_A5</td><td>SERDES.Q1EA0_CITXPAUSTIM15</td></tr>
<tr><td>TCELL64:IMUX_B0</td><td>SERDES.Q1EA1_CITXPAUSTIM13</td></tr>
<tr><td>TCELL64:IMUX_B1</td><td>SERDES.Q1EA1_CITXPAUSTIM10</td></tr>
<tr><td>TCELL64:IMUX_B2</td><td>SERDES.Q1EA2_CITXDATA2</td></tr>
<tr><td>TCELL64:IMUX_B3</td><td>SERDES.Q1EA2_CITXDATA0</td></tr>
<tr><td>TCELL64:IMUX_B4</td><td>SERDES.Q1EA2_CITXDATA3</td></tr>
<tr><td>TCELL64:IMUX_B5</td><td>SERDES.Q1EA0_CITXPAUSTIM2</td></tr>
<tr><td>TCELL64:IMUX_C0</td><td>SERDES.Q1EA1_CITXPAUSTIM15</td></tr>
<tr><td>TCELL64:IMUX_C1</td><td>SERDES.Q1EA1_CITXPAUSTIM1</td></tr>
<tr><td>TCELL64:IMUX_C2</td><td>SERDES.Q1EA0_CITXEMPTY</td></tr>
<tr><td>TCELL64:IMUX_C3</td><td>SERDES.Q1EA1_CITXPAUSTIM0</td></tr>
<tr><td>TCELL64:IMUX_C4</td><td>SERDES.Q1EA2_CITXDATA1</td></tr>
<tr><td>TCELL64:IMUX_C5</td><td>SERDES.Q1EA2_CITXDATA4</td></tr>
<tr><td>TCELL64:IMUX_D0</td><td>SERDES.Q1EA2_CITXDATA6</td></tr>
<tr><td>TCELL64:IMUX_D1</td><td>SERDES.Q1EA2_CITXDATA8</td></tr>
<tr><td>TCELL64:IMUX_D2</td><td>SERDES.Q1EA1_CITXDATAAVAIL</td></tr>
<tr><td>TCELL64:IMUX_D3</td><td>SERDES.Q1EA1_CITXPAUSTIM7</td></tr>
<tr><td>TCELL64:IMUX_D4</td><td>SERDES.Q1EA1_CITXPAUSTIM2</td></tr>
<tr><td>TCELL64:IMUX_D5</td><td>SERDES.Q1EA1_CITXPAUSTIM12</td></tr>
<tr><td>TCELL64:OUT_F0</td><td>SERDES.Q1EA2_COTXSTATEN</td></tr>
<tr><td>TCELL64:OUT_F1</td><td>SERDES.Q1EA0_CORXEOF</td></tr>
<tr><td>TCELL64:OUT_F2</td><td>SERDES.Q1EA2_COTXDONE</td></tr>
<tr><td>TCELL64:OUT_F3</td><td>SERDES.Q1S_TISCANO0</td></tr>
<tr><td>TCELL64:OUT_F4</td><td>SERDES.Q1EA0_KORXMACCLKEN</td></tr>
<tr><td>TCELL64:OUT_F5</td><td>SERDES.Q1EA2_COTXSTATVEC3</td></tr>
<tr><td>TCELL64:OUT_F6</td><td>SERDES.Q1S_TOMBISTDO8</td></tr>
<tr><td>TCELL64:OUT_F7</td><td>SERDES.Q1EA2_GOTXMACDATA5</td></tr>
<tr><td>TCELL64:OUT_Q0</td><td>SERDES.Q1EA3_GOTXMACDATA7</td></tr>
<tr><td>TCELL64:OUT_Q1</td><td>SERDES.Q1EA0_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL64:OUT_Q2</td><td>SERDES.Q1EA3_GOTXMACDATA4</td></tr>
<tr><td>TCELL64:OUT_Q3</td><td>SERDES.Q1S_TISCANO14</td></tr>
<tr><td>TCELL64:OUT_Q4</td><td>SERDES.Q1EA3_COTXSTATVEC2</td></tr>
<tr><td>TCELL64:OUT_Q5</td><td>SERDES.Q1EA2_GOTXMACDATA4</td></tr>
<tr><td>TCELL64:OUT_Q6</td><td>SERDES.Q1EA2_COTXSTATVEC6</td></tr>
<tr><td>TCELL64:OUT_Q7</td><td>SERDES.Q1EA0_CORXERROR</td></tr>
<tr><td>TCELL65:IMUX_A0</td><td>SERDES.Q1EA1_GISYNCCRS</td></tr>
<tr><td>TCELL65:IMUX_A1</td><td>SERDES.Q1EA0_GISYNCCRS</td></tr>
<tr><td>TCELL65:IMUX_A2</td><td>SERDES.Q1EA3_CITXDATAAVAIL</td></tr>
<tr><td>TCELL65:IMUX_A3</td><td>SERDES.Q1EA3_CITXEMPTY</td></tr>
<tr><td>TCELL65:IMUX_A4</td><td>SERDES.Q1EA3_CITXPAUSREQ</td></tr>
<tr><td>TCELL65:IMUX_A5</td><td>SERDES.Q1EA3_CITXPAUSTIM13</td></tr>
<tr><td>TCELL65:IMUX_B0</td><td>SERDES.Q1EA0_CITXPAUSTIM0</td></tr>
<tr><td>TCELL65:IMUX_B1</td><td>SERDES.Q1EA0_CITXPAUSTIM14</td></tr>
<tr><td>TCELL65:IMUX_B2</td><td>SERDES.Q1EA1_CIRXFULL</td></tr>
<tr><td>TCELL65:IMUX_B3</td><td>SERDES.Q1EA0_CITXFIFOCTRL</td></tr>
<tr><td>TCELL65:IMUX_B4</td><td>SERDES.Q1EA0_GISYNCCOL</td></tr>
<tr><td>TCELL65:IMUX_B5</td><td>SERDES.Q1EA1_GISYNCCOL</td></tr>
<tr><td>TCELL65:IMUX_C0</td><td>SERDES.Q1EA0_CITXPAUSTIM10</td></tr>
<tr><td>TCELL65:IMUX_C1</td><td>SERDES.Q1EA0_CITXPAUSTIM4</td></tr>
<tr><td>TCELL65:IMUX_C2</td><td>SERDES.Q1EA0_CITXPAUSTIM8</td></tr>
<tr><td>TCELL65:IMUX_C3</td><td>SERDES.Q1EA0_CITXFORCEERR</td></tr>
<tr><td>TCELL65:IMUX_C4</td><td>SERDES.Q1EA0_CITXPAUSTIM11</td></tr>
<tr><td>TCELL65:IMUX_C5</td><td>SERDES.Q1EA0_CITXPAUSTIM12</td></tr>
<tr><td>TCELL65:IMUX_D0</td><td>SERDES.Q1EA1_CITXFORCEERR</td></tr>
<tr><td>TCELL65:IMUX_D1</td><td>SERDES.Q1EA0_CITXPAUSTIM3</td></tr>
<tr><td>TCELL65:IMUX_D2</td><td>SERDES.Q1EA0_CITXPAUSTIM6</td></tr>
<tr><td>TCELL65:IMUX_D3</td><td>SERDES.Q1EA0_CITXPAUSTIM1</td></tr>
<tr><td>TCELL65:IMUX_D4</td><td>SERDES.Q1EA0_CITXPAUSTIM7</td></tr>
<tr><td>TCELL65:IMUX_D5</td><td>SERDES.Q1EA0_CITXPAUSTIM9</td></tr>
<tr><td>TCELL65:OUT_F0</td><td>SERDES.Q1EA2_COTXSTATVEC0</td></tr>
<tr><td>TCELL65:OUT_F1</td><td>SERDES.Q1EA2_GOTXMACDATA6</td></tr>
<tr><td>TCELL65:OUT_F2</td><td>SERDES.Q1EA2_COTXSTATVEC7</td></tr>
<tr><td>TCELL65:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO6</td></tr>
<tr><td>TCELL65:OUT_F4</td><td>SERDES.Q1S_TOMBISTDO9</td></tr>
<tr><td>TCELL65:OUT_F5</td><td>SERDES.Q1EA2_COTXSTATVEC5</td></tr>
<tr><td>TCELL65:OUT_Q0</td><td>SERDES.Q1EA0_CORXSTATEN</td></tr>
<tr><td>TCELL65:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO7</td></tr>
<tr><td>TCELL65:OUT_Q2</td><td>SERDES.Q1EA2_COTXSTATVEC4</td></tr>
<tr><td>TCELL65:OUT_Q3</td><td>SERDES.Q1EA2_COTXSTATVEC2</td></tr>
<tr><td>TCELL65:OUT_Q4</td><td>SERDES.Q1EA0_CORXDATA14</td></tr>
<tr><td>TCELL65:OUT_Q5</td><td>SERDES.Q1EA2_COTXSTATVEC1</td></tr>
<tr><td>TCELL66:IMUX_A2</td><td>SERDES.Q1EA3_CITXFIFOCTRL</td></tr>
<tr><td>TCELL66:IMUX_A3</td><td>SERDES.Q1EA2_CITXPAUSREQ</td></tr>
<tr><td>TCELL66:IMUX_A4</td><td>SERDES.Q1EA1_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL66:IMUX_A5</td><td>SERDES.Q1EA0_CIRXFULL</td></tr>
<tr><td>TCELL66:IMUX_A6</td><td>SERDES.Q1EA3_GISYNCCOL</td></tr>
<tr><td>TCELL66:IMUX_A7</td><td>SERDES.Q1EA3_GISYNCCRS</td></tr>
<tr><td>TCELL66:IMUX_B2</td><td>SERDES.Q1EA3_CITXPAUSTIM15</td></tr>
<tr><td>TCELL66:IMUX_B3</td><td>SERDES.Q1EA3_CITXPAUSTIM11</td></tr>
<tr><td>TCELL66:IMUX_B4</td><td>SERDES.Q1EA3_CITXPAUSTIM1</td></tr>
<tr><td>TCELL66:IMUX_B5</td><td>SERDES.Q1EA3_CITXPAUSTIM3</td></tr>
<tr><td>TCELL66:IMUX_B6</td><td>SERDES.Q1EA3_CITXPAUSTIM0</td></tr>
<tr><td>TCELL66:IMUX_B7</td><td>SERDES.Q1EA2_CITXEMPTY</td></tr>
<tr><td>TCELL66:IMUX_C2</td><td>SERDES.Q1EA3_CITXPAUSTIM9</td></tr>
<tr><td>TCELL66:IMUX_C3</td><td>SERDES.Q1EA3_CITXPAUSTIM7</td></tr>
<tr><td>TCELL66:IMUX_C4</td><td>SERDES.Q1EA3_CITXPAUSTIM2</td></tr>
<tr><td>TCELL66:IMUX_C5</td><td>SERDES.Q1EA3_CITXPAUSTIM8</td></tr>
<tr><td>TCELL66:IMUX_C6</td><td>SERDES.Q1EA3_CITXPAUSTIM14</td></tr>
<tr><td>TCELL66:IMUX_C7</td><td>SERDES.Q1EA3_CITXFORCEERR</td></tr>
<tr><td>TCELL66:IMUX_D2</td><td>SERDES.Q1EA3_CITXPAUSTIM6</td></tr>
<tr><td>TCELL66:IMUX_D3</td><td>SERDES.Q1EA3_CITXPAUSTIM12</td></tr>
<tr><td>TCELL66:IMUX_D4</td><td>SERDES.Q1EA3_CITXPAUSTIM5</td></tr>
<tr><td>TCELL66:IMUX_D5</td><td>SERDES.Q1EA3_CITXPAUSTIM4</td></tr>
<tr><td>TCELL66:IMUX_D6</td><td>SERDES.Q1EA3_CITXPAUSTIM10</td></tr>
<tr><td>TCELL66:IMUX_D7</td><td>SERDES.Q1EA0_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL66:OUT_F0</td><td>SERDES.Q1EA0_CORXDATA9</td></tr>
<tr><td>TCELL66:OUT_F1</td><td>SERDES.Q1EA0_CORXDATA8</td></tr>
<tr><td>TCELL66:OUT_F2</td><td>SERDES.Q1S_TOMBISTDO12</td></tr>
<tr><td>TCELL66:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO13</td></tr>
<tr><td>TCELL66:OUT_F4</td><td>SERDES.Q1EA0_CORXDATA3</td></tr>
<tr><td>TCELL66:OUT_F5</td><td>SERDES.Q1EA0_CORXDATA0</td></tr>
<tr><td>TCELL66:OUT_F6</td><td>SERDES.Q1EA0_CORXDATA2</td></tr>
<tr><td>TCELL66:OUT_F7</td><td>SERDES.Q1EA0_CORXDATA4</td></tr>
<tr><td>TCELL66:OUT_Q0</td><td>SERDES.Q1EA0_CORXDATA13</td></tr>
<tr><td>TCELL66:OUT_Q1</td><td>SERDES.Q1EA0_CORXDATA10</td></tr>
<tr><td>TCELL66:OUT_Q2</td><td>SERDES.Q1EA0_CORXDATA15</td></tr>
<tr><td>TCELL66:OUT_Q3</td><td>SERDES.Q1EA0_CORXDATA11</td></tr>
<tr><td>TCELL66:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO11</td></tr>
<tr><td>TCELL66:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO10</td></tr>
<tr><td>TCELL66:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO5</td></tr>
<tr><td>TCELL66:OUT_Q7</td><td>SERDES.Q1EA0_CORXDATA12</td></tr>
<tr><td>TCELL67:IMUX_A2</td><td>SERDES.Q1EA0_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL67:IMUX_A3</td><td>SERDES.Q1EA0_GISYNCRXD0</td></tr>
<tr><td>TCELL67:IMUX_A4</td><td>SERDES.Q1EA0_GINONPADRXDV</td></tr>
<tr><td>TCELL67:IMUX_A5</td><td>SERDES.Q1EA3_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_A6</td><td>SERDES.Q1EA0_GISYNCRXDV</td></tr>
<tr><td>TCELL67:IMUX_A7</td><td>SERDES.Q1EA2_CITXPAUSTIM0</td></tr>
<tr><td>TCELL67:IMUX_B2</td><td>SERDES.Q1EA3_KITXGMIILPBK</td></tr>
<tr><td>TCELL67:IMUX_B3</td><td>SERDES.Q1EA2_CITXFORCEERR</td></tr>
<tr><td>TCELL67:IMUX_B4</td><td>SERDES.Q1EA0_GISYNCRXER</td></tr>
<tr><td>TCELL67:IMUX_B5</td><td>SERDES.Q1EA0_GISYNCRXD3</td></tr>
<tr><td>TCELL67:IMUX_B6</td><td>SERDES.Q1EA0_GISYNCRXD7</td></tr>
<tr><td>TCELL67:IMUX_B7</td><td>SERDES.Q1EA2_CITXFIFOCTRL</td></tr>
<tr><td>TCELL67:IMUX_C2</td><td>SERDES.Q1EA0_GISYNCRXD4</td></tr>
<tr><td>TCELL67:IMUX_C3</td><td>SERDES.Q1EA0_GIIPGSHRINK</td></tr>
<tr><td>TCELL67:IMUX_C4</td><td>SERDES.Q1EA0_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL67:IMUX_C5</td><td>SERDES.Q1EA0_GISYNCRXD6</td></tr>
<tr><td>TCELL67:IMUX_C6</td><td>SERDES.Q1EA0_GISYNCRXD2</td></tr>
<tr><td>TCELL67:IMUX_C7</td><td>SERDES.Q1EA0_GISYNCRXD5</td></tr>
<tr><td>TCELL67:IMUX_D2</td><td>SERDES.Q1EA3_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_D3</td><td>SERDES.Q1EA1_KITXGMIILPBK</td></tr>
<tr><td>TCELL67:IMUX_D4</td><td>SERDES.Q1EA0_KITXGMIILPBK</td></tr>
<tr><td>TCELL67:IMUX_D5</td><td>SERDES.Q1EA0_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_D6</td><td>SERDES.Q1EA1_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_D7</td><td>SERDES.Q1EA0_GISYNCRXD1</td></tr>
<tr><td>TCELL67:OUT_F0</td><td>SERDES.Q1EA0_CORXSTATVEC2</td></tr>
<tr><td>TCELL67:OUT_F1</td><td>SERDES.Q1EA0_CORXSTATVEC3</td></tr>
<tr><td>TCELL67:OUT_F2</td><td>SERDES.Q1EA0_CORXSTATVEC4</td></tr>
<tr><td>TCELL67:OUT_F3</td><td>SERDES.Q1EA0_CORXSTATVEC5</td></tr>
<tr><td>TCELL67:OUT_F4</td><td>SERDES.Q1EA0_CORXSTATVEC6</td></tr>
<tr><td>TCELL67:OUT_F5</td><td>SERDES.Q1S_TOMBISTDO16</td></tr>
<tr><td>TCELL67:OUT_F6</td><td>SERDES.Q1EA0_CORXSTATVEC7</td></tr>
<tr><td>TCELL67:OUT_F7</td><td>SERDES.Q1S_TOMBISTDO3</td></tr>
<tr><td>TCELL67:OUT_Q0</td><td>SERDES.Q1S_TOMBISTDO4</td></tr>
<tr><td>TCELL67:OUT_Q1</td><td>SERDES.Q1EA0_CORXDATA6</td></tr>
<tr><td>TCELL67:OUT_Q2</td><td>SERDES.Q1EA0_CORXDATA1</td></tr>
<tr><td>TCELL67:OUT_Q3</td><td>SERDES.Q1S_TOMBISTDO14</td></tr>
<tr><td>TCELL67:OUT_Q4</td><td>SERDES.Q1EA0_CORXDATA7</td></tr>
<tr><td>TCELL67:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO15</td></tr>
<tr><td>TCELL67:OUT_Q6</td><td>SERDES.Q1EA0_CORXDATA5</td></tr>
<tr><td>TCELL67:OUT_Q7</td><td>SERDES.Q1EA0_CORXSTATVEC1</td></tr>
<tr><td>TCELL68:IMUX_A2</td><td>SERDES.Q1EA2_KITXGMIILPBK</td></tr>
<tr><td>TCELL68:IMUX_A3</td><td>SERDES.Q1EA3_GISYNCRXD3</td></tr>
<tr><td>TCELL68:IMUX_A4</td><td>SERDES.Q1EA3_GISYNCRXD5</td></tr>
<tr><td>TCELL68:IMUX_A5</td><td>SERDES.Q1EA2_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL68:IMUX_A6</td><td>SERDES.Q1EA3_CIRXFULL</td></tr>
<tr><td>TCELL68:IMUX_A7</td><td>SERDES.Q1EA3_GISYNCRXD7</td></tr>
<tr><td>TCELL68:IMUX_B2</td><td>SERDES.Q1EA2_CITXPAUSTIM6</td></tr>
<tr><td>TCELL68:IMUX_B3</td><td>SERDES.Q1EA2_CITXPAUSTIM4</td></tr>
<tr><td>TCELL68:IMUX_B4</td><td>SERDES.Q1EA2_CITXPAUSTIM14</td></tr>
<tr><td>TCELL68:IMUX_B5</td><td>SERDES.Q1EA2_GISYNCCRS</td></tr>
<tr><td>TCELL68:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCCOL</td></tr>
<tr><td>TCELL68:IMUX_B7</td><td>SERDES.Q1EA2_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL68:IMUX_C2</td><td>SERDES.Q1EA2_CITXPAUSTIM12</td></tr>
<tr><td>TCELL68:IMUX_C3</td><td>SERDES.Q1EA2_CITXPAUSTIM9</td></tr>
<tr><td>TCELL68:IMUX_C4</td><td>SERDES.Q1EA2_CITXPAUSTIM10</td></tr>
<tr><td>TCELL68:IMUX_C5</td><td>SERDES.Q1EA2_CITXPAUSTIM5</td></tr>
<tr><td>TCELL68:IMUX_C6</td><td>SERDES.Q1EA2_CITXPAUSTIM2</td></tr>
<tr><td>TCELL68:IMUX_C7</td><td>SERDES.Q1EA2_CITXPAUSTIM13</td></tr>
<tr><td>TCELL68:IMUX_D2</td><td>SERDES.Q1EA2_CITXPAUSTIM1</td></tr>
<tr><td>TCELL68:IMUX_D3</td><td>SERDES.Q1EA2_CITXPAUSTIM8</td></tr>
<tr><td>TCELL68:IMUX_D4</td><td>SERDES.Q1EA2_CITXPAUSTIM3</td></tr>
<tr><td>TCELL68:IMUX_D5</td><td>SERDES.Q1EA2_CITXPAUSTIM15</td></tr>
<tr><td>TCELL68:IMUX_D6</td><td>SERDES.Q1EA2_CITXPAUSTIM7</td></tr>
<tr><td>TCELL68:IMUX_D7</td><td>SERDES.Q1EA2_CITXPAUSTIM11</td></tr>
<tr><td>TCELL68:OUT_F0</td><td>SERDES.Q1S_TOMBISTDO22</td></tr>
<tr><td>TCELL68:OUT_F1</td><td>SERDES.Q1S_TOMBISTDO21</td></tr>
<tr><td>TCELL68:OUT_F2</td><td>SERDES.Q1S_TOMBISTDO23</td></tr>
<tr><td>TCELL68:OUT_F3</td><td>SERDES.Q1EA3_CORXWRITE</td></tr>
<tr><td>TCELL68:OUT_F4</td><td>SERDES.Q1EA3_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL68:OUT_F5</td><td>SERDES.Q1S_TOMBISTDO24</td></tr>
<tr><td>TCELL68:OUT_F6</td><td>SERDES.Q1EA3_CORXEOF</td></tr>
<tr><td>TCELL68:OUT_F7</td><td>SERDES.Q1EA3_CORXSTATEN</td></tr>
<tr><td>TCELL68:OUT_Q0</td><td>SERDES.Q1S_TOMBISTDO17</td></tr>
<tr><td>TCELL68:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO18</td></tr>
<tr><td>TCELL68:OUT_Q2</td><td>SERDES.Q1S_TISCANO5</td></tr>
<tr><td>TCELL68:OUT_Q3</td><td>SERDES.Q1EA2_GODISCARDFCS</td></tr>
<tr><td>TCELL68:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO20</td></tr>
<tr><td>TCELL68:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO19</td></tr>
<tr><td>TCELL68:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO2</td></tr>
<tr><td>TCELL68:OUT_Q7</td><td>SERDES.Q1EA0_CORXSTATVEC0</td></tr>
<tr><td>TCELL69:IMUX_A2</td><td>SERDES.Q1EA2_GISYNCRXD4</td></tr>
<tr><td>TCELL69:IMUX_A3</td><td>SERDES.Q1EA2_GISYNCRXD2</td></tr>
<tr><td>TCELL69:IMUX_A4</td><td>SERDES.Q1EA2_GISYNCRXD3</td></tr>
<tr><td>TCELL69:IMUX_A5</td><td>SERDES.Q1EA1_GIIPGSHRINK</td></tr>
<tr><td>TCELL69:IMUX_A6</td><td>SERDES.Q1EA1_GISYNCRXDV</td></tr>
<tr><td>TCELL69:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI6</td></tr>
<tr><td>TCELL69:IMUX_B2</td><td>SERDES.Q1EA1_GISYNCRXD3</td></tr>
<tr><td>TCELL69:IMUX_B3</td><td>SERDES.Q1EA1_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL69:IMUX_B4</td><td>SERDES.Q1EA2_GIIPGSHRINK</td></tr>
<tr><td>TCELL69:IMUX_B5</td><td>SERDES.Q1EA2_GISYNCRXD6</td></tr>
<tr><td>TCELL69:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCRXD7</td></tr>
<tr><td>TCELL69:IMUX_B7</td><td>SERDES.Q1EA2_GISYNCRXD5</td></tr>
<tr><td>TCELL69:IMUX_C2</td><td>SERDES.Q1EA3_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL69:IMUX_C3</td><td>SERDES.Q1EA3_GISYNCRXER</td></tr>
<tr><td>TCELL69:IMUX_C4</td><td>SERDES.Q1EA3_GISYNCRXDV</td></tr>
<tr><td>TCELL69:IMUX_C5</td><td>SERDES.Q1EA3_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL69:IMUX_C6</td><td>SERDES.Q1EA3_GINONPADRXDV</td></tr>
<tr><td>TCELL69:IMUX_C7</td><td>SERDES.Q1EA3_GISYNCRXD0</td></tr>
<tr><td>TCELL69:IMUX_D2</td><td>SERDES.Q1EA3_GISYNCRXD6</td></tr>
<tr><td>TCELL69:IMUX_D3</td><td>SERDES.Q1EA3_GISYNCRXD4</td></tr>
<tr><td>TCELL69:IMUX_D4</td><td>SERDES.Q1EA3_GISYNCRXD2</td></tr>
<tr><td>TCELL69:IMUX_D5</td><td>SERDES.Q1EA3_GIIPGSHRINK</td></tr>
<tr><td>TCELL69:IMUX_D6</td><td>SERDES.Q1EA3_GISYNCRXD1</td></tr>
<tr><td>TCELL69:IMUX_D7</td><td>SERDES.Q1EA2_CIRXFULL</td></tr>
<tr><td>TCELL69:OUT_F0</td><td>SERDES.Q1EA3_CORXDATA0</td></tr>
<tr><td>TCELL69:OUT_F1</td><td>SERDES.Q1EA3_CORXSTATVEC3</td></tr>
<tr><td>TCELL69:OUT_F2</td><td>SERDES.Q1EA3_CORXDATA2</td></tr>
<tr><td>TCELL69:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO1</td></tr>
<tr><td>TCELL69:OUT_F4</td><td>SERDES.Q1EA3_CORXDATA6</td></tr>
<tr><td>TCELL69:OUT_F5</td><td>SERDES.Q1EA3_CORXDATA15</td></tr>
<tr><td>TCELL69:OUT_F6</td><td>SERDES.Q1EA3_CORXDATA7</td></tr>
<tr><td>TCELL69:OUT_F7</td><td>SERDES.Q1EA3_CORXDATA9</td></tr>
<tr><td>TCELL69:OUT_Q0</td><td>SERDES.Q1EA3_CORXERROR</td></tr>
<tr><td>TCELL69:OUT_Q1</td><td>SERDES.Q1EA3_CORXDATA1</td></tr>
<tr><td>TCELL69:OUT_Q2</td><td>SERDES.Q1EA3_CORXDATA4</td></tr>
<tr><td>TCELL69:OUT_Q3</td><td>SERDES.Q1EA1_CORXSTATEN</td></tr>
<tr><td>TCELL69:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO25</td></tr>
<tr><td>TCELL69:OUT_Q5</td><td>SERDES.Q1EA3_CORXSTATVEC7</td></tr>
<tr><td>TCELL69:OUT_Q6</td><td>SERDES.Q1EA3_CORXDATA3</td></tr>
<tr><td>TCELL69:OUT_Q7</td><td>SERDES.Q1EA3_CORXDATA5</td></tr>
<tr><td>TCELL70:IMUX_A2</td><td>SERDES.Q1EA1_GISYNCRXER</td></tr>
<tr><td>TCELL70:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI2</td></tr>
<tr><td>TCELL70:IMUX_A4</td><td>SERDES.Q1EA2_GISYNCRXDV</td></tr>
<tr><td>TCELL70:IMUX_A5</td><td>SERDES.Q1S_TIMBISTSDI1</td></tr>
<tr><td>TCELL70:IMUX_A6</td><td>SERDES.Q1S_TIMBISTSDI8</td></tr>
<tr><td>TCELL70:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI9</td></tr>
<tr><td>TCELL70:IMUX_B2</td><td>SERDES.Q1S_TIMBISTSDI4</td></tr>
<tr><td>TCELL70:IMUX_B3</td><td>SERDES.Q1EA1_GISYNCRXD6</td></tr>
<tr><td>TCELL70:IMUX_B4</td><td>SERDES.Q1EA1_GISYNCRXD5</td></tr>
<tr><td>TCELL70:IMUX_B5</td><td>SERDES.Q1S_TIMBISTSDI3</td></tr>
<tr><td>TCELL70:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCRXER</td></tr>
<tr><td>TCELL70:IMUX_B7</td><td>SERDES.Q1EA2_GISYNCRXD1</td></tr>
<tr><td>TCELL70:IMUX_C2</td><td>SERDES.Q1EA1_GISYNCRXD7</td></tr>
<tr><td>TCELL70:IMUX_C3</td><td>SERDES.Q1S_TIMBISTSDI7</td></tr>
<tr><td>TCELL70:IMUX_C4</td><td>SERDES.Q1EA1_GISYNCRXD1</td></tr>
<tr><td>TCELL70:IMUX_C5</td><td>SERDES.Q1EA2_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL70:IMUX_C6</td><td>SERDES.Q1EA1_GISYNCRXD4</td></tr>
<tr><td>TCELL70:IMUX_C7</td><td>SERDES.Q1EA2_GISYNCRXD0</td></tr>
<tr><td>TCELL70:IMUX_D2</td><td>SERDES.Q1S_TIMBISTSDI5</td></tr>
<tr><td>TCELL70:IMUX_D3</td><td>SERDES.Q1EA1_GISYNCRXD0</td></tr>
<tr><td>TCELL70:IMUX_D4</td><td>SERDES.Q1EA1_GISYNCRXD2</td></tr>
<tr><td>TCELL70:IMUX_D5</td><td>SERDES.Q1EA1_GINONPADRXDV</td></tr>
<tr><td>TCELL70:IMUX_D6</td><td>SERDES.Q1EA2_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL70:IMUX_D7</td><td>SERDES.Q1EA1_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL70:OUT_F0</td><td>SERDES.Q1EA3_CORXDATA8</td></tr>
<tr><td>TCELL70:OUT_F1</td><td>SERDES.Q1EA1_CORXSTATVEC4</td></tr>
<tr><td>TCELL70:OUT_F2</td><td>SERDES.Q1EA1_CORXSTATVEC3</td></tr>
<tr><td>TCELL70:OUT_F3</td><td>SERDES.Q1EA3_CORXDATA11</td></tr>
<tr><td>TCELL70:OUT_F4</td><td>SERDES.Q1EA3_CORXSTATVEC1</td></tr>
<tr><td>TCELL70:OUT_F5</td><td>SERDES.Q1EA3_CORXDATA13</td></tr>
<tr><td>TCELL70:OUT_F6</td><td>SERDES.Q1EA3_CORXSTATVEC5</td></tr>
<tr><td>TCELL70:OUT_F7</td><td>SERDES.Q1EA3_CORXSTATVEC0</td></tr>
<tr><td>TCELL70:OUT_Q0</td><td>SERDES.Q1EA2_CORXSTATEN</td></tr>
<tr><td>TCELL70:OUT_Q1</td><td>SERDES.Q1EA3_CORXDATA12</td></tr>
<tr><td>TCELL70:OUT_Q2</td><td>SERDES.Q1S_TISCANO11</td></tr>
<tr><td>TCELL70:OUT_Q3</td><td>SERDES.Q1EA3_CORXSTATVEC6</td></tr>
<tr><td>TCELL70:OUT_Q4</td><td>SERDES.Q1EA3_CORXSTATVEC4</td></tr>
<tr><td>TCELL70:OUT_Q5</td><td>SERDES.Q1EA3_CORXDATA14</td></tr>
<tr><td>TCELL70:OUT_Q6</td><td>SERDES.Q1EA3_CORXSTATVEC2</td></tr>
<tr><td>TCELL70:OUT_Q7</td><td>SERDES.Q1EA3_CORXDATA10</td></tr>
<tr><td>TCELL71:IMUX_A2</td><td>SERDES.Q1S_TIMBISTRA5</td></tr>
<tr><td>TCELL71:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI12</td></tr>
<tr><td>TCELL71:IMUX_A4</td><td>SERDES.Q1S_TIMBISTWA6</td></tr>
<tr><td>TCELL71:IMUX_A5</td><td>SERDES.Q1S_TIMBISTRA4</td></tr>
<tr><td>TCELL71:IMUX_B2</td><td>SERDES.Q1S_TIMBISTWA5</td></tr>
<tr><td>TCELL71:IMUX_B3</td><td>SERDES.Q1S_TIMBISTWA3</td></tr>
<tr><td>TCELL71:IMUX_B4</td><td>SERDES.Q1S_TIMBISTRA6</td></tr>
<tr><td>TCELL71:IMUX_B5</td><td>SERDES.Q1S_TIMBISTSDI11</td></tr>
<tr><td>TCELL71:IMUX_C2</td><td>SERDES.Q1S_TIMBISTWA1</td></tr>
<tr><td>TCELL71:IMUX_C3</td><td>SERDES.Q1S_TIMBISTWA2</td></tr>
<tr><td>TCELL71:IMUX_C4</td><td>SERDES.Q1S_TIMBISTWA0</td></tr>
<tr><td>TCELL71:IMUX_C5</td><td>SERDES.Q1S_TIMBISTRA7</td></tr>
<tr><td>TCELL71:IMUX_D2</td><td>SERDES.Q1EA2_GINONPADRXDV</td></tr>
<tr><td>TCELL71:IMUX_D3</td><td>SERDES.Q1S_TIMBISTSDI0</td></tr>
<tr><td>TCELL71:IMUX_D4</td><td>SERDES.Q1S_TIMBISTWA4</td></tr>
<tr><td>TCELL71:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI10</td></tr>
<tr><td>TCELL71:OUT_F0</td><td>SERDES.Q1EA1_CORXSTATVEC1</td></tr>
<tr><td>TCELL71:OUT_F1</td><td>SERDES.Q1EA2_CORXSTATVEC1</td></tr>
<tr><td>TCELL71:OUT_F2</td><td>SERDES.Q1EA2_CORXEOF</td></tr>
<tr><td>TCELL71:OUT_F3</td><td>SERDES.Q1EA2_CORXERROR</td></tr>
<tr><td>TCELL71:OUT_F4</td><td>SERDES.Q1EA2_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL71:OUT_F5</td><td>SERDES.Q1EA1_CORXSTATVEC0</td></tr>
<tr><td>TCELL71:OUT_Q0</td><td>SERDES.Q1EA1_CORXSTATVEC5</td></tr>
<tr><td>TCELL71:OUT_Q1</td><td>SERDES.Q1EA2_CORXSTATVEC0</td></tr>
<tr><td>TCELL71:OUT_Q2</td><td>SERDES.Q1EA2_CORXSTATVEC7</td></tr>
<tr><td>TCELL71:OUT_Q3</td><td>SERDES.Q1EA1_CORXSTATVEC2</td></tr>
<tr><td>TCELL71:OUT_Q4</td><td>SERDES.Q1S_TISCANO10</td></tr>
<tr><td>TCELL71:OUT_Q5</td><td>SERDES.Q1EA2_CORXWRITE</td></tr>
<tr><td>TCELL72:IMUX_A2</td><td>SERDES.Q1S_TIMBISTSDI33</td></tr>
<tr><td>TCELL72:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI17</td></tr>
<tr><td>TCELL72:IMUX_A4</td><td>SERDES.Q1S_TIMBISTSDI32</td></tr>
<tr><td>TCELL72:IMUX_A5</td><td>SERDES.Q1S_BAUDSUPPORT4</td></tr>
<tr><td>TCELL72:IMUX_A6</td><td>SERDES.Q1S_TIMBISTSDI31</td></tr>
<tr><td>TCELL72:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI30</td></tr>
<tr><td>TCELL72:IMUX_B2</td><td>SERDES.Q1S_TIMBISTRE</td></tr>
<tr><td>TCELL72:IMUX_B3</td><td>SERDES.Q1S_TIMBISTWE</td></tr>
<tr><td>TCELL72:IMUX_B4</td><td>SERDES.Q1S_TIMBISTSDI16</td></tr>
<tr><td>TCELL72:IMUX_B5</td><td>SERDES.Q1S_TIMBISTMODE</td></tr>
<tr><td>TCELL72:IMUX_B6</td><td>SERDES.Q1S_TIMBISTSDI35</td></tr>
<tr><td>TCELL72:IMUX_B7</td><td>SERDES.Q1S_TIMBISTSDI34</td></tr>
<tr><td>TCELL72:IMUX_C2</td><td>SERDES.Q1S_TIMBISTBANKSEL2</td></tr>
<tr><td>TCELL72:IMUX_C3</td><td>SERDES.Q1S_TIMBISTRA0</td></tr>
<tr><td>TCELL72:IMUX_C4</td><td>SERDES.Q1S_TIMBISTRA1</td></tr>
<tr><td>TCELL72:IMUX_C5</td><td>SERDES.Q1S_TIMBISTBANKSEL1</td></tr>
<tr><td>TCELL72:IMUX_C6</td><td>SERDES.Q1S_TIMBISTSDI14</td></tr>
<tr><td>TCELL72:IMUX_C7</td><td>SERDES.Q1S_TIMBISTSDI15</td></tr>
<tr><td>TCELL72:IMUX_D2</td><td>SERDES.Q1S_TIMBISTWA7</td></tr>
<tr><td>TCELL72:IMUX_D3</td><td>SERDES.Q1S_TIMBISTRA3</td></tr>
<tr><td>TCELL72:IMUX_D4</td><td>SERDES.Q1S_TIMBISTRA2</td></tr>
<tr><td>TCELL72:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI13</td></tr>
<tr><td>TCELL72:IMUX_D6</td><td>SERDES.Q1S_TIMBISTBANKSEL0</td></tr>
<tr><td>TCELL72:IMUX_D7</td><td>SERDES.Q1S_TIMBISTBANKSEL3</td></tr>
<tr><td>TCELL72:OUT_F0</td><td>SERDES.Q1EA1_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL72:OUT_F1</td><td>SERDES.Q1EA1_CORXDATA2</td></tr>
<tr><td>TCELL72:OUT_F2</td><td>SERDES.Q1EA2_CORXDATA11</td></tr>
<tr><td>TCELL72:OUT_F3</td><td>SERDES.Q1EA2_CORXSTATVEC2</td></tr>
<tr><td>TCELL72:OUT_F4</td><td>SERDES.Q1EA2_CORXDATA3</td></tr>
<tr><td>TCELL72:OUT_F5</td><td>SERDES.Q1EA1_CORXWRITE</td></tr>
<tr><td>TCELL72:OUT_F6</td><td>SERDES.Q1EA1_CORXDATA4</td></tr>
<tr><td>TCELL72:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA7</td></tr>
<tr><td>TCELL72:OUT_Q0</td><td>SERDES.Q1EA1_CORXSTATVEC7</td></tr>
<tr><td>TCELL72:OUT_Q1</td><td>SERDES.Q1EA2_CORXSTATVEC6</td></tr>
<tr><td>TCELL72:OUT_Q2</td><td>SERDES.Q1EA1_CORXSTATVEC6</td></tr>
<tr><td>TCELL72:OUT_Q3</td><td>SERDES.Q1EA2_CORXSTATVEC5</td></tr>
<tr><td>TCELL72:OUT_Q4</td><td>SERDES.Q1EA2_CORXDATA10</td></tr>
<tr><td>TCELL72:OUT_Q5</td><td>SERDES.Q1EA1_CORXDATA3</td></tr>
<tr><td>TCELL72:OUT_Q6</td><td>SERDES.Q1EA1_CORXERROR</td></tr>
<tr><td>TCELL72:OUT_Q7</td><td>SERDES.Q1EA1_CORXDATA8</td></tr>
<tr><td>TCELL73:IMUX_A2</td><td>SERDES.Q1S_TPORTTDI18</td></tr>
<tr><td>TCELL73:IMUX_A3</td><td>SERDES.Q1S_TPORTTDI3</td></tr>
<tr><td>TCELL73:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI10</td></tr>
<tr><td>TCELL73:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI12</td></tr>
<tr><td>TCELL73:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI2</td></tr>
<tr><td>TCELL73:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI4</td></tr>
<tr><td>TCELL73:IMUX_B2</td><td>SERDES.Q1S_RECOVERRSTN</td></tr>
<tr><td>TCELL73:IMUX_B3</td><td>SERDES.Q1S_RXPFORCERETRYN</td></tr>
<tr><td>TCELL73:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI19</td></tr>
<tr><td>TCELL73:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI50</td></tr>
<tr><td>TCELL73:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI20</td></tr>
<tr><td>TCELL73:IMUX_B7</td><td>SERDES.Q1S_MGTA18</td></tr>
<tr><td>TCELL73:IMUX_C2</td><td>SERDES.Q1S_TIMBISTSDI22</td></tr>
<tr><td>TCELL73:IMUX_C3</td><td>SERDES.Q1S_TIMBISTSDI23</td></tr>
<tr><td>TCELL73:IMUX_C4</td><td>SERDES.Q1S_TIMBISTSDI24</td></tr>
<tr><td>TCELL73:IMUX_C5</td><td>SERDES.Q1S_TIMBISTSDI27</td></tr>
<tr><td>TCELL73:IMUX_C6</td><td>SERDES.Q1S_TIMBISTSDI25</td></tr>
<tr><td>TCELL73:IMUX_C7</td><td>SERDES.Q1S_TIMBISTSDI26</td></tr>
<tr><td>TCELL73:IMUX_D2</td><td>SERDES.Q1S_TIMBISTSDI18</td></tr>
<tr><td>TCELL73:IMUX_D3</td><td>SERDES.Q1S_TIMBISTSDI19</td></tr>
<tr><td>TCELL73:IMUX_D4</td><td>SERDES.Q1S_TIMBISTSDI29</td></tr>
<tr><td>TCELL73:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI20</td></tr>
<tr><td>TCELL73:IMUX_D6</td><td>SERDES.Q1S_TIMBISTSDI21</td></tr>
<tr><td>TCELL73:IMUX_D7</td><td>SERDES.Q1S_TIMBISTSDI28</td></tr>
<tr><td>TCELL73:OUT_F0</td><td>SERDES.Q1EA2_CORXDATA5</td></tr>
<tr><td>TCELL73:OUT_F1</td><td>SERDES.Q1EA2_CORXSTATVEC3</td></tr>
<tr><td>TCELL73:OUT_F2</td><td>SERDES.Q1EA1_CORXDATA1</td></tr>
<tr><td>TCELL73:OUT_F3</td><td>SERDES.Q1EA2_CORXDATA2</td></tr>
<tr><td>TCELL73:OUT_F4</td><td>SERDES.Q1S_TOMBISTDO26</td></tr>
<tr><td>TCELL73:OUT_F5</td><td>SERDES.Q1EA2_CORXDATA4</td></tr>
<tr><td>TCELL73:OUT_F6</td><td>SERDES.Q1EA2_CORXDATA1</td></tr>
<tr><td>TCELL73:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA12</td></tr>
<tr><td>TCELL73:OUT_Q0</td><td>SERDES.Q1EA1_CORXDATA6</td></tr>
<tr><td>TCELL73:OUT_Q1</td><td>SERDES.Q1EA1_CORXDATA9</td></tr>
<tr><td>TCELL73:OUT_Q2</td><td>SERDES.Q1EA1_CORXEOF</td></tr>
<tr><td>TCELL73:OUT_Q3</td><td>SERDES.Q1EA1_CORXDATA0</td></tr>
<tr><td>TCELL73:OUT_Q4</td><td>SERDES.Q1EA2_CORXDATA6</td></tr>
<tr><td>TCELL73:OUT_Q5</td><td>SERDES.Q1EA2_CORXSTATVEC4</td></tr>
<tr><td>TCELL73:OUT_Q6</td><td>SERDES.Q1EA1_CORXDATA5</td></tr>
<tr><td>TCELL73:OUT_Q7</td><td>SERDES.Q1EA2_CORXDATA0</td></tr>
<tr><td>TCELL74:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI42</td></tr>
<tr><td>TCELL74:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI36</td></tr>
<tr><td>TCELL74:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI26</td></tr>
<tr><td>TCELL74:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI58</td></tr>
<tr><td>TCELL74:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI24</td></tr>
<tr><td>TCELL74:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI59</td></tr>
<tr><td>TCELL74:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI35</td></tr>
<tr><td>TCELL74:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI27</td></tr>
<tr><td>TCELL74:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI52</td></tr>
<tr><td>TCELL74:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI28</td></tr>
<tr><td>TCELL74:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI43</td></tr>
<tr><td>TCELL74:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI49</td></tr>
<tr><td>TCELL74:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI0</td></tr>
<tr><td>TCELL74:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI11</td></tr>
<tr><td>TCELL74:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI16</td></tr>
<tr><td>TCELL74:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI48</td></tr>
<tr><td>TCELL74:OUT_F0</td><td>SERDES.Q1EA2_CORXDATA12</td></tr>
<tr><td>TCELL74:OUT_F1</td><td>SERDES.Q1EA2_CORXDATA8</td></tr>
<tr><td>TCELL74:OUT_F4</td><td>SERDES.Q1EA1_CORXDATA13</td></tr>
<tr><td>TCELL74:OUT_F5</td><td>SERDES.Q1EA2_CORXDATA15</td></tr>
<tr><td>TCELL74:OUT_F6</td><td>SERDES.Q1EA2_CORXDATA14</td></tr>
<tr><td>TCELL74:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA14</td></tr>
<tr><td>TCELL74:OUT_Q0</td><td>SERDES.Q1EA2_CORXDATA7</td></tr>
<tr><td>TCELL74:OUT_Q1</td><td>SERDES.Q1EA1_CORXDATA15</td></tr>
<tr><td>TCELL74:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO35</td></tr>
<tr><td>TCELL74:OUT_Q5</td><td>SERDES.Q1EA1_CORXDATA11</td></tr>
<tr><td>TCELL74:OUT_Q6</td><td>SERDES.Q1EA2_CORXDATA9</td></tr>
<tr><td>TCELL74:OUT_Q7</td><td>SERDES.Q1EA1_CORXDATA10</td></tr>
<tr><td>TCELL75:IMUX_A2</td><td>SERDES.Q1S_TPORTTDI45</td></tr>
<tr><td>TCELL75:IMUX_A3</td><td>SERDES.Q1S_TPORTTDI21</td></tr>
<tr><td>TCELL75:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI30</td></tr>
<tr><td>TCELL75:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI5</td></tr>
<tr><td>TCELL75:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI33</td></tr>
<tr><td>TCELL75:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI23</td></tr>
<tr><td>TCELL75:IMUX_B2</td><td>SERDES.Q1S_TPORTTDI46</td></tr>
<tr><td>TCELL75:IMUX_B3</td><td>SERDES.Q1S_TPORTTDI47</td></tr>
<tr><td>TCELL75:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI17</td></tr>
<tr><td>TCELL75:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI1</td></tr>
<tr><td>TCELL75:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI25</td></tr>
<tr><td>TCELL75:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI62</td></tr>
<tr><td>TCELL75:IMUX_C2</td><td>SERDES.Q1S_TPORTTDI55</td></tr>
<tr><td>TCELL75:IMUX_C3</td><td>SERDES.Q1S_TPORTTDI60</td></tr>
<tr><td>TCELL75:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI29</td></tr>
<tr><td>TCELL75:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI54</td></tr>
<tr><td>TCELL75:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI61</td></tr>
<tr><td>TCELL75:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI57</td></tr>
<tr><td>TCELL75:IMUX_D2</td><td>SERDES.Q1S_TPORTTDI51</td></tr>
<tr><td>TCELL75:IMUX_D3</td><td>SERDES.Q1S_TPORTTDI40</td></tr>
<tr><td>TCELL75:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI56</td></tr>
<tr><td>TCELL75:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI8</td></tr>
<tr><td>TCELL75:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI34</td></tr>
<tr><td>TCELL75:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI44</td></tr>
<tr><td>TCELL75:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA0_KITXMACCLK</td></tr>
<tr><td>TCELL75:OUT_F0</td><td>SERDES.Q1S_TOMBISTDO29</td></tr>
<tr><td>TCELL75:OUT_F1</td><td>SERDES.Q1S_TISCANO15</td></tr>
<tr><td>TCELL75:OUT_F2</td><td>SERDES.Q1S_TISCANO19</td></tr>
<tr><td>TCELL75:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO0</td></tr>
<tr><td>TCELL75:OUT_F4</td><td>SERDES.Q1S_STATUS11</td></tr>
<tr><td>TCELL75:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI16</td></tr>
<tr><td>TCELL75:OUT_F6</td><td>SERDES.Q1S_OLLMMGTDI29</td></tr>
<tr><td>TCELL75:OUT_F7</td><td>SERDES.Q1S_OLLMMGTDI21</td></tr>
<tr><td>TCELL75:OUT_Q0</td><td>SERDES.Q1EA2_CORXDATA13</td></tr>
<tr><td>TCELL75:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO27</td></tr>
<tr><td>TCELL75:OUT_Q2</td><td>SERDES.Q1S_TOMBISTDO34</td></tr>
<tr><td>TCELL75:OUT_Q3</td><td>SERDES.Q1S_TOMBISTDO28</td></tr>
<tr><td>TCELL75:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO33</td></tr>
<tr><td>TCELL75:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO32</td></tr>
<tr><td>TCELL75:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO30</td></tr>
<tr><td>TCELL75:OUT_Q7</td><td>SERDES.Q1S_TOMBISTDO31</td></tr>
<tr><td>TCELL76:IMUX_A2</td><td>SERDES.Q1S_TPORTCHARISK1</td></tr>
<tr><td>TCELL76:IMUX_A3</td><td>SERDES.Q1S_TPORTCHARISK2</td></tr>
<tr><td>TCELL76:IMUX_A4</td><td>SERDES.Q1S_MGTA15</td></tr>
<tr><td>TCELL76:IMUX_A5</td><td>SERDES.Q1S_MGTA12</td></tr>
<tr><td>TCELL76:IMUX_A6</td><td>SERDES.Q1S_MGTA10</td></tr>
<tr><td>TCELL76:IMUX_A7</td><td>SERDES.Q1S_MGTA8</td></tr>
<tr><td>TCELL76:IMUX_B2</td><td>SERDES.Q1S_TPORTTDI31</td></tr>
<tr><td>TCELL76:IMUX_B3</td><td>SERDES.Q1S_MGTA14</td></tr>
<tr><td>TCELL76:IMUX_B4</td><td>SERDES.Q1S_MGTA17</td></tr>
<tr><td>TCELL76:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI53</td></tr>
<tr><td>TCELL76:IMUX_B6</td><td>SERDES.Q1S_TPORTCHARISK4</td></tr>
<tr><td>TCELL76:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI15</td></tr>
<tr><td>TCELL76:IMUX_C2</td><td>SERDES.Q1S_TPORTTDI13</td></tr>
<tr><td>TCELL76:IMUX_C3</td><td>SERDES.Q1S_TPORTTDI63</td></tr>
<tr><td>TCELL76:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI39</td></tr>
<tr><td>TCELL76:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI22</td></tr>
<tr><td>TCELL76:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI38</td></tr>
<tr><td>TCELL76:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI9</td></tr>
<tr><td>TCELL76:IMUX_D2</td><td>SERDES.Q1S_TPORTTDI14</td></tr>
<tr><td>TCELL76:IMUX_D3</td><td>SERDES.Q1S_TPORTTDI6</td></tr>
<tr><td>TCELL76:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI37</td></tr>
<tr><td>TCELL76:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI41</td></tr>
<tr><td>TCELL76:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI32</td></tr>
<tr><td>TCELL76:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI7</td></tr>
<tr><td>TCELL76:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA3_KITXMACCLK</td></tr>
<tr><td>TCELL76:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA0_KIRXTXFECLK</td></tr>
<tr><td>TCELL76:OUT_F0</td><td>SERDES.Q1S_OLLMMGTDI23</td></tr>
<tr><td>TCELL76:OUT_F1</td><td>SERDES.Q1S_OLLMMGTINTN</td></tr>
<tr><td>TCELL76:OUT_F2</td><td>SERDES.Q1S_OLLMMGTDI7</td></tr>
<tr><td>TCELL76:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI15</td></tr>
<tr><td>TCELL76:OUT_F4</td><td>SERDES.Q1S_OLLMMGTDI30</td></tr>
<tr><td>TCELL76:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI25</td></tr>
<tr><td>TCELL76:OUT_F6</td><td>SERDES.Q1S_OLLMMGTDI24</td></tr>
<tr><td>TCELL76:OUT_F7</td><td>SERDES.Q1S_OLLMMGTDI20</td></tr>
<tr><td>TCELL76:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI13</td></tr>
<tr><td>TCELL76:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI5</td></tr>
<tr><td>TCELL76:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI3</td></tr>
<tr><td>TCELL76:OUT_Q3</td><td>SERDES.Q1S_OLLMMGTDI12</td></tr>
<tr><td>TCELL76:OUT_Q4</td><td>SERDES.Q1S_OLLMMGTDI0</td></tr>
<tr><td>TCELL76:OUT_Q5</td><td>SERDES.Q1S_STATUS10</td></tr>
<tr><td>TCELL76:OUT_Q6</td><td>SERDES.Q1S_OLLMMGTDI22</td></tr>
<tr><td>TCELL76:OUT_Q7</td><td>SERDES.Q1S_OLLMMGTDI6</td></tr>
<tr><td>TCELL77:IMUX_A2</td><td>SERDES.Q1S_MGTA21</td></tr>
<tr><td>TCELL77:IMUX_A3</td><td>SERDES.Q1S_MGTA3</td></tr>
<tr><td>TCELL77:IMUX_A4</td><td>SERDES.Q1S_MGTA0</td></tr>
<tr><td>TCELL77:IMUX_A5</td><td>SERDES.Q1S_MGTA2</td></tr>
<tr><td>TCELL77:IMUX_B2</td><td>SERDES.Q1S_TPORTCHARISK5</td></tr>
<tr><td>TCELL77:IMUX_B3</td><td>SERDES.Q1S_TPORTCHARISK7</td></tr>
<tr><td>TCELL77:IMUX_B4</td><td>SERDES.Q1S_MGTA1</td></tr>
<tr><td>TCELL77:IMUX_B5</td><td>SERDES.Q1S_MGTWRN3</td></tr>
<tr><td>TCELL77:IMUX_C2</td><td>SERDES.Q1S_TPORTCHARISK0</td></tr>
<tr><td>TCELL77:IMUX_C3</td><td>SERDES.Q1S_TPORTCHARISK6</td></tr>
<tr><td>TCELL77:IMUX_C4</td><td>SERDES.Q1S_MGTA9</td></tr>
<tr><td>TCELL77:IMUX_C5</td><td>SERDES.Q1S_TPORTCHARISK3</td></tr>
<tr><td>TCELL77:IMUX_D2</td><td>SERDES.Q1S_MGTA11</td></tr>
<tr><td>TCELL77:IMUX_D3</td><td>SERDES.Q1S_MGTA16</td></tr>
<tr><td>TCELL77:IMUX_D4</td><td>SERDES.Q1S_MGTA13</td></tr>
<tr><td>TCELL77:IMUX_D5</td><td>SERDES.Q1S_MGTA7</td></tr>
<tr><td>TCELL77:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA3_KIRXTXFECLK</td></tr>
<tr><td>TCELL77:IMUX_CE1</td><td>SERDES.Q1S_TISCANI2</td></tr>
<tr><td>TCELL77:IMUX_CE2</td><td>SERDES.Q1S_TISCANI0</td></tr>
<tr><td>TCELL77:OUT_F0</td><td>SERDES.Q1S_OLLMMGTDI10</td></tr>
<tr><td>TCELL77:OUT_F1</td><td>SERDES.Q1S_OLLMMGTDI27</td></tr>
<tr><td>TCELL77:OUT_F2</td><td>SERDES.Q1S_OLLMMGTDI31</td></tr>
<tr><td>TCELL77:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI4</td></tr>
<tr><td>TCELL77:OUT_F4</td><td>SERDES.Q1S_TXLANESILENCECH2</td></tr>
<tr><td>TCELL77:OUT_F5</td><td>SERDES.Q1S_STATUS17</td></tr>
<tr><td>TCELL77:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI19</td></tr>
<tr><td>TCELL77:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI18</td></tr>
<tr><td>TCELL77:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI2</td></tr>
<tr><td>TCELL77:OUT_Q3</td><td>SERDES.Q1S_OLLMMGTDI14</td></tr>
<tr><td>TCELL77:OUT_Q4</td><td>SERDES.Q1S_TXLANESILENCECH1</td></tr>
<tr><td>TCELL77:OUT_Q5</td><td>SERDES.Q1S_TXLANESILENCECH3</td></tr>
<tr><td>TCELL78:IMUX_A2</td><td>SERDES.Q1S_BAUDSUPPORT0</td></tr>
<tr><td>TCELL78:IMUX_A3</td><td>SERDES.Q1S_MGTDI7</td></tr>
<tr><td>TCELL78:IMUX_A4</td><td>SERDES.Q1S_PHYUSTB</td></tr>
<tr><td>TCELL78:IMUX_A5</td><td>SERDES.Q1S_RCVCLKSEL1</td></tr>
<tr><td>TCELL78:IMUX_A6</td><td>SERDES.Q1S_MGTDI15</td></tr>
<tr><td>TCELL78:IMUX_A7</td><td>SERDES.Q1S_MGTDI27</td></tr>
<tr><td>TCELL78:IMUX_B2</td><td>SERDES.Q1S_MGTDI24</td></tr>
<tr><td>TCELL78:IMUX_B3</td><td>SERDES.Q1S_MGTDI25</td></tr>
<tr><td>TCELL78:IMUX_B4</td><td>SERDES.Q1S_MGTDI29</td></tr>
<tr><td>TCELL78:IMUX_B5</td><td>SERDES.Q1S_MGTDI28</td></tr>
<tr><td>TCELL78:IMUX_B6</td><td>SERDES.Q1S_MGTDI31</td></tr>
<tr><td>TCELL78:IMUX_B7</td><td>SERDES.Q1S_MGTDI30</td></tr>
<tr><td>TCELL78:IMUX_C2</td><td>SERDES.Q1S_RCVCLKSEL3</td></tr>
<tr><td>TCELL78:IMUX_C3</td><td>SERDES.Q1S_PHYTINITN</td></tr>
<tr><td>TCELL78:IMUX_C4</td><td>SERDES.Q1S_MGTWRN1</td></tr>
<tr><td>TCELL78:IMUX_C5</td><td>SERDES.Q1S_MGTWRN0</td></tr>
<tr><td>TCELL78:IMUX_C6</td><td>SERDES.Q1S_MGTRDN</td></tr>
<tr><td>TCELL78:IMUX_C7</td><td>SERDES.Q1S_PHYRINITN</td></tr>
<tr><td>TCELL78:IMUX_D2</td><td>SERDES.Q1S_MGTA6</td></tr>
<tr><td>TCELL78:IMUX_D3</td><td>SERDES.Q1S_MGTA20</td></tr>
<tr><td>TCELL78:IMUX_D4</td><td>SERDES.Q1S_MGTA5</td></tr>
<tr><td>TCELL78:IMUX_D5</td><td>SERDES.Q1S_MGTA4</td></tr>
<tr><td>TCELL78:IMUX_D6</td><td>SERDES.Q1S_MGTWRN2</td></tr>
<tr><td>TCELL78:IMUX_D7</td><td>SERDES.Q1S_MGTA19</td></tr>
<tr><td>TCELL78:IMUX_LSR0</td><td>SERDES.Q1S_TISCANRSTN</td></tr>
<tr><td>TCELL78:IMUX_LSR1</td><td>SERDES.Q1S_TISCANMODE</td></tr>
<tr><td>TCELL78:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA1_KIRXTXFECLK</td></tr>
<tr><td>TCELL78:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA2_KIRXTXFECLK</td></tr>
<tr><td>TCELL78:IMUX_CE0</td><td>SERDES.Q1S_TISCANI9</td></tr>
<tr><td>TCELL78:IMUX_CE1</td><td>SERDES.Q1S_TISCANI10</td></tr>
<tr><td>TCELL78:IMUX_CE2</td><td>SERDES.Q1S_TISCANI13</td></tr>
<tr><td>TCELL78:IMUX_CE3</td><td>SERDES.Q1S_TISCANI6</td></tr>
<tr><td>TCELL78:OUT_F0</td><td>SERDES.Q1S_STATUS20</td></tr>
<tr><td>TCELL78:OUT_F1</td><td>SERDES.Q1S_TISCANO4</td></tr>
<tr><td>TCELL78:OUT_F2</td><td>SERDES.Q1S_TISCANO17</td></tr>
<tr><td>TCELL78:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI9</td></tr>
<tr><td>TCELL78:OUT_F4</td><td>SERDES.Q1S_LNKMCERXREQN</td></tr>
<tr><td>TCELL78:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI8</td></tr>
<tr><td>TCELL78:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT0</td></tr>
<tr><td>TCELL78:OUT_F7</td><td>SERDES.Q1S_PHYEMEVENTREQN</td></tr>
<tr><td>TCELL78:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI26</td></tr>
<tr><td>TCELL78:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI28</td></tr>
<tr><td>TCELL78:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI1</td></tr>
<tr><td>TCELL78:OUT_Q3</td><td>SERDES.Q1S_TISCANO3</td></tr>
<tr><td>TCELL78:OUT_Q4</td><td>SERDES.Q1S_TXLANESILENCECH0</td></tr>
<tr><td>TCELL78:OUT_Q5</td><td>SERDES.Q1S_OLLMMGTDI17</td></tr>
<tr><td>TCELL78:OUT_Q6</td><td>SERDES.Q1S_OLLMMGTRDYN</td></tr>
<tr><td>TCELL78:OUT_Q7</td><td>SERDES.Q1S_OLLMMGTDI11</td></tr>
<tr><td>TCELL79:IMUX_A2</td><td>SERDES.Q1S_MGTDI14</td></tr>
<tr><td>TCELL79:IMUX_A3</td><td>SERDES.Q1S_OLLMEFPTR10</td></tr>
<tr><td>TCELL79:IMUX_A4</td><td>SERDES.Q1S_ENABLETXFLOWCONTROLN</td></tr>
<tr><td>TCELL79:IMUX_A5</td><td>SERDES.Q1S_OLLMEFPTR15</td></tr>
<tr><td>TCELL79:IMUX_A6</td><td>SERDES.Q1S_MGTDI12</td></tr>
<tr><td>TCELL79:IMUX_A7</td><td>SERDES.Q1S_MGTDI18</td></tr>
<tr><td>TCELL79:IMUX_B2</td><td>SERDES.Q1S_MGTDI22</td></tr>
<tr><td>TCELL79:IMUX_B3</td><td>SERDES.Q1S_MGTDI20</td></tr>
<tr><td>TCELL79:IMUX_B4</td><td>SERDES.Q1S_MGTDI19</td></tr>
<tr><td>TCELL79:IMUX_B5</td><td>SERDES.Q1S_MGTDI11</td></tr>
<tr><td>TCELL79:IMUX_B6</td><td>SERDES.Q1S_OLLMEFPTR7</td></tr>
<tr><td>TCELL79:IMUX_B7</td><td>SERDES.Q1S_OLLMEFPTR6</td></tr>
<tr><td>TCELL79:IMUX_C2</td><td>SERDES.Q1S_MGTDI10</td></tr>
<tr><td>TCELL79:IMUX_C3</td><td>SERDES.Q1S_MGTDI6</td></tr>
<tr><td>TCELL79:IMUX_C4</td><td>SERDES.Q1S_MGTDI4</td></tr>
<tr><td>TCELL79:IMUX_C5</td><td>SERDES.Q1S_MGTDI3</td></tr>
<tr><td>TCELL79:IMUX_C6</td><td>SERDES.Q1S_MGTDI21</td></tr>
<tr><td>TCELL79:IMUX_C7</td><td>SERDES.Q1S_MGTDI23</td></tr>
<tr><td>TCELL79:IMUX_D2</td><td>SERDES.Q1S_BAUDSUPPORT2</td></tr>
<tr><td>TCELL79:IMUX_D3</td><td>SERDES.Q1S_BAUDSUPPORT1</td></tr>
<tr><td>TCELL79:IMUX_D4</td><td>SERDES.Q1S_MGTDI26</td></tr>
<tr><td>TCELL79:IMUX_D5</td><td>SERDES.Q1S_BAUDSUPPORT3</td></tr>
<tr><td>TCELL79:IMUX_D6</td><td>SERDES.Q1S_MGTDI5</td></tr>
<tr><td>TCELL79:IMUX_D7</td><td>SERDES.Q1S_OLLMEFPTR0</td></tr>
<tr><td>TCELL79:IMUX_LSR0</td><td>SERDES.Q1EA3_KIRSTN</td></tr>
<tr><td>TCELL79:IMUX_LSR1</td><td>SERDES.Q1EA0_KIRSTN</td></tr>
<tr><td>TCELL79:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA2_KITXMACCLK</td></tr>
<tr><td>TCELL79:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA1_KITXMACCLK</td></tr>
<tr><td>TCELL79:IMUX_CE0</td><td>SERDES.Q1S_TISCANI12</td></tr>
<tr><td>TCELL79:IMUX_CE1</td><td>SERDES.Q1S_TISCANI11</td></tr>
<tr><td>TCELL79:IMUX_CE2</td><td>SERDES.Q1S_TISCANI3</td></tr>
<tr><td>TCELL79:IMUX_CE3</td><td>SERDES.Q1S_TISCANI21</td></tr>
<tr><td>TCELL79:OUT_F0</td><td>SERDES.Q1S_RESPTIMEOUT23</td></tr>
<tr><td>TCELL79:OUT_F1</td><td>SERDES.Q1S_RESPTIMEOUT22</td></tr>
<tr><td>TCELL79:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT27</td></tr>
<tr><td>TCELL79:OUT_F3</td><td>SERDES.Q1S_RESPTIMEOUT17</td></tr>
<tr><td>TCELL79:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT11</td></tr>
<tr><td>TCELL79:OUT_F5</td><td>SERDES.Q1S_RESPTIMEOUT2</td></tr>
<tr><td>TCELL79:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT21</td></tr>
<tr><td>TCELL79:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT9</td></tr>
<tr><td>TCELL79:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT28</td></tr>
<tr><td>TCELL79:OUT_Q1</td><td>SERDES.Q1S_PORTNERRORDETECT10</td></tr>
<tr><td>TCELL79:OUT_Q2</td><td>SERDES.Q1S_PORTNERRORDETECT30</td></tr>
<tr><td>TCELL79:OUT_Q3</td><td>SERDES.Q1S_PORTNERRORDETECT29</td></tr>
<tr><td>TCELL79:OUT_Q4</td><td>SERDES.Q1S_PORTNERRORDETECT26</td></tr>
<tr><td>TCELL79:OUT_Q5</td><td>SERDES.Q1S_OUTPUTUNRECOVERREVENTREQN</td></tr>
<tr><td>TCELL79:OUT_Q6</td><td>SERDES.Q1S_PORTNERRORDETECT31</td></tr>
<tr><td>TCELL79:OUT_Q7</td><td>SERDES.Q1S_RESPTIMEOUT1</td></tr>
<tr><td>TCELL80:IMUX_A2</td><td>SERDES.Q1S_MGTDI9</td></tr>
<tr><td>TCELL80:IMUX_A3</td><td>SERDES.Q1S_OUTPUTUNRECOVERREVENTACKN</td></tr>
<tr><td>TCELL80:IMUX_A4</td><td>SERDES.Q1S_LNKMCERXACKN</td></tr>
<tr><td>TCELL80:IMUX_A5</td><td>SERDES.Q1S_PHYMSTB</td></tr>
<tr><td>TCELL80:IMUX_A6</td><td>SERDES.Q1S_PHYEMEVENTACKN</td></tr>
<tr><td>TCELL80:IMUX_A7</td><td>SERDES.Q1S_LOOPBACK0</td></tr>
<tr><td>TCELL80:IMUX_B2</td><td>SERDES.Q1S_OLLMEFPTR12</td></tr>
<tr><td>TCELL80:IMUX_B3</td><td>SERDES.Q1S_MGTDI2</td></tr>
<tr><td>TCELL80:IMUX_B4</td><td>SERDES.Q1S_MGTDI13</td></tr>
<tr><td>TCELL80:IMUX_B5</td><td>SERDES.Q1S_MGTDI0</td></tr>
<tr><td>TCELL80:IMUX_B6</td><td>SERDES.Q1S_MGTDI1</td></tr>
<tr><td>TCELL80:IMUX_B7</td><td>SERDES.Q1S_MGTDI8</td></tr>
<tr><td>TCELL80:IMUX_C2</td><td>SERDES.Q1S_OLLMEFPTR4</td></tr>
<tr><td>TCELL80:IMUX_C3</td><td>SERDES.Q1S_OLLMEFPTR14</td></tr>
<tr><td>TCELL80:IMUX_C4</td><td>SERDES.Q1S_OLLMEFPTR13</td></tr>
<tr><td>TCELL80:IMUX_C5</td><td>SERDES.Q1S_OLLMEFPTR3</td></tr>
<tr><td>TCELL80:IMUX_C6</td><td>SERDES.Q1S_OLLMEFPTR9</td></tr>
<tr><td>TCELL80:IMUX_C7</td><td>SERDES.Q1S_OLLMEFPTR11</td></tr>
<tr><td>TCELL80:IMUX_D2</td><td>SERDES.Q1S_OLLMEFPTR5</td></tr>
<tr><td>TCELL80:IMUX_D3</td><td>SERDES.Q1S_OLLMEFPTR8</td></tr>
<tr><td>TCELL80:IMUX_D4</td><td>SERDES.Q1S_MGTDI17</td></tr>
<tr><td>TCELL80:IMUX_D5</td><td>SERDES.Q1S_OLLMEFPTR2</td></tr>
<tr><td>TCELL80:IMUX_D6</td><td>SERDES.Q1S_MGTDI16</td></tr>
<tr><td>TCELL80:IMUX_D7</td><td>SERDES.Q1S_OLLMEFPTR1</td></tr>
<tr><td>TCELL80:IMUX_LSR0</td><td>SERDES.Q1EA2_KIRSTN</td></tr>
<tr><td>TCELL80:IMUX_LSR1</td><td>SERDES.Q1EA1_KIRSTN</td></tr>
<tr><td>TCELL80:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA1_KIRXMACCLK</td></tr>
<tr><td>TCELL80:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA0_KIRXMACCLK</td></tr>
<tr><td>TCELL80:IMUX_CE0</td><td>SERDES.Q1S_TISCANI23</td></tr>
<tr><td>TCELL80:IMUX_CE1</td><td>SERDES.Q1S_TISCANI25</td></tr>
<tr><td>TCELL80:IMUX_CE2</td><td>SERDES.Q1S_TISCANI28</td></tr>
<tr><td>TCELL80:IMUX_CE3</td><td>SERDES.Q1S_TISCANI29</td></tr>
<tr><td>TCELL80:OUT_F0</td><td>SERDES.Q1S_RESPTIMEOUT6</td></tr>
<tr><td>TCELL80:OUT_F1</td><td>SERDES.Q1S_RESPTIMEOUT5</td></tr>
<tr><td>TCELL80:OUT_F2</td><td>SERDES.Q1S_STATUS16</td></tr>
<tr><td>TCELL80:OUT_F3</td><td>SERDES.Q1S_RESPTIMEOUT16</td></tr>
<tr><td>TCELL80:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT13</td></tr>
<tr><td>TCELL80:OUT_F5</td><td>SERDES.Q1S_RESPTIMEOUT4</td></tr>
<tr><td>TCELL80:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT8</td></tr>
<tr><td>TCELL80:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT14</td></tr>
<tr><td>TCELL80:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT12</td></tr>
<tr><td>TCELL80:OUT_Q1</td><td>SERDES.Q1S_RESPTIMEOUT20</td></tr>
<tr><td>TCELL80:OUT_Q2</td><td>SERDES.Q1S_RESPTIMEOUT19</td></tr>
<tr><td>TCELL80:OUT_Q3</td><td>SERDES.Q1S_RESPTIMEOUT18</td></tr>
<tr><td>TCELL80:OUT_Q4</td><td>SERDES.Q1S_SYSRSTON</td></tr>
<tr><td>TCELL80:OUT_Q5</td><td>SERDES.Q1S_RESPTIMEOUT3</td></tr>
<tr><td>TCELL80:OUT_Q6</td><td>SERDES.Q1S_RESPTIMEOUT7</td></tr>
<tr><td>TCELL80:OUT_Q7</td><td>SERDES.Q1S_PORTNERRORDETECT8</td></tr>
<tr><td>TCELL81:IMUX_A2</td><td>SERDES.Q1S_WM11</td></tr>
<tr><td>TCELL81:IMUX_A3</td><td>SERDES.Q1S_WM03</td></tr>
<tr><td>TCELL81:IMUX_A4</td><td>SERDES.Q1S_WM22</td></tr>
<tr><td>TCELL81:IMUX_A5</td><td>SERDES.Q1S_WM21</td></tr>
<tr><td>TCELL81:IMUX_A6</td><td>SERDES.Q1S_GEAR</td></tr>
<tr><td>TCELL81:IMUX_A7</td><td>SERDES.Q1S_TLNKD63</td></tr>
<tr><td>TCELL81:IMUX_B2</td><td>SERDES.Q1S_WM13</td></tr>
<tr><td>TCELL81:IMUX_B3</td><td>SERDES.Q1S_WM10</td></tr>
<tr><td>TCELL81:IMUX_B4</td><td>SERDES.Q1S_WM00</td></tr>
<tr><td>TCELL81:IMUX_B5</td><td>SERDES.Q1S_WM01</td></tr>
<tr><td>TCELL81:IMUX_B6</td><td>SERDES.Q1S_WM12</td></tr>
<tr><td>TCELL81:IMUX_B7</td><td>SERDES.Q1S_WM23</td></tr>
<tr><td>TCELL81:IMUX_C2</td><td>SERDES.Q1S_TXSYNCCTRL0</td></tr>
<tr><td>TCELL81:IMUX_C3</td><td>SERDES.Q1S_RCVCLKSEL0</td></tr>
<tr><td>TCELL81:IMUX_C4</td><td>SERDES.Q1S_RCVCLKSEL2</td></tr>
<tr><td>TCELL81:IMUX_C5</td><td>SERDES.Q1S_TPORTENABLEN</td></tr>
<tr><td>TCELL81:IMUX_C6</td><td>SERDES.Q1S_WM20</td></tr>
<tr><td>TCELL81:IMUX_C7</td><td>SERDES.Q1S_WM02</td></tr>
<tr><td>TCELL81:IMUX_D2</td><td>SERDES.Q1S_RXSYNCCTRL1</td></tr>
<tr><td>TCELL81:IMUX_D3</td><td>SERDES.Q1S_LOOPBACK1</td></tr>
<tr><td>TCELL81:IMUX_D4</td><td>SERDES.Q1S_LOOPBACK2</td></tr>
<tr><td>TCELL81:IMUX_D5</td><td>SERDES.Q1S_RXSYNCCTRL0</td></tr>
<tr><td>TCELL81:IMUX_D6</td><td>SERDES.Q1S_LNKMCETXREQN</td></tr>
<tr><td>TCELL81:IMUX_D7</td><td>SERDES.Q1S_TXSYNCCTRL1</td></tr>
<tr><td>TCELL81:IMUX_LSR0</td><td>SERDES.Q1S_TISCANENA</td></tr>
<tr><td>TCELL81:IMUX_LSR1</td><td>SERDES.Q1S_PHYRSTN</td></tr>
<tr><td>TCELL81:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA2_KIRXMACCLK</td></tr>
<tr><td>TCELL81:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA3_KIRXMACCLK</td></tr>
<tr><td>TCELL81:IMUX_CE0</td><td>SERDES.Q1S_TISCANI27</td></tr>
<tr><td>TCELL81:IMUX_CE1</td><td>SERDES.Q1S_TISCANI26</td></tr>
<tr><td>TCELL81:IMUX_CE2</td><td>SERDES.Q1S_TISCANI24</td></tr>
<tr><td>TCELL81:IMUX_CE3</td><td>SERDES.Q1S_TISCANI22</td></tr>
<tr><td>TCELL81:OUT_F0</td><td>SERDES.Q1S_STATUS14</td></tr>
<tr><td>TCELL81:OUT_F1</td><td>SERDES.Q1S_FLOWFIFOACKON3</td></tr>
<tr><td>TCELL81:OUT_F2</td><td>SERDES.Q1S_TISCANO6</td></tr>
<tr><td>TCELL81:OUT_F3</td><td>SERDES.Q1S_BUFFDEQACKADVPTRN</td></tr>
<tr><td>TCELL81:OUT_F4</td><td>SERDES.Q1S_FLOWFIFOACKON1</td></tr>
<tr><td>TCELL81:OUT_F5</td><td>SERDES.Q1S_LNKMCETXACKN</td></tr>
<tr><td>TCELL81:OUT_F6</td><td>SERDES.Q1S_TISCANO7</td></tr>
<tr><td>TCELL81:OUT_F7</td><td>SERDES.Q1S_FLOWFIFOACKON2</td></tr>
<tr><td>TCELL81:OUT_Q0</td><td>SERDES.Q1S_RESPTIMEOUT15</td></tr>
<tr><td>TCELL81:OUT_Q1</td><td>SERDES.Q1S_LNKTOUTPUTPORTENABLE</td></tr>
<tr><td>TCELL81:OUT_Q2</td><td>SERDES.Q1S_RESPTIMEOUT9</td></tr>
<tr><td>TCELL81:OUT_Q3</td><td>SERDES.Q1S_RESPTIMEOUT14</td></tr>
<tr><td>TCELL81:OUT_Q4</td><td>SERDES.Q1S_RESPTIMEOUT10</td></tr>
<tr><td>TCELL81:OUT_Q5</td><td>SERDES.Q1S_RESPTIMEOUT13</td></tr>
<tr><td>TCELL81:OUT_Q6</td><td>SERDES.Q1S_RESPTIMEOUT11</td></tr>
<tr><td>TCELL81:OUT_Q7</td><td>SERDES.Q1S_RESPTIMEOUT12</td></tr>
<tr><td>TCELL82:IMUX_A2</td><td>SERDES.Q1S_TLNKD44</td></tr>
<tr><td>TCELL82:IMUX_A3</td><td>SERDES.Q1S_TLNKD43</td></tr>
<tr><td>TCELL82:IMUX_A4</td><td>SERDES.Q1S_TLNKD42</td></tr>
<tr><td>TCELL82:IMUX_A5</td><td>SERDES.Q1S_TLNKD41</td></tr>
<tr><td>TCELL82:IMUX_A6</td><td>SERDES.Q1S_TLNKD40</td></tr>
<tr><td>TCELL82:IMUX_A7</td><td>SERDES.Q1S_TLNKD39</td></tr>
<tr><td>TCELL82:IMUX_B2</td><td>SERDES.Q1S_TLNKD50</td></tr>
<tr><td>TCELL82:IMUX_B3</td><td>SERDES.Q1S_TLNKD49</td></tr>
<tr><td>TCELL82:IMUX_B4</td><td>SERDES.Q1S_TLNKD48</td></tr>
<tr><td>TCELL82:IMUX_B5</td><td>SERDES.Q1S_TLNKD47</td></tr>
<tr><td>TCELL82:IMUX_B6</td><td>SERDES.Q1S_TLNKD46</td></tr>
<tr><td>TCELL82:IMUX_B7</td><td>SERDES.Q1S_TLNKD45</td></tr>
<tr><td>TCELL82:IMUX_C2</td><td>SERDES.Q1S_TLNKD56</td></tr>
<tr><td>TCELL82:IMUX_C3</td><td>SERDES.Q1S_TLNKD55</td></tr>
<tr><td>TCELL82:IMUX_C4</td><td>SERDES.Q1S_TLNKD54</td></tr>
<tr><td>TCELL82:IMUX_C5</td><td>SERDES.Q1S_TLNKD53</td></tr>
<tr><td>TCELL82:IMUX_C6</td><td>SERDES.Q1S_TLNKD52</td></tr>
<tr><td>TCELL82:IMUX_C7</td><td>SERDES.Q1S_TLNKD51</td></tr>
<tr><td>TCELL82:IMUX_D2</td><td>SERDES.Q1S_TLNKD62</td></tr>
<tr><td>TCELL82:IMUX_D3</td><td>SERDES.Q1S_TLNKD61</td></tr>
<tr><td>TCELL82:IMUX_D4</td><td>SERDES.Q1S_TLNKD60</td></tr>
<tr><td>TCELL82:IMUX_D5</td><td>SERDES.Q1S_TLNKD59</td></tr>
<tr><td>TCELL82:IMUX_D6</td><td>SERDES.Q1S_TLNKD58</td></tr>
<tr><td>TCELL82:IMUX_D7</td><td>SERDES.Q1S_TLNKD57</td></tr>
<tr><td>TCELL82:IMUX_LSR0</td><td>SERDES.Q1S_SOFTRSTN</td></tr>
<tr><td>TCELL82:IMUX_LSR1</td><td>SERDES.Q1S_SYSRSTIN</td></tr>
<tr><td>TCELL82:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_PHYCLK</td></tr>
<tr><td>TCELL82:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_TISCANCLK</td></tr>
<tr><td>TCELL82:IMUX_CE0</td><td>SERDES.Q1S_TISCANI20</td></tr>
<tr><td>TCELL82:IMUX_CE1</td><td>SERDES.Q1S_TISCANI14</td></tr>
<tr><td>TCELL82:IMUX_CE2</td><td>SERDES.Q1S_TISCANI17</td></tr>
<tr><td>TCELL82:IMUX_CE3</td><td>SERDES.Q1S_TISCANI5</td></tr>
<tr><td>TCELL82:OUT_F0</td><td>SERDES.Q1S_TISCANO21</td></tr>
<tr><td>TCELL82:OUT_F1</td><td>SERDES.Q1S_TISCANO22</td></tr>
<tr><td>TCELL82:OUT_F2</td><td>SERDES.Q1S_STATUS6</td></tr>
<tr><td>TCELL82:OUT_F3</td><td>SERDES.Q1S_STATUS8</td></tr>
<tr><td>TCELL82:OUT_F4</td><td>SERDES.Q1S_STATUS3</td></tr>
<tr><td>TCELL82:OUT_F5</td><td>SERDES.Q1S_STATUS12</td></tr>
<tr><td>TCELL82:OUT_F6</td><td>SERDES.Q1S_TISCANO23</td></tr>
<tr><td>TCELL82:OUT_F7</td><td>SERDES.Q1S_TXFLOWCTRLSTATE0</td></tr>
<tr><td>TCELL82:OUT_Q0</td><td>SERDES.Q1S_TXENQUEUEFLOWN2</td></tr>
<tr><td>TCELL82:OUT_Q1</td><td>SERDES.Q1S_TXENQUEUEFLOWN3</td></tr>
<tr><td>TCELL82:OUT_Q2</td><td>SERDES.Q1S_TISCANO8</td></tr>
<tr><td>TCELL82:OUT_Q3</td><td>SERDES.Q1S_FLOWFIFOACKON0</td></tr>
<tr><td>TCELL82:OUT_Q4</td><td>SERDES.Q1S_TXENQUEUEFLOWN1</td></tr>
<tr><td>TCELL82:OUT_Q5</td><td>SERDES.Q1S_MGTCLKRSTN</td></tr>
<tr><td>TCELL82:OUT_Q6</td><td>SERDES.Q1S_TXENQUEUEFLOWN0</td></tr>
<tr><td>TCELL82:OUT_Q7</td><td>SERDES.Q1S_TISCANO20</td></tr>
<tr><td>TCELL83:IMUX_A2</td><td>SERDES.Q1S_TLNKD17</td></tr>
<tr><td>TCELL83:IMUX_A3</td><td>SERDES.Q1S_TLNKD6</td></tr>
<tr><td>TCELL83:IMUX_A4</td><td>SERDES.Q1S_TLNKD32</td></tr>
<tr><td>TCELL83:IMUX_A5</td><td>SERDES.Q1S_TLNKD30</td></tr>
<tr><td>TCELL83:IMUX_A6</td><td>SERDES.Q1S_TLNKD21</td></tr>
<tr><td>TCELL83:IMUX_A7</td><td>SERDES.Q1S_RLNKDSTRDYN</td></tr>
<tr><td>TCELL83:IMUX_B2</td><td>SERDES.Q1S_TLNKD19</td></tr>
<tr><td>TCELL83:IMUX_B3</td><td>SERDES.Q1S_TLNKD31</td></tr>
<tr><td>TCELL83:IMUX_B4</td><td>SERDES.Q1S_TLNKD34</td></tr>
<tr><td>TCELL83:IMUX_B5</td><td>SERDES.Q1S_TLNKD26</td></tr>
<tr><td>TCELL83:IMUX_B6</td><td>SERDES.Q1S_TLNKD33</td></tr>
<tr><td>TCELL83:IMUX_B7</td><td>SERDES.Q1S_TLNKD29</td></tr>
<tr><td>TCELL83:IMUX_C2</td><td>SERDES.Q1S_TLNKD24</td></tr>
<tr><td>TCELL83:IMUX_C3</td><td>SERDES.Q1S_TLNKD23</td></tr>
<tr><td>TCELL83:IMUX_C4</td><td>SERDES.Q1S_TLNKD28</td></tr>
<tr><td>TCELL83:IMUX_C5</td><td>SERDES.Q1S_TLNKD22</td></tr>
<tr><td>TCELL83:IMUX_C6</td><td>SERDES.Q1S_TLNKD14</td></tr>
<tr><td>TCELL83:IMUX_C7</td><td>SERDES.Q1S_TLNKREM2</td></tr>
<tr><td>TCELL83:IMUX_D2</td><td>SERDES.Q1S_TLNKD38</td></tr>
<tr><td>TCELL83:IMUX_D3</td><td>SERDES.Q1S_TLNKD37</td></tr>
<tr><td>TCELL83:IMUX_D4</td><td>SERDES.Q1S_TLNKD36</td></tr>
<tr><td>TCELL83:IMUX_D5</td><td>SERDES.Q1S_TLNKD35</td></tr>
<tr><td>TCELL83:IMUX_D6</td><td>SERDES.Q1S_TLNKD27</td></tr>
<tr><td>TCELL83:IMUX_D7</td><td>SERDES.Q1S_TLNKD25</td></tr>
<tr><td>TCELL83:IMUX_LSR0</td><td>SERDES.Q1S_MGTRSTN</td></tr>
<tr><td>TCELL83:IMUX_LSR1</td><td>SERDES.Q1S_RIORSTN</td></tr>
<tr><td>TCELL83:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_RIOCLK</td></tr>
<tr><td>TCELL83:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_MGTCLK</td></tr>
<tr><td>TCELL83:IMUX_CE0</td><td>SERDES.Q1S_TISCANI4</td></tr>
<tr><td>TCELL83:IMUX_CE1</td><td>SERDES.Q1S_TISCANI8</td></tr>
<tr><td>TCELL83:IMUX_CE2</td><td>SERDES.Q1S_TISCANI18</td></tr>
<tr><td>TCELL83:IMUX_CE3</td><td>SERDES.Q1S_TISCANI7</td></tr>
<tr><td>TCELL83:OUT_F0</td><td>SERDES.Q1S_STATUS5</td></tr>
<tr><td>TCELL83:OUT_F1</td><td>SERDES.Q1S_STATUS0</td></tr>
<tr><td>TCELL83:OUT_F2</td><td>SERDES.Q1S_STATUS7</td></tr>
<tr><td>TCELL83:OUT_F3</td><td>SERDES.Q1S_STATUS19</td></tr>
<tr><td>TCELL83:OUT_F4</td><td>SERDES.Q1S_TXFLOWCTRLSTATE3</td></tr>
<tr><td>TCELL83:OUT_F5</td><td>SERDES.Q1S_TISCANO27</td></tr>
<tr><td>TCELL83:OUT_F6</td><td>SERDES.Q1S_RXINITN</td></tr>
<tr><td>TCELL83:OUT_F7</td><td>SERDES.Q1S_TXINITN</td></tr>
<tr><td>TCELL83:OUT_Q0</td><td>SERDES.Q1S_STATUS1</td></tr>
<tr><td>TCELL83:OUT_Q1</td><td>SERDES.Q1S_TXFLOWCTRLSTATE1</td></tr>
<tr><td>TCELL83:OUT_Q2</td><td>SERDES.Q1S_STATUS4</td></tr>
<tr><td>TCELL83:OUT_Q3</td><td>SERDES.Q1S_TISCANO24</td></tr>
<tr><td>TCELL83:OUT_Q4</td><td>SERDES.Q1S_STATUS2</td></tr>
<tr><td>TCELL83:OUT_Q5</td><td>SERDES.Q1S_TISCANO25</td></tr>
<tr><td>TCELL83:OUT_Q6</td><td>SERDES.Q1S_TISCANO26</td></tr>
<tr><td>TCELL83:OUT_Q7</td><td>SERDES.Q1S_STATUS18</td></tr>
<tr><td>TCELL84:IMUX_A2</td><td>SERDES.Q1S_TLNKREM1</td></tr>
<tr><td>TCELL84:IMUX_A3</td><td>SERDES.Q1S_TLNKREM0</td></tr>
<tr><td>TCELL84:IMUX_A4</td><td>SERDES.Q1S_TLNKD0</td></tr>
<tr><td>TCELL84:IMUX_A5</td><td>SERDES.Q1S_TLNKD3</td></tr>
<tr><td>TCELL84:IMUX_A6</td><td>SERDES.Q1S_TLNKD4</td></tr>
<tr><td>TCELL84:IMUX_A7</td><td>SERDES.Q1S_TLNKD11</td></tr>
<tr><td>TCELL84:IMUX_B2</td><td>SERDES.Q1S_TLNKD10</td></tr>
<tr><td>TCELL84:IMUX_B3</td><td>SERDES.Q1S_TLNKD9</td></tr>
<tr><td>TCELL84:IMUX_B4</td><td>SERDES.Q1S_TLNKD8</td></tr>
<tr><td>TCELL84:IMUX_B5</td><td>SERDES.Q1S_TLNKD7</td></tr>
<tr><td>TCELL84:IMUX_B6</td><td>SERDES.Q1S_TLNKSRCRDYN</td></tr>
<tr><td>TCELL84:IMUX_B7</td><td>SERDES.Q1S_TLNKD2</td></tr>
<tr><td>TCELL84:IMUX_C2</td><td>SERDES.Q1S_TLNKD20</td></tr>
<tr><td>TCELL84:IMUX_C3</td><td>SERDES.Q1S_TLNKD18</td></tr>
<tr><td>TCELL84:IMUX_C4</td><td>SERDES.Q1S_TLNKSRCDSCN</td></tr>
<tr><td>TCELL84:IMUX_C5</td><td>SERDES.Q1S_TLNKD12</td></tr>
<tr><td>TCELL84:IMUX_C6</td><td>SERDES.Q1S_TLNKD16</td></tr>
<tr><td>TCELL84:IMUX_C7</td><td>SERDES.Q1S_TLNKD1</td></tr>
<tr><td>TCELL84:IMUX_D2</td><td>SERDES.Q1S_TLNKD15</td></tr>
<tr><td>TCELL84:IMUX_D3</td><td>SERDES.Q1S_TLNKD13</td></tr>
<tr><td>TCELL84:IMUX_D4</td><td>SERDES.Q1S_TLNKD5</td></tr>
<tr><td>TCELL84:IMUX_D5</td><td>SERDES.Q1S_TLNKEOFN</td></tr>
<tr><td>TCELL84:IMUX_D6</td><td>SERDES.Q1S_RLNKDSTDSCN</td></tr>
<tr><td>TCELL84:IMUX_D7</td><td>SERDES.Q1S_TLNKSOFN</td></tr>
<tr><td>TCELL84:IMUX_LSR0</td><td>SERDES.Q1S_LNKDIV2RSTN</td></tr>
<tr><td>TCELL84:IMUX_LSR1</td><td>SERDES.Q1S_LNKRSTN</td></tr>
<tr><td>TCELL84:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_LNKCLKDIV2</td></tr>
<tr><td>TCELL84:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_LNKCLK</td></tr>
<tr><td>TCELL84:IMUX_CE0</td><td>SERDES.Q1S_TISCANI19</td></tr>
<tr><td>TCELL84:IMUX_CE1</td><td>SERDES.Q1S_TISCANI16</td></tr>
<tr><td>TCELL84:IMUX_CE2</td><td>SERDES.Q1S_TISCANI1</td></tr>
<tr><td>TCELL84:IMUX_CE3</td><td>SERDES.Q1S_TISCANI15</td></tr>
<tr><td>TCELL84:OUT_F0</td><td>SERDES.Q1S_STATUS21</td></tr>
<tr><td>TCELL84:OUT_F1</td><td>SERDES.Q1S_PORTNERRORDETECT23</td></tr>
<tr><td>TCELL84:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT24</td></tr>
<tr><td>TCELL84:OUT_F3</td><td>SERDES.Q1S_PORTNERRORDETECT25</td></tr>
<tr><td>TCELL84:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT20</td></tr>
<tr><td>TCELL84:OUT_F5</td><td>SERDES.Q1S_PORTNERRORDETECT21</td></tr>
<tr><td>TCELL84:OUT_F6</td><td>SERDES.Q1S_PORTNERRORDETECT18</td></tr>
<tr><td>TCELL84:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT19</td></tr>
<tr><td>TCELL84:OUT_Q0</td><td>SERDES.Q1S_TXFLOWCTRLSTATE2</td></tr>
<tr><td>TCELL84:OUT_Q1</td><td>SERDES.Q1S_TISCANO28</td></tr>
<tr><td>TCELL84:OUT_Q2</td><td>SERDES.Q1S_MASTERENABLE</td></tr>
<tr><td>TCELL84:OUT_Q3</td><td>SERDES.Q1S_TISCANO18</td></tr>
<tr><td>TCELL84:OUT_Q4</td><td>SERDES.Q1S_STATUS13</td></tr>
<tr><td>TCELL84:OUT_Q5</td><td>SERDES.Q1S_TXFLOWCTRLSTATE4</td></tr>
<tr><td>TCELL84:OUT_Q6</td><td>SERDES.Q1S_TISCANO29</td></tr>
<tr><td>TCELL84:OUT_Q7</td><td>SERDES.Q1S_PORTDISABLE</td></tr>
<tr><td>TCELL89:OUT_F0</td><td>SERDES.Q1S_PORTNERRORDETECT3</td></tr>
<tr><td>TCELL89:OUT_F1</td><td>SERDES.Q1S_PORTNERRORDETECT2</td></tr>
<tr><td>TCELL89:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT1</td></tr>
<tr><td>TCELL89:OUT_F3</td><td>SERDES.Q1S_PORTNERRORDETECT0</td></tr>
<tr><td>TCELL89:OUT_F4</td><td>SERDES.Q1S_DECRBUFCNTVECTOR9</td></tr>
<tr><td>TCELL89:OUT_F5</td><td>SERDES.Q1S_DECRBUFCNTVECTOR8</td></tr>
<tr><td>TCELL89:OUT_F6</td><td>SERDES.Q1S_DECRBUFCNTVECTOR7</td></tr>
<tr><td>TCELL89:OUT_F7</td><td>SERDES.Q1S_DECRBUFCNTVECTOR5</td></tr>
<tr><td>TCELL89:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT17</td></tr>
<tr><td>TCELL89:OUT_Q1</td><td>SERDES.Q1S_PORTNERRORDETECT15</td></tr>
<tr><td>TCELL89:OUT_Q2</td><td>SERDES.Q1S_PORTNERRORDETECT7</td></tr>
<tr><td>TCELL89:OUT_Q3</td><td>SERDES.Q1S_PORTNERRORDETECT5</td></tr>
<tr><td>TCELL89:OUT_Q4</td><td>SERDES.Q1S_PORTNERRORDETECT16</td></tr>
<tr><td>TCELL89:OUT_Q5</td><td>SERDES.Q1S_PORTNERRORDETECT22</td></tr>
<tr><td>TCELL89:OUT_Q6</td><td>SERDES.Q1S_PORTNERRORDETECT4</td></tr>
<tr><td>TCELL89:OUT_Q7</td><td>SERDES.Q1S_PORTNERRORDETECT6</td></tr>
<tr><td>TCELL90:OUT_F0</td><td>SERDES.Q1S_RLNKBEATS4</td></tr>
<tr><td>TCELL90:OUT_F1</td><td>SERDES.Q1S_RLNKBEATS3</td></tr>
<tr><td>TCELL90:OUT_F2</td><td>SERDES.Q1S_RLNKBEATS2</td></tr>
<tr><td>TCELL90:OUT_F3</td><td>SERDES.Q1S_RLNKBEATS1</td></tr>
<tr><td>TCELL90:OUT_F4</td><td>SERDES.Q1S_RLNKBEATS0</td></tr>
<tr><td>TCELL90:OUT_F5</td><td>SERDES.Q1S_RLNKD63</td></tr>
<tr><td>TCELL90:OUT_F6</td><td>SERDES.Q1S_RLNKD62</td></tr>
<tr><td>TCELL90:OUT_F7</td><td>SERDES.Q1S_RLNKD61</td></tr>
<tr><td>TCELL90:OUT_Q0</td><td>SERDES.Q1S_DECRBUFCNTVECTOR4</td></tr>
<tr><td>TCELL90:OUT_Q1</td><td>SERDES.Q1S_DECRBUFCNTVECTOR3</td></tr>
<tr><td>TCELL90:OUT_Q2</td><td>SERDES.Q1S_DECRBUFCNTVECTOR2</td></tr>
<tr><td>TCELL90:OUT_Q3</td><td>SERDES.Q1S_DECRBUFCNTVECTOR1</td></tr>
<tr><td>TCELL90:OUT_Q4</td><td>SERDES.Q1S_DECRBUFCNTVECTOR0</td></tr>
<tr><td>TCELL90:OUT_Q5</td><td>SERDES.Q1S_RLNKBEATS7</td></tr>
<tr><td>TCELL90:OUT_Q6</td><td>SERDES.Q1S_RLNKBEATS6</td></tr>
<tr><td>TCELL90:OUT_Q7</td><td>SERDES.Q1S_RLNKBEATS5</td></tr>
<tr><td>TCELL91:OUT_F0</td><td>SERDES.Q1S_RLNKD53</td></tr>
<tr><td>TCELL91:OUT_F1</td><td>SERDES.Q1S_RLNKD52</td></tr>
<tr><td>TCELL91:OUT_F2</td><td>SERDES.Q1S_RLNKD51</td></tr>
<tr><td>TCELL91:OUT_F3</td><td>SERDES.Q1S_RLNKD50</td></tr>
<tr><td>TCELL91:OUT_F4</td><td>SERDES.Q1S_RLNKD49</td></tr>
<tr><td>TCELL91:OUT_F5</td><td>SERDES.Q1S_RLNKD48</td></tr>
<tr><td>TCELL91:OUT_F6</td><td>SERDES.Q1S_RLNKD47</td></tr>
<tr><td>TCELL91:OUT_F7</td><td>SERDES.Q1S_RLNKD46</td></tr>
<tr><td>TCELL91:OUT_Q0</td><td>SERDES.Q1S_RLNKD60</td></tr>
<tr><td>TCELL91:OUT_Q1</td><td>SERDES.Q1S_RLNKD59</td></tr>
<tr><td>TCELL91:OUT_Q2</td><td>SERDES.Q1S_RLNKD58</td></tr>
<tr><td>TCELL91:OUT_Q3</td><td>SERDES.Q1S_RLNKD57</td></tr>
<tr><td>TCELL91:OUT_Q4</td><td>SERDES.Q1S_RLNKD56</td></tr>
<tr><td>TCELL91:OUT_Q5</td><td>SERDES.Q1S_RLNKD55</td></tr>
<tr><td>TCELL91:OUT_Q6</td><td>SERDES.Q1S_TISCANO16</td></tr>
<tr><td>TCELL91:OUT_Q7</td><td>SERDES.Q1S_RLNKD54</td></tr>
<tr><td>TCELL92:OUT_F0</td><td>SERDES.Q1S_RLNKD37</td></tr>
<tr><td>TCELL92:OUT_F1</td><td>SERDES.Q1S_RLNKD36</td></tr>
<tr><td>TCELL92:OUT_F2</td><td>SERDES.Q1S_RLNKD35</td></tr>
<tr><td>TCELL92:OUT_F3</td><td>SERDES.Q1S_RLNKD34</td></tr>
<tr><td>TCELL92:OUT_F4</td><td>SERDES.Q1S_RLNKD33</td></tr>
<tr><td>TCELL92:OUT_F5</td><td>SERDES.Q1S_RLNKD32</td></tr>
<tr><td>TCELL92:OUT_F6</td><td>SERDES.Q1S_RLNKD31</td></tr>
<tr><td>TCELL92:OUT_F7</td><td>SERDES.Q1S_LNKCLKDIV2RSTN</td></tr>
<tr><td>TCELL92:OUT_Q0</td><td>SERDES.Q1S_RLNKD45</td></tr>
<tr><td>TCELL92:OUT_Q1</td><td>SERDES.Q1S_RLNKD44</td></tr>
<tr><td>TCELL92:OUT_Q2</td><td>SERDES.Q1S_RLNKD43</td></tr>
<tr><td>TCELL92:OUT_Q3</td><td>SERDES.Q1S_RLNKD42</td></tr>
<tr><td>TCELL92:OUT_Q4</td><td>SERDES.Q1S_RLNKD41</td></tr>
<tr><td>TCELL92:OUT_Q5</td><td>SERDES.Q1S_RLNKD40</td></tr>
<tr><td>TCELL92:OUT_Q6</td><td>SERDES.Q1S_RLNKD39</td></tr>
<tr><td>TCELL92:OUT_Q7</td><td>SERDES.Q1S_RLNKD38</td></tr>
<tr><td>TCELL93:OUT_F0</td><td>SERDES.Q1S_RLNKD23</td></tr>
<tr><td>TCELL93:OUT_F1</td><td>SERDES.Q1S_RLNKD22</td></tr>
<tr><td>TCELL93:OUT_F2</td><td>SERDES.Q1S_RLNKD21</td></tr>
<tr><td>TCELL93:OUT_F3</td><td>SERDES.Q1S_RLNKD20</td></tr>
<tr><td>TCELL93:OUT_F4</td><td>SERDES.Q1S_RLNKD19</td></tr>
<tr><td>TCELL93:OUT_F5</td><td>SERDES.Q1S_RLNKD18</td></tr>
<tr><td>TCELL93:OUT_F6</td><td>SERDES.Q1S_RLNKD17</td></tr>
<tr><td>TCELL93:OUT_F7</td><td>SERDES.Q1S_RLNKD16</td></tr>
<tr><td>TCELL93:OUT_Q0</td><td>SERDES.Q1S_STATUS9</td></tr>
<tr><td>TCELL93:OUT_Q1</td><td>SERDES.Q1S_RLNKD30</td></tr>
<tr><td>TCELL93:OUT_Q2</td><td>SERDES.Q1S_RLNKD29</td></tr>
<tr><td>TCELL93:OUT_Q3</td><td>SERDES.Q1S_RLNKD28</td></tr>
<tr><td>TCELL93:OUT_Q4</td><td>SERDES.Q1S_RLNKD27</td></tr>
<tr><td>TCELL93:OUT_Q5</td><td>SERDES.Q1S_RLNKD26</td></tr>
<tr><td>TCELL93:OUT_Q6</td><td>SERDES.Q1S_RLNKD25</td></tr>
<tr><td>TCELL93:OUT_Q7</td><td>SERDES.Q1S_RLNKD24</td></tr>
<tr><td>TCELL94:OUT_F0</td><td>SERDES.Q1S_RLNKD10</td></tr>
<tr><td>TCELL94:OUT_F1</td><td>SERDES.Q1S_RLNKD9</td></tr>
<tr><td>TCELL94:OUT_F2</td><td>SERDES.Q1S_RLNKD8</td></tr>
<tr><td>TCELL94:OUT_F3</td><td>SERDES.Q1S_RLNKD7</td></tr>
<tr><td>TCELL94:OUT_F4</td><td>SERDES.Q1S_RLNKD6</td></tr>
<tr><td>TCELL94:OUT_F5</td><td>SERDES.Q1S_RLNKD5</td></tr>
<tr><td>TCELL94:OUT_F6</td><td>SERDES.Q1S_STATUS15</td></tr>
<tr><td>TCELL94:OUT_F7</td><td>SERDES.Q1S_TISCANO1</td></tr>
<tr><td>TCELL94:OUT_Q0</td><td>SERDES.Q1S_RLNKD15</td></tr>
<tr><td>TCELL94:OUT_Q1</td><td>SERDES.Q1S_LNKCLKRSTN</td></tr>
<tr><td>TCELL94:OUT_Q2</td><td>SERDES.Q1S_RLNKD14</td></tr>
<tr><td>TCELL94:OUT_Q3</td><td>SERDES.Q1S_RLNKD13</td></tr>
<tr><td>TCELL94:OUT_Q4</td><td>SERDES.Q1S_RLNKD12</td></tr>
<tr><td>TCELL94:OUT_Q5</td><td>SERDES.Q1S_RLNKD11</td></tr>
<tr><td>TCELL94:OUT_Q6</td><td>SERDES.Q1S_RLNKD4</td></tr>
<tr><td>TCELL94:OUT_Q7</td><td>SERDES.Q1S_RLNKD3</td></tr>
<tr><td>TCELL95:OUT_F0</td><td>SERDES.Q1S_TLNKDSTRDYN</td></tr>
<tr><td>TCELL95:OUT_F1</td><td>SERDES.Q1S_RLNKEOFN</td></tr>
<tr><td>TCELL95:OUT_F2</td><td>SERDES.Q1S_RLNKSOFN</td></tr>
<tr><td>TCELL95:OUT_F3</td><td>SERDES.Q1S_RLNKSRCRDYN</td></tr>
<tr><td>TCELL95:OUT_F4</td><td>SERDES.Q1S_TISCANO2</td></tr>
<tr><td>TCELL95:OUT_F5</td><td>SERDES.Q1S_DECRBUFCNTVECTOR6</td></tr>
<tr><td>TCELL95:OUT_F6</td><td>SERDES.Q1CH3_FDRX24</td></tr>
<tr><td>TCELL95:OUT_F7</td><td>SERDES.Q1CH3_FDRX25</td></tr>
<tr><td>TCELL95:OUT_Q0</td><td>SERDES.Q1S_RLNKD2</td></tr>
<tr><td>TCELL95:OUT_Q1</td><td>SERDES.Q1S_RLNKD1</td></tr>
<tr><td>TCELL95:OUT_Q2</td><td>SERDES.Q1S_RLNKD0</td></tr>
<tr><td>TCELL95:OUT_Q3</td><td>SERDES.Q1S_RLNKREM2</td></tr>
<tr><td>TCELL95:OUT_Q4</td><td>SERDES.Q1S_RLNKREM1</td></tr>
<tr><td>TCELL95:OUT_Q5</td><td>SERDES.Q1S_RLNKREM0</td></tr>
<tr><td>TCELL95:OUT_Q6</td><td>SERDES.Q1CH3_FDRX16</td></tr>
<tr><td>TCELL95:OUT_Q7</td><td>SERDES.Q1CH3_FDRX17</td></tr>
<tr><td>TCELL96:OUT_F0</td><td>SERDES.Q1CH3_FDRX26</td></tr>
<tr><td>TCELL96:OUT_F1</td><td>SERDES.Q1CH3_FDRX27</td></tr>
<tr><td>TCELL96:OUT_F2</td><td>SERDES.Q1CH3_FDRX28</td></tr>
<tr><td>TCELL96:OUT_F3</td><td>SERDES.Q1CH3_FDRX29</td></tr>
<tr><td>TCELL96:OUT_F4</td><td>SERDES.Q1CH3_FDRX30</td></tr>
<tr><td>TCELL96:OUT_F5</td><td>SERDES.Q1CH3_FDRX31</td></tr>
<tr><td>TCELL96:OUT_F6</td><td>SERDES.Q1CH3_FDRX40</td></tr>
<tr><td>TCELL96:OUT_F7</td><td>SERDES.Q1CH3_FDRX41</td></tr>
<tr><td>TCELL96:OUT_Q0</td><td>SERDES.Q1CH3_FDRX18</td></tr>
<tr><td>TCELL96:OUT_Q1</td><td>SERDES.Q1CH3_FDRX19</td></tr>
<tr><td>TCELL96:OUT_Q2</td><td>SERDES.Q1CH3_FDRX20</td></tr>
<tr><td>TCELL96:OUT_Q3</td><td>SERDES.Q1CH3_FDRX21</td></tr>
<tr><td>TCELL96:OUT_Q4</td><td>SERDES.Q1CH3_FDRX22</td></tr>
<tr><td>TCELL96:OUT_Q5</td><td>SERDES.Q1CH3_FDRX23</td></tr>
<tr><td>TCELL96:OUT_Q6</td><td>SERDES.Q1CH3_FDRX32</td></tr>
<tr><td>TCELL96:OUT_Q7</td><td>SERDES.Q1CH3_FDRX33</td></tr>
<tr><td>TCELL97:IMUX_A0</td><td>SERDES.Q1CH1_FCPLLLOL</td></tr>
<tr><td>TCELL97:IMUX_A1</td><td>SERDES.Q1CH0_FCPLLLOL</td></tr>
<tr><td>TCELL97:IMUX_A2</td><td>SERDES.Q1CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL97:IMUX_A3</td><td>SERDES.Q1CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL97:IMUX_A4</td><td>SERDES.Q1CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL97:IMUX_A5</td><td>SERDES.Q1CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL97:IMUX_B0</td><td>SERDES.Q1CH3_FDLDRTX</td></tr>
<tr><td>TCELL97:IMUX_B1</td><td>SERDES.Q1CH2_FDLDRTX</td></tr>
<tr><td>TCELL97:IMUX_B2</td><td>SERDES.Q1CH1_FDLDRTX</td></tr>
<tr><td>TCELL97:IMUX_B3</td><td>SERDES.Q1CH0_FDLDRTX</td></tr>
<tr><td>TCELL97:IMUX_B4</td><td>SERDES.Q1CH3_FCPLLLOL</td></tr>
<tr><td>TCELL97:IMUX_B5</td><td>SERDES.Q1CH2_FCPLLLOL</td></tr>
<tr><td>TCELL97:IMUX_C0</td><td>SERDES.Q1CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL97:IMUX_C1</td><td>SERDES.Q1CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL97:IMUX_C2</td><td>SERDES.Q1CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL97:IMUX_C3</td><td>SERDES.Q1CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL97:IMUX_C4</td><td>SERDES.Q1CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL97:IMUX_C5</td><td>SERDES.Q1CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL97:IMUX_D0</td><td>SERDES.Q1CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL97:IMUX_D1</td><td>SERDES.Q1CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL97:IMUX_D2</td><td>SERDES.Q1CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL97:IMUX_D3</td><td>SERDES.Q1CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL97:IMUX_D4</td><td>SERDES.Q1CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL97:IMUX_D5</td><td>SERDES.Q1CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL97:IMUX_LSR0</td><td>SERDES.Q1CH1_FCTRST</td></tr>
<tr><td>TCELL97:IMUX_LSR1</td><td>SERDES.Q1CH0_FCTRST</td></tr>
<tr><td>TCELL97:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FISYNCCLK</td></tr>
<tr><td>TCELL97:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIRXTESTCLK</td></tr>
<tr><td>TCELL97:OUT_F0</td><td>SERDES.Q1CH3_FDRX42</td></tr>
<tr><td>TCELL97:OUT_F1</td><td>SERDES.Q1CH3_FDRX43</td></tr>
<tr><td>TCELL97:OUT_F2</td><td>SERDES.Q1CH3_FDRX44</td></tr>
<tr><td>TCELL97:OUT_F3</td><td>SERDES.Q1CH3_FDRX45</td></tr>
<tr><td>TCELL97:OUT_F4</td><td>SERDES.Q1CH3_FDRX46</td></tr>
<tr><td>TCELL97:OUT_F5</td><td>SERDES.Q1CH3_FDRX47</td></tr>
<tr><td>TCELL97:OUT_F6</td><td>SERDES.Q1CH2_FDRX8</td></tr>
<tr><td>TCELL97:OUT_F7</td><td>SERDES.Q1CH2_FDRX9</td></tr>
<tr><td>TCELL97:OUT_Q0</td><td>SERDES.Q1CH3_FDRX34</td></tr>
<tr><td>TCELL97:OUT_Q1</td><td>SERDES.Q1CH3_FDRX35</td></tr>
<tr><td>TCELL97:OUT_Q2</td><td>SERDES.Q1CH3_FDRX36</td></tr>
<tr><td>TCELL97:OUT_Q3</td><td>SERDES.Q1CH3_FDRX37</td></tr>
<tr><td>TCELL97:OUT_Q4</td><td>SERDES.Q1CH3_FDRX38</td></tr>
<tr><td>TCELL97:OUT_Q5</td><td>SERDES.Q1CH3_FDRX39</td></tr>
<tr><td>TCELL97:OUT_Q6</td><td>SERDES.Q1CH2_FDRX0</td></tr>
<tr><td>TCELL97:OUT_Q7</td><td>SERDES.Q1CH2_FDRX1</td></tr>
<tr><td>TCELL98:IMUX_A0</td><td>SERDES.Q1CH3_FDTX2</td></tr>
<tr><td>TCELL98:IMUX_A1</td><td>SERDES.Q1CH3_FDTX3</td></tr>
<tr><td>TCELL98:IMUX_A2</td><td>SERDES.Q1CH3_FDTX4</td></tr>
<tr><td>TCELL98:IMUX_A3</td><td>SERDES.Q1CH3_FDTX5</td></tr>
<tr><td>TCELL98:IMUX_A4</td><td>SERDES.Q1CH3_FDTX6</td></tr>
<tr><td>TCELL98:IMUX_A5</td><td>SERDES.Q1CH3_FDTX7</td></tr>
<tr><td>TCELL98:IMUX_B0</td><td>SERDES.Q1CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL98:IMUX_B1</td><td>SERDES.Q1CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL98:IMUX_B2</td><td>SERDES.Q1CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL98:IMUX_B3</td><td>SERDES.Q1CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL98:IMUX_B4</td><td>SERDES.Q1CH3_FDTX0</td></tr>
<tr><td>TCELL98:IMUX_B5</td><td>SERDES.Q1CH3_FDTX1</td></tr>
<tr><td>TCELL98:IMUX_C0</td><td>SERDES.Q1CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL98:IMUX_C1</td><td>SERDES.Q1CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL98:IMUX_C2</td><td>SERDES.Q1CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL98:IMUX_C3</td><td>SERDES.Q1CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL98:IMUX_C4</td><td>SERDES.Q1CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL98:IMUX_C5</td><td>SERDES.Q1CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL98:IMUX_D0</td><td>SERDES.Q1CH3_FCLSMEN</td></tr>
<tr><td>TCELL98:IMUX_D1</td><td>SERDES.Q1CH2_FCLSMEN</td></tr>
<tr><td>TCELL98:IMUX_D2</td><td>SERDES.Q1CH1_FCLSMEN</td></tr>
<tr><td>TCELL98:IMUX_D3</td><td>SERDES.Q1CH0_FCLSMEN</td></tr>
<tr><td>TCELL98:IMUX_D4</td><td>SERDES.Q1CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL98:IMUX_D5</td><td>SERDES.Q1CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL98:IMUX_LSR0</td><td>SERDES.Q1CH3_FCRRST</td></tr>
<tr><td>TCELL98:IMUX_LSR1</td><td>SERDES.Q1CH2_FCRRST</td></tr>
<tr><td>TCELL98:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL98:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL98:OUT_F0</td><td>SERDES.Q1CH2_FDRX10</td></tr>
<tr><td>TCELL98:OUT_F1</td><td>SERDES.Q1CH2_FDRX11</td></tr>
<tr><td>TCELL98:OUT_F2</td><td>SERDES.Q1CH2_FDRX12</td></tr>
<tr><td>TCELL98:OUT_F3</td><td>SERDES.Q1CH2_FDRX13</td></tr>
<tr><td>TCELL98:OUT_F4</td><td>SERDES.Q1CH2_FDRX14</td></tr>
<tr><td>TCELL98:OUT_F5</td><td>SERDES.Q1CH2_FDRX15</td></tr>
<tr><td>TCELL98:OUT_F6</td><td>SERDES.Q1CH2_FDRX24</td></tr>
<tr><td>TCELL98:OUT_F7</td><td>SERDES.Q1CH2_FDRX25</td></tr>
<tr><td>TCELL98:OUT_Q0</td><td>SERDES.Q1CH2_FDRX2</td></tr>
<tr><td>TCELL98:OUT_Q1</td><td>SERDES.Q1CH2_FDRX3</td></tr>
<tr><td>TCELL98:OUT_Q2</td><td>SERDES.Q1CH2_FDRX4</td></tr>
<tr><td>TCELL98:OUT_Q3</td><td>SERDES.Q1CH2_FDRX5</td></tr>
<tr><td>TCELL98:OUT_Q4</td><td>SERDES.Q1CH2_FDRX6</td></tr>
<tr><td>TCELL98:OUT_Q5</td><td>SERDES.Q1CH2_FDRX7</td></tr>
<tr><td>TCELL98:OUT_Q6</td><td>SERDES.Q1CH2_FDRX16</td></tr>
<tr><td>TCELL98:OUT_Q7</td><td>SERDES.Q1CH2_FDRX17</td></tr>
<tr><td>TCELL99:IMUX_A0</td><td>SERDES.Q1CH3_FDTX26</td></tr>
<tr><td>TCELL99:IMUX_A1</td><td>SERDES.Q1CH3_FDTX27</td></tr>
<tr><td>TCELL99:IMUX_A2</td><td>SERDES.Q1CH3_FDTX28</td></tr>
<tr><td>TCELL99:IMUX_A3</td><td>SERDES.Q1CH3_FDTX29</td></tr>
<tr><td>TCELL99:IMUX_A4</td><td>SERDES.Q1CH3_FDTX30</td></tr>
<tr><td>TCELL99:IMUX_A5</td><td>SERDES.Q1CH3_FDTX31</td></tr>
<tr><td>TCELL99:IMUX_B0</td><td>SERDES.Q1CH3_FDTX20</td></tr>
<tr><td>TCELL99:IMUX_B1</td><td>SERDES.Q1CH3_FDTX21</td></tr>
<tr><td>TCELL99:IMUX_B2</td><td>SERDES.Q1CH3_FDTX22</td></tr>
<tr><td>TCELL99:IMUX_B3</td><td>SERDES.Q1CH3_FDTX23</td></tr>
<tr><td>TCELL99:IMUX_B4</td><td>SERDES.Q1CH3_FDTX24</td></tr>
<tr><td>TCELL99:IMUX_B5</td><td>SERDES.Q1CH3_FDTX25</td></tr>
<tr><td>TCELL99:IMUX_C0</td><td>SERDES.Q1CH3_FDTX14</td></tr>
<tr><td>TCELL99:IMUX_C1</td><td>SERDES.Q1CH3_FDTX15</td></tr>
<tr><td>TCELL99:IMUX_C2</td><td>SERDES.Q1CH3_FDTX16</td></tr>
<tr><td>TCELL99:IMUX_C3</td><td>SERDES.Q1CH3_FDTX17</td></tr>
<tr><td>TCELL99:IMUX_C4</td><td>SERDES.Q1CH3_FDTX18</td></tr>
<tr><td>TCELL99:IMUX_C5</td><td>SERDES.Q1CH3_FDTX19</td></tr>
<tr><td>TCELL99:IMUX_D0</td><td>SERDES.Q1CH3_FDTX8</td></tr>
<tr><td>TCELL99:IMUX_D1</td><td>SERDES.Q1CH3_FDTX9</td></tr>
<tr><td>TCELL99:IMUX_D2</td><td>SERDES.Q1CH3_FDTX10</td></tr>
<tr><td>TCELL99:IMUX_D3</td><td>SERDES.Q1CH3_FDTX11</td></tr>
<tr><td>TCELL99:IMUX_D4</td><td>SERDES.Q1CH3_FDTX12</td></tr>
<tr><td>TCELL99:IMUX_D5</td><td>SERDES.Q1CH3_FDTX13</td></tr>
<tr><td>TCELL99:IMUX_LSR0</td><td>SERDES.Q1CH1_FCRRST</td></tr>
<tr><td>TCELL99:IMUX_LSR1</td><td>SERDES.Q1CH0_FCRRST</td></tr>
<tr><td>TCELL99:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL99:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL99:OUT_F0</td><td>SERDES.Q1CH2_FDRX26</td></tr>
<tr><td>TCELL99:OUT_F1</td><td>SERDES.Q1CH2_FDRX27</td></tr>
<tr><td>TCELL99:OUT_F2</td><td>SERDES.Q1CH2_FDRX28</td></tr>
<tr><td>TCELL99:OUT_F3</td><td>SERDES.Q1CH2_FDRX29</td></tr>
<tr><td>TCELL99:OUT_F4</td><td>SERDES.Q1CH2_FDRX30</td></tr>
<tr><td>TCELL99:OUT_F5</td><td>SERDES.Q1CH2_FDRX31</td></tr>
<tr><td>TCELL99:OUT_F6</td><td>SERDES.Q1CH2_FDRX40</td></tr>
<tr><td>TCELL99:OUT_F7</td><td>SERDES.Q1CH2_FDRX41</td></tr>
<tr><td>TCELL99:OUT_Q0</td><td>SERDES.Q1CH2_FDRX18</td></tr>
<tr><td>TCELL99:OUT_Q1</td><td>SERDES.Q1CH2_FDRX19</td></tr>
<tr><td>TCELL99:OUT_Q2</td><td>SERDES.Q1CH2_FDRX20</td></tr>
<tr><td>TCELL99:OUT_Q3</td><td>SERDES.Q1CH2_FDRX21</td></tr>
<tr><td>TCELL99:OUT_Q4</td><td>SERDES.Q1CH2_FDRX22</td></tr>
<tr><td>TCELL99:OUT_Q5</td><td>SERDES.Q1CH2_FDRX23</td></tr>
<tr><td>TCELL99:OUT_Q6</td><td>SERDES.Q1CH2_FDRX32</td></tr>
<tr><td>TCELL99:OUT_Q7</td><td>SERDES.Q1CH2_FDRX33</td></tr>
<tr><td>TCELL100:IMUX_A0</td><td>SERDES.Q1CH2_FDTX0</td></tr>
<tr><td>TCELL100:IMUX_A1</td><td>SERDES.Q1CH2_FDTX1</td></tr>
<tr><td>TCELL100:IMUX_A2</td><td>SERDES.Q1CH2_FDTX2</td></tr>
<tr><td>TCELL100:IMUX_A3</td><td>SERDES.Q1CH2_FDTX3</td></tr>
<tr><td>TCELL100:IMUX_A4</td><td>SERDES.Q1CH2_FDTX4</td></tr>
<tr><td>TCELL100:IMUX_A5</td><td>SERDES.Q1CH2_FDTX5</td></tr>
<tr><td>TCELL100:IMUX_B0</td><td>SERDES.Q1CH3_FDTX44</td></tr>
<tr><td>TCELL100:IMUX_B1</td><td>SERDES.Q1CH3_FDTX45</td></tr>
<tr><td>TCELL100:IMUX_B2</td><td>SERDES.Q1CH3_FDTX46</td></tr>
<tr><td>TCELL100:IMUX_B3</td><td>SERDES.Q1CH3_FDTX47</td></tr>
<tr><td>TCELL100:IMUX_B4</td><td>SERDES.Q1CH3_FDTX48</td></tr>
<tr><td>TCELL100:IMUX_B5</td><td>SERDES.Q1CH3_FDTX49</td></tr>
<tr><td>TCELL100:IMUX_C0</td><td>SERDES.Q1CH3_FDTX38</td></tr>
<tr><td>TCELL100:IMUX_C1</td><td>SERDES.Q1CH3_FDTX39</td></tr>
<tr><td>TCELL100:IMUX_C2</td><td>SERDES.Q1CH3_FDTX40</td></tr>
<tr><td>TCELL100:IMUX_C3</td><td>SERDES.Q1CH3_FDTX41</td></tr>
<tr><td>TCELL100:IMUX_C4</td><td>SERDES.Q1CH3_FDTX42</td></tr>
<tr><td>TCELL100:IMUX_C5</td><td>SERDES.Q1CH3_FDTX43</td></tr>
<tr><td>TCELL100:IMUX_D0</td><td>SERDES.Q1CH3_FDTX32</td></tr>
<tr><td>TCELL100:IMUX_D1</td><td>SERDES.Q1CH3_FDTX33</td></tr>
<tr><td>TCELL100:IMUX_D2</td><td>SERDES.Q1CH3_FDTX34</td></tr>
<tr><td>TCELL100:IMUX_D3</td><td>SERDES.Q1CH3_FDTX35</td></tr>
<tr><td>TCELL100:IMUX_D4</td><td>SERDES.Q1CH3_FDTX36</td></tr>
<tr><td>TCELL100:IMUX_D5</td><td>SERDES.Q1CH3_FDTX37</td></tr>
<tr><td>TCELL100:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL100:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL100:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FITCLK</td></tr>
<tr><td>TCELL100:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FITCLK</td></tr>
<tr><td>TCELL100:OUT_F0</td><td>SERDES.Q1CH2_FDRX42</td></tr>
<tr><td>TCELL100:OUT_F1</td><td>SERDES.Q1CH2_FDRX43</td></tr>
<tr><td>TCELL100:OUT_F2</td><td>SERDES.Q1CH2_FDRX44</td></tr>
<tr><td>TCELL100:OUT_F3</td><td>SERDES.Q1CH2_FDRX45</td></tr>
<tr><td>TCELL100:OUT_F4</td><td>SERDES.Q1CH2_FDRX46</td></tr>
<tr><td>TCELL100:OUT_F5</td><td>SERDES.Q1CH2_FDRX47</td></tr>
<tr><td>TCELL100:OUT_F6</td><td>SERDES.Q1CH1_FDRX8</td></tr>
<tr><td>TCELL100:OUT_F7</td><td>SERDES.Q1CH1_FDRX9</td></tr>
<tr><td>TCELL100:OUT_Q0</td><td>SERDES.Q1CH2_FDRX34</td></tr>
<tr><td>TCELL100:OUT_Q1</td><td>SERDES.Q1CH2_FDRX35</td></tr>
<tr><td>TCELL100:OUT_Q2</td><td>SERDES.Q1CH2_FDRX36</td></tr>
<tr><td>TCELL100:OUT_Q3</td><td>SERDES.Q1CH2_FDRX37</td></tr>
<tr><td>TCELL100:OUT_Q4</td><td>SERDES.Q1CH2_FDRX38</td></tr>
<tr><td>TCELL100:OUT_Q5</td><td>SERDES.Q1CH2_FDRX39</td></tr>
<tr><td>TCELL100:OUT_Q6</td><td>SERDES.Q1CH1_FDRX0</td></tr>
<tr><td>TCELL100:OUT_Q7</td><td>SERDES.Q1CH1_FDRX1</td></tr>
<tr><td>TCELL101:IMUX_A0</td><td>SERDES.Q1CH2_FDTX24</td></tr>
<tr><td>TCELL101:IMUX_A1</td><td>SERDES.Q1CH2_FDTX25</td></tr>
<tr><td>TCELL101:IMUX_A2</td><td>SERDES.Q1CH2_FDTX26</td></tr>
<tr><td>TCELL101:IMUX_A3</td><td>SERDES.Q1CH2_FDTX27</td></tr>
<tr><td>TCELL101:IMUX_A4</td><td>SERDES.Q1CH2_FDTX28</td></tr>
<tr><td>TCELL101:IMUX_A5</td><td>SERDES.Q1CH2_FDTX29</td></tr>
<tr><td>TCELL101:IMUX_B0</td><td>SERDES.Q1CH2_FDTX18</td></tr>
<tr><td>TCELL101:IMUX_B1</td><td>SERDES.Q1CH2_FDTX19</td></tr>
<tr><td>TCELL101:IMUX_B2</td><td>SERDES.Q1CH2_FDTX20</td></tr>
<tr><td>TCELL101:IMUX_B3</td><td>SERDES.Q1CH2_FDTX21</td></tr>
<tr><td>TCELL101:IMUX_B4</td><td>SERDES.Q1CH2_FDTX22</td></tr>
<tr><td>TCELL101:IMUX_B5</td><td>SERDES.Q1CH2_FDTX23</td></tr>
<tr><td>TCELL101:IMUX_C0</td><td>SERDES.Q1CH2_FDTX12</td></tr>
<tr><td>TCELL101:IMUX_C1</td><td>SERDES.Q1CH2_FDTX13</td></tr>
<tr><td>TCELL101:IMUX_C2</td><td>SERDES.Q1CH2_FDTX14</td></tr>
<tr><td>TCELL101:IMUX_C3</td><td>SERDES.Q1CH2_FDTX15</td></tr>
<tr><td>TCELL101:IMUX_C4</td><td>SERDES.Q1CH2_FDTX16</td></tr>
<tr><td>TCELL101:IMUX_C5</td><td>SERDES.Q1CH2_FDTX17</td></tr>
<tr><td>TCELL101:IMUX_D0</td><td>SERDES.Q1CH2_FDTX6</td></tr>
<tr><td>TCELL101:IMUX_D1</td><td>SERDES.Q1CH2_FDTX7</td></tr>
<tr><td>TCELL101:IMUX_D2</td><td>SERDES.Q1CH2_FDTX8</td></tr>
<tr><td>TCELL101:IMUX_D3</td><td>SERDES.Q1CH2_FDTX9</td></tr>
<tr><td>TCELL101:IMUX_D4</td><td>SERDES.Q1CH2_FDTX10</td></tr>
<tr><td>TCELL101:IMUX_D5</td><td>SERDES.Q1CH2_FDTX11</td></tr>
<tr><td>TCELL101:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL101:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL101:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FITCLK</td></tr>
<tr><td>TCELL101:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FITCLK</td></tr>
<tr><td>TCELL101:OUT_F0</td><td>SERDES.Q1CH1_FDRX10</td></tr>
<tr><td>TCELL101:OUT_F1</td><td>SERDES.Q1CH1_FDRX11</td></tr>
<tr><td>TCELL101:OUT_F2</td><td>SERDES.Q1CH1_FDRX12</td></tr>
<tr><td>TCELL101:OUT_F3</td><td>SERDES.Q1CH1_FDRX13</td></tr>
<tr><td>TCELL101:OUT_F4</td><td>SERDES.Q1CH1_FDRX14</td></tr>
<tr><td>TCELL101:OUT_F5</td><td>SERDES.Q1CH1_FDRX15</td></tr>
<tr><td>TCELL101:OUT_Q0</td><td>SERDES.Q1CH1_FDRX2</td></tr>
<tr><td>TCELL101:OUT_Q1</td><td>SERDES.Q1CH1_FDRX3</td></tr>
<tr><td>TCELL101:OUT_Q2</td><td>SERDES.Q1CH1_FDRX4</td></tr>
<tr><td>TCELL101:OUT_Q3</td><td>SERDES.Q1CH1_FDRX5</td></tr>
<tr><td>TCELL101:OUT_Q4</td><td>SERDES.Q1CH1_FDRX6</td></tr>
<tr><td>TCELL101:OUT_Q5</td><td>SERDES.Q1CH1_FDRX7</td></tr>
<tr><td>TCELL102:IMUX_A2</td><td>SERDES.Q1CH2_FDTX48</td></tr>
<tr><td>TCELL102:IMUX_A3</td><td>SERDES.Q1CH2_FDTX49</td></tr>
<tr><td>TCELL102:IMUX_A4</td><td>SERDES.Q1CH1_FDTX0</td></tr>
<tr><td>TCELL102:IMUX_A5</td><td>SERDES.Q1CH1_FDTX1</td></tr>
<tr><td>TCELL102:IMUX_A6</td><td>SERDES.Q1CH1_FDTX2</td></tr>
<tr><td>TCELL102:IMUX_A7</td><td>SERDES.Q1CH1_FDTX3</td></tr>
<tr><td>TCELL102:IMUX_B2</td><td>SERDES.Q1CH2_FDTX42</td></tr>
<tr><td>TCELL102:IMUX_B3</td><td>SERDES.Q1CH2_FDTX43</td></tr>
<tr><td>TCELL102:IMUX_B4</td><td>SERDES.Q1CH2_FDTX44</td></tr>
<tr><td>TCELL102:IMUX_B5</td><td>SERDES.Q1CH2_FDTX45</td></tr>
<tr><td>TCELL102:IMUX_B6</td><td>SERDES.Q1CH2_FDTX46</td></tr>
<tr><td>TCELL102:IMUX_B7</td><td>SERDES.Q1CH2_FDTX47</td></tr>
<tr><td>TCELL102:IMUX_C2</td><td>SERDES.Q1CH2_FDTX36</td></tr>
<tr><td>TCELL102:IMUX_C3</td><td>SERDES.Q1CH2_FDTX37</td></tr>
<tr><td>TCELL102:IMUX_C4</td><td>SERDES.Q1CH2_FDTX38</td></tr>
<tr><td>TCELL102:IMUX_C5</td><td>SERDES.Q1CH2_FDTX39</td></tr>
<tr><td>TCELL102:IMUX_C6</td><td>SERDES.Q1CH2_FDTX40</td></tr>
<tr><td>TCELL102:IMUX_C7</td><td>SERDES.Q1CH2_FDTX41</td></tr>
<tr><td>TCELL102:IMUX_D2</td><td>SERDES.Q1CH2_FDTX30</td></tr>
<tr><td>TCELL102:IMUX_D3</td><td>SERDES.Q1CH2_FDTX31</td></tr>
<tr><td>TCELL102:IMUX_D4</td><td>SERDES.Q1CH2_FDTX32</td></tr>
<tr><td>TCELL102:IMUX_D5</td><td>SERDES.Q1CH2_FDTX33</td></tr>
<tr><td>TCELL102:IMUX_D6</td><td>SERDES.Q1CH2_FDTX34</td></tr>
<tr><td>TCELL102:IMUX_D7</td><td>SERDES.Q1CH2_FDTX35</td></tr>
<tr><td>TCELL102:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL102:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL102:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FIRCLK</td></tr>
<tr><td>TCELL102:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FIRCLK</td></tr>
<tr><td>TCELL102:OUT_F0</td><td>SERDES.Q1CH1_FDRX24</td></tr>
<tr><td>TCELL102:OUT_F1</td><td>SERDES.Q1CH1_FDRX25</td></tr>
<tr><td>TCELL102:OUT_F2</td><td>SERDES.Q1CH1_FDRX26</td></tr>
<tr><td>TCELL102:OUT_F3</td><td>SERDES.Q1CH1_FDRX27</td></tr>
<tr><td>TCELL102:OUT_F4</td><td>SERDES.Q1CH1_FDRX28</td></tr>
<tr><td>TCELL102:OUT_F5</td><td>SERDES.Q1CH1_FDRX29</td></tr>
<tr><td>TCELL102:OUT_F6</td><td>SERDES.Q1CH1_FDRX30</td></tr>
<tr><td>TCELL102:OUT_F7</td><td>SERDES.Q1CH1_FDRX31</td></tr>
<tr><td>TCELL102:OUT_Q0</td><td>SERDES.Q1CH1_FDRX16</td></tr>
<tr><td>TCELL102:OUT_Q1</td><td>SERDES.Q1CH1_FDRX17</td></tr>
<tr><td>TCELL102:OUT_Q2</td><td>SERDES.Q1CH1_FDRX18</td></tr>
<tr><td>TCELL102:OUT_Q3</td><td>SERDES.Q1CH1_FDRX19</td></tr>
<tr><td>TCELL102:OUT_Q4</td><td>SERDES.Q1CH1_FDRX20</td></tr>
<tr><td>TCELL102:OUT_Q5</td><td>SERDES.Q1CH1_FDRX21</td></tr>
<tr><td>TCELL102:OUT_Q6</td><td>SERDES.Q1CH1_FDRX22</td></tr>
<tr><td>TCELL102:OUT_Q7</td><td>SERDES.Q1CH1_FDRX23</td></tr>
<tr><td>TCELL103:IMUX_A2</td><td>SERDES.Q1CH1_FDTX22</td></tr>
<tr><td>TCELL103:IMUX_A3</td><td>SERDES.Q1CH1_FDTX23</td></tr>
<tr><td>TCELL103:IMUX_A4</td><td>SERDES.Q1CH1_FDTX24</td></tr>
<tr><td>TCELL103:IMUX_A5</td><td>SERDES.Q1CH1_FDTX25</td></tr>
<tr><td>TCELL103:IMUX_A6</td><td>SERDES.Q1CH1_FDTX26</td></tr>
<tr><td>TCELL103:IMUX_A7</td><td>SERDES.Q1CH1_FDTX27</td></tr>
<tr><td>TCELL103:IMUX_B2</td><td>SERDES.Q1CH1_FDTX16</td></tr>
<tr><td>TCELL103:IMUX_B3</td><td>SERDES.Q1CH1_FDTX17</td></tr>
<tr><td>TCELL103:IMUX_B4</td><td>SERDES.Q1CH1_FDTX18</td></tr>
<tr><td>TCELL103:IMUX_B5</td><td>SERDES.Q1CH1_FDTX19</td></tr>
<tr><td>TCELL103:IMUX_B6</td><td>SERDES.Q1CH1_FDTX20</td></tr>
<tr><td>TCELL103:IMUX_B7</td><td>SERDES.Q1CH1_FDTX21</td></tr>
<tr><td>TCELL103:IMUX_C2</td><td>SERDES.Q1CH1_FDTX10</td></tr>
<tr><td>TCELL103:IMUX_C3</td><td>SERDES.Q1CH1_FDTX11</td></tr>
<tr><td>TCELL103:IMUX_C4</td><td>SERDES.Q1CH1_FDTX12</td></tr>
<tr><td>TCELL103:IMUX_C5</td><td>SERDES.Q1CH1_FDTX13</td></tr>
<tr><td>TCELL103:IMUX_C6</td><td>SERDES.Q1CH1_FDTX14</td></tr>
<tr><td>TCELL103:IMUX_C7</td><td>SERDES.Q1CH1_FDTX15</td></tr>
<tr><td>TCELL103:IMUX_D2</td><td>SERDES.Q1CH1_FDTX4</td></tr>
<tr><td>TCELL103:IMUX_D3</td><td>SERDES.Q1CH1_FDTX5</td></tr>
<tr><td>TCELL103:IMUX_D4</td><td>SERDES.Q1CH1_FDTX6</td></tr>
<tr><td>TCELL103:IMUX_D5</td><td>SERDES.Q1CH1_FDTX7</td></tr>
<tr><td>TCELL103:IMUX_D6</td><td>SERDES.Q1CH1_FDTX8</td></tr>
<tr><td>TCELL103:IMUX_D7</td><td>SERDES.Q1CH1_FDTX9</td></tr>
<tr><td>TCELL103:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL103:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL103:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FIRCLK</td></tr>
<tr><td>TCELL103:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FIRCLK</td></tr>
<tr><td>TCELL103:OUT_F0</td><td>SERDES.Q1CH1_FDRX40</td></tr>
<tr><td>TCELL103:OUT_F1</td><td>SERDES.Q1CH1_FDRX41</td></tr>
<tr><td>TCELL103:OUT_F2</td><td>SERDES.Q1CH1_FDRX42</td></tr>
<tr><td>TCELL103:OUT_F3</td><td>SERDES.Q1CH1_FDRX43</td></tr>
<tr><td>TCELL103:OUT_F4</td><td>SERDES.Q1CH1_FDRX44</td></tr>
<tr><td>TCELL103:OUT_F5</td><td>SERDES.Q1CH1_FDRX45</td></tr>
<tr><td>TCELL103:OUT_F6</td><td>SERDES.Q1CH1_FDRX46</td></tr>
<tr><td>TCELL103:OUT_F7</td><td>SERDES.Q1CH1_FDRX47</td></tr>
<tr><td>TCELL103:OUT_Q0</td><td>SERDES.Q1CH1_FDRX32</td></tr>
<tr><td>TCELL103:OUT_Q1</td><td>SERDES.Q1CH1_FDRX33</td></tr>
<tr><td>TCELL103:OUT_Q2</td><td>SERDES.Q1CH1_FDRX34</td></tr>
<tr><td>TCELL103:OUT_Q3</td><td>SERDES.Q1CH1_FDRX35</td></tr>
<tr><td>TCELL103:OUT_Q4</td><td>SERDES.Q1CH1_FDRX36</td></tr>
<tr><td>TCELL103:OUT_Q5</td><td>SERDES.Q1CH1_FDRX37</td></tr>
<tr><td>TCELL103:OUT_Q6</td><td>SERDES.Q1CH1_FDRX38</td></tr>
<tr><td>TCELL103:OUT_Q7</td><td>SERDES.Q1CH1_FDRX39</td></tr>
<tr><td>TCELL104:IMUX_A2</td><td>SERDES.Q1CH1_FDTX46</td></tr>
<tr><td>TCELL104:IMUX_A3</td><td>SERDES.Q1CH1_FDTX47</td></tr>
<tr><td>TCELL104:IMUX_A4</td><td>SERDES.Q1CH1_FDTX48</td></tr>
<tr><td>TCELL104:IMUX_A5</td><td>SERDES.Q1CH1_FDTX49</td></tr>
<tr><td>TCELL104:IMUX_A6</td><td>SERDES.Q1CH0_FDTX0</td></tr>
<tr><td>TCELL104:IMUX_A7</td><td>SERDES.Q1CH0_FDTX1</td></tr>
<tr><td>TCELL104:IMUX_B2</td><td>SERDES.Q1CH1_FDTX40</td></tr>
<tr><td>TCELL104:IMUX_B3</td><td>SERDES.Q1CH1_FDTX41</td></tr>
<tr><td>TCELL104:IMUX_B4</td><td>SERDES.Q1CH1_FDTX42</td></tr>
<tr><td>TCELL104:IMUX_B5</td><td>SERDES.Q1CH1_FDTX43</td></tr>
<tr><td>TCELL104:IMUX_B6</td><td>SERDES.Q1CH1_FDTX44</td></tr>
<tr><td>TCELL104:IMUX_B7</td><td>SERDES.Q1CH1_FDTX45</td></tr>
<tr><td>TCELL104:IMUX_C2</td><td>SERDES.Q1CH1_FDTX34</td></tr>
<tr><td>TCELL104:IMUX_C3</td><td>SERDES.Q1CH1_FDTX35</td></tr>
<tr><td>TCELL104:IMUX_C4</td><td>SERDES.Q1CH1_FDTX36</td></tr>
<tr><td>TCELL104:IMUX_C5</td><td>SERDES.Q1CH1_FDTX37</td></tr>
<tr><td>TCELL104:IMUX_C6</td><td>SERDES.Q1CH1_FDTX38</td></tr>
<tr><td>TCELL104:IMUX_C7</td><td>SERDES.Q1CH1_FDTX39</td></tr>
<tr><td>TCELL104:IMUX_D2</td><td>SERDES.Q1CH1_FDTX28</td></tr>
<tr><td>TCELL104:IMUX_D3</td><td>SERDES.Q1CH1_FDTX29</td></tr>
<tr><td>TCELL104:IMUX_D4</td><td>SERDES.Q1CH1_FDTX30</td></tr>
<tr><td>TCELL104:IMUX_D5</td><td>SERDES.Q1CH1_FDTX31</td></tr>
<tr><td>TCELL104:IMUX_D6</td><td>SERDES.Q1CH1_FDTX32</td></tr>
<tr><td>TCELL104:IMUX_D7</td><td>SERDES.Q1CH1_FDTX33</td></tr>
<tr><td>TCELL104:IMUX_LSR0</td><td>SERDES.Q1D1_FCDERST</td></tr>
<tr><td>TCELL104:IMUX_LSR1</td><td>SERDES.Q1D0_FCDERST</td></tr>
<tr><td>TCELL104:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL104:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL104:OUT_F0</td><td>SERDES.Q1CH0_FDRX8</td></tr>
<tr><td>TCELL104:OUT_F1</td><td>SERDES.Q1CH0_FDRX9</td></tr>
<tr><td>TCELL104:OUT_F2</td><td>SERDES.Q1CH0_FDRX10</td></tr>
<tr><td>TCELL104:OUT_F3</td><td>SERDES.Q1CH0_FDRX11</td></tr>
<tr><td>TCELL104:OUT_F4</td><td>SERDES.Q1CH0_FDRX12</td></tr>
<tr><td>TCELL104:OUT_F5</td><td>SERDES.Q1CH0_FDRX13</td></tr>
<tr><td>TCELL104:OUT_F6</td><td>SERDES.Q1CH0_FDRX14</td></tr>
<tr><td>TCELL104:OUT_F7</td><td>SERDES.Q1CH0_FDRX15</td></tr>
<tr><td>TCELL104:OUT_Q0</td><td>SERDES.Q1CH0_FDRX0</td></tr>
<tr><td>TCELL104:OUT_Q1</td><td>SERDES.Q1CH0_FDRX1</td></tr>
<tr><td>TCELL104:OUT_Q2</td><td>SERDES.Q1CH0_FDRX2</td></tr>
<tr><td>TCELL104:OUT_Q3</td><td>SERDES.Q1CH0_FDRX3</td></tr>
<tr><td>TCELL104:OUT_Q4</td><td>SERDES.Q1CH0_FDRX4</td></tr>
<tr><td>TCELL104:OUT_Q5</td><td>SERDES.Q1CH0_FDRX5</td></tr>
<tr><td>TCELL104:OUT_Q6</td><td>SERDES.Q1CH0_FDRX6</td></tr>
<tr><td>TCELL104:OUT_Q7</td><td>SERDES.Q1CH0_FDRX7</td></tr>
<tr><td>TCELL105:IMUX_A2</td><td>SERDES.Q1CH0_FDTX20</td></tr>
<tr><td>TCELL105:IMUX_A3</td><td>SERDES.Q1CH0_FDTX21</td></tr>
<tr><td>TCELL105:IMUX_A4</td><td>SERDES.Q1CH0_FDTX22</td></tr>
<tr><td>TCELL105:IMUX_A5</td><td>SERDES.Q1CH0_FDTX23</td></tr>
<tr><td>TCELL105:IMUX_A6</td><td>SERDES.Q1CH0_FDTX24</td></tr>
<tr><td>TCELL105:IMUX_A7</td><td>SERDES.Q1CH0_FDTX25</td></tr>
<tr><td>TCELL105:IMUX_B2</td><td>SERDES.Q1CH0_FDTX14</td></tr>
<tr><td>TCELL105:IMUX_B3</td><td>SERDES.Q1CH0_FDTX15</td></tr>
<tr><td>TCELL105:IMUX_B4</td><td>SERDES.Q1CH0_FDTX16</td></tr>
<tr><td>TCELL105:IMUX_B5</td><td>SERDES.Q1CH0_FDTX17</td></tr>
<tr><td>TCELL105:IMUX_B6</td><td>SERDES.Q1CH0_FDTX18</td></tr>
<tr><td>TCELL105:IMUX_B7</td><td>SERDES.Q1CH0_FDTX19</td></tr>
<tr><td>TCELL105:IMUX_C2</td><td>SERDES.Q1CH0_FDTX8</td></tr>
<tr><td>TCELL105:IMUX_C3</td><td>SERDES.Q1CH0_FDTX9</td></tr>
<tr><td>TCELL105:IMUX_C4</td><td>SERDES.Q1CH0_FDTX10</td></tr>
<tr><td>TCELL105:IMUX_C5</td><td>SERDES.Q1CH0_FDTX11</td></tr>
<tr><td>TCELL105:IMUX_C6</td><td>SERDES.Q1CH0_FDTX12</td></tr>
<tr><td>TCELL105:IMUX_C7</td><td>SERDES.Q1CH0_FDTX13</td></tr>
<tr><td>TCELL105:IMUX_D2</td><td>SERDES.Q1CH0_FDTX2</td></tr>
<tr><td>TCELL105:IMUX_D3</td><td>SERDES.Q1CH0_FDTX3</td></tr>
<tr><td>TCELL105:IMUX_D4</td><td>SERDES.Q1CH0_FDTX4</td></tr>
<tr><td>TCELL105:IMUX_D5</td><td>SERDES.Q1CH0_FDTX5</td></tr>
<tr><td>TCELL105:IMUX_D6</td><td>SERDES.Q1CH0_FDTX6</td></tr>
<tr><td>TCELL105:IMUX_D7</td><td>SERDES.Q1CH0_FDTX7</td></tr>
<tr><td>TCELL105:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL105:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL105:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL105:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL105:IMUX_CE0</td><td>SERDES.Q1CH3_FCDFEUPD</td></tr>
<tr><td>TCELL105:IMUX_CE1</td><td>SERDES.Q1CH2_FCDFEUPD</td></tr>
<tr><td>TCELL105:IMUX_CE2</td><td>SERDES.Q1CH1_FCDFEUPD</td></tr>
<tr><td>TCELL105:IMUX_CE3</td><td>SERDES.Q1CH0_FCDFEUPD</td></tr>
<tr><td>TCELL105:OUT_F0</td><td>SERDES.Q1CH0_FDRX24</td></tr>
<tr><td>TCELL105:OUT_F1</td><td>SERDES.Q1CH0_FDRX25</td></tr>
<tr><td>TCELL105:OUT_F2</td><td>SERDES.Q1CH0_FDRX26</td></tr>
<tr><td>TCELL105:OUT_F3</td><td>SERDES.Q1CH0_FDRX27</td></tr>
<tr><td>TCELL105:OUT_F4</td><td>SERDES.Q1CH0_FDRX28</td></tr>
<tr><td>TCELL105:OUT_F5</td><td>SERDES.Q1CH0_FDRX29</td></tr>
<tr><td>TCELL105:OUT_F6</td><td>SERDES.Q1CH0_FDRX30</td></tr>
<tr><td>TCELL105:OUT_F7</td><td>SERDES.Q1CH0_FDRX31</td></tr>
<tr><td>TCELL105:OUT_Q0</td><td>SERDES.Q1CH0_FDRX16</td></tr>
<tr><td>TCELL105:OUT_Q1</td><td>SERDES.Q1CH0_FDRX17</td></tr>
<tr><td>TCELL105:OUT_Q2</td><td>SERDES.Q1CH0_FDRX18</td></tr>
<tr><td>TCELL105:OUT_Q3</td><td>SERDES.Q1CH0_FDRX19</td></tr>
<tr><td>TCELL105:OUT_Q4</td><td>SERDES.Q1CH0_FDRX20</td></tr>
<tr><td>TCELL105:OUT_Q5</td><td>SERDES.Q1CH0_FDRX21</td></tr>
<tr><td>TCELL105:OUT_Q6</td><td>SERDES.Q1CH0_FDRX22</td></tr>
<tr><td>TCELL105:OUT_Q7</td><td>SERDES.Q1CH0_FDRX23</td></tr>
<tr><td>TCELL106:IMUX_A2</td><td>SERDES.Q1CH0_FDTX44</td></tr>
<tr><td>TCELL106:IMUX_A3</td><td>SERDES.Q1CH0_FDTX45</td></tr>
<tr><td>TCELL106:IMUX_A4</td><td>SERDES.Q1CH0_FDTX46</td></tr>
<tr><td>TCELL106:IMUX_A5</td><td>SERDES.Q1CH0_FDTX47</td></tr>
<tr><td>TCELL106:IMUX_A6</td><td>SERDES.Q1CH0_FDTX48</td></tr>
<tr><td>TCELL106:IMUX_A7</td><td>SERDES.Q1CH0_FDTX49</td></tr>
<tr><td>TCELL106:IMUX_B2</td><td>SERDES.Q1CH0_FDTX38</td></tr>
<tr><td>TCELL106:IMUX_B3</td><td>SERDES.Q1CH0_FDTX39</td></tr>
<tr><td>TCELL106:IMUX_B4</td><td>SERDES.Q1CH0_FDTX40</td></tr>
<tr><td>TCELL106:IMUX_B5</td><td>SERDES.Q1CH0_FDTX41</td></tr>
<tr><td>TCELL106:IMUX_B6</td><td>SERDES.Q1CH0_FDTX42</td></tr>
<tr><td>TCELL106:IMUX_B7</td><td>SERDES.Q1CH0_FDTX43</td></tr>
<tr><td>TCELL106:IMUX_C2</td><td>SERDES.Q1CH0_FDTX32</td></tr>
<tr><td>TCELL106:IMUX_C3</td><td>SERDES.Q1CH0_FDTX33</td></tr>
<tr><td>TCELL106:IMUX_C4</td><td>SERDES.Q1CH0_FDTX34</td></tr>
<tr><td>TCELL106:IMUX_C5</td><td>SERDES.Q1CH0_FDTX35</td></tr>
<tr><td>TCELL106:IMUX_C6</td><td>SERDES.Q1CH0_FDTX36</td></tr>
<tr><td>TCELL106:IMUX_C7</td><td>SERDES.Q1CH0_FDTX37</td></tr>
<tr><td>TCELL106:IMUX_D2</td><td>SERDES.Q1CH0_FDTX26</td></tr>
<tr><td>TCELL106:IMUX_D3</td><td>SERDES.Q1CH0_FDTX27</td></tr>
<tr><td>TCELL106:IMUX_D4</td><td>SERDES.Q1CH0_FDTX28</td></tr>
<tr><td>TCELL106:IMUX_D5</td><td>SERDES.Q1CH0_FDTX29</td></tr>
<tr><td>TCELL106:IMUX_D6</td><td>SERDES.Q1CH0_FDTX30</td></tr>
<tr><td>TCELL106:IMUX_D7</td><td>SERDES.Q1CH0_FDTX31</td></tr>
<tr><td>TCELL106:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL106:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL106:IMUX_CLK0_DELAY</td><td>SERDES.Q1_HSPLLREFCLKI</td></tr>
<tr><td>TCELL106:IMUX_CLK1_DELAY</td><td>SERDES.Q1_LSPLLREFCLKI</td></tr>
<tr><td>TCELL106:IMUX_CE0</td><td>SERDES.Q1CH3_FCDFERDEN</td></tr>
<tr><td>TCELL106:IMUX_CE1</td><td>SERDES.Q1CH2_FCDFERDEN</td></tr>
<tr><td>TCELL106:IMUX_CE2</td><td>SERDES.Q1CH1_FCDFERDEN</td></tr>
<tr><td>TCELL106:IMUX_CE3</td><td>SERDES.Q1CH0_FCDFERDEN</td></tr>
<tr><td>TCELL106:OUT_F0</td><td>SERDES.Q1CH0_FDRX40</td></tr>
<tr><td>TCELL106:OUT_F1</td><td>SERDES.Q1CH0_FDRX41</td></tr>
<tr><td>TCELL106:OUT_F2</td><td>SERDES.Q1CH0_FDRX42</td></tr>
<tr><td>TCELL106:OUT_F3</td><td>SERDES.Q1CH0_FDRX43</td></tr>
<tr><td>TCELL106:OUT_F4</td><td>SERDES.Q1CH0_FDRX44</td></tr>
<tr><td>TCELL106:OUT_F5</td><td>SERDES.Q1CH0_FDRX45</td></tr>
<tr><td>TCELL106:OUT_F6</td><td>SERDES.Q1CH0_FDRX46</td></tr>
<tr><td>TCELL106:OUT_F7</td><td>SERDES.Q1CH0_FDRX47</td></tr>
<tr><td>TCELL106:OUT_Q0</td><td>SERDES.Q1CH0_FDRX32</td></tr>
<tr><td>TCELL106:OUT_Q1</td><td>SERDES.Q1CH0_FDRX33</td></tr>
<tr><td>TCELL106:OUT_Q2</td><td>SERDES.Q1CH0_FDRX34</td></tr>
<tr><td>TCELL106:OUT_Q3</td><td>SERDES.Q1CH0_FDRX35</td></tr>
<tr><td>TCELL106:OUT_Q4</td><td>SERDES.Q1CH0_FDRX36</td></tr>
<tr><td>TCELL106:OUT_Q5</td><td>SERDES.Q1CH0_FDRX37</td></tr>
<tr><td>TCELL106:OUT_Q6</td><td>SERDES.Q1CH0_FDRX38</td></tr>
<tr><td>TCELL106:OUT_Q7</td><td>SERDES.Q1CH0_FDRX39</td></tr>
<tr><td>TCELL108:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL108:OUT_F0</td><td>SERDES.Q1_FDDFEERR3</td></tr>
<tr><td>TCELL108:OUT_F1</td><td>SERDES.Q1_FDDFEERR4</td></tr>
<tr><td>TCELL108:OUT_F2</td><td>SERDES.Q1_FDDFEERR5</td></tr>
<tr><td>TCELL108:OUT_F3</td><td>SERDES.Q1_FDDFEERR6</td></tr>
<tr><td>TCELL108:OUT_F4</td><td>SERDES.Q1_FDDFEERR7</td></tr>
<tr><td>TCELL108:OUT_F5</td><td>SERDES.Q1_FDDFEERR8</td></tr>
<tr><td>TCELL108:OUT_F6</td><td>SERDES.Q1_FDDFEERR9</td></tr>
<tr><td>TCELL108:OUT_F7</td><td>SERDES.Q1_FDDFEDATA0</td></tr>
<tr><td>TCELL108:OUT_Q1</td><td>SERDES.Q1CH3_FSDFEVLD</td></tr>
<tr><td>TCELL108:OUT_Q2</td><td>SERDES.Q1CH2_FSDFEVLD</td></tr>
<tr><td>TCELL108:OUT_Q3</td><td>SERDES.Q1CH1_FSDFEVLD</td></tr>
<tr><td>TCELL108:OUT_Q4</td><td>SERDES.Q1CH0_FSDFEVLD</td></tr>
<tr><td>TCELL108:OUT_Q5</td><td>SERDES.Q1_FDDFEERR0</td></tr>
<tr><td>TCELL108:OUT_Q6</td><td>SERDES.Q1_FDDFEERR1</td></tr>
<tr><td>TCELL108:OUT_Q7</td><td>SERDES.Q1_FDDFEERR2</td></tr>
<tr><td>TCELL109:IMUX_A2</td><td>SERDES.Q1CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL109:IMUX_A3</td><td>SERDES.Q1CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL109:IMUX_A4</td><td>SERDES.Q1CH3_FCTMRSTART</td></tr>
<tr><td>TCELL109:IMUX_A5</td><td>SERDES.Q1CH2_FCTMRSTART</td></tr>
<tr><td>TCELL109:IMUX_A6</td><td>SERDES.Q1CH1_FCTMRSTART</td></tr>
<tr><td>TCELL109:IMUX_A7</td><td>SERDES.Q1CH0_FCTMRSTART</td></tr>
<tr><td>TCELL109:IMUX_B6</td><td>SERDES.Q1CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL109:IMUX_B7</td><td>SERDES.Q1CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL109:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL109:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL109:OUT_F0</td><td>SERDES.Q1_FDDFEDATA9</td></tr>
<tr><td>TCELL109:OUT_F1</td><td>SERDES.Q1CH3_FSRCDONE</td></tr>
<tr><td>TCELL109:OUT_F2</td><td>SERDES.Q1CH2_FSRCDONE</td></tr>
<tr><td>TCELL109:OUT_F3</td><td>SERDES.Q1CH1_FSRCDONE</td></tr>
<tr><td>TCELL109:OUT_F4</td><td>SERDES.Q1CH0_FSRCDONE</td></tr>
<tr><td>TCELL109:OUT_F5</td><td>SERDES.Q1_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL109:OUT_F6</td><td>SERDES.Q1D1_FSDM</td></tr>
<tr><td>TCELL109:OUT_F7</td><td>SERDES.Q1D0_FSDM</td></tr>
<tr><td>TCELL109:OUT_Q0</td><td>SERDES.Q1_FDDFEDATA1</td></tr>
<tr><td>TCELL109:OUT_Q1</td><td>SERDES.Q1_FDDFEDATA2</td></tr>
<tr><td>TCELL109:OUT_Q2</td><td>SERDES.Q1_FDDFEDATA3</td></tr>
<tr><td>TCELL109:OUT_Q3</td><td>SERDES.Q1_FDDFEDATA4</td></tr>
<tr><td>TCELL109:OUT_Q4</td><td>SERDES.Q1_FDDFEDATA5</td></tr>
<tr><td>TCELL109:OUT_Q5</td><td>SERDES.Q1_FDDFEDATA6</td></tr>
<tr><td>TCELL109:OUT_Q6</td><td>SERDES.Q1_FDDFEDATA7</td></tr>
<tr><td>TCELL109:OUT_Q7</td><td>SERDES.Q1_FDDFEDATA8</td></tr>
<tr><td>TCELL110:IMUX_A2</td><td>SERDES.Q1_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL110:IMUX_A3</td><td>SERDES.Q1_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL110:IMUX_A4</td><td>SERDES.Q1_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL110:IMUX_A5</td><td>SERDES.Q1_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL110:IMUX_A6</td><td>SERDES.Q1_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL110:IMUX_A7</td><td>SERDES.Q1_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL110:IMUX_B2</td><td>SERDES.Q1_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL110:IMUX_B3</td><td>SERDES.Q1_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL110:IMUX_B4</td><td>SERDES.Q1_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL110:IMUX_B5</td><td>SERDES.Q1_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL110:IMUX_B6</td><td>SERDES.Q1_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL110:IMUX_B7</td><td>SERDES.Q1_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL110:IMUX_C2</td><td>SERDES.Q1_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL110:IMUX_C3</td><td>SERDES.Q1_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL110:IMUX_C4</td><td>SERDES.Q1_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL110:IMUX_C5</td><td>SERDES.Q1_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL110:IMUX_C6</td><td>SERDES.Q1_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL110:IMUX_C7</td><td>SERDES.Q1_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL110:IMUX_D2</td><td>SERDES.Q1_FCDFESIGN1</td></tr>
<tr><td>TCELL110:IMUX_D3</td><td>SERDES.Q1_FCDFESIGN2</td></tr>
<tr><td>TCELL110:IMUX_D4</td><td>SERDES.Q1_FCDFESIGN3</td></tr>
<tr><td>TCELL110:IMUX_D5</td><td>SERDES.Q1_FCDFESIGN4</td></tr>
<tr><td>TCELL110:IMUX_D6</td><td>SERDES.Q1_FCDFESIGN5</td></tr>
<tr><td>TCELL110:IMUX_D7</td><td>SERDES.Q1_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL110:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL110:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL110:OUT_F0</td><td>SERDES.Q1CH1_FSSKPADDED</td></tr>
<tr><td>TCELL110:OUT_F1</td><td>SERDES.Q1CH0_FSSKPADDED</td></tr>
<tr><td>TCELL110:OUT_F2</td><td>SERDES.Q1CH3_FDLDRRX</td></tr>
<tr><td>TCELL110:OUT_F3</td><td>SERDES.Q1CH2_FDLDRRX</td></tr>
<tr><td>TCELL110:OUT_F4</td><td>SERDES.Q1CH1_FDLDRRX</td></tr>
<tr><td>TCELL110:OUT_F5</td><td>SERDES.Q1CH0_FDLDRRX</td></tr>
<tr><td>TCELL110:OUT_F6</td><td>SERDES.Q1_LSPLLLOL</td></tr>
<tr><td>TCELL110:OUT_F7</td><td>SERDES.Q1_HSPLLLOL</td></tr>
<tr><td>TCELL110:OUT_Q0</td><td>SERDES.Q1D1_FSDE</td></tr>
<tr><td>TCELL110:OUT_Q1</td><td>SERDES.Q1D0_FSDE</td></tr>
<tr><td>TCELL110:OUT_Q2</td><td>SERDES.Q1CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL110:OUT_Q3</td><td>SERDES.Q1CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL110:OUT_Q4</td><td>SERDES.Q1CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL110:OUT_Q5</td><td>SERDES.Q1CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL110:OUT_Q6</td><td>SERDES.Q1CH3_FSSKPADDED</td></tr>
<tr><td>TCELL110:OUT_Q7</td><td>SERDES.Q1CH2_FSSKPADDED</td></tr>
<tr><td>TCELL111:IMUX_A2</td><td>SERDES.Q1_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL111:IMUX_A3</td><td>SERDES.Q1_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL111:IMUX_A4</td><td>SERDES.Q1_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL111:IMUX_A5</td><td>SERDES.Q1_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL111:IMUX_A6</td><td>SERDES.Q1_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL111:IMUX_A7</td><td>SERDES.Q1_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL111:IMUX_B2</td><td>SERDES.Q1_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL111:IMUX_B3</td><td>SERDES.Q1_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL111:IMUX_B4</td><td>SERDES.Q1_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL111:IMUX_B5</td><td>SERDES.Q1_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL111:IMUX_B6</td><td>SERDES.Q1_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL111:IMUX_B7</td><td>SERDES.Q1_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL111:IMUX_C2</td><td>SERDES.Q1_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL111:IMUX_C3</td><td>SERDES.Q1_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL111:IMUX_C4</td><td>SERDES.Q1_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL111:IMUX_C5</td><td>SERDES.Q1_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL111:IMUX_C6</td><td>SERDES.Q1_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL111:IMUX_C7</td><td>SERDES.Q1_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL111:IMUX_D2</td><td>SERDES.Q1_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL111:IMUX_D3</td><td>SERDES.Q1_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL111:IMUX_D4</td><td>SERDES.Q1_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL111:IMUX_D5</td><td>SERDES.Q1_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL111:IMUX_D6</td><td>SERDES.Q1_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL111:IMUX_D7</td><td>SERDES.Q1_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL111:IMUX_LSR0</td><td>SERDES.Q1_HSPLLRST</td></tr>
<tr><td>TCELL111:IMUX_LSR1</td><td>SERDES.Q1_LSPLLRST</td></tr>
<tr><td>TCELL111:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL111:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL111:OUT_F0</td><td>SERDES.Q1CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL111:OUT_F1</td><td>SERDES.Q1CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL111:OUT_F2</td><td>SERDES.Q1CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL111:OUT_F3</td><td>SERDES.Q1CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL111:OUT_F4</td><td>SERDES.Q1CH3_FSLSM</td></tr>
<tr><td>TCELL111:OUT_F5</td><td>SERDES.Q1CH2_FSLSM</td></tr>
<tr><td>TCELL111:OUT_F6</td><td>SERDES.Q1CH1_FSLSM</td></tr>
<tr><td>TCELL111:OUT_F7</td><td>SERDES.Q1CH0_FSLSM</td></tr>
<tr><td>TCELL111:OUT_Q0</td><td>SERDES.Q1CH3_FSRLOL</td></tr>
<tr><td>TCELL111:OUT_Q1</td><td>SERDES.Q1CH2_FSRLOL</td></tr>
<tr><td>TCELL111:OUT_Q2</td><td>SERDES.Q1CH1_FSRLOL</td></tr>
<tr><td>TCELL111:OUT_Q3</td><td>SERDES.Q1CH0_FSRLOL</td></tr>
<tr><td>TCELL111:OUT_Q4</td><td>SERDES.Q1CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL111:OUT_Q5</td><td>SERDES.Q1CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL111:OUT_Q6</td><td>SERDES.Q1CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL111:OUT_Q7</td><td>SERDES.Q1CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL112:IMUX_A2</td><td>SERDES.Q1CH0_FCRATE1</td></tr>
<tr><td>TCELL112:IMUX_A3</td><td>SERDES.Q1CH0_FCRATE2</td></tr>
<tr><td>TCELL112:IMUX_A4</td><td>SERDES.Q1_LSPLLPWRUP</td></tr>
<tr><td>TCELL112:IMUX_A5</td><td>SERDES.Q1_HSPLLPWRUP</td></tr>
<tr><td>TCELL112:IMUX_A6</td><td>SERDES.Q1_FCMPWRUP</td></tr>
<tr><td>TCELL112:IMUX_A7</td><td>SERDES.Q1CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL112:IMUX_B2</td><td>SERDES.Q1CH2_FCRATE1</td></tr>
<tr><td>TCELL112:IMUX_B3</td><td>SERDES.Q1CH2_FCRATE2</td></tr>
<tr><td>TCELL112:IMUX_B4</td><td>SERDES.Q1CH1_FCRATE0</td></tr>
<tr><td>TCELL112:IMUX_B5</td><td>SERDES.Q1CH1_FCRATE1</td></tr>
<tr><td>TCELL112:IMUX_B6</td><td>SERDES.Q1CH1_FCRATE2</td></tr>
<tr><td>TCELL112:IMUX_B7</td><td>SERDES.Q1CH0_FCRATE0</td></tr>
<tr><td>TCELL112:IMUX_C2</td><td>SERDES.Q1_FDDFECHSEL1</td></tr>
<tr><td>TCELL112:IMUX_C3</td><td>SERDES.Q1_FCSCANMODE</td></tr>
<tr><td>TCELL112:IMUX_C4</td><td>SERDES.Q1CH3_FCRATE0</td></tr>
<tr><td>TCELL112:IMUX_C5</td><td>SERDES.Q1CH3_FCRATE1</td></tr>
<tr><td>TCELL112:IMUX_C6</td><td>SERDES.Q1CH3_FCRATE2</td></tr>
<tr><td>TCELL112:IMUX_C7</td><td>SERDES.Q1CH2_FCRATE0</td></tr>
<tr><td>TCELL112:IMUX_D2</td><td>SERDES.Q1_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL112:IMUX_D3</td><td>SERDES.Q1_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL112:IMUX_D4</td><td>SERDES.Q1_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL112:IMUX_D5</td><td>SERDES.Q1_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL112:IMUX_D6</td><td>SERDES.Q1_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL112:IMUX_D7</td><td>SERDES.Q1_FDDFECHSEL0</td></tr>
<tr><td>TCELL112:IMUX_LSR0</td><td>SERDES.Q1CH3_FCTRST</td></tr>
<tr><td>TCELL112:IMUX_LSR1</td><td>SERDES.Q1CH2_FCTRST</td></tr>
<tr><td>TCELL112:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FITMRCLK</td></tr>
<tr><td>TCELL112:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL112:OUT_F0</td><td>SERDES.Q1CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL112:OUT_F1</td><td>SERDES.Q1CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL112:OUT_F2</td><td>SERDES.Q1CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL112:OUT_F3</td><td>SERDES.Q1CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL112:OUT_F4</td><td>SERDES.Q1CH3_FDRX0</td></tr>
<tr><td>TCELL112:OUT_F5</td><td>SERDES.Q1CH3_FDRX1</td></tr>
<tr><td>TCELL112:OUT_F6</td><td>SERDES.Q1CH3_FDRX2</td></tr>
<tr><td>TCELL112:OUT_F7</td><td>SERDES.Q1CH3_FDRX3</td></tr>
<tr><td>TCELL112:OUT_Q0</td><td>SERDES.Q1CH3_FSRLOS</td></tr>
<tr><td>TCELL112:OUT_Q1</td><td>SERDES.Q1CH2_FSRLOS</td></tr>
<tr><td>TCELL112:OUT_Q2</td><td>SERDES.Q1CH1_FSRLOS</td></tr>
<tr><td>TCELL112:OUT_Q3</td><td>SERDES.Q1CH0_FSRLOS</td></tr>
<tr><td>TCELL112:OUT_Q4</td><td>SERDES.Q1CH3_FSPCIECON</td></tr>
<tr><td>TCELL112:OUT_Q5</td><td>SERDES.Q1CH2_FSPCIECON</td></tr>
<tr><td>TCELL112:OUT_Q6</td><td>SERDES.Q1CH1_FSPCIECON</td></tr>
<tr><td>TCELL112:OUT_Q7</td><td>SERDES.Q1CH0_FSPCIECON</td></tr>
<tr><td>TCELL113:IMUX_A2</td><td>SERDES.Q1CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL113:IMUX_A3</td><td>SERDES.Q1CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL113:IMUX_A4</td><td>SERDES.Q1CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL113:IMUX_A5</td><td>SERDES.Q1CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL113:IMUX_B2</td><td>SERDES.Q1CH3_FCALIGNEN</td></tr>
<tr><td>TCELL113:IMUX_B3</td><td>SERDES.Q1CH2_FCALIGNEN</td></tr>
<tr><td>TCELL113:IMUX_B4</td><td>SERDES.Q1CH1_FCALIGNEN</td></tr>
<tr><td>TCELL113:IMUX_B5</td><td>SERDES.Q1CH0_FCALIGNEN</td></tr>
<tr><td>TCELL113:IMUX_C2</td><td>SERDES.Q1CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_C3</td><td>SERDES.Q1CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_C4</td><td>SERDES.Q1CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_C5</td><td>SERDES.Q1_FCMRST</td></tr>
<tr><td>TCELL113:IMUX_D2</td><td>SERDES.Q1CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_D3</td><td>SERDES.Q1CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_D4</td><td>SERDES.Q1CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_D5</td><td>SERDES.Q1CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL113:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FITXTESTCLK</td></tr>
<tr><td>TCELL113:OUT_F0</td><td>SERDES.Q1CH3_FDRX10</td></tr>
<tr><td>TCELL113:OUT_F1</td><td>SERDES.Q1CH3_FDRX11</td></tr>
<tr><td>TCELL113:OUT_F2</td><td>SERDES.Q1CH3_FDRX12</td></tr>
<tr><td>TCELL113:OUT_F3</td><td>SERDES.Q1CH3_FDRX13</td></tr>
<tr><td>TCELL113:OUT_F4</td><td>SERDES.Q1CH3_FDRX14</td></tr>
<tr><td>TCELL113:OUT_F5</td><td>SERDES.Q1CH3_FDRX15</td></tr>
<tr><td>TCELL113:OUT_Q0</td><td>SERDES.Q1CH3_FDRX4</td></tr>
<tr><td>TCELL113:OUT_Q1</td><td>SERDES.Q1CH3_FDRX5</td></tr>
<tr><td>TCELL113:OUT_Q2</td><td>SERDES.Q1CH3_FDRX6</td></tr>
<tr><td>TCELL113:OUT_Q3</td><td>SERDES.Q1CH3_FDRX7</td></tr>
<tr><td>TCELL113:OUT_Q4</td><td>SERDES.Q1CH3_FDRX8</td></tr>
<tr><td>TCELL113:OUT_Q5</td><td>SERDES.Q1CH3_FDRX9</td></tr>
<tr><td>TCELL119:IMUX_A0</td><td>SERDES.CORNER_LSPLLPWRUP</td></tr>
<tr><td>TCELL119:IMUX_B0</td><td>SERDES.CORNER_FCSYNCTOGGLE</td></tr>
<tr><td>TCELL119:IMUX_C0</td><td>SERDES.CORNER_FCSCANMODE</td></tr>
<tr><td>TCELL119:IMUX_LSR0</td><td>SERDES.CORNER_LSPLLRST</td></tr>
<tr><td>TCELL119:IMUX_CLK0_DELAY</td><td>SERDES.CORNER_LSPLLREFCLKI</td></tr>
<tr><td>TCELL119:OUT_F0</td><td>SERDES.CORNER_FOREFCK2CORE</td></tr>
<tr><td>TCELL119:OUT_Q0</td><td>SERDES.CORNER_LSPLLLOL</td></tr>
</tbody>
</table></div>
<h2 id="tile-serdes3"><a class="header" href="#tile-serdes3">Tile SERDES3</a></h2>
<p>Cells: 177</p>
<h3 id="bel-serdes-2"><a class="header" href="#bel-serdes-2">Bel SERDES</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES3 bel SERDES</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CORNER_FCSCANMODE</td><td>input</td><td>TCELL176:IMUX_C0</td></tr>
<tr><td>CORNER_FCSYNCTOGGLE</td><td>input</td><td>TCELL176:IMUX_B0</td></tr>
<tr><td>CORNER_FOREFCK2CORE</td><td>output</td><td>TCELL176:OUT_F0</td></tr>
<tr><td>CORNER_LSPLLLOL</td><td>output</td><td>TCELL176:OUT_Q0</td></tr>
<tr><td>CORNER_LSPLLPWRUP</td><td>input</td><td>TCELL176:IMUX_A0</td></tr>
<tr><td>CORNER_LSPLLREFCLKI</td><td>input</td><td>TCELL176:IMUX_CLK0_DELAY</td></tr>
<tr><td>CORNER_LSPLLRST</td><td>input</td><td>TCELL176:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>Q0CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A0</td></tr>
<tr><td>Q0CH0_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE0</td></tr>
<tr><td>Q0CH0_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE0</td></tr>
<tr><td>Q0CH0_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>Q0CH0_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D2</td></tr>
<tr><td>Q0CH0_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>Q0CH0_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCRATE0</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>Q0CH0_FCRATE1</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>Q0CH0_FCRATE2</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C0</td></tr>
<tr><td>Q0CH0_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>Q0CH0_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
<tr><td>Q0CH0_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>Q0CH0_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR0</td></tr>
<tr><td>Q0CH0_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C2</td></tr>
<tr><td>Q0CH0_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C1</td></tr>
<tr><td>Q0CH0_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C0</td></tr>
<tr><td>Q0CH0_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>Q0CH0_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C4</td></tr>
<tr><td>Q0CH0_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>Q0CH0_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDRX0</td><td>output</td><td>TCELL17:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX1</td><td>output</td><td>TCELL17:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX10</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX11</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX12</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX13</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX14</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX15</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX16</td><td>output</td><td>TCELL16:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX17</td><td>output</td><td>TCELL16:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX18</td><td>output</td><td>TCELL16:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX19</td><td>output</td><td>TCELL16:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX2</td><td>output</td><td>TCELL17:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX20</td><td>output</td><td>TCELL16:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX21</td><td>output</td><td>TCELL16:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX22</td><td>output</td><td>TCELL16:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX23</td><td>output</td><td>TCELL16:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX24</td><td>output</td><td>TCELL16:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX25</td><td>output</td><td>TCELL16:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX26</td><td>output</td><td>TCELL16:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX27</td><td>output</td><td>TCELL16:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX28</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX29</td><td>output</td><td>TCELL16:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX3</td><td>output</td><td>TCELL17:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX30</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX31</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX32</td><td>output</td><td>TCELL15:OUT_Q7</td></tr>
<tr><td>Q0CH0_FDRX33</td><td>output</td><td>TCELL15:OUT_Q6</td></tr>
<tr><td>Q0CH0_FDRX34</td><td>output</td><td>TCELL15:OUT_Q5</td></tr>
<tr><td>Q0CH0_FDRX35</td><td>output</td><td>TCELL15:OUT_Q4</td></tr>
<tr><td>Q0CH0_FDRX36</td><td>output</td><td>TCELL15:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX37</td><td>output</td><td>TCELL15:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX38</td><td>output</td><td>TCELL15:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX39</td><td>output</td><td>TCELL15:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX4</td><td>output</td><td>TCELL17:OUT_Q3</td></tr>
<tr><td>Q0CH0_FDRX40</td><td>output</td><td>TCELL15:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX41</td><td>output</td><td>TCELL15:OUT_F6</td></tr>
<tr><td>Q0CH0_FDRX42</td><td>output</td><td>TCELL15:OUT_F5</td></tr>
<tr><td>Q0CH0_FDRX43</td><td>output</td><td>TCELL15:OUT_F4</td></tr>
<tr><td>Q0CH0_FDRX44</td><td>output</td><td>TCELL15:OUT_F3</td></tr>
<tr><td>Q0CH0_FDRX45</td><td>output</td><td>TCELL15:OUT_F2</td></tr>
<tr><td>Q0CH0_FDRX46</td><td>output</td><td>TCELL15:OUT_F1</td></tr>
<tr><td>Q0CH0_FDRX47</td><td>output</td><td>TCELL15:OUT_F0</td></tr>
<tr><td>Q0CH0_FDRX5</td><td>output</td><td>TCELL17:OUT_Q2</td></tr>
<tr><td>Q0CH0_FDRX6</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>Q0CH0_FDRX7</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>Q0CH0_FDRX8</td><td>output</td><td>TCELL17:OUT_F7</td></tr>
<tr><td>Q0CH0_FDRX9</td><td>output</td><td>TCELL17:OUT_F6</td></tr>
<tr><td>Q0CH0_FDTX0</td><td>input</td><td>TCELL15:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX1</td><td>input</td><td>TCELL15:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX10</td><td>input</td><td>TCELL14:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX11</td><td>input</td><td>TCELL14:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX12</td><td>input</td><td>TCELL14:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX13</td><td>input</td><td>TCELL14:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX14</td><td>input</td><td>TCELL14:IMUX_C5</td></tr>
<tr><td>Q0CH0_FDTX15</td><td>input</td><td>TCELL14:IMUX_C4</td></tr>
<tr><td>Q0CH0_FDTX16</td><td>input</td><td>TCELL14:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX17</td><td>input</td><td>TCELL14:IMUX_C2</td></tr>
<tr><td>Q0CH0_FDTX18</td><td>input</td><td>TCELL14:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX19</td><td>input</td><td>TCELL14:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX2</td><td>input</td><td>TCELL15:IMUX_A5</td></tr>
<tr><td>Q0CH0_FDTX20</td><td>input</td><td>TCELL14:IMUX_B5</td></tr>
<tr><td>Q0CH0_FDTX21</td><td>input</td><td>TCELL14:IMUX_B4</td></tr>
<tr><td>Q0CH0_FDTX22</td><td>input</td><td>TCELL14:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX23</td><td>input</td><td>TCELL14:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX24</td><td>input</td><td>TCELL14:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX25</td><td>input</td><td>TCELL14:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX26</td><td>input</td><td>TCELL14:IMUX_A5</td></tr>
<tr><td>Q0CH0_FDTX27</td><td>input</td><td>TCELL14:IMUX_A4</td></tr>
<tr><td>Q0CH0_FDTX28</td><td>input</td><td>TCELL14:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX29</td><td>input</td><td>TCELL14:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX3</td><td>input</td><td>TCELL15:IMUX_A4</td></tr>
<tr><td>Q0CH0_FDTX30</td><td>input</td><td>TCELL14:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX31</td><td>input</td><td>TCELL14:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX32</td><td>input</td><td>TCELL13:IMUX_D5</td></tr>
<tr><td>Q0CH0_FDTX33</td><td>input</td><td>TCELL13:IMUX_D4</td></tr>
<tr><td>Q0CH0_FDTX34</td><td>input</td><td>TCELL13:IMUX_D3</td></tr>
<tr><td>Q0CH0_FDTX35</td><td>input</td><td>TCELL13:IMUX_D2</td></tr>
<tr><td>Q0CH0_FDTX36</td><td>input</td><td>TCELL13:IMUX_D1</td></tr>
<tr><td>Q0CH0_FDTX37</td><td>input</td><td>TCELL13:IMUX_D0</td></tr>
<tr><td>Q0CH0_FDTX38</td><td>input</td><td>TCELL13:IMUX_C5</td></tr>
<tr><td>Q0CH0_FDTX39</td><td>input</td><td>TCELL13:IMUX_C4</td></tr>
<tr><td>Q0CH0_FDTX4</td><td>input</td><td>TCELL15:IMUX_A3</td></tr>
<tr><td>Q0CH0_FDTX40</td><td>input</td><td>TCELL13:IMUX_C3</td></tr>
<tr><td>Q0CH0_FDTX41</td><td>input</td><td>TCELL13:IMUX_C2</td></tr>
<tr><td>Q0CH0_FDTX42</td><td>input</td><td>TCELL13:IMUX_C1</td></tr>
<tr><td>Q0CH0_FDTX43</td><td>input</td><td>TCELL13:IMUX_C0</td></tr>
<tr><td>Q0CH0_FDTX44</td><td>input</td><td>TCELL13:IMUX_B5</td></tr>
<tr><td>Q0CH0_FDTX45</td><td>input</td><td>TCELL13:IMUX_B4</td></tr>
<tr><td>Q0CH0_FDTX46</td><td>input</td><td>TCELL13:IMUX_B3</td></tr>
<tr><td>Q0CH0_FDTX47</td><td>input</td><td>TCELL13:IMUX_B2</td></tr>
<tr><td>Q0CH0_FDTX48</td><td>input</td><td>TCELL13:IMUX_B1</td></tr>
<tr><td>Q0CH0_FDTX49</td><td>input</td><td>TCELL13:IMUX_B0</td></tr>
<tr><td>Q0CH0_FDTX5</td><td>input</td><td>TCELL15:IMUX_A2</td></tr>
<tr><td>Q0CH0_FDTX6</td><td>input</td><td>TCELL15:IMUX_A1</td></tr>
<tr><td>Q0CH0_FDTX7</td><td>input</td><td>TCELL15:IMUX_A0</td></tr>
<tr><td>Q0CH0_FDTX8</td><td>input</td><td>TCELL14:IMUX_D5</td></tr>
<tr><td>Q0CH0_FDTX9</td><td>input</td><td>TCELL14:IMUX_D4</td></tr>
<tr><td>Q0CH0_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH0_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>Q0CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>Q0CH0_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q3</td></tr>
<tr><td>Q0CH0_FSLSM</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>Q0CH0_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>Q0CH0_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>Q0CH0_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>Q0CH0_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>Q0CH0_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>Q0CH0_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>Q0CH0_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>Q0CH1_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A1</td></tr>
<tr><td>Q0CH1_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE1</td></tr>
<tr><td>Q0CH1_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE1</td></tr>
<tr><td>Q0CH1_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>Q0CH1_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D3</td></tr>
<tr><td>Q0CH1_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCPCSRXRST</td><td>input</td><td>TCELL12:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPCSTXRST</td><td>input</td><td>TCELL10:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL7:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_A5</td></tr>
<tr><td>Q0CH1_FCRATE0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>Q0CH1_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>Q0CH1_FCRATE2</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>Q0CH1_FCRRST</td><td>input</td><td>TCELL14:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C1</td></tr>
<tr><td>Q0CH1_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>Q0CH1_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
<tr><td>Q0CH1_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>Q0CH1_FCTRST</td><td>input</td><td>TCELL16:IMUX_LSR1</td></tr>
<tr><td>Q0CH1_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_C5</td></tr>
<tr><td>Q0CH1_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_C4</td></tr>
<tr><td>Q0CH1_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_C3</td></tr>
<tr><td>Q0CH1_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>Q0CH1_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>Q0CH1_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDRX0</td><td>output</td><td>TCELL14:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX1</td><td>output</td><td>TCELL14:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX10</td><td>output</td><td>TCELL14:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX11</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX12</td><td>output</td><td>TCELL14:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX13</td><td>output</td><td>TCELL14:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX14</td><td>output</td><td>TCELL14:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX15</td><td>output</td><td>TCELL14:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX16</td><td>output</td><td>TCELL13:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX17</td><td>output</td><td>TCELL13:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX18</td><td>output</td><td>TCELL13:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX19</td><td>output</td><td>TCELL13:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX2</td><td>output</td><td>TCELL14:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX20</td><td>output</td><td>TCELL13:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX21</td><td>output</td><td>TCELL13:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX22</td><td>output</td><td>TCELL13:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX23</td><td>output</td><td>TCELL13:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX24</td><td>output</td><td>TCELL13:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX25</td><td>output</td><td>TCELL13:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX26</td><td>output</td><td>TCELL13:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX27</td><td>output</td><td>TCELL13:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX28</td><td>output</td><td>TCELL13:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX29</td><td>output</td><td>TCELL13:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX3</td><td>output</td><td>TCELL14:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX30</td><td>output</td><td>TCELL13:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX31</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX32</td><td>output</td><td>TCELL12:OUT_Q7</td></tr>
<tr><td>Q0CH1_FDRX33</td><td>output</td><td>TCELL12:OUT_Q6</td></tr>
<tr><td>Q0CH1_FDRX34</td><td>output</td><td>TCELL12:OUT_Q5</td></tr>
<tr><td>Q0CH1_FDRX35</td><td>output</td><td>TCELL12:OUT_Q4</td></tr>
<tr><td>Q0CH1_FDRX36</td><td>output</td><td>TCELL12:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX37</td><td>output</td><td>TCELL12:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX38</td><td>output</td><td>TCELL12:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX39</td><td>output</td><td>TCELL12:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX4</td><td>output</td><td>TCELL14:OUT_Q3</td></tr>
<tr><td>Q0CH1_FDRX40</td><td>output</td><td>TCELL12:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX41</td><td>output</td><td>TCELL12:OUT_F6</td></tr>
<tr><td>Q0CH1_FDRX42</td><td>output</td><td>TCELL12:OUT_F5</td></tr>
<tr><td>Q0CH1_FDRX43</td><td>output</td><td>TCELL12:OUT_F4</td></tr>
<tr><td>Q0CH1_FDRX44</td><td>output</td><td>TCELL12:OUT_F3</td></tr>
<tr><td>Q0CH1_FDRX45</td><td>output</td><td>TCELL12:OUT_F2</td></tr>
<tr><td>Q0CH1_FDRX46</td><td>output</td><td>TCELL12:OUT_F1</td></tr>
<tr><td>Q0CH1_FDRX47</td><td>output</td><td>TCELL12:OUT_F0</td></tr>
<tr><td>Q0CH1_FDRX5</td><td>output</td><td>TCELL14:OUT_Q2</td></tr>
<tr><td>Q0CH1_FDRX6</td><td>output</td><td>TCELL14:OUT_Q1</td></tr>
<tr><td>Q0CH1_FDRX7</td><td>output</td><td>TCELL14:OUT_Q0</td></tr>
<tr><td>Q0CH1_FDRX8</td><td>output</td><td>TCELL14:OUT_F7</td></tr>
<tr><td>Q0CH1_FDRX9</td><td>output</td><td>TCELL14:OUT_F6</td></tr>
<tr><td>Q0CH1_FDTX0</td><td>input</td><td>TCELL13:IMUX_A5</td></tr>
<tr><td>Q0CH1_FDTX1</td><td>input</td><td>TCELL13:IMUX_A4</td></tr>
<tr><td>Q0CH1_FDTX10</td><td>input</td><td>TCELL12:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX11</td><td>input</td><td>TCELL12:IMUX_D0</td></tr>
<tr><td>Q0CH1_FDTX12</td><td>input</td><td>TCELL12:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDTX13</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>Q0CH1_FDTX14</td><td>input</td><td>TCELL12:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX15</td><td>input</td><td>TCELL12:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX16</td><td>input</td><td>TCELL12:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX17</td><td>input</td><td>TCELL12:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX18</td><td>input</td><td>TCELL12:IMUX_B5</td></tr>
<tr><td>Q0CH1_FDTX19</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>Q0CH1_FDTX2</td><td>input</td><td>TCELL13:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX20</td><td>input</td><td>TCELL12:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX21</td><td>input</td><td>TCELL12:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX22</td><td>input</td><td>TCELL12:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX23</td><td>input</td><td>TCELL12:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX24</td><td>input</td><td>TCELL12:IMUX_A5</td></tr>
<tr><td>Q0CH1_FDTX25</td><td>input</td><td>TCELL12:IMUX_A4</td></tr>
<tr><td>Q0CH1_FDTX26</td><td>input</td><td>TCELL12:IMUX_A3</td></tr>
<tr><td>Q0CH1_FDTX27</td><td>input</td><td>TCELL12:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX28</td><td>input</td><td>TCELL12:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX29</td><td>input</td><td>TCELL12:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX3</td><td>input</td><td>TCELL13:IMUX_A2</td></tr>
<tr><td>Q0CH1_FDTX30</td><td>input</td><td>TCELL11:IMUX_D5</td></tr>
<tr><td>Q0CH1_FDTX31</td><td>input</td><td>TCELL11:IMUX_D4</td></tr>
<tr><td>Q0CH1_FDTX32</td><td>input</td><td>TCELL11:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX33</td><td>input</td><td>TCELL11:IMUX_D2</td></tr>
<tr><td>Q0CH1_FDTX34</td><td>input</td><td>TCELL11:IMUX_D1</td></tr>
<tr><td>Q0CH1_FDTX35</td><td>input</td><td>TCELL11:IMUX_D0</td></tr>
<tr><td>Q0CH1_FDTX36</td><td>input</td><td>TCELL11:IMUX_C5</td></tr>
<tr><td>Q0CH1_FDTX37</td><td>input</td><td>TCELL11:IMUX_C4</td></tr>
<tr><td>Q0CH1_FDTX38</td><td>input</td><td>TCELL11:IMUX_C3</td></tr>
<tr><td>Q0CH1_FDTX39</td><td>input</td><td>TCELL11:IMUX_C2</td></tr>
<tr><td>Q0CH1_FDTX4</td><td>input</td><td>TCELL13:IMUX_A1</td></tr>
<tr><td>Q0CH1_FDTX40</td><td>input</td><td>TCELL11:IMUX_C1</td></tr>
<tr><td>Q0CH1_FDTX41</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>Q0CH1_FDTX42</td><td>input</td><td>TCELL11:IMUX_B5</td></tr>
<tr><td>Q0CH1_FDTX43</td><td>input</td><td>TCELL11:IMUX_B4</td></tr>
<tr><td>Q0CH1_FDTX44</td><td>input</td><td>TCELL11:IMUX_B3</td></tr>
<tr><td>Q0CH1_FDTX45</td><td>input</td><td>TCELL11:IMUX_B2</td></tr>
<tr><td>Q0CH1_FDTX46</td><td>input</td><td>TCELL11:IMUX_B1</td></tr>
<tr><td>Q0CH1_FDTX47</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>Q0CH1_FDTX48</td><td>input</td><td>TCELL11:IMUX_A5</td></tr>
<tr><td>Q0CH1_FDTX49</td><td>input</td><td>TCELL11:IMUX_A4</td></tr>
<tr><td>Q0CH1_FDTX5</td><td>input</td><td>TCELL13:IMUX_A0</td></tr>
<tr><td>Q0CH1_FDTX6</td><td>input</td><td>TCELL12:IMUX_D5</td></tr>
<tr><td>Q0CH1_FDTX7</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>Q0CH1_FDTX8</td><td>input</td><td>TCELL12:IMUX_D3</td></tr>
<tr><td>Q0CH1_FDTX9</td><td>input</td><td>TCELL12:IMUX_D2</td></tr>
<tr><td>Q0CH1_FIRCLK</td><td>input</td><td>TCELL10:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FIREFRXCLK</td><td>input</td><td>TCELL8:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITCLK</td><td>input</td><td>TCELL12:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH1_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>Q0CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>Q0CH1_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q4</td></tr>
<tr><td>Q0CH1_FSLSM</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>Q0CH1_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>Q0CH1_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>Q0CH1_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>Q0CH1_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>Q0CH1_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>Q0CH1_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>Q0CH1_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>Q0CH2_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A2</td></tr>
<tr><td>Q0CH2_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE2</td></tr>
<tr><td>Q0CH2_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE2</td></tr>
<tr><td>Q0CH2_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>Q0CH2_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D4</td></tr>
<tr><td>Q0CH2_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B0</td></tr>
<tr><td>Q0CH2_FCRATE0</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>Q0CH2_FCRATE1</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>Q0CH2_FCRATE2</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>Q0CH2_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C2</td></tr>
<tr><td>Q0CH2_FCRXPWRUP</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>Q0CH2_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
<tr><td>Q0CH2_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
<tr><td>Q0CH2_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>Q0CH2_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D2</td></tr>
<tr><td>Q0CH2_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D1</td></tr>
<tr><td>Q0CH2_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D0</td></tr>
<tr><td>Q0CH2_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>Q0CH2_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>Q0CH2_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDRX0</td><td>output</td><td>TCELL11:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX1</td><td>output</td><td>TCELL11:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX10</td><td>output</td><td>TCELL11:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX11</td><td>output</td><td>TCELL11:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX12</td><td>output</td><td>TCELL11:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX13</td><td>output</td><td>TCELL11:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX14</td><td>output</td><td>TCELL11:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX15</td><td>output</td><td>TCELL11:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX16</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX17</td><td>output</td><td>TCELL10:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX18</td><td>output</td><td>TCELL10:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX19</td><td>output</td><td>TCELL10:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX2</td><td>output</td><td>TCELL11:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX20</td><td>output</td><td>TCELL10:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX21</td><td>output</td><td>TCELL10:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX22</td><td>output</td><td>TCELL10:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX23</td><td>output</td><td>TCELL10:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX24</td><td>output</td><td>TCELL10:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX25</td><td>output</td><td>TCELL10:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX26</td><td>output</td><td>TCELL10:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX27</td><td>output</td><td>TCELL10:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX28</td><td>output</td><td>TCELL10:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX29</td><td>output</td><td>TCELL10:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX3</td><td>output</td><td>TCELL11:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX30</td><td>output</td><td>TCELL10:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX31</td><td>output</td><td>TCELL10:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX32</td><td>output</td><td>TCELL9:OUT_Q7</td></tr>
<tr><td>Q0CH2_FDRX33</td><td>output</td><td>TCELL9:OUT_Q6</td></tr>
<tr><td>Q0CH2_FDRX34</td><td>output</td><td>TCELL9:OUT_Q5</td></tr>
<tr><td>Q0CH2_FDRX35</td><td>output</td><td>TCELL9:OUT_Q4</td></tr>
<tr><td>Q0CH2_FDRX36</td><td>output</td><td>TCELL9:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX37</td><td>output</td><td>TCELL9:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX38</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX39</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX4</td><td>output</td><td>TCELL11:OUT_Q3</td></tr>
<tr><td>Q0CH2_FDRX40</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX41</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>Q0CH2_FDRX42</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>Q0CH2_FDRX43</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>Q0CH2_FDRX44</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>Q0CH2_FDRX45</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>Q0CH2_FDRX46</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>Q0CH2_FDRX47</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>Q0CH2_FDRX5</td><td>output</td><td>TCELL11:OUT_Q2</td></tr>
<tr><td>Q0CH2_FDRX6</td><td>output</td><td>TCELL11:OUT_Q1</td></tr>
<tr><td>Q0CH2_FDRX7</td><td>output</td><td>TCELL11:OUT_Q0</td></tr>
<tr><td>Q0CH2_FDRX8</td><td>output</td><td>TCELL11:OUT_F7</td></tr>
<tr><td>Q0CH2_FDRX9</td><td>output</td><td>TCELL11:OUT_F6</td></tr>
<tr><td>Q0CH2_FDTX0</td><td>input</td><td>TCELL11:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX1</td><td>input</td><td>TCELL11:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX10</td><td>input</td><td>TCELL10:IMUX_C5</td></tr>
<tr><td>Q0CH2_FDTX11</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>Q0CH2_FDTX12</td><td>input</td><td>TCELL10:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX13</td><td>input</td><td>TCELL10:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX14</td><td>input</td><td>TCELL10:IMUX_C1</td></tr>
<tr><td>Q0CH2_FDTX15</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>Q0CH2_FDTX16</td><td>input</td><td>TCELL10:IMUX_B5</td></tr>
<tr><td>Q0CH2_FDTX17</td><td>input</td><td>TCELL10:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDTX18</td><td>input</td><td>TCELL10:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX19</td><td>input</td><td>TCELL10:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX2</td><td>input</td><td>TCELL11:IMUX_A1</td></tr>
<tr><td>Q0CH2_FDTX20</td><td>input</td><td>TCELL10:IMUX_B1</td></tr>
<tr><td>Q0CH2_FDTX21</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>Q0CH2_FDTX22</td><td>input</td><td>TCELL10:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX23</td><td>input</td><td>TCELL10:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX24</td><td>input</td><td>TCELL10:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX25</td><td>input</td><td>TCELL10:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX26</td><td>input</td><td>TCELL10:IMUX_A1</td></tr>
<tr><td>Q0CH2_FDTX27</td><td>input</td><td>TCELL10:IMUX_A0</td></tr>
<tr><td>Q0CH2_FDTX28</td><td>input</td><td>TCELL9:IMUX_D5</td></tr>
<tr><td>Q0CH2_FDTX29</td><td>input</td><td>TCELL9:IMUX_D4</td></tr>
<tr><td>Q0CH2_FDTX3</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>Q0CH2_FDTX30</td><td>input</td><td>TCELL9:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX31</td><td>input</td><td>TCELL9:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDTX32</td><td>input</td><td>TCELL9:IMUX_D1</td></tr>
<tr><td>Q0CH2_FDTX33</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>Q0CH2_FDTX34</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
<tr><td>Q0CH2_FDTX35</td><td>input</td><td>TCELL9:IMUX_C4</td></tr>
<tr><td>Q0CH2_FDTX36</td><td>input</td><td>TCELL9:IMUX_C3</td></tr>
<tr><td>Q0CH2_FDTX37</td><td>input</td><td>TCELL9:IMUX_C2</td></tr>
<tr><td>Q0CH2_FDTX38</td><td>input</td><td>TCELL9:IMUX_C1</td></tr>
<tr><td>Q0CH2_FDTX39</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>Q0CH2_FDTX4</td><td>input</td><td>TCELL10:IMUX_D5</td></tr>
<tr><td>Q0CH2_FDTX40</td><td>input</td><td>TCELL9:IMUX_B5</td></tr>
<tr><td>Q0CH2_FDTX41</td><td>input</td><td>TCELL9:IMUX_B4</td></tr>
<tr><td>Q0CH2_FDTX42</td><td>input</td><td>TCELL9:IMUX_B3</td></tr>
<tr><td>Q0CH2_FDTX43</td><td>input</td><td>TCELL9:IMUX_B2</td></tr>
<tr><td>Q0CH2_FDTX44</td><td>input</td><td>TCELL9:IMUX_B1</td></tr>
<tr><td>Q0CH2_FDTX45</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>Q0CH2_FDTX46</td><td>input</td><td>TCELL9:IMUX_A5</td></tr>
<tr><td>Q0CH2_FDTX47</td><td>input</td><td>TCELL9:IMUX_A4</td></tr>
<tr><td>Q0CH2_FDTX48</td><td>input</td><td>TCELL9:IMUX_A3</td></tr>
<tr><td>Q0CH2_FDTX49</td><td>input</td><td>TCELL9:IMUX_A2</td></tr>
<tr><td>Q0CH2_FDTX5</td><td>input</td><td>TCELL10:IMUX_D4</td></tr>
<tr><td>Q0CH2_FDTX6</td><td>input</td><td>TCELL10:IMUX_D3</td></tr>
<tr><td>Q0CH2_FDTX7</td><td>input</td><td>TCELL10:IMUX_D2</td></tr>
<tr><td>Q0CH2_FDTX8</td><td>input</td><td>TCELL10:IMUX_D1</td></tr>
<tr><td>Q0CH2_FDTX9</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>Q0CH2_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH2_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>Q0CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>Q0CH2_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q5</td></tr>
<tr><td>Q0CH2_FSLSM</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>Q0CH2_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>Q0CH2_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>Q0CH2_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>Q0CH2_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>Q0CH2_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>Q0CH2_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>Q0CH2_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>Q0CH3_FCALIGNEN</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>Q0CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL16:IMUX_A3</td></tr>
<tr><td>Q0CH3_FCDFERDEN</td><td>input</td><td>TCELL7:IMUX_CE3</td></tr>
<tr><td>Q0CH3_FCDFEUPD</td><td>input</td><td>TCELL8:IMUX_CE3</td></tr>
<tr><td>Q0CH3_FCLDRTXEN</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>Q0CH3_FCLSMEN</td><td>input</td><td>TCELL15:IMUX_D5</td></tr>
<tr><td>Q0CH3_FCPCIEDETEN</td><td>input</td><td>TCELL15:IMUX_B5</td></tr>
<tr><td>Q0CH3_FCPCSRXRST</td><td>input</td><td>TCELL13:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPCSTXRST</td><td>input</td><td>TCELL11:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL8:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCPLLLOL</td><td>input</td><td>TCELL16:IMUX_B1</td></tr>
<tr><td>Q0CH3_FCRATE0</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>Q0CH3_FCRATE1</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>Q0CH3_FCRATE2</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>Q0CH3_FCRRST</td><td>input</td><td>TCELL15:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCRXPOLARITY</td><td>input</td><td>TCELL15:IMUX_C3</td></tr>
<tr><td>Q0CH3_FCRXPWRUP</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>Q0CH3_FCTMRSTART</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
<tr><td>Q0CH3_FCTMRSTOP</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
<tr><td>Q0CH3_FCTRST</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>Q0CH3_FCTXMARGIN0</td><td>input</td><td>TCELL16:IMUX_D5</td></tr>
<tr><td>Q0CH3_FCTXMARGIN1</td><td>input</td><td>TCELL16:IMUX_D4</td></tr>
<tr><td>Q0CH3_FCTXMARGIN2</td><td>input</td><td>TCELL16:IMUX_D3</td></tr>
<tr><td>Q0CH3_FCTXPWRUP</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>Q0CH3_FCWORDALGNEN</td><td>input</td><td>TCELL15:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDLDRRX</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>Q0CH3_FDLDRTX</td><td>input</td><td>TCELL16:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDRX0</td><td>output</td><td>TCELL8:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX1</td><td>output</td><td>TCELL8:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX10</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX11</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX12</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX13</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX14</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX15</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX16</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX17</td><td>output</td><td>TCELL7:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX18</td><td>output</td><td>TCELL7:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX19</td><td>output</td><td>TCELL7:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX2</td><td>output</td><td>TCELL8:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX20</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX21</td><td>output</td><td>TCELL7:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX22</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX23</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX24</td><td>output</td><td>TCELL7:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX25</td><td>output</td><td>TCELL7:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX26</td><td>output</td><td>TCELL7:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX27</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX28</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX29</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX3</td><td>output</td><td>TCELL8:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX30</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX31</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX32</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX33</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX34</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>Q0CH3_FDRX35</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>Q0CH3_FDRX36</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>Q0CH3_FDRX37</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>Q0CH3_FDRX38</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>Q0CH3_FDRX39</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>Q0CH3_FDRX4</td><td>output</td><td>TCELL8:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX40</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>Q0CH3_FDRX41</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX42</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX43</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>Q0CH3_FDRX44</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>Q0CH3_FDRX45</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>Q0CH3_FDRX46</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>Q0CH3_FDRX47</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>Q0CH3_FDRX5</td><td>output</td><td>TCELL8:OUT_Q2</td></tr>
<tr><td>Q0CH3_FDRX6</td><td>output</td><td>TCELL8:OUT_Q1</td></tr>
<tr><td>Q0CH3_FDRX7</td><td>output</td><td>TCELL8:OUT_Q0</td></tr>
<tr><td>Q0CH3_FDRX8</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>Q0CH3_FDRX9</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>Q0CH3_FDTX0</td><td>input</td><td>TCELL9:IMUX_A1</td></tr>
<tr><td>Q0CH3_FDTX1</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>Q0CH3_FDTX10</td><td>input</td><td>TCELL8:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX11</td><td>input</td><td>TCELL8:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX12</td><td>input</td><td>TCELL8:IMUX_C1</td></tr>
<tr><td>Q0CH3_FDTX13</td><td>input</td><td>TCELL8:IMUX_C0</td></tr>
<tr><td>Q0CH3_FDTX14</td><td>input</td><td>TCELL8:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX15</td><td>input</td><td>TCELL8:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX16</td><td>input</td><td>TCELL8:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX17</td><td>input</td><td>TCELL8:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX18</td><td>input</td><td>TCELL8:IMUX_B1</td></tr>
<tr><td>Q0CH3_FDTX19</td><td>input</td><td>TCELL8:IMUX_B0</td></tr>
<tr><td>Q0CH3_FDTX2</td><td>input</td><td>TCELL8:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX20</td><td>input</td><td>TCELL8:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX21</td><td>input</td><td>TCELL8:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX22</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX23</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX24</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
<tr><td>Q0CH3_FDTX25</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>Q0CH3_FDTX26</td><td>input</td><td>TCELL7:IMUX_D5</td></tr>
<tr><td>Q0CH3_FDTX27</td><td>input</td><td>TCELL7:IMUX_D4</td></tr>
<tr><td>Q0CH3_FDTX28</td><td>input</td><td>TCELL7:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX29</td><td>input</td><td>TCELL7:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX3</td><td>input</td><td>TCELL8:IMUX_D4</td></tr>
<tr><td>Q0CH3_FDTX30</td><td>input</td><td>TCELL7:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDTX31</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>Q0CH3_FDTX32</td><td>input</td><td>TCELL7:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX33</td><td>input</td><td>TCELL7:IMUX_C4</td></tr>
<tr><td>Q0CH3_FDTX34</td><td>input</td><td>TCELL7:IMUX_C3</td></tr>
<tr><td>Q0CH3_FDTX35</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>Q0CH3_FDTX36</td><td>input</td><td>TCELL7:IMUX_C1</td></tr>
<tr><td>Q0CH3_FDTX37</td><td>input</td><td>TCELL7:IMUX_C0</td></tr>
<tr><td>Q0CH3_FDTX38</td><td>input</td><td>TCELL7:IMUX_B5</td></tr>
<tr><td>Q0CH3_FDTX39</td><td>input</td><td>TCELL7:IMUX_B4</td></tr>
<tr><td>Q0CH3_FDTX4</td><td>input</td><td>TCELL8:IMUX_D3</td></tr>
<tr><td>Q0CH3_FDTX40</td><td>input</td><td>TCELL7:IMUX_B3</td></tr>
<tr><td>Q0CH3_FDTX41</td><td>input</td><td>TCELL7:IMUX_B2</td></tr>
<tr><td>Q0CH3_FDTX42</td><td>input</td><td>TCELL7:IMUX_B1</td></tr>
<tr><td>Q0CH3_FDTX43</td><td>input</td><td>TCELL7:IMUX_B0</td></tr>
<tr><td>Q0CH3_FDTX44</td><td>input</td><td>TCELL7:IMUX_A5</td></tr>
<tr><td>Q0CH3_FDTX45</td><td>input</td><td>TCELL7:IMUX_A4</td></tr>
<tr><td>Q0CH3_FDTX46</td><td>input</td><td>TCELL7:IMUX_A3</td></tr>
<tr><td>Q0CH3_FDTX47</td><td>input</td><td>TCELL7:IMUX_A2</td></tr>
<tr><td>Q0CH3_FDTX48</td><td>input</td><td>TCELL7:IMUX_A1</td></tr>
<tr><td>Q0CH3_FDTX49</td><td>input</td><td>TCELL7:IMUX_A0</td></tr>
<tr><td>Q0CH3_FDTX5</td><td>input</td><td>TCELL8:IMUX_D2</td></tr>
<tr><td>Q0CH3_FDTX6</td><td>input</td><td>TCELL8:IMUX_D1</td></tr>
<tr><td>Q0CH3_FDTX7</td><td>input</td><td>TCELL8:IMUX_D0</td></tr>
<tr><td>Q0CH3_FDTX8</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>Q0CH3_FDTX9</td><td>input</td><td>TCELL8:IMUX_C4</td></tr>
<tr><td>Q0CH3_FIRCLK</td><td>input</td><td>TCELL11:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FIREFRXCLK</td><td>input</td><td>TCELL9:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITCLK</td><td>input</td><td>TCELL13:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL5:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0CH3_FSCCOVERRUN</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>Q0CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>Q0CH3_FSDFEVLD</td><td>output</td><td>TCELL5:OUT_Q6</td></tr>
<tr><td>Q0CH3_FSLSM</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>Q0CH3_FSPCIECON</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>Q0CH3_FSPCIEDONE</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>Q0CH3_FSRCDONE</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>Q0CH3_FSRLOL</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>Q0CH3_FSRLOS</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>Q0CH3_FSSKPADDED</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>Q0CH3_FSSKPDELETED</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>Q0D0_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR0</td></tr>
<tr><td>Q0D0_FSDE</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>Q0D0_FSDM</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>Q0D1_FCDERST</td><td>input</td><td>TCELL9:IMUX_LSR1</td></tr>
<tr><td>Q0D1_FSDE</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>Q0D1_FSDM</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>Q0P_CORERRIN</td><td>input</td><td>TCELL48:IMUX_A3</td></tr>
<tr><td>Q0P_CORERROUT</td><td>output</td><td>TCELL43:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT0</td><td>output</td><td>TCELL45:OUT_F4</td></tr>
<tr><td>Q0P_DBGDATOUT1</td><td>output</td><td>TCELL45:OUT_F7</td></tr>
<tr><td>Q0P_DBGDATOUT10</td><td>output</td><td>TCELL45:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT11</td><td>output</td><td>TCELL45:OUT_Q2</td></tr>
<tr><td>Q0P_DBGDATOUT12</td><td>output</td><td>TCELL44:OUT_Q6</td></tr>
<tr><td>Q0P_DBGDATOUT13</td><td>output</td><td>TCELL45:OUT_F6</td></tr>
<tr><td>Q0P_DBGDATOUT14</td><td>output</td><td>TCELL45:OUT_F1</td></tr>
<tr><td>Q0P_DBGDATOUT15</td><td>output</td><td>TCELL45:OUT_Q5</td></tr>
<tr><td>Q0P_DBGDATOUT2</td><td>output</td><td>TCELL45:OUT_F5</td></tr>
<tr><td>Q0P_DBGDATOUT3</td><td>output</td><td>TCELL45:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT4</td><td>output</td><td>TCELL45:OUT_F2</td></tr>
<tr><td>Q0P_DBGDATOUT5</td><td>output</td><td>TCELL44:OUT_Q1</td></tr>
<tr><td>Q0P_DBGDATOUT6</td><td>output</td><td>TCELL44:OUT_Q7</td></tr>
<tr><td>Q0P_DBGDATOUT7</td><td>output</td><td>TCELL44:OUT_Q3</td></tr>
<tr><td>Q0P_DBGDATOUT8</td><td>output</td><td>TCELL44:OUT_Q4</td></tr>
<tr><td>Q0P_DBGDATOUT9</td><td>output</td><td>TCELL45:OUT_F3</td></tr>
<tr><td>Q0P_FTLERROUT</td><td>output</td><td>TCELL42:OUT_Q4</td></tr>
<tr><td>Q0P_FUNCPWRSTATE0</td><td>output</td><td>TCELL43:OUT_F3</td></tr>
<tr><td>Q0P_FUNCPWRSTATE1</td><td>output</td><td>TCELL43:OUT_F1</td></tr>
<tr><td>Q0P_FUNCPWRSTATE2</td><td>output</td><td>TCELL43:OUT_Q0</td></tr>
<tr><td>Q0P_FUNCSTS0</td><td>output</td><td>TCELL43:OUT_Q3</td></tr>
<tr><td>Q0P_FUNCSTS1</td><td>output</td><td>TCELL43:OUT_F6</td></tr>
<tr><td>Q0P_FUNCSTS2</td><td>output</td><td>TCELL42:OUT_Q7</td></tr>
<tr><td>Q0P_FUNCSTS3</td><td>output</td><td>TCELL43:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTACK</td><td>output</td><td>TCELL43:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES0</td><td>output</td><td>TCELL37:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES1</td><td>output</td><td>TCELL37:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES10</td><td>output</td><td>TCELL41:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES100</td><td>output</td><td>TCELL37:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES101</td><td>output</td><td>TCELL33:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES102</td><td>output</td><td>TCELL33:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES103</td><td>output</td><td>TCELL33:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES104</td><td>output</td><td>TCELL33:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES105</td><td>output</td><td>TCELL34:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES106</td><td>output</td><td>TCELL34:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES107</td><td>output</td><td>TCELL33:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES108</td><td>output</td><td>TCELL33:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES109</td><td>output</td><td>TCELL32:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES11</td><td>output</td><td>TCELL38:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES110</td><td>output</td><td>TCELL33:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES111</td><td>output</td><td>TCELL33:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES112</td><td>output</td><td>TCELL32:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES113</td><td>output</td><td>TCELL32:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES114</td><td>output</td><td>TCELL32:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES115</td><td>output</td><td>TCELL32:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES116</td><td>output</td><td>TCELL32:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES117</td><td>output</td><td>TCELL32:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES118</td><td>output</td><td>TCELL32:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES119</td><td>output</td><td>TCELL33:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES12</td><td>output</td><td>TCELL41:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES120</td><td>output</td><td>TCELL36:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES121</td><td>output</td><td>TCELL39:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES122</td><td>output</td><td>TCELL38:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES123</td><td>output</td><td>TCELL38:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES124</td><td>output</td><td>TCELL45:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES125</td><td>output</td><td>TCELL33:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES126</td><td>output</td><td>TCELL33:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES127</td><td>output</td><td>TCELL33:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES13</td><td>output</td><td>TCELL39:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES14</td><td>output</td><td>TCELL38:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES15</td><td>output</td><td>TCELL39:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES16</td><td>output</td><td>TCELL41:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES17</td><td>output</td><td>TCELL40:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES18</td><td>output</td><td>TCELL42:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES19</td><td>output</td><td>TCELL41:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES2</td><td>output</td><td>TCELL37:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES20</td><td>output</td><td>TCELL40:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES21</td><td>output</td><td>TCELL42:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES22</td><td>output</td><td>TCELL41:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES23</td><td>output</td><td>TCELL40:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES24</td><td>output</td><td>TCELL42:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES25</td><td>output</td><td>TCELL42:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES26</td><td>output</td><td>TCELL42:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES27</td><td>output</td><td>TCELL42:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES28</td><td>output</td><td>TCELL42:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES29</td><td>output</td><td>TCELL41:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES3</td><td>output</td><td>TCELL38:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES30</td><td>output</td><td>TCELL37:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES31</td><td>output</td><td>TCELL40:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES32</td><td>output</td><td>TCELL38:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES33</td><td>output</td><td>TCELL38:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES34</td><td>output</td><td>TCELL38:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES35</td><td>output</td><td>TCELL39:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES36</td><td>output</td><td>TCELL39:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES37</td><td>output</td><td>TCELL38:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES38</td><td>output</td><td>TCELL37:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES39</td><td>output</td><td>TCELL41:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES4</td><td>output</td><td>TCELL38:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES40</td><td>output</td><td>TCELL40:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES41</td><td>output</td><td>TCELL41:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES42</td><td>output</td><td>TCELL41:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES43</td><td>output</td><td>TCELL41:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES44</td><td>output</td><td>TCELL40:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES45</td><td>output</td><td>TCELL40:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES46</td><td>output</td><td>TCELL40:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES47</td><td>output</td><td>TCELL39:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES48</td><td>output</td><td>TCELL38:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES49</td><td>output</td><td>TCELL40:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES5</td><td>output</td><td>TCELL38:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES50</td><td>output</td><td>TCELL39:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES51</td><td>output</td><td>TCELL39:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES52</td><td>output</td><td>TCELL41:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES53</td><td>output</td><td>TCELL40:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES54</td><td>output</td><td>TCELL40:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES55</td><td>output</td><td>TCELL38:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES56</td><td>output</td><td>TCELL40:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES57</td><td>output</td><td>TCELL41:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES58</td><td>output</td><td>TCELL40:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES59</td><td>output</td><td>TCELL39:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES6</td><td>output</td><td>TCELL39:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES60</td><td>output</td><td>TCELL39:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES61</td><td>output</td><td>TCELL40:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES62</td><td>output</td><td>TCELL41:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES63</td><td>output</td><td>TCELL39:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES64</td><td>output</td><td>TCELL34:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES65</td><td>output</td><td>TCELL35:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES66</td><td>output</td><td>TCELL34:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES67</td><td>output</td><td>TCELL33:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES68</td><td>output</td><td>TCELL34:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES69</td><td>output</td><td>TCELL35:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES7</td><td>output</td><td>TCELL41:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES70</td><td>output</td><td>TCELL34:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES71</td><td>output</td><td>TCELL34:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES72</td><td>output</td><td>TCELL33:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES73</td><td>output</td><td>TCELL34:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES74</td><td>output</td><td>TCELL34:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES75</td><td>output</td><td>TCELL34:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES76</td><td>output</td><td>TCELL33:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES77</td><td>output</td><td>TCELL35:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES78</td><td>output</td><td>TCELL35:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES79</td><td>output</td><td>TCELL33:OUT_Q0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES8</td><td>output</td><td>TCELL40:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES80</td><td>output</td><td>TCELL37:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES81</td><td>output</td><td>TCELL37:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES82</td><td>output</td><td>TCELL38:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES83</td><td>output</td><td>TCELL37:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES84</td><td>output</td><td>TCELL36:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES85</td><td>output</td><td>TCELL36:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES86</td><td>output</td><td>TCELL36:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES87</td><td>output</td><td>TCELL36:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES88</td><td>output</td><td>TCELL35:OUT_F7</td></tr>
<tr><td>Q0P_HALMSTCOMPDES89</td><td>output</td><td>TCELL35:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES9</td><td>output</td><td>TCELL41:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES90</td><td>output</td><td>TCELL34:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTCOMPDES91</td><td>output</td><td>TCELL34:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTCOMPDES92</td><td>output</td><td>TCELL35:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES93</td><td>output</td><td>TCELL34:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTCOMPDES94</td><td>output</td><td>TCELL35:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES95</td><td>output</td><td>TCELL35:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTCOMPDES96</td><td>output</td><td>TCELL37:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTCOMPDES97</td><td>output</td><td>TCELL38:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTCOMPDES98</td><td>output</td><td>TCELL38:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTCOMPDES99</td><td>output</td><td>TCELL37:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTCOMPEOP</td><td>output</td><td>TCELL37:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTCOMPRDY</td><td>input</td><td>TCELL47:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTCOMPSOP</td><td>output</td><td>TCELL36:OUT_Q7</td></tr>
<tr><td>Q0P_HALMSTCOMPVLD</td><td>output</td><td>TCELL36:OUT_Q6</td></tr>
<tr><td>Q0P_HALMSTRBVLD0</td><td>output</td><td>TCELL37:OUT_F0</td></tr>
<tr><td>Q0P_HALMSTRBVLD1</td><td>output</td><td>TCELL36:OUT_Q3</td></tr>
<tr><td>Q0P_HALMSTRBVLD2</td><td>output</td><td>TCELL37:OUT_Q2</td></tr>
<tr><td>Q0P_HALMSTRBVLD3</td><td>output</td><td>TCELL36:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTRBVLD4</td><td>output</td><td>TCELL36:OUT_F2</td></tr>
<tr><td>Q0P_HALMSTRBVLD5</td><td>output</td><td>TCELL37:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTRBVLD6</td><td>output</td><td>TCELL36:OUT_Q5</td></tr>
<tr><td>Q0P_HALMSTRBVLD7</td><td>output</td><td>TCELL36:OUT_Q4</td></tr>
<tr><td>Q0P_HALMSTREJ</td><td>output</td><td>TCELL43:OUT_Q1</td></tr>
<tr><td>Q0P_HALMSTREQ</td><td>input</td><td>TCELL43:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQATTR0</td><td>input</td><td>TCELL47:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQATTR1</td><td>input</td><td>TCELL47:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQATTR2</td><td>input</td><td>TCELL48:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES0</td><td>input</td><td>TCELL46:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES1</td><td>input</td><td>TCELL45:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES10</td><td>input</td><td>TCELL45:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES100</td><td>input</td><td>TCELL41:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES101</td><td>input</td><td>TCELL41:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES102</td><td>input</td><td>TCELL41:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES103</td><td>input</td><td>TCELL41:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES104</td><td>input</td><td>TCELL41:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES105</td><td>input</td><td>TCELL41:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES106</td><td>input</td><td>TCELL41:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES107</td><td>input</td><td>TCELL41:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES108</td><td>input</td><td>TCELL41:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES109</td><td>input</td><td>TCELL41:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES11</td><td>input</td><td>TCELL45:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES110</td><td>input</td><td>TCELL41:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES111</td><td>input</td><td>TCELL41:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES112</td><td>input</td><td>TCELL41:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES113</td><td>input</td><td>TCELL41:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES114</td><td>input</td><td>TCELL41:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES115</td><td>input</td><td>TCELL41:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES116</td><td>input</td><td>TCELL41:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES117</td><td>input</td><td>TCELL40:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES118</td><td>input</td><td>TCELL40:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES119</td><td>input</td><td>TCELL40:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES12</td><td>input</td><td>TCELL45:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES120</td><td>input</td><td>TCELL40:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES121</td><td>input</td><td>TCELL40:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES122</td><td>input</td><td>TCELL40:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES123</td><td>input</td><td>TCELL40:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES124</td><td>input</td><td>TCELL40:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES125</td><td>input</td><td>TCELL40:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES126</td><td>input</td><td>TCELL41:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES127</td><td>input</td><td>TCELL43:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES13</td><td>input</td><td>TCELL46:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES14</td><td>input</td><td>TCELL46:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES15</td><td>input</td><td>TCELL46:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES16</td><td>input</td><td>TCELL45:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES17</td><td>input</td><td>TCELL45:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES18</td><td>input</td><td>TCELL45:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES19</td><td>input</td><td>TCELL45:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES2</td><td>input</td><td>TCELL45:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES20</td><td>input</td><td>TCELL45:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES21</td><td>input</td><td>TCELL45:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES22</td><td>input</td><td>TCELL45:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES23</td><td>input</td><td>TCELL44:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES24</td><td>input</td><td>TCELL46:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES25</td><td>input</td><td>TCELL46:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES26</td><td>input</td><td>TCELL46:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES27</td><td>input</td><td>TCELL46:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES28</td><td>input</td><td>TCELL46:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES29</td><td>input</td><td>TCELL46:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES3</td><td>input</td><td>TCELL45:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES30</td><td>input</td><td>TCELL46:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES31</td><td>input</td><td>TCELL46:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES32</td><td>input</td><td>TCELL46:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES33</td><td>input</td><td>TCELL46:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES34</td><td>input</td><td>TCELL45:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES35</td><td>input</td><td>TCELL45:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES36</td><td>input</td><td>TCELL45:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES37</td><td>input</td><td>TCELL44:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES38</td><td>input</td><td>TCELL45:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES39</td><td>input</td><td>TCELL44:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES4</td><td>input</td><td>TCELL45:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES40</td><td>input</td><td>TCELL44:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES41</td><td>input</td><td>TCELL44:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES42</td><td>input</td><td>TCELL44:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES43</td><td>input</td><td>TCELL44:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES44</td><td>input</td><td>TCELL44:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES45</td><td>input</td><td>TCELL44:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES46</td><td>input</td><td>TCELL44:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES47</td><td>input</td><td>TCELL44:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES48</td><td>input</td><td>TCELL44:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES49</td><td>input</td><td>TCELL44:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES5</td><td>input</td><td>TCELL45:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES50</td><td>input</td><td>TCELL44:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES51</td><td>input</td><td>TCELL44:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES52</td><td>input</td><td>TCELL44:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES53</td><td>input</td><td>TCELL44:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES54</td><td>input</td><td>TCELL44:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES55</td><td>input</td><td>TCELL44:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES56</td><td>input</td><td>TCELL44:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES57</td><td>input</td><td>TCELL43:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES58</td><td>input</td><td>TCELL43:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES59</td><td>input</td><td>TCELL44:IMUX_A0</td></tr>
<tr><td>Q0P_HALMSTREQDES6</td><td>input</td><td>TCELL45:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQDES60</td><td>input</td><td>TCELL43:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES61</td><td>input</td><td>TCELL43:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES62</td><td>input</td><td>TCELL43:IMUX_C4</td></tr>
<tr><td>Q0P_HALMSTREQDES63</td><td>input</td><td>TCELL43:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQDES64</td><td>input</td><td>TCELL43:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTREQDES65</td><td>input</td><td>TCELL43:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTREQDES66</td><td>input</td><td>TCELL43:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQDES67</td><td>input</td><td>TCELL44:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES68</td><td>input</td><td>TCELL43:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES69</td><td>input</td><td>TCELL43:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES7</td><td>input</td><td>TCELL44:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES70</td><td>input</td><td>TCELL43:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES71</td><td>input</td><td>TCELL43:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES72</td><td>input</td><td>TCELL43:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES73</td><td>input</td><td>TCELL44:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES74</td><td>input</td><td>TCELL43:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES75</td><td>input</td><td>TCELL43:IMUX_A1</td></tr>
<tr><td>Q0P_HALMSTREQDES76</td><td>input</td><td>TCELL43:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES77</td><td>input</td><td>TCELL43:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQDES78</td><td>input</td><td>TCELL43:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES79</td><td>input</td><td>TCELL42:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES8</td><td>input</td><td>TCELL45:IMUX_B0</td></tr>
<tr><td>Q0P_HALMSTREQDES80</td><td>input</td><td>TCELL43:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES81</td><td>input</td><td>TCELL42:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES82</td><td>input</td><td>TCELL42:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES83</td><td>input</td><td>TCELL42:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES84</td><td>input</td><td>TCELL42:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQDES85</td><td>input</td><td>TCELL42:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQDES86</td><td>input</td><td>TCELL47:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES87</td><td>input</td><td>TCELL42:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTREQDES88</td><td>input</td><td>TCELL42:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQDES89</td><td>input</td><td>TCELL42:IMUX_B2</td></tr>
<tr><td>Q0P_HALMSTREQDES9</td><td>input</td><td>TCELL45:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES90</td><td>input</td><td>TCELL42:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQDES91</td><td>input</td><td>TCELL42:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTREQDES92</td><td>input</td><td>TCELL42:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQDES93</td><td>input</td><td>TCELL42:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQDES94</td><td>input</td><td>TCELL41:IMUX_D5</td></tr>
<tr><td>Q0P_HALMSTREQDES95</td><td>input</td><td>TCELL41:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQDES96</td><td>input</td><td>TCELL41:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTREQDES97</td><td>input</td><td>TCELL41:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTREQDES98</td><td>input</td><td>TCELL41:IMUX_D1</td></tr>
<tr><td>Q0P_HALMSTREQDES99</td><td>input</td><td>TCELL41:IMUX_D0</td></tr>
<tr><td>Q0P_HALMSTREQTPHPRESENT</td><td>input</td><td>TCELL49:IMUX_C5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG0</td><td>input</td><td>TCELL50:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_A3</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG3</td><td>input</td><td>TCELL50:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG5</td><td>input</td><td>TCELL50:IMUX_C3</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG6</td><td>input</td><td>TCELL50:IMUX_B1</td></tr>
<tr><td>Q0P_HALMSTREQTPHSTTAG7</td><td>input</td><td>TCELL50:IMUX_B3</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE0</td><td>input</td><td>TCELL49:IMUX_D4</td></tr>
<tr><td>Q0P_HALMSTREQTPHTYPE1</td><td>input</td><td>TCELL49:IMUX_D2</td></tr>
<tr><td>Q0P_HALMSTRERR</td><td>output</td><td>TCELL46:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG0</td><td>output</td><td>TCELL44:OUT_F6</td></tr>
<tr><td>Q0P_HALMSTTAG1</td><td>output</td><td>TCELL44:OUT_F3</td></tr>
<tr><td>Q0P_HALMSTTAG2</td><td>output</td><td>TCELL44:OUT_F1</td></tr>
<tr><td>Q0P_HALMSTTAG3</td><td>output</td><td>TCELL44:OUT_F4</td></tr>
<tr><td>Q0P_HALMSTTAG4</td><td>output</td><td>TCELL44:OUT_F5</td></tr>
<tr><td>Q0P_HALMSTWBVLD0</td><td>input</td><td>TCELL46:IMUX_A4</td></tr>
<tr><td>Q0P_HALMSTWBVLD1</td><td>input</td><td>TCELL45:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWBVLD2</td><td>input</td><td>TCELL45:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD3</td><td>input</td><td>TCELL46:IMUX_C1</td></tr>
<tr><td>Q0P_HALMSTWBVLD4</td><td>input</td><td>TCELL46:IMUX_C2</td></tr>
<tr><td>Q0P_HALMSTWBVLD5</td><td>input</td><td>TCELL46:IMUX_D3</td></tr>
<tr><td>Q0P_HALMSTWBVLD6</td><td>input</td><td>TCELL46:IMUX_B5</td></tr>
<tr><td>Q0P_HALMSTWBVLD7</td><td>input</td><td>TCELL46:IMUX_C0</td></tr>
<tr><td>Q0P_HALMSTWDATVLD</td><td>input</td><td>TCELL46:IMUX_A5</td></tr>
<tr><td>Q0P_HALMSTWEOP</td><td>input</td><td>TCELL46:IMUX_A2</td></tr>
<tr><td>Q0P_HALMSTWERR</td><td>input</td><td>TCELL46:IMUX_B4</td></tr>
<tr><td>Q0P_HALMSTWRDY</td><td>output</td><td>TCELL32:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTACK</td><td>input</td><td>TCELL40:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES0</td><td>input</td><td>TCELL40:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES1</td><td>input</td><td>TCELL40:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES10</td><td>input</td><td>TCELL40:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES100</td><td>input</td><td>TCELL37:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES101</td><td>input</td><td>TCELL38:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES102</td><td>input</td><td>TCELL38:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES103</td><td>input</td><td>TCELL38:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES104</td><td>input</td><td>TCELL35:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES105</td><td>input</td><td>TCELL35:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES106</td><td>input</td><td>TCELL35:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES107</td><td>input</td><td>TCELL48:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES108</td><td>input</td><td>TCELL47:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES109</td><td>input</td><td>TCELL47:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES11</td><td>input</td><td>TCELL40:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES110</td><td>input</td><td>TCELL47:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES111</td><td>input</td><td>TCELL47:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES112</td><td>input</td><td>TCELL47:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES113</td><td>input</td><td>TCELL47:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES114</td><td>input</td><td>TCELL47:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES115</td><td>input</td><td>TCELL47:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES116</td><td>input</td><td>TCELL47:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES117</td><td>input</td><td>TCELL47:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES118</td><td>input</td><td>TCELL47:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES119</td><td>input</td><td>TCELL47:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES12</td><td>input</td><td>TCELL39:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES120</td><td>input</td><td>TCELL40:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES121</td><td>input</td><td>TCELL35:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES122</td><td>input</td><td>TCELL47:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES123</td><td>input</td><td>TCELL47:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES124</td><td>input</td><td>TCELL47:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES125</td><td>input</td><td>TCELL47:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES126</td><td>input</td><td>TCELL47:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES127</td><td>input</td><td>TCELL47:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES13</td><td>input</td><td>TCELL39:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES14</td><td>input</td><td>TCELL39:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES15</td><td>input</td><td>TCELL39:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES16</td><td>input</td><td>TCELL39:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES17</td><td>input</td><td>TCELL39:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES18</td><td>input</td><td>TCELL39:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES19</td><td>input</td><td>TCELL39:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES2</td><td>input</td><td>TCELL40:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES20</td><td>input</td><td>TCELL39:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES21</td><td>input</td><td>TCELL39:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES22</td><td>input</td><td>TCELL39:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES23</td><td>input</td><td>TCELL39:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES24</td><td>input</td><td>TCELL39:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES25</td><td>input</td><td>TCELL39:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES26</td><td>input</td><td>TCELL39:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES27</td><td>input</td><td>TCELL39:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES28</td><td>input</td><td>TCELL38:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES29</td><td>input</td><td>TCELL38:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES3</td><td>input</td><td>TCELL40:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES30</td><td>input</td><td>TCELL38:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES31</td><td>input</td><td>TCELL38:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES32</td><td>input</td><td>TCELL38:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES33</td><td>input</td><td>TCELL38:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES34</td><td>input</td><td>TCELL38:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES35</td><td>input</td><td>TCELL38:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES36</td><td>input</td><td>TCELL38:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES37</td><td>input</td><td>TCELL38:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES38</td><td>input</td><td>TCELL38:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES39</td><td>input</td><td>TCELL38:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES4</td><td>input</td><td>TCELL40:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES40</td><td>input</td><td>TCELL38:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES41</td><td>input</td><td>TCELL38:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES42</td><td>input</td><td>TCELL38:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES43</td><td>input</td><td>TCELL38:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES44</td><td>input</td><td>TCELL38:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES45</td><td>input</td><td>TCELL38:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES46</td><td>input</td><td>TCELL38:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES47</td><td>input</td><td>TCELL38:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES48</td><td>input</td><td>TCELL37:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES49</td><td>input</td><td>TCELL37:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES5</td><td>input</td><td>TCELL40:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES50</td><td>input</td><td>TCELL37:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES51</td><td>input</td><td>TCELL37:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES52</td><td>input</td><td>TCELL37:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES53</td><td>input</td><td>TCELL37:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES54</td><td>input</td><td>TCELL37:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES55</td><td>input</td><td>TCELL37:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES56</td><td>input</td><td>TCELL37:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES57</td><td>input</td><td>TCELL37:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES58</td><td>input</td><td>TCELL37:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES59</td><td>input</td><td>TCELL37:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES6</td><td>input</td><td>TCELL40:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES60</td><td>input</td><td>TCELL37:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES61</td><td>input</td><td>TCELL37:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES62</td><td>input</td><td>TCELL37:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES63</td><td>input</td><td>TCELL37:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES64</td><td>input</td><td>TCELL37:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES65</td><td>input</td><td>TCELL37:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES66</td><td>input</td><td>TCELL37:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES67</td><td>input</td><td>TCELL37:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES68</td><td>input</td><td>TCELL36:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES69</td><td>input</td><td>TCELL36:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES7</td><td>input</td><td>TCELL40:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES70</td><td>input</td><td>TCELL36:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES71</td><td>input</td><td>TCELL36:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES72</td><td>input</td><td>TCELL36:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES73</td><td>input</td><td>TCELL36:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES74</td><td>input</td><td>TCELL36:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES75</td><td>input</td><td>TCELL36:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES76</td><td>input</td><td>TCELL36:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES77</td><td>input</td><td>TCELL36:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES78</td><td>input</td><td>TCELL36:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES79</td><td>input</td><td>TCELL36:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES8</td><td>input</td><td>TCELL40:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES80</td><td>input</td><td>TCELL36:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES81</td><td>input</td><td>TCELL38:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES82</td><td>input</td><td>TCELL37:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES83</td><td>input</td><td>TCELL37:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES84</td><td>input</td><td>TCELL36:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES85</td><td>input</td><td>TCELL35:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES86</td><td>input</td><td>TCELL36:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES87</td><td>input</td><td>TCELL35:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES88</td><td>input</td><td>TCELL35:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES89</td><td>input</td><td>TCELL35:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES9</td><td>input</td><td>TCELL40:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES90</td><td>input</td><td>TCELL35:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES91</td><td>input</td><td>TCELL35:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES92</td><td>input</td><td>TCELL35:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES93</td><td>input</td><td>TCELL35:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCAREQDES94</td><td>input</td><td>TCELL35:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCAREQDES95</td><td>input</td><td>TCELL37:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCAREQDES96</td><td>input</td><td>TCELL35:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCAREQDES97</td><td>input</td><td>TCELL35:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCAREQDES98</td><td>input</td><td>TCELL35:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCAREQDES99</td><td>input</td><td>TCELL36:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID0</td><td>input</td><td>TCELL35:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID1</td><td>input</td><td>TCELL35:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID10</td><td>input</td><td>TCELL34:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID11</td><td>input</td><td>TCELL34:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID12</td><td>input</td><td>TCELL34:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID13</td><td>input</td><td>TCELL34:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID14</td><td>input</td><td>TCELL34:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID15</td><td>input</td><td>TCELL34:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID2</td><td>input</td><td>TCELL35:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID3</td><td>input</td><td>TCELL35:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID4</td><td>input</td><td>TCELL35:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID5</td><td>input</td><td>TCELL35:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID6</td><td>input</td><td>TCELL35:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID7</td><td>input</td><td>TCELL35:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID8</td><td>input</td><td>TCELL34:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPID9</td><td>input</td><td>TCELL34:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCLNTCOMPIDEN</td><td>input</td><td>TCELL30:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD0</td><td>input</td><td>TCELL34:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD1</td><td>input</td><td>TCELL34:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD2</td><td>input</td><td>TCELL34:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD3</td><td>input</td><td>TCELL34:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD4</td><td>input</td><td>TCELL34:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD5</td><td>input</td><td>TCELL34:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD6</td><td>input</td><td>TCELL34:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPBVLD7</td><td>input</td><td>TCELL34:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES0</td><td>input</td><td>TCELL34:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES1</td><td>input</td><td>TCELL34:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES10</td><td>input</td><td>TCELL29:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES100</td><td>input</td><td>TCELL31:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES101</td><td>input</td><td>TCELL31:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES102</td><td>input</td><td>TCELL30:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES103</td><td>input</td><td>TCELL30:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES104</td><td>input</td><td>TCELL31:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES105</td><td>input</td><td>TCELL31:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES106</td><td>input</td><td>TCELL32:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES107</td><td>input</td><td>TCELL31:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES108</td><td>input</td><td>TCELL31:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES109</td><td>input</td><td>TCELL32:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES11</td><td>input</td><td>TCELL29:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES110</td><td>input</td><td>TCELL32:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES111</td><td>input</td><td>TCELL32:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES112</td><td>input</td><td>TCELL32:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES113</td><td>input</td><td>TCELL32:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES114</td><td>input</td><td>TCELL32:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES115</td><td>input</td><td>TCELL31:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES116</td><td>input</td><td>TCELL31:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES117</td><td>input</td><td>TCELL32:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES118</td><td>input</td><td>TCELL31:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES119</td><td>input</td><td>TCELL47:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES12</td><td>input</td><td>TCELL33:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES120</td><td>input</td><td>TCELL31:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES121</td><td>input</td><td>TCELL30:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES122</td><td>input</td><td>TCELL31:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES123</td><td>input</td><td>TCELL31:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES124</td><td>input</td><td>TCELL31:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES125</td><td>input</td><td>TCELL30:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES126</td><td>input</td><td>TCELL30:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES127</td><td>input</td><td>TCELL29:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES13</td><td>input</td><td>TCELL29:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES14</td><td>input</td><td>TCELL29:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES15</td><td>input</td><td>TCELL33:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES16</td><td>input</td><td>TCELL29:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES17</td><td>input</td><td>TCELL29:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES18</td><td>input</td><td>TCELL33:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES19</td><td>input</td><td>TCELL33:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES2</td><td>input</td><td>TCELL34:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES20</td><td>input</td><td>TCELL33:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES21</td><td>input</td><td>TCELL33:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES22</td><td>input</td><td>TCELL29:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES23</td><td>input</td><td>TCELL29:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES24</td><td>input</td><td>TCELL29:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES25</td><td>input</td><td>TCELL29:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES26</td><td>input</td><td>TCELL29:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES27</td><td>input</td><td>TCELL29:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES28</td><td>input</td><td>TCELL29:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES29</td><td>input</td><td>TCELL29:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES3</td><td>input</td><td>TCELL34:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES30</td><td>input</td><td>TCELL29:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES31</td><td>input</td><td>TCELL29:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES32</td><td>input</td><td>TCELL29:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES33</td><td>input</td><td>TCELL29:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES34</td><td>input</td><td>TCELL33:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES35</td><td>input</td><td>TCELL33:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES36</td><td>input</td><td>TCELL33:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES37</td><td>input</td><td>TCELL33:IMUX_C0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES38</td><td>input</td><td>TCELL33:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES39</td><td>input</td><td>TCELL33:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES4</td><td>input</td><td>TCELL34:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES40</td><td>input</td><td>TCELL33:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES41</td><td>input</td><td>TCELL33:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES42</td><td>input</td><td>TCELL33:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES43</td><td>input</td><td>TCELL33:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES44</td><td>input</td><td>TCELL33:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES45</td><td>input</td><td>TCELL33:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES46</td><td>input</td><td>TCELL33:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES47</td><td>input</td><td>TCELL33:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES48</td><td>input</td><td>TCELL33:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES49</td><td>input</td><td>TCELL33:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES5</td><td>input</td><td>TCELL34:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES50</td><td>input</td><td>TCELL32:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES51</td><td>input</td><td>TCELL32:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES52</td><td>input</td><td>TCELL32:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES53</td><td>input</td><td>TCELL32:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES54</td><td>input</td><td>TCELL32:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES55</td><td>input</td><td>TCELL32:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES56</td><td>input</td><td>TCELL32:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES57</td><td>input</td><td>TCELL32:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES58</td><td>input</td><td>TCELL32:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES59</td><td>input</td><td>TCELL29:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES6</td><td>input</td><td>TCELL34:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES60</td><td>input</td><td>TCELL32:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES61</td><td>input</td><td>TCELL29:IMUX_D2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES62</td><td>input</td><td>TCELL29:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES63</td><td>input</td><td>TCELL29:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES64</td><td>input</td><td>TCELL30:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES65</td><td>input</td><td>TCELL30:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES66</td><td>input</td><td>TCELL30:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES67</td><td>input</td><td>TCELL30:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES68</td><td>input</td><td>TCELL33:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES69</td><td>input</td><td>TCELL30:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES7</td><td>input</td><td>TCELL34:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES70</td><td>input</td><td>TCELL32:IMUX_C1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES71</td><td>input</td><td>TCELL30:IMUX_A5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES72</td><td>input</td><td>TCELL30:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES73</td><td>input</td><td>TCELL30:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES74</td><td>input</td><td>TCELL30:IMUX_B2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES75</td><td>input</td><td>TCELL32:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES76</td><td>input</td><td>TCELL32:IMUX_B1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES77</td><td>input</td><td>TCELL30:IMUX_B3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES78</td><td>input</td><td>TCELL30:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES79</td><td>input</td><td>TCELL30:IMUX_B5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES8</td><td>input</td><td>TCELL33:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES80</td><td>input</td><td>TCELL30:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES81</td><td>input</td><td>TCELL30:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES82</td><td>input</td><td>TCELL32:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES83</td><td>input</td><td>TCELL31:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES84</td><td>input</td><td>TCELL31:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES85</td><td>input</td><td>TCELL31:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES86</td><td>input</td><td>TCELL31:IMUX_A1</td></tr>
<tr><td>Q0P_HALTGTCOMPDES87</td><td>input</td><td>TCELL31:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES88</td><td>input</td><td>TCELL32:IMUX_A2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES89</td><td>input</td><td>TCELL31:IMUX_D3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES9</td><td>input</td><td>TCELL29:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES90</td><td>input</td><td>TCELL31:IMUX_A3</td></tr>
<tr><td>Q0P_HALTGTCOMPDES91</td><td>input</td><td>TCELL31:IMUX_D5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES92</td><td>input</td><td>TCELL31:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES93</td><td>input</td><td>TCELL31:IMUX_C2</td></tr>
<tr><td>Q0P_HALTGTCOMPDES94</td><td>input</td><td>TCELL30:IMUX_D0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES95</td><td>input</td><td>TCELL30:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPDES96</td><td>input</td><td>TCELL30:IMUX_D4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES97</td><td>input</td><td>TCELL32:IMUX_A4</td></tr>
<tr><td>Q0P_HALTGTCOMPDES98</td><td>input</td><td>TCELL31:IMUX_B0</td></tr>
<tr><td>Q0P_HALTGTCOMPDES99</td><td>input</td><td>TCELL30:IMUX_D1</td></tr>
<tr><td>Q0P_HALTGTCOMPEOP</td><td>input</td><td>TCELL43:IMUX_A0</td></tr>
<tr><td>Q0P_HALTGTCOMPERR</td><td>input</td><td>TCELL42:IMUX_C3</td></tr>
<tr><td>Q0P_HALTGTCOMPRDY</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTCOMPSOP</td><td>input</td><td>TCELL42:IMUX_C5</td></tr>
<tr><td>Q0P_HALTGTCOMPVLD</td><td>input</td><td>TCELL42:IMUX_C4</td></tr>
<tr><td>Q0P_HALTGTNPREJ</td><td>input</td><td>TCELL43:IMUX_B4</td></tr>
<tr><td>Q0P_HALTGTREQ</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES0</td><td>output</td><td>TCELL19:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES1</td><td>output</td><td>TCELL19:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES10</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES100</td><td>output</td><td>TCELL30:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES101</td><td>output</td><td>TCELL29:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES102</td><td>output</td><td>TCELL23:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES103</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES104</td><td>output</td><td>TCELL23:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES105</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES106</td><td>output</td><td>TCELL29:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES107</td><td>output</td><td>TCELL47:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES108</td><td>output</td><td>TCELL47:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES109</td><td>output</td><td>TCELL30:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES11</td><td>output</td><td>TCELL18:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES110</td><td>output</td><td>TCELL29:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES111</td><td>output</td><td>TCELL24:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES112</td><td>output</td><td>TCELL47:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES113</td><td>output</td><td>TCELL46:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES114</td><td>output</td><td>TCELL46:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES115</td><td>output</td><td>TCELL46:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES116</td><td>output</td><td>TCELL46:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES117</td><td>output</td><td>TCELL46:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES118</td><td>output</td><td>TCELL46:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES119</td><td>output</td><td>TCELL46:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES12</td><td>output</td><td>TCELL18:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES120</td><td>output</td><td>TCELL22:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES121</td><td>output</td><td>TCELL30:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES122</td><td>output</td><td>TCELL31:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES123</td><td>output</td><td>TCELL31:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES124</td><td>output</td><td>TCELL23:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES125</td><td>output</td><td>TCELL29:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES126</td><td>output</td><td>TCELL22:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES127</td><td>output</td><td>TCELL23:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES13</td><td>output</td><td>TCELL18:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES14</td><td>output</td><td>TCELL18:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES15</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES16</td><td>output</td><td>TCELL19:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES17</td><td>output</td><td>TCELL18:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES18</td><td>output</td><td>TCELL18:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES19</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES2</td><td>output</td><td>TCELL19:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES20</td><td>output</td><td>TCELL29:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES21</td><td>output</td><td>TCELL23:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES22</td><td>output</td><td>TCELL24:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES23</td><td>output</td><td>TCELL23:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES24</td><td>output</td><td>TCELL24:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES25</td><td>output</td><td>TCELL24:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES26</td><td>output</td><td>TCELL24:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES27</td><td>output</td><td>TCELL31:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES28</td><td>output</td><td>TCELL31:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES29</td><td>output</td><td>TCELL31:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES3</td><td>output</td><td>TCELL19:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES30</td><td>output</td><td>TCELL24:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES31</td><td>output</td><td>TCELL23:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES32</td><td>output</td><td>TCELL24:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES33</td><td>output</td><td>TCELL24:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES34</td><td>output</td><td>TCELL24:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES35</td><td>output</td><td>TCELL22:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES36</td><td>output</td><td>TCELL32:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES37</td><td>output</td><td>TCELL32:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES38</td><td>output</td><td>TCELL32:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES39</td><td>output</td><td>TCELL34:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES4</td><td>output</td><td>TCELL19:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES40</td><td>output</td><td>TCELL32:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES41</td><td>output</td><td>TCELL23:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES42</td><td>output</td><td>TCELL31:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES43</td><td>output</td><td>TCELL24:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES44</td><td>output</td><td>TCELL22:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES45</td><td>output</td><td>TCELL31:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES46</td><td>output</td><td>TCELL31:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES47</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES48</td><td>output</td><td>TCELL24:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES49</td><td>output</td><td>TCELL24:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES5</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES50</td><td>output</td><td>TCELL31:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES51</td><td>output</td><td>TCELL24:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES52</td><td>output</td><td>TCELL23:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES53</td><td>output</td><td>TCELL31:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES54</td><td>output</td><td>TCELL23:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES55</td><td>output</td><td>TCELL24:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES56</td><td>output</td><td>TCELL29:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES57</td><td>output</td><td>TCELL22:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES58</td><td>output</td><td>TCELL21:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES59</td><td>output</td><td>TCELL31:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES6</td><td>output</td><td>TCELL19:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES60</td><td>output</td><td>TCELL21:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES61</td><td>output</td><td>TCELL22:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES62</td><td>output</td><td>TCELL23:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES63</td><td>output</td><td>TCELL31:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES64</td><td>output</td><td>TCELL31:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES65</td><td>output</td><td>TCELL30:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES66</td><td>output</td><td>TCELL24:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES67</td><td>output</td><td>TCELL30:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQDES68</td><td>output</td><td>TCELL22:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES69</td><td>output</td><td>TCELL29:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES7</td><td>output</td><td>TCELL18:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES70</td><td>output</td><td>TCELL29:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES71</td><td>output</td><td>TCELL30:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQDES72</td><td>output</td><td>TCELL30:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES73</td><td>output</td><td>TCELL29:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES74</td><td>output</td><td>TCELL30:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES75</td><td>output</td><td>TCELL30:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES76</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQDES77</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES78</td><td>output</td><td>TCELL29:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES79</td><td>output</td><td>TCELL30:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES8</td><td>output</td><td>TCELL18:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQDES80</td><td>output</td><td>TCELL29:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES81</td><td>output</td><td>TCELL21:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQDES82</td><td>output</td><td>TCELL30:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQDES83</td><td>output</td><td>TCELL30:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQDES84</td><td>output</td><td>TCELL29:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES85</td><td>output</td><td>TCELL30:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES86</td><td>output</td><td>TCELL31:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES87</td><td>output</td><td>TCELL29:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES88</td><td>output</td><td>TCELL30:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQDES89</td><td>output</td><td>TCELL23:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES9</td><td>output</td><td>TCELL21:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQDES90</td><td>output</td><td>TCELL22:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQDES91</td><td>output</td><td>TCELL21:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES92</td><td>output</td><td>TCELL31:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQDES93</td><td>output</td><td>TCELL24:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES94</td><td>output</td><td>TCELL30:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTREQDES95</td><td>output</td><td>TCELL29:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQDES96</td><td>output</td><td>TCELL29:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQDES97</td><td>output</td><td>TCELL22:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQDES98</td><td>output</td><td>TCELL30:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQDES99</td><td>output</td><td>TCELL29:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTREQMBA0</td><td>output</td><td>TCELL20:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTREQMBA1</td><td>output</td><td>TCELL20:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTREQMBA2</td><td>output</td><td>TCELL20:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTREQMBA3</td><td>output</td><td>TCELL20:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQMBA4</td><td>output</td><td>TCELL20:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTREQMBA5</td><td>output</td><td>TCELL19:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQTPHPRESENT</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG0</td><td>output</td><td>TCELL20:OUT_Q6</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG1</td><td>output</td><td>TCELL20:OUT_Q5</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG2</td><td>output</td><td>TCELL20:OUT_Q4</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG3</td><td>output</td><td>TCELL20:OUT_Q3</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG4</td><td>output</td><td>TCELL20:OUT_Q2</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG5</td><td>output</td><td>TCELL20:OUT_Q1</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG6</td><td>output</td><td>TCELL20:OUT_Q0</td></tr>
<tr><td>Q0P_HALTGTREQTPHSTTAG7</td><td>output</td><td>TCELL20:OUT_F7</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE0</td><td>output</td><td>TCELL20:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTREQTPHTYPE1</td><td>output</td><td>TCELL20:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD0</td><td>output</td><td>TCELL21:OUT_F6</td></tr>
<tr><td>Q0P_HALTGTWBVLD1</td><td>output</td><td>TCELL21:OUT_F5</td></tr>
<tr><td>Q0P_HALTGTWBVLD2</td><td>output</td><td>TCELL21:OUT_F4</td></tr>
<tr><td>Q0P_HALTGTWBVLD3</td><td>output</td><td>TCELL21:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTWBVLD4</td><td>output</td><td>TCELL21:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTWBVLD5</td><td>output</td><td>TCELL21:OUT_F1</td></tr>
<tr><td>Q0P_HALTGTWBVLD6</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>Q0P_HALTGTWBVLD7</td><td>output</td><td>TCELL20:OUT_Q7</td></tr>
<tr><td>Q0P_HALTGTWDATVLD</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>Q0P_HALTGTWEOP</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>Q0P_HALTGTWRDY</td><td>input</td><td>TCELL40:IMUX_C0</td></tr>
<tr><td>Q0P_HALTSTREQATTR0</td><td>output</td><td>TCELL19:OUT_Q4</td></tr>
<tr><td>Q0P_HALTSTREQATTR1</td><td>output</td><td>TCELL19:OUT_Q3</td></tr>
<tr><td>Q0P_HALTSTREQATTR2</td><td>output</td><td>TCELL19:OUT_Q2</td></tr>
<tr><td>Q0P_HOTRSTIN</td><td>input</td><td>TCELL32:IMUX_LSR0</td></tr>
<tr><td>Q0P_HOTRSTOUT</td><td>output</td><td>TCELL48:OUT_F3</td></tr>
<tr><td>Q0P_INTACK</td><td>output</td><td>TCELL35:OUT_Q5</td></tr>
<tr><td>Q0P_INTAI</td><td>input</td><td>TCELL46:IMUX_D5</td></tr>
<tr><td>Q0P_INTAO</td><td>output</td><td>TCELL23:OUT_Q1</td></tr>
<tr><td>Q0P_INTBI</td><td>input</td><td>TCELL49:IMUX_C1</td></tr>
<tr><td>Q0P_INTBO</td><td>output</td><td>TCELL23:OUT_Q5</td></tr>
<tr><td>Q0P_INTCI</td><td>input</td><td>TCELL49:IMUX_C2</td></tr>
<tr><td>Q0P_INTCO</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>Q0P_INTDI</td><td>input</td><td>TCELL49:IMUX_C3</td></tr>
<tr><td>Q0P_INTDO</td><td>output</td><td>TCELL22:OUT_F6</td></tr>
<tr><td>Q0P_INTPENDSTS</td><td>input</td><td>TCELL49:IMUX_C4</td></tr>
<tr><td>Q0P_LCLINT</td><td>output</td><td>TCELL44:OUT_F2</td></tr>
<tr><td>Q0P_LNKDWNRSTOUT</td><td>output</td><td>TCELL47:OUT_Q1</td></tr>
<tr><td>Q0P_LNKPWRSTATE0</td><td>output</td><td>TCELL48:OUT_F1</td></tr>
<tr><td>Q0P_LNKPWRSTATE1</td><td>output</td><td>TCELL47:OUT_Q3</td></tr>
<tr><td>Q0P_LNKPWRSTATE2</td><td>output</td><td>TCELL47:OUT_F7</td></tr>
<tr><td>Q0P_LNKPWRSTATE3</td><td>output</td><td>TCELL46:OUT_F7</td></tr>
<tr><td>Q0P_LNKSTS0</td><td>output</td><td>TCELL45:OUT_Q6</td></tr>
<tr><td>Q0P_LNKSTS1</td><td>output</td><td>TCELL47:OUT_F4</td></tr>
<tr><td>Q0P_LTSSMSTATE0</td><td>output</td><td>TCELL45:OUT_Q7</td></tr>
<tr><td>Q0P_LTSSMSTATE1</td><td>output</td><td>TCELL46:OUT_F1</td></tr>
<tr><td>Q0P_LTSSMSTATE2</td><td>output</td><td>TCELL46:OUT_F3</td></tr>
<tr><td>Q0P_LTSSMSTATE3</td><td>output</td><td>TCELL46:OUT_F6</td></tr>
<tr><td>Q0P_LTSSMSTATE4</td><td>output</td><td>TCELL46:OUT_F0</td></tr>
<tr><td>Q0P_LTSSMSTATE5</td><td>output</td><td>TCELL45:OUT_Q3</td></tr>
<tr><td>Q0P_MAXPYLDSIZE0</td><td>output</td><td>TCELL47:OUT_F6</td></tr>
<tr><td>Q0P_MAXPYLDSIZE1</td><td>output</td><td>TCELL47:OUT_Q7</td></tr>
<tr><td>Q0P_MAXPYLDSIZE2</td><td>output</td><td>TCELL47:OUT_Q0</td></tr>
<tr><td>Q0P_MAXREADREQSIZE0</td><td>output</td><td>TCELL43:OUT_Q6</td></tr>
<tr><td>Q0P_MAXREADREQSIZE1</td><td>output</td><td>TCELL40:OUT_F2</td></tr>
<tr><td>Q0P_MAXREADREQSIZE2</td><td>output</td><td>TCELL42:OUT_Q5</td></tr>
<tr><td>Q0P_MBISTCLK</td><td>input</td><td>TCELL29:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0P_MBISTMODE</td><td>input</td><td>TCELL29:IMUX_LSR0</td></tr>
<tr><td>Q0P_MBISTRSTN</td><td>input</td><td>TCELL30:IMUX_LSR1</td></tr>
<tr><td>Q0P_MSIASRTINT0</td><td>input</td><td>TCELL52:IMUX_C4</td></tr>
<tr><td>Q0P_MSIASRTINT1</td><td>input</td><td>TCELL53:IMUX_B0</td></tr>
<tr><td>Q0P_MSIASRTINT10</td><td>input</td><td>TCELL52:IMUX_C5</td></tr>
<tr><td>Q0P_MSIASRTINT11</td><td>input</td><td>TCELL53:IMUX_A0</td></tr>
<tr><td>Q0P_MSIASRTINT12</td><td>input</td><td>TCELL53:IMUX_B2</td></tr>
<tr><td>Q0P_MSIASRTINT13</td><td>input</td><td>TCELL53:IMUX_A4</td></tr>
<tr><td>Q0P_MSIASRTINT14</td><td>input</td><td>TCELL52:IMUX_D0</td></tr>
<tr><td>Q0P_MSIASRTINT15</td><td>input</td><td>TCELL53:IMUX_A3</td></tr>
<tr><td>Q0P_MSIASRTINT16</td><td>input</td><td>TCELL53:IMUX_A2</td></tr>
<tr><td>Q0P_MSIASRTINT17</td><td>input</td><td>TCELL52:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT18</td><td>input</td><td>TCELL52:IMUX_D1</td></tr>
<tr><td>Q0P_MSIASRTINT19</td><td>input</td><td>TCELL53:IMUX_D2</td></tr>
<tr><td>Q0P_MSIASRTINT2</td><td>input</td><td>TCELL53:IMUX_D0</td></tr>
<tr><td>Q0P_MSIASRTINT20</td><td>input</td><td>TCELL54:IMUX_A5</td></tr>
<tr><td>Q0P_MSIASRTINT21</td><td>input</td><td>TCELL53:IMUX_D3</td></tr>
<tr><td>Q0P_MSIASRTINT22</td><td>input</td><td>TCELL54:IMUX_A2</td></tr>
<tr><td>Q0P_MSIASRTINT23</td><td>input</td><td>TCELL54:IMUX_A1</td></tr>
<tr><td>Q0P_MSIASRTINT24</td><td>input</td><td>TCELL53:IMUX_C5</td></tr>
<tr><td>Q0P_MSIASRTINT25</td><td>input</td><td>TCELL53:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT26</td><td>input</td><td>TCELL53:IMUX_C4</td></tr>
<tr><td>Q0P_MSIASRTINT27</td><td>input</td><td>TCELL53:IMUX_B3</td></tr>
<tr><td>Q0P_MSIASRTINT28</td><td>input</td><td>TCELL53:IMUX_B1</td></tr>
<tr><td>Q0P_MSIASRTINT29</td><td>input</td><td>TCELL53:IMUX_A1</td></tr>
<tr><td>Q0P_MSIASRTINT3</td><td>input</td><td>TCELL53:IMUX_C2</td></tr>
<tr><td>Q0P_MSIASRTINT30</td><td>input</td><td>TCELL52:IMUX_D4</td></tr>
<tr><td>Q0P_MSIASRTINT31</td><td>input</td><td>TCELL52:IMUX_D5</td></tr>
<tr><td>Q0P_MSIASRTINT4</td><td>input</td><td>TCELL52:IMUX_D3</td></tr>
<tr><td>Q0P_MSIASRTINT5</td><td>input</td><td>TCELL53:IMUX_C3</td></tr>
<tr><td>Q0P_MSIASRTINT6</td><td>input</td><td>TCELL53:IMUX_B4</td></tr>
<tr><td>Q0P_MSIASRTINT7</td><td>input</td><td>TCELL53:IMUX_C1</td></tr>
<tr><td>Q0P_MSIASRTINT8</td><td>input</td><td>TCELL53:IMUX_A5</td></tr>
<tr><td>Q0P_MSIASRTINT9</td><td>input</td><td>TCELL53:IMUX_C0</td></tr>
<tr><td>Q0P_MSIATTRIN0</td><td>input</td><td>TCELL51:IMUX_D1</td></tr>
<tr><td>Q0P_MSIATTRIN1</td><td>input</td><td>TCELL51:IMUX_D0</td></tr>
<tr><td>Q0P_MSIATTRIN2</td><td>input</td><td>TCELL47:IMUX_A3</td></tr>
<tr><td>Q0P_MSIEN</td><td>output</td><td>TCELL35:OUT_Q6</td></tr>
<tr><td>Q0P_MSIMSGABRT</td><td>output</td><td>TCELL44:OUT_F7</td></tr>
<tr><td>Q0P_MSIMSGSENT</td><td>output</td><td>TCELL44:OUT_Q2</td></tr>
<tr><td>Q0P_MSIREQTPHPRESENT</td><td>input</td><td>TCELL50:IMUX_D1</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG0</td><td>input</td><td>TCELL52:IMUX_B4</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_D0</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_C5</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG3</td><td>input</td><td>TCELL51:IMUX_A5</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_D2</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG5</td><td>input</td><td>TCELL52:IMUX_B0</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG6</td><td>input</td><td>TCELL51:IMUX_B0</td></tr>
<tr><td>Q0P_MSIREQTPHSTTAG7</td><td>input</td><td>TCELL52:IMUX_A4</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE0</td><td>input</td><td>TCELL51:IMUX_D2</td></tr>
<tr><td>Q0P_MSIREQTPHTYPE1</td><td>input</td><td>TCELL50:IMUX_D4</td></tr>
<tr><td>Q0P_MSIVECCNT0</td><td>output</td><td>TCELL35:OUT_Q3</td></tr>
<tr><td>Q0P_MSIVECCNT1</td><td>output</td><td>TCELL35:OUT_F5</td></tr>
<tr><td>Q0P_MSIVECCNT2</td><td>output</td><td>TCELL35:OUT_Q1</td></tr>
<tr><td>Q0P_MSIXATTRIN0</td><td>input</td><td>TCELL49:IMUX_D1</td></tr>
<tr><td>Q0P_MSIXATTRIN1</td><td>input</td><td>TCELL49:IMUX_D0</td></tr>
<tr><td>Q0P_MSIXATTRIN2</td><td>input</td><td>TCELL48:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXEN</td><td>output</td><td>TCELL43:OUT_Q5</td></tr>
<tr><td>Q0P_MSIXMASK</td><td>output</td><td>TCELL42:OUT_F4</td></tr>
<tr><td>Q0P_MSIXMSGADDR0</td><td>input</td><td>TCELL50:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR1</td><td>input</td><td>TCELL51:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXMSGADDR10</td><td>input</td><td>TCELL51:IMUX_C1</td></tr>
<tr><td>Q0P_MSIXMSGADDR11</td><td>input</td><td>TCELL51:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR12</td><td>input</td><td>TCELL52:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGADDR13</td><td>input</td><td>TCELL51:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR14</td><td>input</td><td>TCELL51:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR15</td><td>input</td><td>TCELL51:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR16</td><td>input</td><td>TCELL52:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR17</td><td>input</td><td>TCELL51:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR18</td><td>input</td><td>TCELL51:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR19</td><td>input</td><td>TCELL52:IMUX_A1</td></tr>
<tr><td>Q0P_MSIXMSGADDR2</td><td>input</td><td>TCELL51:IMUX_A1</td></tr>
<tr><td>Q0P_MSIXMSGADDR20</td><td>input</td><td>TCELL51:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGADDR21</td><td>input</td><td>TCELL52:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR22</td><td>input</td><td>TCELL52:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR23</td><td>input</td><td>TCELL52:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR24</td><td>input</td><td>TCELL52:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXMSGADDR25</td><td>input</td><td>TCELL52:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR26</td><td>input</td><td>TCELL51:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR27</td><td>input</td><td>TCELL52:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR28</td><td>input</td><td>TCELL52:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR29</td><td>input</td><td>TCELL52:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR3</td><td>input</td><td>TCELL51:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR30</td><td>input</td><td>TCELL52:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXMSGADDR31</td><td>input</td><td>TCELL52:IMUX_C1</td></tr>
<tr><td>Q0P_MSIXMSGADDR32</td><td>input</td><td>TCELL55:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGADDR33</td><td>input</td><td>TCELL55:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGADDR34</td><td>input</td><td>TCELL55:IMUX_B0</td></tr>
<tr><td>Q0P_MSIXMSGADDR35</td><td>input</td><td>TCELL55:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGADDR36</td><td>input</td><td>TCELL55:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR37</td><td>input</td><td>TCELL54:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR38</td><td>input</td><td>TCELL55:IMUX_A1</td></tr>
<tr><td>Q0P_MSIXMSGADDR39</td><td>input</td><td>TCELL55:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXMSGADDR4</td><td>input</td><td>TCELL51:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR40</td><td>input</td><td>TCELL54:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGADDR41</td><td>input</td><td>TCELL55:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR42</td><td>input</td><td>TCELL54:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGADDR43</td><td>input</td><td>TCELL54:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGADDR44</td><td>input</td><td>TCELL54:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGADDR45</td><td>input</td><td>TCELL54:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR46</td><td>input</td><td>TCELL54:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGADDR47</td><td>input</td><td>TCELL54:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGADDR48</td><td>input</td><td>TCELL54:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGADDR49</td><td>input</td><td>TCELL54:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGADDR5</td><td>input</td><td>TCELL51:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR50</td><td>input</td><td>TCELL54:IMUX_D1</td></tr>
<tr><td>Q0P_MSIXMSGADDR51</td><td>input</td><td>TCELL54:IMUX_C1</td></tr>
<tr><td>Q0P_MSIXMSGADDR52</td><td>input</td><td>TCELL54:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGADDR53</td><td>input</td><td>TCELL54:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXMSGADDR54</td><td>input</td><td>TCELL54:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGADDR55</td><td>input</td><td>TCELL54:IMUX_D0</td></tr>
<tr><td>Q0P_MSIXMSGADDR56</td><td>input</td><td>TCELL54:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGADDR57</td><td>input</td><td>TCELL54:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGADDR58</td><td>input</td><td>TCELL54:IMUX_B0</td></tr>
<tr><td>Q0P_MSIXMSGADDR59</td><td>input</td><td>TCELL54:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGADDR6</td><td>input</td><td>TCELL51:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGADDR60</td><td>input</td><td>TCELL53:IMUX_D1</td></tr>
<tr><td>Q0P_MSIXMSGADDR61</td><td>input</td><td>TCELL54:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXMSGADDR62</td><td>input</td><td>TCELL53:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGADDR63</td><td>input</td><td>TCELL53:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGADDR7</td><td>input</td><td>TCELL51:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXMSGADDR8</td><td>input</td><td>TCELL51:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGADDR9</td><td>input</td><td>TCELL51:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT0</td><td>input</td><td>TCELL49:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXMSGDAT1</td><td>input</td><td>TCELL49:IMUX_A3</td></tr>
<tr><td>Q0P_MSIXMSGDAT10</td><td>input</td><td>TCELL48:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGDAT11</td><td>input</td><td>TCELL48:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXMSGDAT12</td><td>input</td><td>TCELL49:IMUX_A5</td></tr>
<tr><td>Q0P_MSIXMSGDAT13</td><td>input</td><td>TCELL49:IMUX_A2</td></tr>
<tr><td>Q0P_MSIXMSGDAT14</td><td>input</td><td>TCELL49:IMUX_A1</td></tr>
<tr><td>Q0P_MSIXMSGDAT15</td><td>input</td><td>TCELL48:IMUX_D4</td></tr>
<tr><td>Q0P_MSIXMSGDAT16</td><td>input</td><td>TCELL48:IMUX_D3</td></tr>
<tr><td>Q0P_MSIXMSGDAT17</td><td>input</td><td>TCELL48:IMUX_D2</td></tr>
<tr><td>Q0P_MSIXMSGDAT18</td><td>input</td><td>TCELL48:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGDAT19</td><td>input</td><td>TCELL49:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXMSGDAT2</td><td>input</td><td>TCELL49:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGDAT20</td><td>input</td><td>TCELL48:IMUX_C3</td></tr>
<tr><td>Q0P_MSIXMSGDAT21</td><td>input</td><td>TCELL48:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXMSGDAT22</td><td>input</td><td>TCELL48:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXMSGDAT23</td><td>input</td><td>TCELL48:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT24</td><td>input</td><td>TCELL48:IMUX_D0</td></tr>
<tr><td>Q0P_MSIXMSGDAT25</td><td>input</td><td>TCELL48:IMUX_D1</td></tr>
<tr><td>Q0P_MSIXMSGDAT26</td><td>input</td><td>TCELL48:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXMSGDAT27</td><td>input</td><td>TCELL48:IMUX_B0</td></tr>
<tr><td>Q0P_MSIXMSGDAT28</td><td>input</td><td>TCELL48:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT29</td><td>input</td><td>TCELL48:IMUX_C1</td></tr>
<tr><td>Q0P_MSIXMSGDAT3</td><td>input</td><td>TCELL49:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT30</td><td>input</td><td>TCELL48:IMUX_B1</td></tr>
<tr><td>Q0P_MSIXMSGDAT31</td><td>input</td><td>TCELL48:IMUX_C5</td></tr>
<tr><td>Q0P_MSIXMSGDAT4</td><td>input</td><td>TCELL48:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXMSGDAT5</td><td>input</td><td>TCELL49:IMUX_B3</td></tr>
<tr><td>Q0P_MSIXMSGDAT6</td><td>input</td><td>TCELL49:IMUX_B0</td></tr>
<tr><td>Q0P_MSIXMSGDAT7</td><td>input</td><td>TCELL49:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXMSGDAT8</td><td>input</td><td>TCELL49:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXMSGDAT9</td><td>input</td><td>TCELL49:IMUX_B5</td></tr>
<tr><td>Q0P_MSIXMSGSENT</td><td>output</td><td>TCELL48:OUT_F2</td></tr>
<tr><td>Q0P_MSIXMSGVLD</td><td>input</td><td>TCELL51:IMUX_C2</td></tr>
<tr><td>Q0P_MSIXREQTPHPRESENT</td><td>input</td><td>TCELL50:IMUX_A0</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG0</td><td>input</td><td>TCELL50:IMUX_C1</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG1</td><td>input</td><td>TCELL50:IMUX_B0</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG2</td><td>input</td><td>TCELL50:IMUX_A4</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG3</td><td>input</td><td>TCELL50:IMUX_C0</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG4</td><td>input</td><td>TCELL50:IMUX_A1</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG5</td><td>input</td><td>TCELL50:IMUX_C4</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG6</td><td>input</td><td>TCELL50:IMUX_B2</td></tr>
<tr><td>Q0P_MSIXREQTPHSTTAG7</td><td>input</td><td>TCELL50:IMUX_B4</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE0</td><td>input</td><td>TCELL49:IMUX_D5</td></tr>
<tr><td>Q0P_MSIXREQTPHTYPE1</td><td>input</td><td>TCELL49:IMUX_D3</td></tr>
<tr><td>Q0P_NEGLNKWIDTH0</td><td>output</td><td>TCELL47:OUT_F3</td></tr>
<tr><td>Q0P_NEGLNKWIDTH1</td><td>output</td><td>TCELL47:OUT_F5</td></tr>
<tr><td>Q0P_NEGSPEED</td><td>output</td><td>TCELL47:OUT_Q2</td></tr>
<tr><td>Q0P_NFTLERROUT</td><td>output</td><td>TCELL43:OUT_F7</td></tr>
<tr><td>Q0P_PWRSTATECHNGACK</td><td>input</td><td>TCELL48:IMUX_A4</td></tr>
<tr><td>Q0P_PWRSTATECHNGINT</td><td>output</td><td>TCELL32:OUT_F5</td></tr>
<tr><td>Q0P_RCBSTS</td><td>output</td><td>TCELL41:OUT_Q7</td></tr>
<tr><td>Q0P_RSTN</td><td>input</td><td>TCELL31:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANCLK</td><td>input</td><td>TCELL29:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0P_SCANENA</td><td>input</td><td>TCELL31:IMUX_LSR1</td></tr>
<tr><td>Q0P_SCANI0</td><td>input</td><td>TCELL30:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI1</td><td>input</td><td>TCELL33:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI10</td><td>input</td><td>TCELL29:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI11</td><td>input</td><td>TCELL30:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI12</td><td>input</td><td>TCELL31:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI13</td><td>input</td><td>TCELL34:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI14</td><td>input</td><td>TCELL33:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI15</td><td>input</td><td>TCELL34:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI16</td><td>input</td><td>TCELL33:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI17</td><td>input</td><td>TCELL30:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI18</td><td>input</td><td>TCELL31:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI19</td><td>input</td><td>TCELL29:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI2</td><td>input</td><td>TCELL32:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI20</td><td>input</td><td>TCELL29:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI21</td><td>input</td><td>TCELL33:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI22</td><td>input</td><td>TCELL35:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI23</td><td>input</td><td>TCELL34:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI24</td><td>input</td><td>TCELL30:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI25</td><td>input</td><td>TCELL32:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI26</td><td>input</td><td>TCELL32:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI3</td><td>input</td><td>TCELL34:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI4</td><td>input</td><td>TCELL35:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANI5</td><td>input</td><td>TCELL35:IMUX_CE2</td></tr>
<tr><td>Q0P_SCANI6</td><td>input</td><td>TCELL32:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI7</td><td>input</td><td>TCELL31:IMUX_CE3</td></tr>
<tr><td>Q0P_SCANI8</td><td>input</td><td>TCELL31:IMUX_CE0</td></tr>
<tr><td>Q0P_SCANI9</td><td>input</td><td>TCELL29:IMUX_CE1</td></tr>
<tr><td>Q0P_SCANMODE</td><td>input</td><td>TCELL30:IMUX_LSR0</td></tr>
<tr><td>Q0P_SCANO0</td><td>output</td><td>TCELL47:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO1</td><td>output</td><td>TCELL22:OUT_F1</td></tr>
<tr><td>Q0P_SCANO10</td><td>output</td><td>TCELL43:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO11</td><td>output</td><td>TCELL21:OUT_F7</td></tr>
<tr><td>Q0P_SCANO12</td><td>output</td><td>TCELL44:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO13</td><td>output</td><td>TCELL46:OUT_F5</td></tr>
<tr><td>Q0P_SCANO14</td><td>output</td><td>TCELL32:OUT_F2</td></tr>
<tr><td>Q0P_SCANO15</td><td>output</td><td>TCELL47:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO16</td><td>output</td><td>TCELL47:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO17</td><td>output</td><td>TCELL46:OUT_Q0</td></tr>
<tr><td>Q0P_SCANO18</td><td>output</td><td>TCELL21:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO19</td><td>output</td><td>TCELL32:OUT_Q5</td></tr>
<tr><td>Q0P_SCANO2</td><td>output</td><td>TCELL21:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO20</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>Q0P_SCANO21</td><td>output</td><td>TCELL21:OUT_Q2</td></tr>
<tr><td>Q0P_SCANO22</td><td>output</td><td>TCELL31:OUT_Q7</td></tr>
<tr><td>Q0P_SCANO23</td><td>output</td><td>TCELL48:OUT_F4</td></tr>
<tr><td>Q0P_SCANO24</td><td>output</td><td>TCELL48:OUT_F0</td></tr>
<tr><td>Q0P_SCANO3</td><td>output</td><td>TCELL46:OUT_F2</td></tr>
<tr><td>Q0P_SCANO4</td><td>output</td><td>TCELL45:OUT_F0</td></tr>
<tr><td>Q0P_SCANO5</td><td>output</td><td>TCELL34:OUT_Q6</td></tr>
<tr><td>Q0P_SCANO6</td><td>output</td><td>TCELL37:OUT_Q1</td></tr>
<tr><td>Q0P_SCANO7</td><td>output</td><td>TCELL35:OUT_Q4</td></tr>
<tr><td>Q0P_SCANO8</td><td>output</td><td>TCELL34:OUT_F5</td></tr>
<tr><td>Q0P_SCANO9</td><td>output</td><td>TCELL35:OUT_Q7</td></tr>
<tr><td>Q0P_SCANRSTN</td><td>input</td><td>TCELL29:IMUX_LSR1</td></tr>
<tr><td>Q0P_TPHREQENABLE</td><td>output</td><td>TCELL44:OUT_Q0</td></tr>
<tr><td>Q0P_TPHSTMODE0</td><td>output</td><td>TCELL43:OUT_F2</td></tr>
<tr><td>Q0P_TPHSTMODE1</td><td>output</td><td>TCELL44:OUT_F0</td></tr>
<tr><td>Q0P_TPHSTMODE2</td><td>output</td><td>TCELL42:OUT_Q6</td></tr>
<tr><td>Q0P_UNCORRERRIN</td><td>input</td><td>TCELL50:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF0_0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF0_1</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF0_2</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF0_3</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF0_4</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>Q0_FCDFECOEFF0_5</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF0_6</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF0_7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF1_0</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>Q0_FCDFECOEFF1_1</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>Q0_FCDFECOEFF1_2</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF1_3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF1_4</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF1_5</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>Q0_FCDFECOEFF1_6</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>Q0_FCDFECOEFF1_7</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF2_0</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF2_1</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>Q0_FCDFECOEFF2_2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>Q0_FCDFECOEFF2_3</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF2_4</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF2_5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF2_6</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF2_7</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>Q0_FCDFECOEFF3_0</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>Q0_FCDFECOEFF3_1</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>Q0_FCDFECOEFF3_2</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>Q0_FCDFECOEFF3_3</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>Q0_FCDFECOEFF3_4</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>Q0_FCDFECOEFF3_5</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>Q0_FCDFECOEFF3_6</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>Q0_FCDFECOEFF3_7</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>Q0_FCDFECOEFF4_0</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>Q0_FCDFECOEFF4_1</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>Q0_FCDFECOEFF4_2</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>Q0_FCDFECOEFF4_3</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>Q0_FCDFECOEFF4_4</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>Q0_FCDFECOEFF4_5</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>Q0_FCDFECOEFF4_6</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>Q0_FCDFECOEFF4_7</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>Q0_FCDFECOEFF5_0</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>Q0_FCDFECOEFF5_1</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>Q0_FCDFECOEFF5_2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>Q0_FCDFECOEFF5_3</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>Q0_FCDFECOEFF5_4</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>Q0_FCDFECOEFF5_5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>Q0_FCDFECOEFF5_6</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>Q0_FCDFECOEFF5_7</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>Q0_FCDFESIGN1</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>Q0_FCDFESIGN2</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>Q0_FCDFESIGN3</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>Q0_FCDFESIGN4</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>Q0_FCDFESIGN5</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>Q0_FCMPWRUP</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>Q0_FCMRST</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>Q0_FCSCANMODE</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>Q0_FDDFECHSEL0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>Q0_FDDFECHSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>Q0_FDDFEDATA0</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>Q0_FDDFEDATA1</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>Q0_FDDFEDATA2</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>Q0_FDDFEDATA3</td><td>output</td><td>TCELL4:OUT_Q5</td></tr>
<tr><td>Q0_FDDFEDATA4</td><td>output</td><td>TCELL4:OUT_Q4</td></tr>
<tr><td>Q0_FDDFEDATA5</td><td>output</td><td>TCELL4:OUT_Q3</td></tr>
<tr><td>Q0_FDDFEDATA6</td><td>output</td><td>TCELL4:OUT_Q2</td></tr>
<tr><td>Q0_FDDFEDATA7</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>Q0_FDDFEDATA8</td><td>output</td><td>TCELL4:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEDATA9</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>Q0_FDDFEERR0</td><td>output</td><td>TCELL5:OUT_Q2</td></tr>
<tr><td>Q0_FDDFEERR1</td><td>output</td><td>TCELL5:OUT_Q1</td></tr>
<tr><td>Q0_FDDFEERR2</td><td>output</td><td>TCELL5:OUT_Q0</td></tr>
<tr><td>Q0_FDDFEERR3</td><td>output</td><td>TCELL5:OUT_F7</td></tr>
<tr><td>Q0_FDDFEERR4</td><td>output</td><td>TCELL5:OUT_F6</td></tr>
<tr><td>Q0_FDDFEERR5</td><td>output</td><td>TCELL5:OUT_F5</td></tr>
<tr><td>Q0_FDDFEERR6</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>Q0_FDDFEERR7</td><td>output</td><td>TCELL5:OUT_F3</td></tr>
<tr><td>Q0_FDDFEERR8</td><td>output</td><td>TCELL5:OUT_F2</td></tr>
<tr><td>Q0_FDDFEERR9</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>Q0_FIGRPFBRRCLK0</td><td>input</td><td>TCELL14:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBRRCLK1</td><td>input</td><td>TCELL14:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK0</td><td>input</td><td>TCELL15:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FIGRPFBTWCLK1</td><td>input</td><td>TCELL15:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FIRXTESTCLK</td><td>input</td><td>TCELL16:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FISYNCCLK</td><td>input</td><td>TCELL16:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITMRCLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_FITXTESTCLK</td><td>input</td><td>TCELL17:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_FOREFCLK2FPGA</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>Q0_HSPLLLOL</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>Q0_HSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>Q0_HSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q0_HSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>Q0_LSPLLLOL</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>Q0_LSPLLPWRUP</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>Q0_LSPLLREFCLKI</td><td>input</td><td>TCELL7:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q0_LSPLLRST</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>Q1CH0_FCALIGNEN</td><td>input</td><td>TCELL110:IMUX_B7</td></tr>
<tr><td>Q1CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL94:IMUX_A7</td></tr>
<tr><td>Q1CH0_FCDFERDEN</td><td>input</td><td>TCELL104:IMUX_CE0</td></tr>
<tr><td>Q1CH0_FCDFEUPD</td><td>input</td><td>TCELL103:IMUX_CE0</td></tr>
<tr><td>Q1CH0_FCLDRTXEN</td><td>input</td><td>TCELL110:IMUX_A7</td></tr>
<tr><td>Q1CH0_FCLSMEN</td><td>input</td><td>TCELL95:IMUX_D5</td></tr>
<tr><td>Q1CH0_FCPCIEDETEN</td><td>input</td><td>TCELL95:IMUX_B5</td></tr>
<tr><td>Q1CH0_FCPCSRXRST</td><td>input</td><td>TCELL98:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPCSTXRST</td><td>input</td><td>TCELL101:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL104:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCPLLLOL</td><td>input</td><td>TCELL94:IMUX_A3</td></tr>
<tr><td>Q1CH0_FCRATE0</td><td>input</td><td>TCELL110:IMUX_B1</td></tr>
<tr><td>Q1CH0_FCRATE1</td><td>input</td><td>TCELL109:IMUX_A4</td></tr>
<tr><td>Q1CH0_FCRATE2</td><td>input</td><td>TCELL109:IMUX_A5</td></tr>
<tr><td>Q1CH0_FCRRST</td><td>input</td><td>TCELL96:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCRXPOLARITY</td><td>input</td><td>TCELL95:IMUX_C7</td></tr>
<tr><td>Q1CH0_FCRXPWRUP</td><td>input</td><td>TCELL110:IMUX_D6</td></tr>
<tr><td>Q1CH0_FCTMRSTART</td><td>input</td><td>TCELL107:IMUX_A1</td></tr>
<tr><td>Q1CH0_FCTMRSTOP</td><td>input</td><td>TCELL106:IMUX_A5</td></tr>
<tr><td>Q1CH0_FCTRST</td><td>input</td><td>TCELL94:IMUX_LSR1</td></tr>
<tr><td>Q1CH0_FCTXMARGIN0</td><td>input</td><td>TCELL94:IMUX_C5</td></tr>
<tr><td>Q1CH0_FCTXMARGIN1</td><td>input</td><td>TCELL94:IMUX_C6</td></tr>
<tr><td>Q1CH0_FCTXMARGIN2</td><td>input</td><td>TCELL94:IMUX_C7</td></tr>
<tr><td>Q1CH0_FCTXPWRUP</td><td>input</td><td>TCELL110:IMUX_C6</td></tr>
<tr><td>Q1CH0_FCWORDALGNEN</td><td>input</td><td>TCELL95:IMUX_C3</td></tr>
<tr><td>Q1CH0_FDLDRRX</td><td>output</td><td>TCELL107:OUT_F7</td></tr>
<tr><td>Q1CH0_FDLDRTX</td><td>input</td><td>TCELL94:IMUX_B5</td></tr>
<tr><td>Q1CH0_FDRX0</td><td>output</td><td>TCELL93:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX1</td><td>output</td><td>TCELL93:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX10</td><td>output</td><td>TCELL93:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX11</td><td>output</td><td>TCELL93:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX12</td><td>output</td><td>TCELL93:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX13</td><td>output</td><td>TCELL93:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX14</td><td>output</td><td>TCELL93:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX15</td><td>output</td><td>TCELL93:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX16</td><td>output</td><td>TCELL94:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX17</td><td>output</td><td>TCELL94:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX18</td><td>output</td><td>TCELL94:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX19</td><td>output</td><td>TCELL94:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX2</td><td>output</td><td>TCELL93:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX20</td><td>output</td><td>TCELL94:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX21</td><td>output</td><td>TCELL94:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX22</td><td>output</td><td>TCELL94:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX23</td><td>output</td><td>TCELL94:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX24</td><td>output</td><td>TCELL94:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX25</td><td>output</td><td>TCELL94:OUT_F1</td></tr>
<tr><td>Q1CH0_FDRX26</td><td>output</td><td>TCELL94:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX27</td><td>output</td><td>TCELL94:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX28</td><td>output</td><td>TCELL94:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX29</td><td>output</td><td>TCELL94:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX3</td><td>output</td><td>TCELL93:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX30</td><td>output</td><td>TCELL94:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX31</td><td>output</td><td>TCELL94:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX32</td><td>output</td><td>TCELL95:OUT_Q0</td></tr>
<tr><td>Q1CH0_FDRX33</td><td>output</td><td>TCELL95:OUT_Q1</td></tr>
<tr><td>Q1CH0_FDRX34</td><td>output</td><td>TCELL95:OUT_Q2</td></tr>
<tr><td>Q1CH0_FDRX35</td><td>output</td><td>TCELL95:OUT_Q3</td></tr>
<tr><td>Q1CH0_FDRX36</td><td>output</td><td>TCELL95:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX37</td><td>output</td><td>TCELL95:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX38</td><td>output</td><td>TCELL95:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX39</td><td>output</td><td>TCELL95:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX4</td><td>output</td><td>TCELL93:OUT_Q4</td></tr>
<tr><td>Q1CH0_FDRX40</td><td>output</td><td>TCELL95:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX41</td><td>output</td><td>TCELL95:OUT_F1</td></tr>
<tr><td>Q1CH0_FDRX42</td><td>output</td><td>TCELL95:OUT_F2</td></tr>
<tr><td>Q1CH0_FDRX43</td><td>output</td><td>TCELL95:OUT_F3</td></tr>
<tr><td>Q1CH0_FDRX44</td><td>output</td><td>TCELL95:OUT_F4</td></tr>
<tr><td>Q1CH0_FDRX45</td><td>output</td><td>TCELL95:OUT_F5</td></tr>
<tr><td>Q1CH0_FDRX46</td><td>output</td><td>TCELL95:OUT_F6</td></tr>
<tr><td>Q1CH0_FDRX47</td><td>output</td><td>TCELL95:OUT_F7</td></tr>
<tr><td>Q1CH0_FDRX5</td><td>output</td><td>TCELL93:OUT_Q5</td></tr>
<tr><td>Q1CH0_FDRX6</td><td>output</td><td>TCELL93:OUT_Q6</td></tr>
<tr><td>Q1CH0_FDRX7</td><td>output</td><td>TCELL93:OUT_Q7</td></tr>
<tr><td>Q1CH0_FDRX8</td><td>output</td><td>TCELL93:OUT_F0</td></tr>
<tr><td>Q1CH0_FDRX9</td><td>output</td><td>TCELL93:OUT_F1</td></tr>
<tr><td>Q1CH0_FDTX0</td><td>input</td><td>TCELL95:IMUX_B6</td></tr>
<tr><td>Q1CH0_FDTX1</td><td>input</td><td>TCELL95:IMUX_B7</td></tr>
<tr><td>Q1CH0_FDTX10</td><td>input</td><td>TCELL96:IMUX_D4</td></tr>
<tr><td>Q1CH0_FDTX11</td><td>input</td><td>TCELL96:IMUX_D5</td></tr>
<tr><td>Q1CH0_FDTX12</td><td>input</td><td>TCELL96:IMUX_D6</td></tr>
<tr><td>Q1CH0_FDTX13</td><td>input</td><td>TCELL96:IMUX_D7</td></tr>
<tr><td>Q1CH0_FDTX14</td><td>input</td><td>TCELL96:IMUX_C2</td></tr>
<tr><td>Q1CH0_FDTX15</td><td>input</td><td>TCELL96:IMUX_C3</td></tr>
<tr><td>Q1CH0_FDTX16</td><td>input</td><td>TCELL96:IMUX_C4</td></tr>
<tr><td>Q1CH0_FDTX17</td><td>input</td><td>TCELL96:IMUX_C5</td></tr>
<tr><td>Q1CH0_FDTX18</td><td>input</td><td>TCELL96:IMUX_C6</td></tr>
<tr><td>Q1CH0_FDTX19</td><td>input</td><td>TCELL96:IMUX_C7</td></tr>
<tr><td>Q1CH0_FDTX2</td><td>input</td><td>TCELL95:IMUX_A2</td></tr>
<tr><td>Q1CH0_FDTX20</td><td>input</td><td>TCELL96:IMUX_B2</td></tr>
<tr><td>Q1CH0_FDTX21</td><td>input</td><td>TCELL96:IMUX_B3</td></tr>
<tr><td>Q1CH0_FDTX22</td><td>input</td><td>TCELL96:IMUX_B4</td></tr>
<tr><td>Q1CH0_FDTX23</td><td>input</td><td>TCELL96:IMUX_B5</td></tr>
<tr><td>Q1CH0_FDTX24</td><td>input</td><td>TCELL96:IMUX_B6</td></tr>
<tr><td>Q1CH0_FDTX25</td><td>input</td><td>TCELL96:IMUX_B7</td></tr>
<tr><td>Q1CH0_FDTX26</td><td>input</td><td>TCELL96:IMUX_A2</td></tr>
<tr><td>Q1CH0_FDTX27</td><td>input</td><td>TCELL96:IMUX_A3</td></tr>
<tr><td>Q1CH0_FDTX28</td><td>input</td><td>TCELL96:IMUX_A4</td></tr>
<tr><td>Q1CH0_FDTX29</td><td>input</td><td>TCELL96:IMUX_A5</td></tr>
<tr><td>Q1CH0_FDTX3</td><td>input</td><td>TCELL95:IMUX_A3</td></tr>
<tr><td>Q1CH0_FDTX30</td><td>input</td><td>TCELL96:IMUX_A6</td></tr>
<tr><td>Q1CH0_FDTX31</td><td>input</td><td>TCELL96:IMUX_A7</td></tr>
<tr><td>Q1CH0_FDTX32</td><td>input</td><td>TCELL97:IMUX_D2</td></tr>
<tr><td>Q1CH0_FDTX33</td><td>input</td><td>TCELL97:IMUX_D3</td></tr>
<tr><td>Q1CH0_FDTX34</td><td>input</td><td>TCELL97:IMUX_D4</td></tr>
<tr><td>Q1CH0_FDTX35</td><td>input</td><td>TCELL97:IMUX_D5</td></tr>
<tr><td>Q1CH0_FDTX36</td><td>input</td><td>TCELL97:IMUX_D6</td></tr>
<tr><td>Q1CH0_FDTX37</td><td>input</td><td>TCELL97:IMUX_D7</td></tr>
<tr><td>Q1CH0_FDTX38</td><td>input</td><td>TCELL97:IMUX_C2</td></tr>
<tr><td>Q1CH0_FDTX39</td><td>input</td><td>TCELL97:IMUX_C3</td></tr>
<tr><td>Q1CH0_FDTX4</td><td>input</td><td>TCELL95:IMUX_A4</td></tr>
<tr><td>Q1CH0_FDTX40</td><td>input</td><td>TCELL97:IMUX_C4</td></tr>
<tr><td>Q1CH0_FDTX41</td><td>input</td><td>TCELL97:IMUX_C5</td></tr>
<tr><td>Q1CH0_FDTX42</td><td>input</td><td>TCELL97:IMUX_C6</td></tr>
<tr><td>Q1CH0_FDTX43</td><td>input</td><td>TCELL97:IMUX_C7</td></tr>
<tr><td>Q1CH0_FDTX44</td><td>input</td><td>TCELL97:IMUX_B2</td></tr>
<tr><td>Q1CH0_FDTX45</td><td>input</td><td>TCELL97:IMUX_B3</td></tr>
<tr><td>Q1CH0_FDTX46</td><td>input</td><td>TCELL97:IMUX_B4</td></tr>
<tr><td>Q1CH0_FDTX47</td><td>input</td><td>TCELL97:IMUX_B5</td></tr>
<tr><td>Q1CH0_FDTX48</td><td>input</td><td>TCELL97:IMUX_B6</td></tr>
<tr><td>Q1CH0_FDTX49</td><td>input</td><td>TCELL97:IMUX_B7</td></tr>
<tr><td>Q1CH0_FDTX5</td><td>input</td><td>TCELL95:IMUX_A5</td></tr>
<tr><td>Q1CH0_FDTX6</td><td>input</td><td>TCELL95:IMUX_A6</td></tr>
<tr><td>Q1CH0_FDTX7</td><td>input</td><td>TCELL95:IMUX_A7</td></tr>
<tr><td>Q1CH0_FDTX8</td><td>input</td><td>TCELL96:IMUX_D2</td></tr>
<tr><td>Q1CH0_FDTX9</td><td>input</td><td>TCELL96:IMUX_D3</td></tr>
<tr><td>Q1CH0_FIRCLK</td><td>input</td><td>TCELL100:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH0_FIREFRXCLK</td><td>input</td><td>TCELL102:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH0_FITCLK</td><td>input</td><td>TCELL98:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL109:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL107:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH0_FSCCOVERRUN</td><td>output</td><td>TCELL109:OUT_Q1</td></tr>
<tr><td>Q1CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL108:OUT_F5</td></tr>
<tr><td>Q1CH0_FSDFEVLD</td><td>output</td><td>TCELL105:OUT_Q6</td></tr>
<tr><td>Q1CH0_FSLSM</td><td>output</td><td>TCELL109:OUT_F1</td></tr>
<tr><td>Q1CH0_FSPCIECON</td><td>output</td><td>TCELL110:OUT_Q1</td></tr>
<tr><td>Q1CH0_FSPCIEDONE</td><td>output</td><td>TCELL109:OUT_F5</td></tr>
<tr><td>Q1CH0_FSRCDONE</td><td>output</td><td>TCELL106:OUT_F6</td></tr>
<tr><td>Q1CH0_FSRLOL</td><td>output</td><td>TCELL108:OUT_Q5</td></tr>
<tr><td>Q1CH0_FSRLOS</td><td>output</td><td>TCELL109:OUT_Q5</td></tr>
<tr><td>Q1CH0_FSSKPADDED</td><td>output</td><td>TCELL107:OUT_F3</td></tr>
<tr><td>Q1CH0_FSSKPDELETED</td><td>output</td><td>TCELL107:OUT_Q7</td></tr>
<tr><td>Q1CH1_FCALIGNEN</td><td>input</td><td>TCELL110:IMUX_B6</td></tr>
<tr><td>Q1CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL94:IMUX_A6</td></tr>
<tr><td>Q1CH1_FCDFERDEN</td><td>input</td><td>TCELL103:IMUX_CE3</td></tr>
<tr><td>Q1CH1_FCDFEUPD</td><td>input</td><td>TCELL102:IMUX_CE3</td></tr>
<tr><td>Q1CH1_FCLDRTXEN</td><td>input</td><td>TCELL110:IMUX_A6</td></tr>
<tr><td>Q1CH1_FCLSMEN</td><td>input</td><td>TCELL95:IMUX_D4</td></tr>
<tr><td>Q1CH1_FCPCIEDETEN</td><td>input</td><td>TCELL95:IMUX_B4</td></tr>
<tr><td>Q1CH1_FCPCSRXRST</td><td>input</td><td>TCELL98:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPCSTXRST</td><td>input</td><td>TCELL101:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL104:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCPLLLOL</td><td>input</td><td>TCELL94:IMUX_A2</td></tr>
<tr><td>Q1CH1_FCRATE0</td><td>input</td><td>TCELL109:IMUX_B6</td></tr>
<tr><td>Q1CH1_FCRATE1</td><td>input</td><td>TCELL109:IMUX_B7</td></tr>
<tr><td>Q1CH1_FCRATE2</td><td>input</td><td>TCELL110:IMUX_B0</td></tr>
<tr><td>Q1CH1_FCRRST</td><td>input</td><td>TCELL96:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCRXPOLARITY</td><td>input</td><td>TCELL95:IMUX_C6</td></tr>
<tr><td>Q1CH1_FCRXPWRUP</td><td>input</td><td>TCELL110:IMUX_D5</td></tr>
<tr><td>Q1CH1_FCTMRSTART</td><td>input</td><td>TCELL107:IMUX_A0</td></tr>
<tr><td>Q1CH1_FCTMRSTOP</td><td>input</td><td>TCELL106:IMUX_A4</td></tr>
<tr><td>Q1CH1_FCTRST</td><td>input</td><td>TCELL94:IMUX_LSR0</td></tr>
<tr><td>Q1CH1_FCTXMARGIN0</td><td>input</td><td>TCELL94:IMUX_C2</td></tr>
<tr><td>Q1CH1_FCTXMARGIN1</td><td>input</td><td>TCELL94:IMUX_C3</td></tr>
<tr><td>Q1CH1_FCTXMARGIN2</td><td>input</td><td>TCELL94:IMUX_C4</td></tr>
<tr><td>Q1CH1_FCTXPWRUP</td><td>input</td><td>TCELL110:IMUX_C5</td></tr>
<tr><td>Q1CH1_FCWORDALGNEN</td><td>input</td><td>TCELL95:IMUX_C2</td></tr>
<tr><td>Q1CH1_FDLDRRX</td><td>output</td><td>TCELL107:OUT_F6</td></tr>
<tr><td>Q1CH1_FDLDRTX</td><td>input</td><td>TCELL94:IMUX_B4</td></tr>
<tr><td>Q1CH1_FDRX0</td><td>output</td><td>TCELL96:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX1</td><td>output</td><td>TCELL96:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX10</td><td>output</td><td>TCELL96:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX11</td><td>output</td><td>TCELL96:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX12</td><td>output</td><td>TCELL96:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX13</td><td>output</td><td>TCELL96:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX14</td><td>output</td><td>TCELL96:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX15</td><td>output</td><td>TCELL96:OUT_F7</td></tr>
<tr><td>Q1CH1_FDRX16</td><td>output</td><td>TCELL97:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX17</td><td>output</td><td>TCELL97:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX18</td><td>output</td><td>TCELL97:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX19</td><td>output</td><td>TCELL97:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX2</td><td>output</td><td>TCELL96:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX20</td><td>output</td><td>TCELL97:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX21</td><td>output</td><td>TCELL97:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX22</td><td>output</td><td>TCELL97:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX23</td><td>output</td><td>TCELL97:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX24</td><td>output</td><td>TCELL97:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX25</td><td>output</td><td>TCELL97:OUT_F1</td></tr>
<tr><td>Q1CH1_FDRX26</td><td>output</td><td>TCELL97:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX27</td><td>output</td><td>TCELL97:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX28</td><td>output</td><td>TCELL97:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX29</td><td>output</td><td>TCELL97:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX3</td><td>output</td><td>TCELL96:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX30</td><td>output</td><td>TCELL97:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX31</td><td>output</td><td>TCELL97:OUT_F7</td></tr>
<tr><td>Q1CH1_FDRX32</td><td>output</td><td>TCELL98:OUT_Q0</td></tr>
<tr><td>Q1CH1_FDRX33</td><td>output</td><td>TCELL98:OUT_Q1</td></tr>
<tr><td>Q1CH1_FDRX34</td><td>output</td><td>TCELL98:OUT_Q2</td></tr>
<tr><td>Q1CH1_FDRX35</td><td>output</td><td>TCELL98:OUT_Q3</td></tr>
<tr><td>Q1CH1_FDRX36</td><td>output</td><td>TCELL98:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX37</td><td>output</td><td>TCELL98:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX38</td><td>output</td><td>TCELL98:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX39</td><td>output</td><td>TCELL98:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX4</td><td>output</td><td>TCELL96:OUT_Q4</td></tr>
<tr><td>Q1CH1_FDRX40</td><td>output</td><td>TCELL98:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX41</td><td>output</td><td>TCELL98:OUT_F1</td></tr>
<tr><td>Q1CH1_FDRX42</td><td>output</td><td>TCELL98:OUT_F2</td></tr>
<tr><td>Q1CH1_FDRX43</td><td>output</td><td>TCELL98:OUT_F3</td></tr>
<tr><td>Q1CH1_FDRX44</td><td>output</td><td>TCELL98:OUT_F4</td></tr>
<tr><td>Q1CH1_FDRX45</td><td>output</td><td>TCELL98:OUT_F5</td></tr>
<tr><td>Q1CH1_FDRX46</td><td>output</td><td>TCELL98:OUT_F6</td></tr>
<tr><td>Q1CH1_FDRX47</td><td>output</td><td>TCELL98:OUT_F7</td></tr>
<tr><td>Q1CH1_FDRX5</td><td>output</td><td>TCELL96:OUT_Q5</td></tr>
<tr><td>Q1CH1_FDRX6</td><td>output</td><td>TCELL96:OUT_Q6</td></tr>
<tr><td>Q1CH1_FDRX7</td><td>output</td><td>TCELL96:OUT_Q7</td></tr>
<tr><td>Q1CH1_FDRX8</td><td>output</td><td>TCELL96:OUT_F0</td></tr>
<tr><td>Q1CH1_FDRX9</td><td>output</td><td>TCELL96:OUT_F1</td></tr>
<tr><td>Q1CH1_FDTX0</td><td>input</td><td>TCELL97:IMUX_A2</td></tr>
<tr><td>Q1CH1_FDTX1</td><td>input</td><td>TCELL97:IMUX_A3</td></tr>
<tr><td>Q1CH1_FDTX10</td><td>input</td><td>TCELL98:IMUX_D6</td></tr>
<tr><td>Q1CH1_FDTX11</td><td>input</td><td>TCELL98:IMUX_D7</td></tr>
<tr><td>Q1CH1_FDTX12</td><td>input</td><td>TCELL98:IMUX_C2</td></tr>
<tr><td>Q1CH1_FDTX13</td><td>input</td><td>TCELL98:IMUX_C3</td></tr>
<tr><td>Q1CH1_FDTX14</td><td>input</td><td>TCELL98:IMUX_C4</td></tr>
<tr><td>Q1CH1_FDTX15</td><td>input</td><td>TCELL98:IMUX_C5</td></tr>
<tr><td>Q1CH1_FDTX16</td><td>input</td><td>TCELL98:IMUX_C6</td></tr>
<tr><td>Q1CH1_FDTX17</td><td>input</td><td>TCELL98:IMUX_C7</td></tr>
<tr><td>Q1CH1_FDTX18</td><td>input</td><td>TCELL98:IMUX_B2</td></tr>
<tr><td>Q1CH1_FDTX19</td><td>input</td><td>TCELL98:IMUX_B3</td></tr>
<tr><td>Q1CH1_FDTX2</td><td>input</td><td>TCELL97:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX20</td><td>input</td><td>TCELL98:IMUX_B4</td></tr>
<tr><td>Q1CH1_FDTX21</td><td>input</td><td>TCELL98:IMUX_B5</td></tr>
<tr><td>Q1CH1_FDTX22</td><td>input</td><td>TCELL98:IMUX_B6</td></tr>
<tr><td>Q1CH1_FDTX23</td><td>input</td><td>TCELL98:IMUX_B7</td></tr>
<tr><td>Q1CH1_FDTX24</td><td>input</td><td>TCELL98:IMUX_A2</td></tr>
<tr><td>Q1CH1_FDTX25</td><td>input</td><td>TCELL98:IMUX_A3</td></tr>
<tr><td>Q1CH1_FDTX26</td><td>input</td><td>TCELL98:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX27</td><td>input</td><td>TCELL98:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX28</td><td>input</td><td>TCELL98:IMUX_A6</td></tr>
<tr><td>Q1CH1_FDTX29</td><td>input</td><td>TCELL98:IMUX_A7</td></tr>
<tr><td>Q1CH1_FDTX3</td><td>input</td><td>TCELL97:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX30</td><td>input</td><td>TCELL99:IMUX_D4</td></tr>
<tr><td>Q1CH1_FDTX31</td><td>input</td><td>TCELL99:IMUX_D5</td></tr>
<tr><td>Q1CH1_FDTX32</td><td>input</td><td>TCELL99:IMUX_D6</td></tr>
<tr><td>Q1CH1_FDTX33</td><td>input</td><td>TCELL99:IMUX_D7</td></tr>
<tr><td>Q1CH1_FDTX34</td><td>input</td><td>TCELL100:IMUX_D0</td></tr>
<tr><td>Q1CH1_FDTX35</td><td>input</td><td>TCELL100:IMUX_D1</td></tr>
<tr><td>Q1CH1_FDTX36</td><td>input</td><td>TCELL99:IMUX_C4</td></tr>
<tr><td>Q1CH1_FDTX37</td><td>input</td><td>TCELL99:IMUX_C5</td></tr>
<tr><td>Q1CH1_FDTX38</td><td>input</td><td>TCELL99:IMUX_C6</td></tr>
<tr><td>Q1CH1_FDTX39</td><td>input</td><td>TCELL99:IMUX_C7</td></tr>
<tr><td>Q1CH1_FDTX4</td><td>input</td><td>TCELL97:IMUX_A6</td></tr>
<tr><td>Q1CH1_FDTX40</td><td>input</td><td>TCELL100:IMUX_C0</td></tr>
<tr><td>Q1CH1_FDTX41</td><td>input</td><td>TCELL100:IMUX_C1</td></tr>
<tr><td>Q1CH1_FDTX42</td><td>input</td><td>TCELL99:IMUX_B4</td></tr>
<tr><td>Q1CH1_FDTX43</td><td>input</td><td>TCELL99:IMUX_B5</td></tr>
<tr><td>Q1CH1_FDTX44</td><td>input</td><td>TCELL99:IMUX_B6</td></tr>
<tr><td>Q1CH1_FDTX45</td><td>input</td><td>TCELL99:IMUX_B7</td></tr>
<tr><td>Q1CH1_FDTX46</td><td>input</td><td>TCELL100:IMUX_B0</td></tr>
<tr><td>Q1CH1_FDTX47</td><td>input</td><td>TCELL100:IMUX_B1</td></tr>
<tr><td>Q1CH1_FDTX48</td><td>input</td><td>TCELL99:IMUX_A4</td></tr>
<tr><td>Q1CH1_FDTX49</td><td>input</td><td>TCELL99:IMUX_A5</td></tr>
<tr><td>Q1CH1_FDTX5</td><td>input</td><td>TCELL97:IMUX_A7</td></tr>
<tr><td>Q1CH1_FDTX6</td><td>input</td><td>TCELL98:IMUX_D2</td></tr>
<tr><td>Q1CH1_FDTX7</td><td>input</td><td>TCELL98:IMUX_D3</td></tr>
<tr><td>Q1CH1_FDTX8</td><td>input</td><td>TCELL98:IMUX_D4</td></tr>
<tr><td>Q1CH1_FDTX9</td><td>input</td><td>TCELL98:IMUX_D5</td></tr>
<tr><td>Q1CH1_FIRCLK</td><td>input</td><td>TCELL100:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH1_FIREFRXCLK</td><td>input</td><td>TCELL102:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH1_FITCLK</td><td>input</td><td>TCELL98:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL108:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL106:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH1_FSCCOVERRUN</td><td>output</td><td>TCELL109:OUT_Q0</td></tr>
<tr><td>Q1CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL108:OUT_F4</td></tr>
<tr><td>Q1CH1_FSDFEVLD</td><td>output</td><td>TCELL105:OUT_Q5</td></tr>
<tr><td>Q1CH1_FSLSM</td><td>output</td><td>TCELL109:OUT_F0</td></tr>
<tr><td>Q1CH1_FSPCIECON</td><td>output</td><td>TCELL110:OUT_Q0</td></tr>
<tr><td>Q1CH1_FSPCIEDONE</td><td>output</td><td>TCELL109:OUT_F4</td></tr>
<tr><td>Q1CH1_FSRCDONE</td><td>output</td><td>TCELL106:OUT_F5</td></tr>
<tr><td>Q1CH1_FSRLOL</td><td>output</td><td>TCELL108:OUT_Q4</td></tr>
<tr><td>Q1CH1_FSRLOS</td><td>output</td><td>TCELL109:OUT_Q4</td></tr>
<tr><td>Q1CH1_FSSKPADDED</td><td>output</td><td>TCELL107:OUT_F2</td></tr>
<tr><td>Q1CH1_FSSKPDELETED</td><td>output</td><td>TCELL107:OUT_Q6</td></tr>
<tr><td>Q1CH2_FCALIGNEN</td><td>input</td><td>TCELL110:IMUX_B5</td></tr>
<tr><td>Q1CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL94:IMUX_A5</td></tr>
<tr><td>Q1CH2_FCDFERDEN</td><td>input</td><td>TCELL103:IMUX_CE2</td></tr>
<tr><td>Q1CH2_FCDFEUPD</td><td>input</td><td>TCELL102:IMUX_CE2</td></tr>
<tr><td>Q1CH2_FCLDRTXEN</td><td>input</td><td>TCELL110:IMUX_A5</td></tr>
<tr><td>Q1CH2_FCLSMEN</td><td>input</td><td>TCELL95:IMUX_D3</td></tr>
<tr><td>Q1CH2_FCPCIEDETEN</td><td>input</td><td>TCELL95:IMUX_B3</td></tr>
<tr><td>Q1CH2_FCPCSRXRST</td><td>input</td><td>TCELL97:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPCSTXRST</td><td>input</td><td>TCELL100:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL103:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCPLLLOL</td><td>input</td><td>TCELL94:IMUX_B7</td></tr>
<tr><td>Q1CH2_FCRATE0</td><td>input</td><td>TCELL110:IMUX_C1</td></tr>
<tr><td>Q1CH2_FCRATE1</td><td>input</td><td>TCELL109:IMUX_B4</td></tr>
<tr><td>Q1CH2_FCRATE2</td><td>input</td><td>TCELL109:IMUX_B5</td></tr>
<tr><td>Q1CH2_FCRRST</td><td>input</td><td>TCELL95:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCRXPOLARITY</td><td>input</td><td>TCELL95:IMUX_C5</td></tr>
<tr><td>Q1CH2_FCRXPWRUP</td><td>input</td><td>TCELL110:IMUX_D4</td></tr>
<tr><td>Q1CH2_FCTMRSTART</td><td>input</td><td>TCELL106:IMUX_A7</td></tr>
<tr><td>Q1CH2_FCTMRSTOP</td><td>input</td><td>TCELL107:IMUX_B1</td></tr>
<tr><td>Q1CH2_FCTRST</td><td>input</td><td>TCELL110:IMUX_LSR1</td></tr>
<tr><td>Q1CH2_FCTXMARGIN0</td><td>input</td><td>TCELL94:IMUX_D5</td></tr>
<tr><td>Q1CH2_FCTXMARGIN1</td><td>input</td><td>TCELL94:IMUX_D6</td></tr>
<tr><td>Q1CH2_FCTXMARGIN2</td><td>input</td><td>TCELL94:IMUX_D7</td></tr>
<tr><td>Q1CH2_FCTXPWRUP</td><td>input</td><td>TCELL110:IMUX_C4</td></tr>
<tr><td>Q1CH2_FCWORDALGNEN</td><td>input</td><td>TCELL95:IMUX_D7</td></tr>
<tr><td>Q1CH2_FDLDRRX</td><td>output</td><td>TCELL107:OUT_F5</td></tr>
<tr><td>Q1CH2_FDLDRTX</td><td>input</td><td>TCELL94:IMUX_B3</td></tr>
<tr><td>Q1CH2_FDRX0</td><td>output</td><td>TCELL99:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX1</td><td>output</td><td>TCELL99:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX10</td><td>output</td><td>TCELL99:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX11</td><td>output</td><td>TCELL99:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX12</td><td>output</td><td>TCELL99:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX13</td><td>output</td><td>TCELL99:OUT_F7</td></tr>
<tr><td>Q1CH2_FDRX14</td><td>output</td><td>TCELL100:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX15</td><td>output</td><td>TCELL100:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX16</td><td>output</td><td>TCELL100:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX17</td><td>output</td><td>TCELL100:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX18</td><td>output</td><td>TCELL100:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX19</td><td>output</td><td>TCELL100:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX2</td><td>output</td><td>TCELL99:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX20</td><td>output</td><td>TCELL100:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX21</td><td>output</td><td>TCELL100:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX22</td><td>output</td><td>TCELL101:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX23</td><td>output</td><td>TCELL101:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX24</td><td>output</td><td>TCELL100:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX25</td><td>output</td><td>TCELL100:OUT_F3</td></tr>
<tr><td>Q1CH2_FDRX26</td><td>output</td><td>TCELL100:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX27</td><td>output</td><td>TCELL100:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX28</td><td>output</td><td>TCELL100:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX29</td><td>output</td><td>TCELL100:OUT_F7</td></tr>
<tr><td>Q1CH2_FDRX3</td><td>output</td><td>TCELL99:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX30</td><td>output</td><td>TCELL101:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX31</td><td>output</td><td>TCELL101:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX32</td><td>output</td><td>TCELL101:OUT_Q2</td></tr>
<tr><td>Q1CH2_FDRX33</td><td>output</td><td>TCELL101:OUT_Q3</td></tr>
<tr><td>Q1CH2_FDRX34</td><td>output</td><td>TCELL101:OUT_Q4</td></tr>
<tr><td>Q1CH2_FDRX35</td><td>output</td><td>TCELL101:OUT_Q5</td></tr>
<tr><td>Q1CH2_FDRX36</td><td>output</td><td>TCELL101:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX37</td><td>output</td><td>TCELL101:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX38</td><td>output</td><td>TCELL102:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX39</td><td>output</td><td>TCELL102:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX4</td><td>output</td><td>TCELL99:OUT_Q6</td></tr>
<tr><td>Q1CH2_FDRX40</td><td>output</td><td>TCELL101:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX41</td><td>output</td><td>TCELL101:OUT_F3</td></tr>
<tr><td>Q1CH2_FDRX42</td><td>output</td><td>TCELL101:OUT_F4</td></tr>
<tr><td>Q1CH2_FDRX43</td><td>output</td><td>TCELL101:OUT_F5</td></tr>
<tr><td>Q1CH2_FDRX44</td><td>output</td><td>TCELL101:OUT_F6</td></tr>
<tr><td>Q1CH2_FDRX45</td><td>output</td><td>TCELL101:OUT_F7</td></tr>
<tr><td>Q1CH2_FDRX46</td><td>output</td><td>TCELL102:OUT_F0</td></tr>
<tr><td>Q1CH2_FDRX47</td><td>output</td><td>TCELL102:OUT_F1</td></tr>
<tr><td>Q1CH2_FDRX5</td><td>output</td><td>TCELL99:OUT_Q7</td></tr>
<tr><td>Q1CH2_FDRX6</td><td>output</td><td>TCELL100:OUT_Q0</td></tr>
<tr><td>Q1CH2_FDRX7</td><td>output</td><td>TCELL100:OUT_Q1</td></tr>
<tr><td>Q1CH2_FDRX8</td><td>output</td><td>TCELL99:OUT_F2</td></tr>
<tr><td>Q1CH2_FDRX9</td><td>output</td><td>TCELL99:OUT_F3</td></tr>
<tr><td>Q1CH2_FDTX0</td><td>input</td><td>TCELL99:IMUX_A6</td></tr>
<tr><td>Q1CH2_FDTX1</td><td>input</td><td>TCELL99:IMUX_A7</td></tr>
<tr><td>Q1CH2_FDTX10</td><td>input</td><td>TCELL100:IMUX_C4</td></tr>
<tr><td>Q1CH2_FDTX11</td><td>input</td><td>TCELL100:IMUX_C5</td></tr>
<tr><td>Q1CH2_FDTX12</td><td>input</td><td>TCELL100:IMUX_C6</td></tr>
<tr><td>Q1CH2_FDTX13</td><td>input</td><td>TCELL100:IMUX_C7</td></tr>
<tr><td>Q1CH2_FDTX14</td><td>input</td><td>TCELL101:IMUX_C0</td></tr>
<tr><td>Q1CH2_FDTX15</td><td>input</td><td>TCELL101:IMUX_C1</td></tr>
<tr><td>Q1CH2_FDTX16</td><td>input</td><td>TCELL100:IMUX_B4</td></tr>
<tr><td>Q1CH2_FDTX17</td><td>input</td><td>TCELL100:IMUX_B5</td></tr>
<tr><td>Q1CH2_FDTX18</td><td>input</td><td>TCELL100:IMUX_B6</td></tr>
<tr><td>Q1CH2_FDTX19</td><td>input</td><td>TCELL100:IMUX_B7</td></tr>
<tr><td>Q1CH2_FDTX2</td><td>input</td><td>TCELL100:IMUX_A0</td></tr>
<tr><td>Q1CH2_FDTX20</td><td>input</td><td>TCELL101:IMUX_B0</td></tr>
<tr><td>Q1CH2_FDTX21</td><td>input</td><td>TCELL101:IMUX_B1</td></tr>
<tr><td>Q1CH2_FDTX22</td><td>input</td><td>TCELL100:IMUX_A4</td></tr>
<tr><td>Q1CH2_FDTX23</td><td>input</td><td>TCELL100:IMUX_A5</td></tr>
<tr><td>Q1CH2_FDTX24</td><td>input</td><td>TCELL100:IMUX_A6</td></tr>
<tr><td>Q1CH2_FDTX25</td><td>input</td><td>TCELL100:IMUX_A7</td></tr>
<tr><td>Q1CH2_FDTX26</td><td>input</td><td>TCELL101:IMUX_A0</td></tr>
<tr><td>Q1CH2_FDTX27</td><td>input</td><td>TCELL101:IMUX_A1</td></tr>
<tr><td>Q1CH2_FDTX28</td><td>input</td><td>TCELL101:IMUX_D4</td></tr>
<tr><td>Q1CH2_FDTX29</td><td>input</td><td>TCELL101:IMUX_D5</td></tr>
<tr><td>Q1CH2_FDTX3</td><td>input</td><td>TCELL100:IMUX_A1</td></tr>
<tr><td>Q1CH2_FDTX30</td><td>input</td><td>TCELL101:IMUX_D6</td></tr>
<tr><td>Q1CH2_FDTX31</td><td>input</td><td>TCELL101:IMUX_D7</td></tr>
<tr><td>Q1CH2_FDTX32</td><td>input</td><td>TCELL102:IMUX_D0</td></tr>
<tr><td>Q1CH2_FDTX33</td><td>input</td><td>TCELL102:IMUX_D1</td></tr>
<tr><td>Q1CH2_FDTX34</td><td>input</td><td>TCELL101:IMUX_C4</td></tr>
<tr><td>Q1CH2_FDTX35</td><td>input</td><td>TCELL101:IMUX_C5</td></tr>
<tr><td>Q1CH2_FDTX36</td><td>input</td><td>TCELL101:IMUX_C6</td></tr>
<tr><td>Q1CH2_FDTX37</td><td>input</td><td>TCELL101:IMUX_C7</td></tr>
<tr><td>Q1CH2_FDTX38</td><td>input</td><td>TCELL102:IMUX_C0</td></tr>
<tr><td>Q1CH2_FDTX39</td><td>input</td><td>TCELL102:IMUX_C1</td></tr>
<tr><td>Q1CH2_FDTX4</td><td>input</td><td>TCELL100:IMUX_D4</td></tr>
<tr><td>Q1CH2_FDTX40</td><td>input</td><td>TCELL101:IMUX_B4</td></tr>
<tr><td>Q1CH2_FDTX41</td><td>input</td><td>TCELL101:IMUX_B5</td></tr>
<tr><td>Q1CH2_FDTX42</td><td>input</td><td>TCELL101:IMUX_B6</td></tr>
<tr><td>Q1CH2_FDTX43</td><td>input</td><td>TCELL101:IMUX_B7</td></tr>
<tr><td>Q1CH2_FDTX44</td><td>input</td><td>TCELL102:IMUX_B0</td></tr>
<tr><td>Q1CH2_FDTX45</td><td>input</td><td>TCELL102:IMUX_B1</td></tr>
<tr><td>Q1CH2_FDTX46</td><td>input</td><td>TCELL101:IMUX_A4</td></tr>
<tr><td>Q1CH2_FDTX47</td><td>input</td><td>TCELL101:IMUX_A5</td></tr>
<tr><td>Q1CH2_FDTX48</td><td>input</td><td>TCELL101:IMUX_A6</td></tr>
<tr><td>Q1CH2_FDTX49</td><td>input</td><td>TCELL101:IMUX_A7</td></tr>
<tr><td>Q1CH2_FDTX5</td><td>input</td><td>TCELL100:IMUX_D5</td></tr>
<tr><td>Q1CH2_FDTX6</td><td>input</td><td>TCELL100:IMUX_D6</td></tr>
<tr><td>Q1CH2_FDTX7</td><td>input</td><td>TCELL100:IMUX_D7</td></tr>
<tr><td>Q1CH2_FDTX8</td><td>input</td><td>TCELL101:IMUX_D0</td></tr>
<tr><td>Q1CH2_FDTX9</td><td>input</td><td>TCELL101:IMUX_D1</td></tr>
<tr><td>Q1CH2_FIRCLK</td><td>input</td><td>TCELL99:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH2_FIREFRXCLK</td><td>input</td><td>TCELL101:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH2_FITCLK</td><td>input</td><td>TCELL97:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL108:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL106:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH2_FSCCOVERRUN</td><td>output</td><td>TCELL108:OUT_Q7</td></tr>
<tr><td>Q1CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL108:OUT_F3</td></tr>
<tr><td>Q1CH2_FSDFEVLD</td><td>output</td><td>TCELL105:OUT_Q4</td></tr>
<tr><td>Q1CH2_FSLSM</td><td>output</td><td>TCELL108:OUT_F7</td></tr>
<tr><td>Q1CH2_FSPCIECON</td><td>output</td><td>TCELL109:OUT_Q7</td></tr>
<tr><td>Q1CH2_FSPCIEDONE</td><td>output</td><td>TCELL109:OUT_F3</td></tr>
<tr><td>Q1CH2_FSRCDONE</td><td>output</td><td>TCELL106:OUT_F4</td></tr>
<tr><td>Q1CH2_FSRLOL</td><td>output</td><td>TCELL108:OUT_Q3</td></tr>
<tr><td>Q1CH2_FSRLOS</td><td>output</td><td>TCELL109:OUT_Q3</td></tr>
<tr><td>Q1CH2_FSSKPADDED</td><td>output</td><td>TCELL108:OUT_Q1</td></tr>
<tr><td>Q1CH2_FSSKPDELETED</td><td>output</td><td>TCELL107:OUT_Q5</td></tr>
<tr><td>Q1CH3_FCALIGNEN</td><td>input</td><td>TCELL110:IMUX_B4</td></tr>
<tr><td>Q1CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL94:IMUX_A4</td></tr>
<tr><td>Q1CH3_FCDFERDEN</td><td>input</td><td>TCELL103:IMUX_CE1</td></tr>
<tr><td>Q1CH3_FCDFEUPD</td><td>input</td><td>TCELL102:IMUX_CE1</td></tr>
<tr><td>Q1CH3_FCLDRTXEN</td><td>input</td><td>TCELL110:IMUX_A4</td></tr>
<tr><td>Q1CH3_FCLSMEN</td><td>input</td><td>TCELL95:IMUX_D2</td></tr>
<tr><td>Q1CH3_FCPCIEDETEN</td><td>input</td><td>TCELL95:IMUX_B2</td></tr>
<tr><td>Q1CH3_FCPCSRXRST</td><td>input</td><td>TCELL97:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPCSTXRST</td><td>input</td><td>TCELL100:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL103:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCPLLLOL</td><td>input</td><td>TCELL94:IMUX_B6</td></tr>
<tr><td>Q1CH3_FCRATE0</td><td>input</td><td>TCELL109:IMUX_C6</td></tr>
<tr><td>Q1CH3_FCRATE1</td><td>input</td><td>TCELL109:IMUX_C7</td></tr>
<tr><td>Q1CH3_FCRATE2</td><td>input</td><td>TCELL110:IMUX_C0</td></tr>
<tr><td>Q1CH3_FCRRST</td><td>input</td><td>TCELL95:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCRXPOLARITY</td><td>input</td><td>TCELL95:IMUX_C4</td></tr>
<tr><td>Q1CH3_FCRXPWRUP</td><td>input</td><td>TCELL110:IMUX_A1</td></tr>
<tr><td>Q1CH3_FCTMRSTART</td><td>input</td><td>TCELL106:IMUX_A6</td></tr>
<tr><td>Q1CH3_FCTMRSTOP</td><td>input</td><td>TCELL107:IMUX_B0</td></tr>
<tr><td>Q1CH3_FCTRST</td><td>input</td><td>TCELL110:IMUX_LSR0</td></tr>
<tr><td>Q1CH3_FCTXMARGIN0</td><td>input</td><td>TCELL94:IMUX_D2</td></tr>
<tr><td>Q1CH3_FCTXMARGIN1</td><td>input</td><td>TCELL94:IMUX_D3</td></tr>
<tr><td>Q1CH3_FCTXMARGIN2</td><td>input</td><td>TCELL94:IMUX_D4</td></tr>
<tr><td>Q1CH3_FCTXPWRUP</td><td>input</td><td>TCELL110:IMUX_D7</td></tr>
<tr><td>Q1CH3_FCWORDALGNEN</td><td>input</td><td>TCELL95:IMUX_D6</td></tr>
<tr><td>Q1CH3_FDLDRRX</td><td>output</td><td>TCELL107:OUT_F4</td></tr>
<tr><td>Q1CH3_FDLDRTX</td><td>input</td><td>TCELL94:IMUX_B2</td></tr>
<tr><td>Q1CH3_FDRX0</td><td>output</td><td>TCELL102:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX1</td><td>output</td><td>TCELL102:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX10</td><td>output</td><td>TCELL102:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX11</td><td>output</td><td>TCELL102:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX12</td><td>output</td><td>TCELL102:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX13</td><td>output</td><td>TCELL102:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX14</td><td>output</td><td>TCELL103:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX15</td><td>output</td><td>TCELL103:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX16</td><td>output</td><td>TCELL103:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX17</td><td>output</td><td>TCELL103:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX18</td><td>output</td><td>TCELL103:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX19</td><td>output</td><td>TCELL103:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDRX2</td><td>output</td><td>TCELL102:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX20</td><td>output</td><td>TCELL103:OUT_Q6</td></tr>
<tr><td>Q1CH3_FDRX21</td><td>output</td><td>TCELL103:OUT_Q7</td></tr>
<tr><td>Q1CH3_FDRX22</td><td>output</td><td>TCELL104:OUT_Q0</td></tr>
<tr><td>Q1CH3_FDRX23</td><td>output</td><td>TCELL104:OUT_Q1</td></tr>
<tr><td>Q1CH3_FDRX24</td><td>output</td><td>TCELL103:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX25</td><td>output</td><td>TCELL103:OUT_F3</td></tr>
<tr><td>Q1CH3_FDRX26</td><td>output</td><td>TCELL103:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX27</td><td>output</td><td>TCELL103:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX28</td><td>output</td><td>TCELL103:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX29</td><td>output</td><td>TCELL103:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX3</td><td>output</td><td>TCELL102:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDRX30</td><td>output</td><td>TCELL104:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX31</td><td>output</td><td>TCELL104:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX32</td><td>output</td><td>TCELL109:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX33</td><td>output</td><td>TCELL109:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX34</td><td>output</td><td>TCELL110:OUT_F0</td></tr>
<tr><td>Q1CH3_FDRX35</td><td>output</td><td>TCELL110:OUT_F1</td></tr>
<tr><td>Q1CH3_FDRX36</td><td>output</td><td>TCELL110:OUT_Q2</td></tr>
<tr><td>Q1CH3_FDRX37</td><td>output</td><td>TCELL110:OUT_Q3</td></tr>
<tr><td>Q1CH3_FDRX38</td><td>output</td><td>TCELL110:OUT_Q4</td></tr>
<tr><td>Q1CH3_FDRX39</td><td>output</td><td>TCELL110:OUT_Q5</td></tr>
<tr><td>Q1CH3_FDRX4</td><td>output</td><td>TCELL102:OUT_Q6</td></tr>
<tr><td>Q1CH3_FDRX40</td><td>output</td><td>TCELL110:OUT_Q6</td></tr>
<tr><td>Q1CH3_FDRX41</td><td>output</td><td>TCELL110:OUT_Q7</td></tr>
<tr><td>Q1CH3_FDRX42</td><td>output</td><td>TCELL110:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX43</td><td>output</td><td>TCELL110:OUT_F3</td></tr>
<tr><td>Q1CH3_FDRX44</td><td>output</td><td>TCELL110:OUT_F4</td></tr>
<tr><td>Q1CH3_FDRX45</td><td>output</td><td>TCELL110:OUT_F5</td></tr>
<tr><td>Q1CH3_FDRX46</td><td>output</td><td>TCELL110:OUT_F6</td></tr>
<tr><td>Q1CH3_FDRX47</td><td>output</td><td>TCELL110:OUT_F7</td></tr>
<tr><td>Q1CH3_FDRX5</td><td>output</td><td>TCELL102:OUT_Q7</td></tr>
<tr><td>Q1CH3_FDRX6</td><td>output</td><td>TCELL103:OUT_Q0</td></tr>
<tr><td>Q1CH3_FDRX7</td><td>output</td><td>TCELL103:OUT_Q1</td></tr>
<tr><td>Q1CH3_FDRX8</td><td>output</td><td>TCELL102:OUT_F2</td></tr>
<tr><td>Q1CH3_FDRX9</td><td>output</td><td>TCELL102:OUT_F3</td></tr>
<tr><td>Q1CH3_FDTX0</td><td>input</td><td>TCELL102:IMUX_A0</td></tr>
<tr><td>Q1CH3_FDTX1</td><td>input</td><td>TCELL102:IMUX_A1</td></tr>
<tr><td>Q1CH3_FDTX10</td><td>input</td><td>TCELL102:IMUX_C6</td></tr>
<tr><td>Q1CH3_FDTX11</td><td>input</td><td>TCELL102:IMUX_C7</td></tr>
<tr><td>Q1CH3_FDTX12</td><td>input</td><td>TCELL103:IMUX_C0</td></tr>
<tr><td>Q1CH3_FDTX13</td><td>input</td><td>TCELL103:IMUX_C1</td></tr>
<tr><td>Q1CH3_FDTX14</td><td>input</td><td>TCELL102:IMUX_B4</td></tr>
<tr><td>Q1CH3_FDTX15</td><td>input</td><td>TCELL102:IMUX_B5</td></tr>
<tr><td>Q1CH3_FDTX16</td><td>input</td><td>TCELL102:IMUX_B6</td></tr>
<tr><td>Q1CH3_FDTX17</td><td>input</td><td>TCELL102:IMUX_B7</td></tr>
<tr><td>Q1CH3_FDTX18</td><td>input</td><td>TCELL103:IMUX_B0</td></tr>
<tr><td>Q1CH3_FDTX19</td><td>input</td><td>TCELL103:IMUX_B1</td></tr>
<tr><td>Q1CH3_FDTX2</td><td>input</td><td>TCELL102:IMUX_D4</td></tr>
<tr><td>Q1CH3_FDTX20</td><td>input</td><td>TCELL102:IMUX_A4</td></tr>
<tr><td>Q1CH3_FDTX21</td><td>input</td><td>TCELL102:IMUX_A5</td></tr>
<tr><td>Q1CH3_FDTX22</td><td>input</td><td>TCELL102:IMUX_A6</td></tr>
<tr><td>Q1CH3_FDTX23</td><td>input</td><td>TCELL102:IMUX_A7</td></tr>
<tr><td>Q1CH3_FDTX24</td><td>input</td><td>TCELL103:IMUX_A0</td></tr>
<tr><td>Q1CH3_FDTX25</td><td>input</td><td>TCELL103:IMUX_A1</td></tr>
<tr><td>Q1CH3_FDTX26</td><td>input</td><td>TCELL103:IMUX_D4</td></tr>
<tr><td>Q1CH3_FDTX27</td><td>input</td><td>TCELL103:IMUX_D5</td></tr>
<tr><td>Q1CH3_FDTX28</td><td>input</td><td>TCELL103:IMUX_D6</td></tr>
<tr><td>Q1CH3_FDTX29</td><td>input</td><td>TCELL103:IMUX_D7</td></tr>
<tr><td>Q1CH3_FDTX3</td><td>input</td><td>TCELL102:IMUX_D5</td></tr>
<tr><td>Q1CH3_FDTX30</td><td>input</td><td>TCELL104:IMUX_D0</td></tr>
<tr><td>Q1CH3_FDTX31</td><td>input</td><td>TCELL104:IMUX_D1</td></tr>
<tr><td>Q1CH3_FDTX32</td><td>input</td><td>TCELL103:IMUX_C4</td></tr>
<tr><td>Q1CH3_FDTX33</td><td>input</td><td>TCELL103:IMUX_C5</td></tr>
<tr><td>Q1CH3_FDTX34</td><td>input</td><td>TCELL103:IMUX_C6</td></tr>
<tr><td>Q1CH3_FDTX35</td><td>input</td><td>TCELL103:IMUX_C7</td></tr>
<tr><td>Q1CH3_FDTX36</td><td>input</td><td>TCELL104:IMUX_C0</td></tr>
<tr><td>Q1CH3_FDTX37</td><td>input</td><td>TCELL104:IMUX_C1</td></tr>
<tr><td>Q1CH3_FDTX38</td><td>input</td><td>TCELL103:IMUX_B4</td></tr>
<tr><td>Q1CH3_FDTX39</td><td>input</td><td>TCELL103:IMUX_B5</td></tr>
<tr><td>Q1CH3_FDTX4</td><td>input</td><td>TCELL102:IMUX_D6</td></tr>
<tr><td>Q1CH3_FDTX40</td><td>input</td><td>TCELL103:IMUX_B6</td></tr>
<tr><td>Q1CH3_FDTX41</td><td>input</td><td>TCELL103:IMUX_B7</td></tr>
<tr><td>Q1CH3_FDTX42</td><td>input</td><td>TCELL104:IMUX_B0</td></tr>
<tr><td>Q1CH3_FDTX43</td><td>input</td><td>TCELL104:IMUX_B1</td></tr>
<tr><td>Q1CH3_FDTX44</td><td>input</td><td>TCELL103:IMUX_A4</td></tr>
<tr><td>Q1CH3_FDTX45</td><td>input</td><td>TCELL103:IMUX_A5</td></tr>
<tr><td>Q1CH3_FDTX46</td><td>input</td><td>TCELL103:IMUX_A6</td></tr>
<tr><td>Q1CH3_FDTX47</td><td>input</td><td>TCELL103:IMUX_A7</td></tr>
<tr><td>Q1CH3_FDTX48</td><td>input</td><td>TCELL104:IMUX_A0</td></tr>
<tr><td>Q1CH3_FDTX49</td><td>input</td><td>TCELL104:IMUX_A1</td></tr>
<tr><td>Q1CH3_FDTX5</td><td>input</td><td>TCELL102:IMUX_D7</td></tr>
<tr><td>Q1CH3_FDTX6</td><td>input</td><td>TCELL103:IMUX_D0</td></tr>
<tr><td>Q1CH3_FDTX7</td><td>input</td><td>TCELL103:IMUX_D1</td></tr>
<tr><td>Q1CH3_FDTX8</td><td>input</td><td>TCELL102:IMUX_C4</td></tr>
<tr><td>Q1CH3_FDTX9</td><td>input</td><td>TCELL102:IMUX_C5</td></tr>
<tr><td>Q1CH3_FIRCLK</td><td>input</td><td>TCELL99:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH3_FIREFRXCLK</td><td>input</td><td>TCELL101:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1CH3_FITCLK</td><td>input</td><td>TCELL97:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL107:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL105:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1CH3_FSCCOVERRUN</td><td>output</td><td>TCELL108:OUT_Q6</td></tr>
<tr><td>Q1CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL108:OUT_F2</td></tr>
<tr><td>Q1CH3_FSDFEVLD</td><td>output</td><td>TCELL105:OUT_Q3</td></tr>
<tr><td>Q1CH3_FSLSM</td><td>output</td><td>TCELL108:OUT_F6</td></tr>
<tr><td>Q1CH3_FSPCIECON</td><td>output</td><td>TCELL109:OUT_Q6</td></tr>
<tr><td>Q1CH3_FSPCIEDONE</td><td>output</td><td>TCELL109:OUT_F2</td></tr>
<tr><td>Q1CH3_FSRCDONE</td><td>output</td><td>TCELL106:OUT_F3</td></tr>
<tr><td>Q1CH3_FSRLOL</td><td>output</td><td>TCELL108:OUT_Q2</td></tr>
<tr><td>Q1CH3_FSRLOS</td><td>output</td><td>TCELL109:OUT_Q2</td></tr>
<tr><td>Q1CH3_FSSKPADDED</td><td>output</td><td>TCELL108:OUT_Q0</td></tr>
<tr><td>Q1CH3_FSSKPDELETED</td><td>output</td><td>TCELL107:OUT_Q4</td></tr>
<tr><td>Q1D0_FCDERST</td><td>input</td><td>TCELL102:IMUX_LSR1</td></tr>
<tr><td>Q1D0_FSDE</td><td>output</td><td>TCELL107:OUT_Q3</td></tr>
<tr><td>Q1D0_FSDM</td><td>output</td><td>TCELL107:OUT_F1</td></tr>
<tr><td>Q1D1_FCDERST</td><td>input</td><td>TCELL102:IMUX_LSR0</td></tr>
<tr><td>Q1D1_FSDE</td><td>output</td><td>TCELL107:OUT_Q2</td></tr>
<tr><td>Q1D1_FSDM</td><td>output</td><td>TCELL107:OUT_F0</td></tr>
<tr><td>Q1EA0_CIRXFULL</td><td>input</td><td>TCELL65:IMUX_A5</td></tr>
<tr><td>Q1EA0_CIRXIGNOREPKT</td><td>input</td><td>TCELL66:IMUX_A2</td></tr>
<tr><td>Q1EA0_CITXDATA0</td><td>input</td><td>TCELL62:IMUX_D2</td></tr>
<tr><td>Q1EA0_CITXDATA1</td><td>input</td><td>TCELL62:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXDATA10</td><td>input</td><td>TCELL61:IMUX_B4</td></tr>
<tr><td>Q1EA0_CITXDATA11</td><td>input</td><td>TCELL61:IMUX_B3</td></tr>
<tr><td>Q1EA0_CITXDATA12</td><td>input</td><td>TCELL61:IMUX_B2</td></tr>
<tr><td>Q1EA0_CITXDATA13</td><td>input</td><td>TCELL61:IMUX_B1</td></tr>
<tr><td>Q1EA0_CITXDATA14</td><td>input</td><td>TCELL61:IMUX_B0</td></tr>
<tr><td>Q1EA0_CITXDATA15</td><td>input</td><td>TCELL61:IMUX_C5</td></tr>
<tr><td>Q1EA0_CITXDATA2</td><td>input</td><td>TCELL62:IMUX_D0</td></tr>
<tr><td>Q1EA0_CITXDATA3</td><td>input</td><td>TCELL61:IMUX_A5</td></tr>
<tr><td>Q1EA0_CITXDATA4</td><td>input</td><td>TCELL61:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXDATA5</td><td>input</td><td>TCELL61:IMUX_A3</td></tr>
<tr><td>Q1EA0_CITXDATA6</td><td>input</td><td>TCELL61:IMUX_A2</td></tr>
<tr><td>Q1EA0_CITXDATA7</td><td>input</td><td>TCELL61:IMUX_A1</td></tr>
<tr><td>Q1EA0_CITXDATA8</td><td>input</td><td>TCELL61:IMUX_A0</td></tr>
<tr><td>Q1EA0_CITXDATA9</td><td>input</td><td>TCELL61:IMUX_B5</td></tr>
<tr><td>Q1EA0_CITXDATAAVAIL</td><td>input</td><td>TCELL62:IMUX_B4</td></tr>
<tr><td>Q1EA0_CITXEMPTY</td><td>input</td><td>TCELL63:IMUX_C2</td></tr>
<tr><td>Q1EA0_CITXEOF</td><td>input</td><td>TCELL59:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXFIFOCTRL</td><td>input</td><td>TCELL64:IMUX_B3</td></tr>
<tr><td>Q1EA0_CITXFORCEERR</td><td>input</td><td>TCELL64:IMUX_C3</td></tr>
<tr><td>Q1EA0_CITXLASTBYTEVLD</td><td>input</td><td>TCELL60:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXPAUSREQ</td><td>input</td><td>TCELL63:IMUX_A1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM0</td><td>input</td><td>TCELL64:IMUX_B0</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM1</td><td>input</td><td>TCELL64:IMUX_D3</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM10</td><td>input</td><td>TCELL64:IMUX_C0</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM11</td><td>input</td><td>TCELL64:IMUX_C4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM12</td><td>input</td><td>TCELL64:IMUX_C5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM13</td><td>input</td><td>TCELL63:IMUX_A3</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM14</td><td>input</td><td>TCELL64:IMUX_B1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM15</td><td>input</td><td>TCELL63:IMUX_A5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM2</td><td>input</td><td>TCELL63:IMUX_B5</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM3</td><td>input</td><td>TCELL64:IMUX_D1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM4</td><td>input</td><td>TCELL64:IMUX_C1</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM5</td><td>input</td><td>TCELL63:IMUX_A4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM6</td><td>input</td><td>TCELL64:IMUX_D2</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM7</td><td>input</td><td>TCELL64:IMUX_D4</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM8</td><td>input</td><td>TCELL64:IMUX_C2</td></tr>
<tr><td>Q1EA0_CITXPAUSTIM9</td><td>input</td><td>TCELL64:IMUX_D5</td></tr>
<tr><td>Q1EA0_CORXDATA0</td><td>output</td><td>TCELL65:OUT_F5</td></tr>
<tr><td>Q1EA0_CORXDATA1</td><td>output</td><td>TCELL66:OUT_Q2</td></tr>
<tr><td>Q1EA0_CORXDATA10</td><td>output</td><td>TCELL65:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXDATA11</td><td>output</td><td>TCELL65:OUT_Q3</td></tr>
<tr><td>Q1EA0_CORXDATA12</td><td>output</td><td>TCELL65:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXDATA13</td><td>output</td><td>TCELL65:OUT_Q0</td></tr>
<tr><td>Q1EA0_CORXDATA14</td><td>output</td><td>TCELL64:OUT_Q4</td></tr>
<tr><td>Q1EA0_CORXDATA15</td><td>output</td><td>TCELL65:OUT_Q2</td></tr>
<tr><td>Q1EA0_CORXDATA2</td><td>output</td><td>TCELL65:OUT_F6</td></tr>
<tr><td>Q1EA0_CORXDATA3</td><td>output</td><td>TCELL65:OUT_F4</td></tr>
<tr><td>Q1EA0_CORXDATA4</td><td>output</td><td>TCELL65:OUT_F7</td></tr>
<tr><td>Q1EA0_CORXDATA5</td><td>output</td><td>TCELL66:OUT_Q6</td></tr>
<tr><td>Q1EA0_CORXDATA6</td><td>output</td><td>TCELL66:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXDATA7</td><td>output</td><td>TCELL66:OUT_Q4</td></tr>
<tr><td>Q1EA0_CORXDATA8</td><td>output</td><td>TCELL65:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXDATA9</td><td>output</td><td>TCELL65:OUT_F0</td></tr>
<tr><td>Q1EA0_CORXEOF</td><td>output</td><td>TCELL63:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXERROR</td><td>output</td><td>TCELL63:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXFIFOFULLERROR</td><td>output</td><td>TCELL63:OUT_Q1</td></tr>
<tr><td>Q1EA0_CORXLASTBYTEVLD</td><td>output</td><td>TCELL61:OUT_F3</td></tr>
<tr><td>Q1EA0_CORXSTATEN</td><td>output</td><td>TCELL64:OUT_Q0</td></tr>
<tr><td>Q1EA0_CORXSTATVEC0</td><td>output</td><td>TCELL67:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXSTATVEC1</td><td>output</td><td>TCELL66:OUT_Q7</td></tr>
<tr><td>Q1EA0_CORXSTATVEC2</td><td>output</td><td>TCELL66:OUT_F0</td></tr>
<tr><td>Q1EA0_CORXSTATVEC3</td><td>output</td><td>TCELL66:OUT_F1</td></tr>
<tr><td>Q1EA0_CORXSTATVEC4</td><td>output</td><td>TCELL66:OUT_F2</td></tr>
<tr><td>Q1EA0_CORXSTATVEC5</td><td>output</td><td>TCELL66:OUT_F3</td></tr>
<tr><td>Q1EA0_CORXSTATVEC6</td><td>output</td><td>TCELL66:OUT_F4</td></tr>
<tr><td>Q1EA0_CORXSTATVEC7</td><td>output</td><td>TCELL66:OUT_F6</td></tr>
<tr><td>Q1EA0_CORXWRITE</td><td>output</td><td>TCELL62:OUT_F4</td></tr>
<tr><td>Q1EA0_COTXDISCFRM</td><td>output</td><td>TCELL57:OUT_F4</td></tr>
<tr><td>Q1EA0_COTXDONE</td><td>output</td><td>TCELL58:OUT_F6</td></tr>
<tr><td>Q1EA0_COTXREAD</td><td>output</td><td>TCELL57:OUT_F1</td></tr>
<tr><td>Q1EA0_COTXSTATEN</td><td>output</td><td>TCELL58:OUT_Q1</td></tr>
<tr><td>Q1EA0_COTXSTATVEC0</td><td>output</td><td>TCELL58:OUT_F1</td></tr>
<tr><td>Q1EA0_COTXSTATVEC1</td><td>output</td><td>TCELL58:OUT_Q5</td></tr>
<tr><td>Q1EA0_COTXSTATVEC2</td><td>output</td><td>TCELL59:OUT_Q0</td></tr>
<tr><td>Q1EA0_COTXSTATVEC3</td><td>output</td><td>TCELL58:OUT_Q3</td></tr>
<tr><td>Q1EA0_COTXSTATVEC4</td><td>output</td><td>TCELL58:OUT_F2</td></tr>
<tr><td>Q1EA0_COTXSTATVEC5</td><td>output</td><td>TCELL59:OUT_Q4</td></tr>
<tr><td>Q1EA0_COTXSTATVEC6</td><td>output</td><td>TCELL57:OUT_F7</td></tr>
<tr><td>Q1EA0_COTXSTATVEC7</td><td>output</td><td>TCELL57:OUT_F6</td></tr>
<tr><td>Q1EA0_GIIPGSHRINK</td><td>input</td><td>TCELL66:IMUX_C3</td></tr>
<tr><td>Q1EA0_GINONPADRXDV</td><td>input</td><td>TCELL66:IMUX_A4</td></tr>
<tr><td>Q1EA0_GISYNCCOL</td><td>input</td><td>TCELL64:IMUX_B4</td></tr>
<tr><td>Q1EA0_GISYNCCRS</td><td>input</td><td>TCELL64:IMUX_A1</td></tr>
<tr><td>Q1EA0_GISYNCNIBDRIB</td><td>input</td><td>TCELL66:IMUX_C4</td></tr>
<tr><td>Q1EA0_GISYNCRXD0</td><td>input</td><td>TCELL66:IMUX_A3</td></tr>
<tr><td>Q1EA0_GISYNCRXD1</td><td>input</td><td>TCELL66:IMUX_D7</td></tr>
<tr><td>Q1EA0_GISYNCRXD2</td><td>input</td><td>TCELL66:IMUX_C6</td></tr>
<tr><td>Q1EA0_GISYNCRXD3</td><td>input</td><td>TCELL66:IMUX_B5</td></tr>
<tr><td>Q1EA0_GISYNCRXD4</td><td>input</td><td>TCELL66:IMUX_C2</td></tr>
<tr><td>Q1EA0_GISYNCRXD5</td><td>input</td><td>TCELL66:IMUX_C7</td></tr>
<tr><td>Q1EA0_GISYNCRXD6</td><td>input</td><td>TCELL66:IMUX_C5</td></tr>
<tr><td>Q1EA0_GISYNCRXD7</td><td>input</td><td>TCELL66:IMUX_B6</td></tr>
<tr><td>Q1EA0_GISYNCRXDV</td><td>input</td><td>TCELL66:IMUX_A6</td></tr>
<tr><td>Q1EA0_GISYNCRXER</td><td>input</td><td>TCELL66:IMUX_B4</td></tr>
<tr><td>Q1EA0_GODISCARDFCS</td><td>output</td><td>TCELL61:OUT_Q4</td></tr>
<tr><td>Q1EA0_GOTXMACDATA0</td><td>output</td><td>TCELL61:OUT_Q0</td></tr>
<tr><td>Q1EA0_GOTXMACDATA1</td><td>output</td><td>TCELL60:OUT_F1</td></tr>
<tr><td>Q1EA0_GOTXMACDATA2</td><td>output</td><td>TCELL60:OUT_Q2</td></tr>
<tr><td>Q1EA0_GOTXMACDATA3</td><td>output</td><td>TCELL60:OUT_F3</td></tr>
<tr><td>Q1EA0_GOTXMACDATA4</td><td>output</td><td>TCELL59:OUT_Q6</td></tr>
<tr><td>Q1EA0_GOTXMACDATA5</td><td>output</td><td>TCELL59:OUT_F6</td></tr>
<tr><td>Q1EA0_GOTXMACDATA6</td><td>output</td><td>TCELL60:OUT_F5</td></tr>
<tr><td>Q1EA0_GOTXMACDATA7</td><td>output</td><td>TCELL60:OUT_F2</td></tr>
<tr><td>Q1EA0_GOTXMACERR</td><td>output</td><td>TCELL59:OUT_F1</td></tr>
<tr><td>Q1EA0_GOTXMACWR</td><td>output</td><td>TCELL60:OUT_Q5</td></tr>
<tr><td>Q1EA0_KIRSTN</td><td>input</td><td>TCELL78:IMUX_LSR1</td></tr>
<tr><td>Q1EA0_KIRXMACCLK</td><td>input</td><td>TCELL79:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA0_KIRXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_D5</td></tr>
<tr><td>Q1EA0_KIRXTXFECLK</td><td>input</td><td>TCELL75:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA0_KITXGMIILPBK</td><td>input</td><td>TCELL66:IMUX_D4</td></tr>
<tr><td>Q1EA0_KITXMACCLK</td><td>input</td><td>TCELL74:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA0_KITXMACCLKENEXT</td><td>input</td><td>TCELL65:IMUX_D7</td></tr>
<tr><td>Q1EA0_KOGBITEN</td><td>output</td><td>TCELL62:OUT_Q4</td></tr>
<tr><td>Q1EA0_KORXMACCLKEN</td><td>output</td><td>TCELL63:OUT_F4</td></tr>
<tr><td>Q1EA1_CIRXFULL</td><td>input</td><td>TCELL64:IMUX_B2</td></tr>
<tr><td>Q1EA1_CIRXIGNOREPKT</td><td>input</td><td>TCELL69:IMUX_D7</td></tr>
<tr><td>Q1EA1_CITXDATA0</td><td>input</td><td>TCELL61:IMUX_C4</td></tr>
<tr><td>Q1EA1_CITXDATA1</td><td>input</td><td>TCELL61:IMUX_C3</td></tr>
<tr><td>Q1EA1_CITXDATA10</td><td>input</td><td>TCELL61:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXDATA11</td><td>input</td><td>TCELL60:IMUX_A5</td></tr>
<tr><td>Q1EA1_CITXDATA12</td><td>input</td><td>TCELL60:IMUX_A4</td></tr>
<tr><td>Q1EA1_CITXDATA13</td><td>input</td><td>TCELL60:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXDATA14</td><td>input</td><td>TCELL60:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXDATA15</td><td>input</td><td>TCELL60:IMUX_A1</td></tr>
<tr><td>Q1EA1_CITXDATA2</td><td>input</td><td>TCELL61:IMUX_C2</td></tr>
<tr><td>Q1EA1_CITXDATA3</td><td>input</td><td>TCELL61:IMUX_C1</td></tr>
<tr><td>Q1EA1_CITXDATA4</td><td>input</td><td>TCELL61:IMUX_C0</td></tr>
<tr><td>Q1EA1_CITXDATA5</td><td>input</td><td>TCELL61:IMUX_D5</td></tr>
<tr><td>Q1EA1_CITXDATA6</td><td>input</td><td>TCELL61:IMUX_D4</td></tr>
<tr><td>Q1EA1_CITXDATA7</td><td>input</td><td>TCELL61:IMUX_D3</td></tr>
<tr><td>Q1EA1_CITXDATA8</td><td>input</td><td>TCELL61:IMUX_D2</td></tr>
<tr><td>Q1EA1_CITXDATA9</td><td>input</td><td>TCELL61:IMUX_D1</td></tr>
<tr><td>Q1EA1_CITXDATAAVAIL</td><td>input</td><td>TCELL63:IMUX_D2</td></tr>
<tr><td>Q1EA1_CITXEMPTY</td><td>input</td><td>TCELL62:IMUX_A1</td></tr>
<tr><td>Q1EA1_CITXEOF</td><td>input</td><td>TCELL59:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXFIFOCTRL</td><td>input</td><td>TCELL63:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXFORCEERR</td><td>input</td><td>TCELL64:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXLASTBYTEVLD</td><td>input</td><td>TCELL60:IMUX_D0</td></tr>
<tr><td>Q1EA1_CITXPAUSREQ</td><td>input</td><td>TCELL63:IMUX_A0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM0</td><td>input</td><td>TCELL63:IMUX_C3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM1</td><td>input</td><td>TCELL63:IMUX_C1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM10</td><td>input</td><td>TCELL63:IMUX_B1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM11</td><td>input</td><td>TCELL62:IMUX_A2</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM12</td><td>input</td><td>TCELL63:IMUX_D5</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM13</td><td>input</td><td>TCELL63:IMUX_B0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM14</td><td>input</td><td>TCELL62:IMUX_A4</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM15</td><td>input</td><td>TCELL63:IMUX_C0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM2</td><td>input</td><td>TCELL63:IMUX_D4</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM3</td><td>input</td><td>TCELL62:IMUX_B0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM4</td><td>input</td><td>TCELL62:IMUX_A3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM5</td><td>input</td><td>TCELL62:IMUX_C5</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM6</td><td>input</td><td>TCELL62:IMUX_B1</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM7</td><td>input</td><td>TCELL63:IMUX_D3</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM8</td><td>input</td><td>TCELL62:IMUX_A0</td></tr>
<tr><td>Q1EA1_CITXPAUSTIM9</td><td>input</td><td>TCELL62:IMUX_B5</td></tr>
<tr><td>Q1EA1_CORXDATA0</td><td>output</td><td>TCELL72:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXDATA1</td><td>output</td><td>TCELL72:OUT_F2</td></tr>
<tr><td>Q1EA1_CORXDATA10</td><td>output</td><td>TCELL73:OUT_Q7</td></tr>
<tr><td>Q1EA1_CORXDATA11</td><td>output</td><td>TCELL73:OUT_Q5</td></tr>
<tr><td>Q1EA1_CORXDATA12</td><td>output</td><td>TCELL72:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA13</td><td>output</td><td>TCELL73:OUT_F4</td></tr>
<tr><td>Q1EA1_CORXDATA14</td><td>output</td><td>TCELL73:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA15</td><td>output</td><td>TCELL73:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXDATA2</td><td>output</td><td>TCELL71:OUT_F1</td></tr>
<tr><td>Q1EA1_CORXDATA3</td><td>output</td><td>TCELL71:OUT_Q5</td></tr>
<tr><td>Q1EA1_CORXDATA4</td><td>output</td><td>TCELL71:OUT_F6</td></tr>
<tr><td>Q1EA1_CORXDATA5</td><td>output</td><td>TCELL72:OUT_Q6</td></tr>
<tr><td>Q1EA1_CORXDATA6</td><td>output</td><td>TCELL72:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXDATA7</td><td>output</td><td>TCELL71:OUT_F7</td></tr>
<tr><td>Q1EA1_CORXDATA8</td><td>output</td><td>TCELL71:OUT_Q7</td></tr>
<tr><td>Q1EA1_CORXDATA9</td><td>output</td><td>TCELL72:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXEOF</td><td>output</td><td>TCELL72:OUT_Q2</td></tr>
<tr><td>Q1EA1_CORXERROR</td><td>output</td><td>TCELL71:OUT_Q6</td></tr>
<tr><td>Q1EA1_CORXFIFOFULLERROR</td><td>output</td><td>TCELL71:OUT_F0</td></tr>
<tr><td>Q1EA1_CORXLASTBYTEVLD</td><td>output</td><td>TCELL62:OUT_Q1</td></tr>
<tr><td>Q1EA1_CORXSTATEN</td><td>output</td><td>TCELL68:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXSTATVEC0</td><td>output</td><td>TCELL70:OUT_F5</td></tr>
<tr><td>Q1EA1_CORXSTATVEC1</td><td>output</td><td>TCELL70:OUT_F0</td></tr>
<tr><td>Q1EA1_CORXSTATVEC2</td><td>output</td><td>TCELL70:OUT_Q3</td></tr>
<tr><td>Q1EA1_CORXSTATVEC3</td><td>output</td><td>TCELL69:OUT_F2</td></tr>
<tr><td>Q1EA1_CORXSTATVEC4</td><td>output</td><td>TCELL69:OUT_F1</td></tr>
<tr><td>Q1EA1_CORXSTATVEC5</td><td>output</td><td>TCELL70:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXSTATVEC6</td><td>output</td><td>TCELL71:OUT_Q2</td></tr>
<tr><td>Q1EA1_CORXSTATVEC7</td><td>output</td><td>TCELL71:OUT_Q0</td></tr>
<tr><td>Q1EA1_CORXWRITE</td><td>output</td><td>TCELL71:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXDISCFRM</td><td>output</td><td>TCELL57:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXDONE</td><td>output</td><td>TCELL58:OUT_Q2</td></tr>
<tr><td>Q1EA1_COTXREAD</td><td>output</td><td>TCELL57:OUT_F0</td></tr>
<tr><td>Q1EA1_COTXSTATEN</td><td>output</td><td>TCELL58:OUT_Q0</td></tr>
<tr><td>Q1EA1_COTXSTATVEC0</td><td>output</td><td>TCELL58:OUT_F5</td></tr>
<tr><td>Q1EA1_COTXSTATVEC1</td><td>output</td><td>TCELL58:OUT_Q6</td></tr>
<tr><td>Q1EA1_COTXSTATVEC2</td><td>output</td><td>TCELL58:OUT_F0</td></tr>
<tr><td>Q1EA1_COTXSTATVEC3</td><td>output</td><td>TCELL58:OUT_F3</td></tr>
<tr><td>Q1EA1_COTXSTATVEC4</td><td>output</td><td>TCELL59:OUT_Q1</td></tr>
<tr><td>Q1EA1_COTXSTATVEC5</td><td>output</td><td>TCELL58:OUT_F4</td></tr>
<tr><td>Q1EA1_COTXSTATVEC6</td><td>output</td><td>TCELL59:OUT_Q2</td></tr>
<tr><td>Q1EA1_COTXSTATVEC7</td><td>output</td><td>TCELL58:OUT_Q7</td></tr>
<tr><td>Q1EA1_GIIPGSHRINK</td><td>input</td><td>TCELL68:IMUX_A5</td></tr>
<tr><td>Q1EA1_GINONPADRXDV</td><td>input</td><td>TCELL69:IMUX_D5</td></tr>
<tr><td>Q1EA1_GISYNCCOL</td><td>input</td><td>TCELL64:IMUX_B5</td></tr>
<tr><td>Q1EA1_GISYNCCRS</td><td>input</td><td>TCELL64:IMUX_A0</td></tr>
<tr><td>Q1EA1_GISYNCNIBDRIB</td><td>input</td><td>TCELL68:IMUX_B3</td></tr>
<tr><td>Q1EA1_GISYNCRXD0</td><td>input</td><td>TCELL69:IMUX_D3</td></tr>
<tr><td>Q1EA1_GISYNCRXD1</td><td>input</td><td>TCELL69:IMUX_C4</td></tr>
<tr><td>Q1EA1_GISYNCRXD2</td><td>input</td><td>TCELL69:IMUX_D4</td></tr>
<tr><td>Q1EA1_GISYNCRXD3</td><td>input</td><td>TCELL68:IMUX_B2</td></tr>
<tr><td>Q1EA1_GISYNCRXD4</td><td>input</td><td>TCELL69:IMUX_C6</td></tr>
<tr><td>Q1EA1_GISYNCRXD5</td><td>input</td><td>TCELL69:IMUX_B4</td></tr>
<tr><td>Q1EA1_GISYNCRXD6</td><td>input</td><td>TCELL69:IMUX_B3</td></tr>
<tr><td>Q1EA1_GISYNCRXD7</td><td>input</td><td>TCELL69:IMUX_C2</td></tr>
<tr><td>Q1EA1_GISYNCRXDV</td><td>input</td><td>TCELL68:IMUX_A6</td></tr>
<tr><td>Q1EA1_GISYNCRXER</td><td>input</td><td>TCELL69:IMUX_A2</td></tr>
<tr><td>Q1EA1_GODISCARDFCS</td><td>output</td><td>TCELL61:OUT_Q5</td></tr>
<tr><td>Q1EA1_GOTXMACDATA0</td><td>output</td><td>TCELL59:OUT_F5</td></tr>
<tr><td>Q1EA1_GOTXMACDATA1</td><td>output</td><td>TCELL61:OUT_Q2</td></tr>
<tr><td>Q1EA1_GOTXMACDATA2</td><td>output</td><td>TCELL59:OUT_F4</td></tr>
<tr><td>Q1EA1_GOTXMACDATA3</td><td>output</td><td>TCELL60:OUT_Q0</td></tr>
<tr><td>Q1EA1_GOTXMACDATA4</td><td>output</td><td>TCELL59:OUT_F2</td></tr>
<tr><td>Q1EA1_GOTXMACDATA5</td><td>output</td><td>TCELL60:OUT_Q1</td></tr>
<tr><td>Q1EA1_GOTXMACDATA6</td><td>output</td><td>TCELL58:OUT_F7</td></tr>
<tr><td>Q1EA1_GOTXMACDATA7</td><td>output</td><td>TCELL59:OUT_F0</td></tr>
<tr><td>Q1EA1_GOTXMACERR</td><td>output</td><td>TCELL58:OUT_Q4</td></tr>
<tr><td>Q1EA1_GOTXMACWR</td><td>output</td><td>TCELL59:OUT_F3</td></tr>
<tr><td>Q1EA1_KIRSTN</td><td>input</td><td>TCELL79:IMUX_LSR1</td></tr>
<tr><td>Q1EA1_KIRXMACCLK</td><td>input</td><td>TCELL79:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA1_KIRXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_D6</td></tr>
<tr><td>Q1EA1_KIRXTXFECLK</td><td>input</td><td>TCELL77:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA1_KITXGMIILPBK</td><td>input</td><td>TCELL66:IMUX_D3</td></tr>
<tr><td>Q1EA1_KITXMACCLK</td><td>input</td><td>TCELL78:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA1_KITXMACCLKENEXT</td><td>input</td><td>TCELL65:IMUX_A4</td></tr>
<tr><td>Q1EA1_KOGBITEN</td><td>output</td><td>TCELL61:OUT_F4</td></tr>
<tr><td>Q1EA1_KORXMACCLKEN</td><td>output</td><td>TCELL62:OUT_Q0</td></tr>
<tr><td>Q1EA2_CIRXFULL</td><td>input</td><td>TCELL68:IMUX_D7</td></tr>
<tr><td>Q1EA2_CIRXIGNOREPKT</td><td>input</td><td>TCELL69:IMUX_D6</td></tr>
<tr><td>Q1EA2_CITXDATA0</td><td>input</td><td>TCELL63:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXDATA1</td><td>input</td><td>TCELL63:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXDATA10</td><td>input</td><td>TCELL62:IMUX_C3</td></tr>
<tr><td>Q1EA2_CITXDATA11</td><td>input</td><td>TCELL62:IMUX_D5</td></tr>
<tr><td>Q1EA2_CITXDATA12</td><td>input</td><td>TCELL60:IMUX_A0</td></tr>
<tr><td>Q1EA2_CITXDATA13</td><td>input</td><td>TCELL62:IMUX_D3</td></tr>
<tr><td>Q1EA2_CITXDATA14</td><td>input</td><td>TCELL62:IMUX_C0</td></tr>
<tr><td>Q1EA2_CITXDATA15</td><td>input</td><td>TCELL62:IMUX_C2</td></tr>
<tr><td>Q1EA2_CITXDATA2</td><td>input</td><td>TCELL63:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXDATA3</td><td>input</td><td>TCELL63:IMUX_B4</td></tr>
<tr><td>Q1EA2_CITXDATA4</td><td>input</td><td>TCELL63:IMUX_C5</td></tr>
<tr><td>Q1EA2_CITXDATA5</td><td>input</td><td>TCELL62:IMUX_A5</td></tr>
<tr><td>Q1EA2_CITXDATA6</td><td>input</td><td>TCELL63:IMUX_D0</td></tr>
<tr><td>Q1EA2_CITXDATA7</td><td>input</td><td>TCELL62:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXDATA8</td><td>input</td><td>TCELL63:IMUX_D1</td></tr>
<tr><td>Q1EA2_CITXDATA9</td><td>input</td><td>TCELL62:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXDATAAVAIL</td><td>input</td><td>TCELL62:IMUX_D4</td></tr>
<tr><td>Q1EA2_CITXEMPTY</td><td>input</td><td>TCELL65:IMUX_B7</td></tr>
<tr><td>Q1EA2_CITXEOF</td><td>input</td><td>TCELL62:IMUX_C1</td></tr>
<tr><td>Q1EA2_CITXFIFOCTRL</td><td>input</td><td>TCELL66:IMUX_B7</td></tr>
<tr><td>Q1EA2_CITXFORCEERR</td><td>input</td><td>TCELL66:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXLASTBYTEVLD</td><td>input</td><td>TCELL62:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXPAUSREQ</td><td>input</td><td>TCELL65:IMUX_A3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM0</td><td>input</td><td>TCELL66:IMUX_A7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM1</td><td>input</td><td>TCELL67:IMUX_D2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM10</td><td>input</td><td>TCELL67:IMUX_C4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM11</td><td>input</td><td>TCELL67:IMUX_D7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM12</td><td>input</td><td>TCELL67:IMUX_C2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM13</td><td>input</td><td>TCELL67:IMUX_C7</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM14</td><td>input</td><td>TCELL67:IMUX_B4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM15</td><td>input</td><td>TCELL67:IMUX_D5</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM2</td><td>input</td><td>TCELL67:IMUX_C6</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM3</td><td>input</td><td>TCELL67:IMUX_D4</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM4</td><td>input</td><td>TCELL67:IMUX_B3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM5</td><td>input</td><td>TCELL67:IMUX_C5</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM6</td><td>input</td><td>TCELL67:IMUX_B2</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM7</td><td>input</td><td>TCELL67:IMUX_D6</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM8</td><td>input</td><td>TCELL67:IMUX_D3</td></tr>
<tr><td>Q1EA2_CITXPAUSTIM9</td><td>input</td><td>TCELL67:IMUX_C3</td></tr>
<tr><td>Q1EA2_CORXDATA0</td><td>output</td><td>TCELL72:OUT_Q7</td></tr>
<tr><td>Q1EA2_CORXDATA1</td><td>output</td><td>TCELL72:OUT_F6</td></tr>
<tr><td>Q1EA2_CORXDATA10</td><td>output</td><td>TCELL71:OUT_Q4</td></tr>
<tr><td>Q1EA2_CORXDATA11</td><td>output</td><td>TCELL71:OUT_F2</td></tr>
<tr><td>Q1EA2_CORXDATA12</td><td>output</td><td>TCELL73:OUT_F0</td></tr>
<tr><td>Q1EA2_CORXDATA13</td><td>output</td><td>TCELL74:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXDATA14</td><td>output</td><td>TCELL73:OUT_F6</td></tr>
<tr><td>Q1EA2_CORXDATA15</td><td>output</td><td>TCELL73:OUT_F5</td></tr>
<tr><td>Q1EA2_CORXDATA2</td><td>output</td><td>TCELL72:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXDATA3</td><td>output</td><td>TCELL71:OUT_F4</td></tr>
<tr><td>Q1EA2_CORXDATA4</td><td>output</td><td>TCELL72:OUT_F5</td></tr>
<tr><td>Q1EA2_CORXDATA5</td><td>output</td><td>TCELL72:OUT_F0</td></tr>
<tr><td>Q1EA2_CORXDATA6</td><td>output</td><td>TCELL72:OUT_Q4</td></tr>
<tr><td>Q1EA2_CORXDATA7</td><td>output</td><td>TCELL73:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXDATA8</td><td>output</td><td>TCELL73:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXDATA9</td><td>output</td><td>TCELL73:OUT_Q6</td></tr>
<tr><td>Q1EA2_CORXEOF</td><td>output</td><td>TCELL70:OUT_F2</td></tr>
<tr><td>Q1EA2_CORXERROR</td><td>output</td><td>TCELL70:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXFIFOFULLERROR</td><td>output</td><td>TCELL70:OUT_F4</td></tr>
<tr><td>Q1EA2_CORXLASTBYTEVLD</td><td>output</td><td>TCELL62:OUT_F7</td></tr>
<tr><td>Q1EA2_CORXSTATEN</td><td>output</td><td>TCELL69:OUT_Q0</td></tr>
<tr><td>Q1EA2_CORXSTATVEC0</td><td>output</td><td>TCELL70:OUT_Q1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC1</td><td>output</td><td>TCELL70:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC2</td><td>output</td><td>TCELL71:OUT_F3</td></tr>
<tr><td>Q1EA2_CORXSTATVEC3</td><td>output</td><td>TCELL72:OUT_F1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC4</td><td>output</td><td>TCELL72:OUT_Q5</td></tr>
<tr><td>Q1EA2_CORXSTATVEC5</td><td>output</td><td>TCELL71:OUT_Q3</td></tr>
<tr><td>Q1EA2_CORXSTATVEC6</td><td>output</td><td>TCELL71:OUT_Q1</td></tr>
<tr><td>Q1EA2_CORXSTATVEC7</td><td>output</td><td>TCELL70:OUT_Q2</td></tr>
<tr><td>Q1EA2_CORXWRITE</td><td>output</td><td>TCELL70:OUT_Q5</td></tr>
<tr><td>Q1EA2_COTXDISCFRM</td><td>output</td><td>TCELL62:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXDONE</td><td>output</td><td>TCELL63:OUT_F2</td></tr>
<tr><td>Q1EA2_COTXREAD</td><td>output</td><td>TCELL61:OUT_Q7</td></tr>
<tr><td>Q1EA2_COTXSTATEN</td><td>output</td><td>TCELL63:OUT_F0</td></tr>
<tr><td>Q1EA2_COTXSTATVEC0</td><td>output</td><td>TCELL64:OUT_F0</td></tr>
<tr><td>Q1EA2_COTXSTATVEC1</td><td>output</td><td>TCELL64:OUT_Q5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC2</td><td>output</td><td>TCELL64:OUT_Q3</td></tr>
<tr><td>Q1EA2_COTXSTATVEC3</td><td>output</td><td>TCELL63:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC4</td><td>output</td><td>TCELL64:OUT_Q2</td></tr>
<tr><td>Q1EA2_COTXSTATVEC5</td><td>output</td><td>TCELL64:OUT_F5</td></tr>
<tr><td>Q1EA2_COTXSTATVEC6</td><td>output</td><td>TCELL63:OUT_Q6</td></tr>
<tr><td>Q1EA2_COTXSTATVEC7</td><td>output</td><td>TCELL64:OUT_F2</td></tr>
<tr><td>Q1EA2_GIIPGSHRINK</td><td>input</td><td>TCELL68:IMUX_B4</td></tr>
<tr><td>Q1EA2_GINONPADRXDV</td><td>input</td><td>TCELL70:IMUX_D2</td></tr>
<tr><td>Q1EA2_GISYNCCOL</td><td>input</td><td>TCELL67:IMUX_B6</td></tr>
<tr><td>Q1EA2_GISYNCCRS</td><td>input</td><td>TCELL67:IMUX_B5</td></tr>
<tr><td>Q1EA2_GISYNCNIBDRIB</td><td>input</td><td>TCELL69:IMUX_C5</td></tr>
<tr><td>Q1EA2_GISYNCRXD0</td><td>input</td><td>TCELL69:IMUX_C7</td></tr>
<tr><td>Q1EA2_GISYNCRXD1</td><td>input</td><td>TCELL69:IMUX_B7</td></tr>
<tr><td>Q1EA2_GISYNCRXD2</td><td>input</td><td>TCELL68:IMUX_A3</td></tr>
<tr><td>Q1EA2_GISYNCRXD3</td><td>input</td><td>TCELL68:IMUX_A4</td></tr>
<tr><td>Q1EA2_GISYNCRXD4</td><td>input</td><td>TCELL68:IMUX_A2</td></tr>
<tr><td>Q1EA2_GISYNCRXD5</td><td>input</td><td>TCELL68:IMUX_B7</td></tr>
<tr><td>Q1EA2_GISYNCRXD6</td><td>input</td><td>TCELL68:IMUX_B5</td></tr>
<tr><td>Q1EA2_GISYNCRXD7</td><td>input</td><td>TCELL68:IMUX_B6</td></tr>
<tr><td>Q1EA2_GISYNCRXDV</td><td>input</td><td>TCELL69:IMUX_A4</td></tr>
<tr><td>Q1EA2_GISYNCRXER</td><td>input</td><td>TCELL69:IMUX_B6</td></tr>
<tr><td>Q1EA2_GODISCARDFCS</td><td>output</td><td>TCELL67:OUT_Q3</td></tr>
<tr><td>Q1EA2_GOTXMACDATA0</td><td>output</td><td>TCELL60:OUT_F4</td></tr>
<tr><td>Q1EA2_GOTXMACDATA1</td><td>output</td><td>TCELL60:OUT_Q3</td></tr>
<tr><td>Q1EA2_GOTXMACDATA2</td><td>output</td><td>TCELL60:OUT_Q4</td></tr>
<tr><td>Q1EA2_GOTXMACDATA3</td><td>output</td><td>TCELL59:OUT_F7</td></tr>
<tr><td>Q1EA2_GOTXMACDATA4</td><td>output</td><td>TCELL63:OUT_Q5</td></tr>
<tr><td>Q1EA2_GOTXMACDATA5</td><td>output</td><td>TCELL63:OUT_F7</td></tr>
<tr><td>Q1EA2_GOTXMACDATA6</td><td>output</td><td>TCELL64:OUT_F1</td></tr>
<tr><td>Q1EA2_GOTXMACDATA7</td><td>output</td><td>TCELL60:OUT_Q6</td></tr>
<tr><td>Q1EA2_GOTXMACERR</td><td>output</td><td>TCELL60:OUT_Q7</td></tr>
<tr><td>Q1EA2_GOTXMACWR</td><td>output</td><td>TCELL60:OUT_F0</td></tr>
<tr><td>Q1EA2_KIRSTN</td><td>input</td><td>TCELL79:IMUX_LSR0</td></tr>
<tr><td>Q1EA2_KIRXMACCLK</td><td>input</td><td>TCELL80:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA2_KIRXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_A5</td></tr>
<tr><td>Q1EA2_KIRXTXFECLK</td><td>input</td><td>TCELL77:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA2_KITXGMIILPBK</td><td>input</td><td>TCELL67:IMUX_A2</td></tr>
<tr><td>Q1EA2_KITXMACCLK</td><td>input</td><td>TCELL78:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA2_KITXMACCLKENEXT</td><td>input</td><td>TCELL67:IMUX_B7</td></tr>
<tr><td>Q1EA2_KOGBITEN</td><td>output</td><td>TCELL62:OUT_Q3</td></tr>
<tr><td>Q1EA2_KORXMACCLKEN</td><td>output</td><td>TCELL61:OUT_F0</td></tr>
<tr><td>Q1EA3_CIRXFULL</td><td>input</td><td>TCELL67:IMUX_A6</td></tr>
<tr><td>Q1EA3_CIRXIGNOREPKT</td><td>input</td><td>TCELL68:IMUX_C2</td></tr>
<tr><td>Q1EA3_CITXDATA0</td><td>input</td><td>TCELL60:IMUX_B5</td></tr>
<tr><td>Q1EA3_CITXDATA1</td><td>input</td><td>TCELL60:IMUX_B4</td></tr>
<tr><td>Q1EA3_CITXDATA10</td><td>input</td><td>TCELL60:IMUX_C1</td></tr>
<tr><td>Q1EA3_CITXDATA11</td><td>input</td><td>TCELL60:IMUX_C0</td></tr>
<tr><td>Q1EA3_CITXDATA12</td><td>input</td><td>TCELL60:IMUX_D5</td></tr>
<tr><td>Q1EA3_CITXDATA13</td><td>input</td><td>TCELL60:IMUX_D4</td></tr>
<tr><td>Q1EA3_CITXDATA14</td><td>input</td><td>TCELL60:IMUX_D3</td></tr>
<tr><td>Q1EA3_CITXDATA15</td><td>input</td><td>TCELL60:IMUX_D2</td></tr>
<tr><td>Q1EA3_CITXDATA2</td><td>input</td><td>TCELL60:IMUX_B2</td></tr>
<tr><td>Q1EA3_CITXDATA3</td><td>input</td><td>TCELL60:IMUX_B3</td></tr>
<tr><td>Q1EA3_CITXDATA4</td><td>input</td><td>TCELL60:IMUX_B1</td></tr>
<tr><td>Q1EA3_CITXDATA5</td><td>input</td><td>TCELL60:IMUX_B0</td></tr>
<tr><td>Q1EA3_CITXDATA6</td><td>input</td><td>TCELL60:IMUX_C5</td></tr>
<tr><td>Q1EA3_CITXDATA7</td><td>input</td><td>TCELL60:IMUX_C4</td></tr>
<tr><td>Q1EA3_CITXDATA8</td><td>input</td><td>TCELL60:IMUX_C3</td></tr>
<tr><td>Q1EA3_CITXDATA9</td><td>input</td><td>TCELL60:IMUX_C2</td></tr>
<tr><td>Q1EA3_CITXDATAAVAIL</td><td>input</td><td>TCELL64:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXEMPTY</td><td>input</td><td>TCELL64:IMUX_A3</td></tr>
<tr><td>Q1EA3_CITXEOF</td><td>input</td><td>TCELL59:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXFIFOCTRL</td><td>input</td><td>TCELL65:IMUX_A2</td></tr>
<tr><td>Q1EA3_CITXFORCEERR</td><td>input</td><td>TCELL65:IMUX_C7</td></tr>
<tr><td>Q1EA3_CITXLASTBYTEVLD</td><td>input</td><td>TCELL59:IMUX_A5</td></tr>
<tr><td>Q1EA3_CITXPAUSREQ</td><td>input</td><td>TCELL64:IMUX_A4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM0</td><td>input</td><td>TCELL65:IMUX_B6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM1</td><td>input</td><td>TCELL65:IMUX_B4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM10</td><td>input</td><td>TCELL65:IMUX_D6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM11</td><td>input</td><td>TCELL65:IMUX_B3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM12</td><td>input</td><td>TCELL65:IMUX_D3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM13</td><td>input</td><td>TCELL64:IMUX_A5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM14</td><td>input</td><td>TCELL65:IMUX_C6</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM15</td><td>input</td><td>TCELL65:IMUX_B2</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM2</td><td>input</td><td>TCELL65:IMUX_C4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM3</td><td>input</td><td>TCELL65:IMUX_B5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM4</td><td>input</td><td>TCELL65:IMUX_D5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM5</td><td>input</td><td>TCELL65:IMUX_D4</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM6</td><td>input</td><td>TCELL65:IMUX_D2</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM7</td><td>input</td><td>TCELL65:IMUX_C3</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM8</td><td>input</td><td>TCELL65:IMUX_C5</td></tr>
<tr><td>Q1EA3_CITXPAUSTIM9</td><td>input</td><td>TCELL65:IMUX_C2</td></tr>
<tr><td>Q1EA3_CORXDATA0</td><td>output</td><td>TCELL68:OUT_F0</td></tr>
<tr><td>Q1EA3_CORXDATA1</td><td>output</td><td>TCELL68:OUT_Q1</td></tr>
<tr><td>Q1EA3_CORXDATA10</td><td>output</td><td>TCELL69:OUT_Q7</td></tr>
<tr><td>Q1EA3_CORXDATA11</td><td>output</td><td>TCELL69:OUT_F3</td></tr>
<tr><td>Q1EA3_CORXDATA12</td><td>output</td><td>TCELL69:OUT_Q1</td></tr>
<tr><td>Q1EA3_CORXDATA13</td><td>output</td><td>TCELL69:OUT_F5</td></tr>
<tr><td>Q1EA3_CORXDATA14</td><td>output</td><td>TCELL69:OUT_Q5</td></tr>
<tr><td>Q1EA3_CORXDATA15</td><td>output</td><td>TCELL68:OUT_F5</td></tr>
<tr><td>Q1EA3_CORXDATA2</td><td>output</td><td>TCELL68:OUT_F2</td></tr>
<tr><td>Q1EA3_CORXDATA3</td><td>output</td><td>TCELL68:OUT_Q6</td></tr>
<tr><td>Q1EA3_CORXDATA4</td><td>output</td><td>TCELL68:OUT_Q2</td></tr>
<tr><td>Q1EA3_CORXDATA5</td><td>output</td><td>TCELL68:OUT_Q7</td></tr>
<tr><td>Q1EA3_CORXDATA6</td><td>output</td><td>TCELL68:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXDATA7</td><td>output</td><td>TCELL68:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXDATA8</td><td>output</td><td>TCELL69:OUT_F0</td></tr>
<tr><td>Q1EA3_CORXDATA9</td><td>output</td><td>TCELL68:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXEOF</td><td>output</td><td>TCELL67:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXERROR</td><td>output</td><td>TCELL68:OUT_Q0</td></tr>
<tr><td>Q1EA3_CORXFIFOFULLERROR</td><td>output</td><td>TCELL67:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXLASTBYTEVLD</td><td>output</td><td>TCELL62:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXSTATEN</td><td>output</td><td>TCELL67:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXSTATVEC0</td><td>output</td><td>TCELL69:OUT_F7</td></tr>
<tr><td>Q1EA3_CORXSTATVEC1</td><td>output</td><td>TCELL69:OUT_F4</td></tr>
<tr><td>Q1EA3_CORXSTATVEC2</td><td>output</td><td>TCELL69:OUT_Q6</td></tr>
<tr><td>Q1EA3_CORXSTATVEC3</td><td>output</td><td>TCELL68:OUT_F1</td></tr>
<tr><td>Q1EA3_CORXSTATVEC4</td><td>output</td><td>TCELL69:OUT_Q4</td></tr>
<tr><td>Q1EA3_CORXSTATVEC5</td><td>output</td><td>TCELL69:OUT_F6</td></tr>
<tr><td>Q1EA3_CORXSTATVEC6</td><td>output</td><td>TCELL69:OUT_Q3</td></tr>
<tr><td>Q1EA3_CORXSTATVEC7</td><td>output</td><td>TCELL68:OUT_Q5</td></tr>
<tr><td>Q1EA3_CORXWRITE</td><td>output</td><td>TCELL67:OUT_F3</td></tr>
<tr><td>Q1EA3_COTXDISCFRM</td><td>output</td><td>TCELL61:OUT_Q3</td></tr>
<tr><td>Q1EA3_COTXDONE</td><td>output</td><td>TCELL60:OUT_F7</td></tr>
<tr><td>Q1EA3_COTXREAD</td><td>output</td><td>TCELL57:OUT_Q7</td></tr>
<tr><td>Q1EA3_COTXSTATEN</td><td>output</td><td>TCELL61:OUT_F2</td></tr>
<tr><td>Q1EA3_COTXSTATVEC0</td><td>output</td><td>TCELL62:OUT_F2</td></tr>
<tr><td>Q1EA3_COTXSTATVEC1</td><td>output</td><td>TCELL62:OUT_Q5</td></tr>
<tr><td>Q1EA3_COTXSTATVEC2</td><td>output</td><td>TCELL63:OUT_Q4</td></tr>
<tr><td>Q1EA3_COTXSTATVEC3</td><td>output</td><td>TCELL62:OUT_F1</td></tr>
<tr><td>Q1EA3_COTXSTATVEC4</td><td>output</td><td>TCELL62:OUT_Q6</td></tr>
<tr><td>Q1EA3_COTXSTATVEC5</td><td>output</td><td>TCELL61:OUT_F7</td></tr>
<tr><td>Q1EA3_COTXSTATVEC6</td><td>output</td><td>TCELL62:OUT_F0</td></tr>
<tr><td>Q1EA3_COTXSTATVEC7</td><td>output</td><td>TCELL61:OUT_F6</td></tr>
<tr><td>Q1EA3_GIIPGSHRINK</td><td>input</td><td>TCELL68:IMUX_D5</td></tr>
<tr><td>Q1EA3_GINONPADRXDV</td><td>input</td><td>TCELL68:IMUX_C6</td></tr>
<tr><td>Q1EA3_GISYNCCOL</td><td>input</td><td>TCELL65:IMUX_A6</td></tr>
<tr><td>Q1EA3_GISYNCCRS</td><td>input</td><td>TCELL65:IMUX_A7</td></tr>
<tr><td>Q1EA3_GISYNCNIBDRIB</td><td>input</td><td>TCELL68:IMUX_C5</td></tr>
<tr><td>Q1EA3_GISYNCRXD0</td><td>input</td><td>TCELL68:IMUX_C7</td></tr>
<tr><td>Q1EA3_GISYNCRXD1</td><td>input</td><td>TCELL68:IMUX_D6</td></tr>
<tr><td>Q1EA3_GISYNCRXD2</td><td>input</td><td>TCELL68:IMUX_D4</td></tr>
<tr><td>Q1EA3_GISYNCRXD3</td><td>input</td><td>TCELL67:IMUX_A3</td></tr>
<tr><td>Q1EA3_GISYNCRXD4</td><td>input</td><td>TCELL68:IMUX_D3</td></tr>
<tr><td>Q1EA3_GISYNCRXD5</td><td>input</td><td>TCELL67:IMUX_A4</td></tr>
<tr><td>Q1EA3_GISYNCRXD6</td><td>input</td><td>TCELL68:IMUX_D2</td></tr>
<tr><td>Q1EA3_GISYNCRXD7</td><td>input</td><td>TCELL67:IMUX_A7</td></tr>
<tr><td>Q1EA3_GISYNCRXDV</td><td>input</td><td>TCELL68:IMUX_C4</td></tr>
<tr><td>Q1EA3_GISYNCRXER</td><td>input</td><td>TCELL68:IMUX_C3</td></tr>
<tr><td>Q1EA3_GODISCARDFCS</td><td>output</td><td>TCELL59:OUT_Q5</td></tr>
<tr><td>Q1EA3_GOTXMACDATA0</td><td>output</td><td>TCELL61:OUT_F5</td></tr>
<tr><td>Q1EA3_GOTXMACDATA1</td><td>output</td><td>TCELL60:OUT_F6</td></tr>
<tr><td>Q1EA3_GOTXMACDATA2</td><td>output</td><td>TCELL59:OUT_Q3</td></tr>
<tr><td>Q1EA3_GOTXMACDATA3</td><td>output</td><td>TCELL61:OUT_F1</td></tr>
<tr><td>Q1EA3_GOTXMACDATA4</td><td>output</td><td>TCELL63:OUT_Q2</td></tr>
<tr><td>Q1EA3_GOTXMACDATA5</td><td>output</td><td>TCELL62:OUT_Q2</td></tr>
<tr><td>Q1EA3_GOTXMACDATA6</td><td>output</td><td>TCELL62:OUT_F3</td></tr>
<tr><td>Q1EA3_GOTXMACDATA7</td><td>output</td><td>TCELL63:OUT_Q0</td></tr>
<tr><td>Q1EA3_GOTXMACERR</td><td>output</td><td>TCELL61:OUT_Q1</td></tr>
<tr><td>Q1EA3_GOTXMACWR</td><td>output</td><td>TCELL57:OUT_F3</td></tr>
<tr><td>Q1EA3_KIRSTN</td><td>input</td><td>TCELL78:IMUX_LSR0</td></tr>
<tr><td>Q1EA3_KIRXMACCLK</td><td>input</td><td>TCELL80:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA3_KIRXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_A5</td></tr>
<tr><td>Q1EA3_KIRXTXFECLK</td><td>input</td><td>TCELL76:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1EA3_KITXGMIILPBK</td><td>input</td><td>TCELL66:IMUX_B2</td></tr>
<tr><td>Q1EA3_KITXMACCLK</td><td>input</td><td>TCELL75:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1EA3_KITXMACCLKENEXT</td><td>input</td><td>TCELL66:IMUX_D2</td></tr>
<tr><td>Q1EA3_KOGBITEN</td><td>output</td><td>TCELL62:OUT_Q7</td></tr>
<tr><td>Q1EA3_KORXMACCLKEN</td><td>output</td><td>TCELL59:OUT_Q7</td></tr>
<tr><td>Q1S_BAUDSUPPORT0</td><td>input</td><td>TCELL77:IMUX_A2</td></tr>
<tr><td>Q1S_BAUDSUPPORT1</td><td>input</td><td>TCELL78:IMUX_D3</td></tr>
<tr><td>Q1S_BAUDSUPPORT2</td><td>input</td><td>TCELL78:IMUX_D2</td></tr>
<tr><td>Q1S_BAUDSUPPORT3</td><td>input</td><td>TCELL78:IMUX_D5</td></tr>
<tr><td>Q1S_BAUDSUPPORT4</td><td>input</td><td>TCELL71:IMUX_A5</td></tr>
<tr><td>Q1S_BUFFDEQACKADVPTRN</td><td>output</td><td>TCELL80:OUT_F3</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR0</td><td>output</td><td>TCELL87:OUT_Q4</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR1</td><td>output</td><td>TCELL87:OUT_Q3</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR2</td><td>output</td><td>TCELL87:OUT_Q2</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR3</td><td>output</td><td>TCELL87:OUT_Q1</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR4</td><td>output</td><td>TCELL87:OUT_Q0</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR5</td><td>output</td><td>TCELL86:OUT_F7</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR6</td><td>output</td><td>TCELL92:OUT_F7</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR7</td><td>output</td><td>TCELL86:OUT_F6</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR8</td><td>output</td><td>TCELL86:OUT_F5</td></tr>
<tr><td>Q1S_DECRBUFCNTVECTOR9</td><td>output</td><td>TCELL86:OUT_F4</td></tr>
<tr><td>Q1S_ENABLETXFLOWCONTROLN</td><td>input</td><td>TCELL78:IMUX_A4</td></tr>
<tr><td>Q1S_FLOWFIFOACKON0</td><td>output</td><td>TCELL81:OUT_Q3</td></tr>
<tr><td>Q1S_FLOWFIFOACKON1</td><td>output</td><td>TCELL80:OUT_F4</td></tr>
<tr><td>Q1S_FLOWFIFOACKON2</td><td>output</td><td>TCELL80:OUT_F7</td></tr>
<tr><td>Q1S_FLOWFIFOACKON3</td><td>output</td><td>TCELL80:OUT_F1</td></tr>
<tr><td>Q1S_GEAR</td><td>input</td><td>TCELL80:IMUX_A6</td></tr>
<tr><td>Q1S_LNKCLK</td><td>input</td><td>TCELL83:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_LNKCLKDIV2</td><td>input</td><td>TCELL83:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_LNKCLKDIV2RSTN</td><td>output</td><td>TCELL89:OUT_F7</td></tr>
<tr><td>Q1S_LNKCLKRSTN</td><td>output</td><td>TCELL91:OUT_Q3</td></tr>
<tr><td>Q1S_LNKDIV2RSTN</td><td>input</td><td>TCELL83:IMUX_LSR0</td></tr>
<tr><td>Q1S_LNKMCERXACKN</td><td>input</td><td>TCELL79:IMUX_A4</td></tr>
<tr><td>Q1S_LNKMCERXREQN</td><td>output</td><td>TCELL77:OUT_F4</td></tr>
<tr><td>Q1S_LNKMCETXACKN</td><td>output</td><td>TCELL80:OUT_F5</td></tr>
<tr><td>Q1S_LNKMCETXREQN</td><td>input</td><td>TCELL80:IMUX_D6</td></tr>
<tr><td>Q1S_LNKRSTN</td><td>input</td><td>TCELL83:IMUX_LSR1</td></tr>
<tr><td>Q1S_LNKTOUTPUTPORTENABLE</td><td>output</td><td>TCELL80:OUT_Q1</td></tr>
<tr><td>Q1S_LOOPBACK0</td><td>input</td><td>TCELL79:IMUX_A7</td></tr>
<tr><td>Q1S_LOOPBACK1</td><td>input</td><td>TCELL80:IMUX_D3</td></tr>
<tr><td>Q1S_LOOPBACK2</td><td>input</td><td>TCELL80:IMUX_D4</td></tr>
<tr><td>Q1S_MASTERENABLE</td><td>output</td><td>TCELL83:OUT_Q2</td></tr>
<tr><td>Q1S_MGTA0</td><td>input</td><td>TCELL76:IMUX_A4</td></tr>
<tr><td>Q1S_MGTA1</td><td>input</td><td>TCELL76:IMUX_B4</td></tr>
<tr><td>Q1S_MGTA10</td><td>input</td><td>TCELL75:IMUX_A6</td></tr>
<tr><td>Q1S_MGTA11</td><td>input</td><td>TCELL76:IMUX_D2</td></tr>
<tr><td>Q1S_MGTA12</td><td>input</td><td>TCELL75:IMUX_A5</td></tr>
<tr><td>Q1S_MGTA13</td><td>input</td><td>TCELL76:IMUX_D4</td></tr>
<tr><td>Q1S_MGTA14</td><td>input</td><td>TCELL75:IMUX_B3</td></tr>
<tr><td>Q1S_MGTA15</td><td>input</td><td>TCELL75:IMUX_A4</td></tr>
<tr><td>Q1S_MGTA16</td><td>input</td><td>TCELL76:IMUX_D3</td></tr>
<tr><td>Q1S_MGTA17</td><td>input</td><td>TCELL75:IMUX_B4</td></tr>
<tr><td>Q1S_MGTA18</td><td>input</td><td>TCELL72:IMUX_B7</td></tr>
<tr><td>Q1S_MGTA19</td><td>input</td><td>TCELL77:IMUX_D7</td></tr>
<tr><td>Q1S_MGTA2</td><td>input</td><td>TCELL76:IMUX_A5</td></tr>
<tr><td>Q1S_MGTA20</td><td>input</td><td>TCELL77:IMUX_D3</td></tr>
<tr><td>Q1S_MGTA21</td><td>input</td><td>TCELL76:IMUX_A2</td></tr>
<tr><td>Q1S_MGTA3</td><td>input</td><td>TCELL76:IMUX_A3</td></tr>
<tr><td>Q1S_MGTA4</td><td>input</td><td>TCELL77:IMUX_D5</td></tr>
<tr><td>Q1S_MGTA5</td><td>input</td><td>TCELL77:IMUX_D4</td></tr>
<tr><td>Q1S_MGTA6</td><td>input</td><td>TCELL77:IMUX_D2</td></tr>
<tr><td>Q1S_MGTA7</td><td>input</td><td>TCELL76:IMUX_D5</td></tr>
<tr><td>Q1S_MGTA8</td><td>input</td><td>TCELL75:IMUX_A7</td></tr>
<tr><td>Q1S_MGTA9</td><td>input</td><td>TCELL76:IMUX_C4</td></tr>
<tr><td>Q1S_MGTCLK</td><td>input</td><td>TCELL82:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_MGTCLKRSTN</td><td>output</td><td>TCELL81:OUT_Q5</td></tr>
<tr><td>Q1S_MGTDI0</td><td>input</td><td>TCELL79:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI1</td><td>input</td><td>TCELL79:IMUX_B6</td></tr>
<tr><td>Q1S_MGTDI10</td><td>input</td><td>TCELL78:IMUX_C2</td></tr>
<tr><td>Q1S_MGTDI11</td><td>input</td><td>TCELL78:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI12</td><td>input</td><td>TCELL78:IMUX_A6</td></tr>
<tr><td>Q1S_MGTDI13</td><td>input</td><td>TCELL79:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI14</td><td>input</td><td>TCELL78:IMUX_A2</td></tr>
<tr><td>Q1S_MGTDI15</td><td>input</td><td>TCELL77:IMUX_A6</td></tr>
<tr><td>Q1S_MGTDI16</td><td>input</td><td>TCELL79:IMUX_D6</td></tr>
<tr><td>Q1S_MGTDI17</td><td>input</td><td>TCELL79:IMUX_D4</td></tr>
<tr><td>Q1S_MGTDI18</td><td>input</td><td>TCELL78:IMUX_A7</td></tr>
<tr><td>Q1S_MGTDI19</td><td>input</td><td>TCELL78:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI2</td><td>input</td><td>TCELL79:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI20</td><td>input</td><td>TCELL78:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI21</td><td>input</td><td>TCELL78:IMUX_C6</td></tr>
<tr><td>Q1S_MGTDI22</td><td>input</td><td>TCELL78:IMUX_B2</td></tr>
<tr><td>Q1S_MGTDI23</td><td>input</td><td>TCELL78:IMUX_C7</td></tr>
<tr><td>Q1S_MGTDI24</td><td>input</td><td>TCELL77:IMUX_B2</td></tr>
<tr><td>Q1S_MGTDI25</td><td>input</td><td>TCELL77:IMUX_B3</td></tr>
<tr><td>Q1S_MGTDI26</td><td>input</td><td>TCELL78:IMUX_D4</td></tr>
<tr><td>Q1S_MGTDI27</td><td>input</td><td>TCELL77:IMUX_A7</td></tr>
<tr><td>Q1S_MGTDI28</td><td>input</td><td>TCELL77:IMUX_B5</td></tr>
<tr><td>Q1S_MGTDI29</td><td>input</td><td>TCELL77:IMUX_B4</td></tr>
<tr><td>Q1S_MGTDI3</td><td>input</td><td>TCELL78:IMUX_C5</td></tr>
<tr><td>Q1S_MGTDI30</td><td>input</td><td>TCELL77:IMUX_B7</td></tr>
<tr><td>Q1S_MGTDI31</td><td>input</td><td>TCELL77:IMUX_B6</td></tr>
<tr><td>Q1S_MGTDI4</td><td>input</td><td>TCELL78:IMUX_C4</td></tr>
<tr><td>Q1S_MGTDI5</td><td>input</td><td>TCELL78:IMUX_D6</td></tr>
<tr><td>Q1S_MGTDI6</td><td>input</td><td>TCELL78:IMUX_C3</td></tr>
<tr><td>Q1S_MGTDI7</td><td>input</td><td>TCELL77:IMUX_A3</td></tr>
<tr><td>Q1S_MGTDI8</td><td>input</td><td>TCELL79:IMUX_B7</td></tr>
<tr><td>Q1S_MGTDI9</td><td>input</td><td>TCELL79:IMUX_A2</td></tr>
<tr><td>Q1S_MGTRDN</td><td>input</td><td>TCELL77:IMUX_C6</td></tr>
<tr><td>Q1S_MGTRSTN</td><td>input</td><td>TCELL82:IMUX_LSR0</td></tr>
<tr><td>Q1S_MGTWRN0</td><td>input</td><td>TCELL77:IMUX_C5</td></tr>
<tr><td>Q1S_MGTWRN1</td><td>input</td><td>TCELL77:IMUX_C4</td></tr>
<tr><td>Q1S_MGTWRN2</td><td>input</td><td>TCELL77:IMUX_D6</td></tr>
<tr><td>Q1S_MGTWRN3</td><td>input</td><td>TCELL76:IMUX_B5</td></tr>
<tr><td>Q1S_OLLMEFPTR0</td><td>input</td><td>TCELL78:IMUX_D7</td></tr>
<tr><td>Q1S_OLLMEFPTR1</td><td>input</td><td>TCELL79:IMUX_D7</td></tr>
<tr><td>Q1S_OLLMEFPTR10</td><td>input</td><td>TCELL78:IMUX_A3</td></tr>
<tr><td>Q1S_OLLMEFPTR11</td><td>input</td><td>TCELL79:IMUX_C7</td></tr>
<tr><td>Q1S_OLLMEFPTR12</td><td>input</td><td>TCELL79:IMUX_B2</td></tr>
<tr><td>Q1S_OLLMEFPTR13</td><td>input</td><td>TCELL79:IMUX_C4</td></tr>
<tr><td>Q1S_OLLMEFPTR14</td><td>input</td><td>TCELL79:IMUX_C3</td></tr>
<tr><td>Q1S_OLLMEFPTR15</td><td>input</td><td>TCELL78:IMUX_A5</td></tr>
<tr><td>Q1S_OLLMEFPTR2</td><td>input</td><td>TCELL79:IMUX_D5</td></tr>
<tr><td>Q1S_OLLMEFPTR3</td><td>input</td><td>TCELL79:IMUX_C5</td></tr>
<tr><td>Q1S_OLLMEFPTR4</td><td>input</td><td>TCELL79:IMUX_C2</td></tr>
<tr><td>Q1S_OLLMEFPTR5</td><td>input</td><td>TCELL79:IMUX_D2</td></tr>
<tr><td>Q1S_OLLMEFPTR6</td><td>input</td><td>TCELL78:IMUX_B7</td></tr>
<tr><td>Q1S_OLLMEFPTR7</td><td>input</td><td>TCELL78:IMUX_B6</td></tr>
<tr><td>Q1S_OLLMEFPTR8</td><td>input</td><td>TCELL79:IMUX_D3</td></tr>
<tr><td>Q1S_OLLMEFPTR9</td><td>input</td><td>TCELL79:IMUX_C6</td></tr>
<tr><td>Q1S_OLLMMGTDI0</td><td>output</td><td>TCELL75:OUT_Q4</td></tr>
<tr><td>Q1S_OLLMMGTDI1</td><td>output</td><td>TCELL77:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI10</td><td>output</td><td>TCELL76:OUT_F0</td></tr>
<tr><td>Q1S_OLLMMGTDI11</td><td>output</td><td>TCELL77:OUT_Q7</td></tr>
<tr><td>Q1S_OLLMMGTDI12</td><td>output</td><td>TCELL75:OUT_Q3</td></tr>
<tr><td>Q1S_OLLMMGTDI13</td><td>output</td><td>TCELL75:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI14</td><td>output</td><td>TCELL76:OUT_Q3</td></tr>
<tr><td>Q1S_OLLMMGTDI15</td><td>output</td><td>TCELL75:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTDI16</td><td>output</td><td>TCELL74:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI17</td><td>output</td><td>TCELL77:OUT_Q5</td></tr>
<tr><td>Q1S_OLLMMGTDI18</td><td>output</td><td>TCELL76:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI19</td><td>output</td><td>TCELL76:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI2</td><td>output</td><td>TCELL76:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI20</td><td>output</td><td>TCELL75:OUT_F7</td></tr>
<tr><td>Q1S_OLLMMGTDI21</td><td>output</td><td>TCELL74:OUT_F7</td></tr>
<tr><td>Q1S_OLLMMGTDI22</td><td>output</td><td>TCELL75:OUT_Q6</td></tr>
<tr><td>Q1S_OLLMMGTDI23</td><td>output</td><td>TCELL75:OUT_F0</td></tr>
<tr><td>Q1S_OLLMMGTDI24</td><td>output</td><td>TCELL75:OUT_F6</td></tr>
<tr><td>Q1S_OLLMMGTDI25</td><td>output</td><td>TCELL75:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI26</td><td>output</td><td>TCELL77:OUT_Q0</td></tr>
<tr><td>Q1S_OLLMMGTDI27</td><td>output</td><td>TCELL76:OUT_F1</td></tr>
<tr><td>Q1S_OLLMMGTDI28</td><td>output</td><td>TCELL77:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI29</td><td>output</td><td>TCELL74:OUT_F6</td></tr>
<tr><td>Q1S_OLLMMGTDI3</td><td>output</td><td>TCELL75:OUT_Q2</td></tr>
<tr><td>Q1S_OLLMMGTDI30</td><td>output</td><td>TCELL75:OUT_F4</td></tr>
<tr><td>Q1S_OLLMMGTDI31</td><td>output</td><td>TCELL76:OUT_F2</td></tr>
<tr><td>Q1S_OLLMMGTDI4</td><td>output</td><td>TCELL76:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTDI5</td><td>output</td><td>TCELL75:OUT_Q1</td></tr>
<tr><td>Q1S_OLLMMGTDI6</td><td>output</td><td>TCELL75:OUT_Q7</td></tr>
<tr><td>Q1S_OLLMMGTDI7</td><td>output</td><td>TCELL75:OUT_F2</td></tr>
<tr><td>Q1S_OLLMMGTDI8</td><td>output</td><td>TCELL77:OUT_F5</td></tr>
<tr><td>Q1S_OLLMMGTDI9</td><td>output</td><td>TCELL77:OUT_F3</td></tr>
<tr><td>Q1S_OLLMMGTINTN</td><td>output</td><td>TCELL75:OUT_F1</td></tr>
<tr><td>Q1S_OLLMMGTRDYN</td><td>output</td><td>TCELL77:OUT_Q6</td></tr>
<tr><td>Q1S_OUTPUTUNRECOVERREVENTACKN</td><td>input</td><td>TCELL79:IMUX_A3</td></tr>
<tr><td>Q1S_OUTPUTUNRECOVERREVENTREQN</td><td>output</td><td>TCELL78:OUT_Q5</td></tr>
<tr><td>Q1S_PHYCLK</td><td>input</td><td>TCELL81:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_PHYEMEVENTACKN</td><td>input</td><td>TCELL79:IMUX_A6</td></tr>
<tr><td>Q1S_PHYEMEVENTREQN</td><td>output</td><td>TCELL77:OUT_F7</td></tr>
<tr><td>Q1S_PHYMSTB</td><td>input</td><td>TCELL79:IMUX_A5</td></tr>
<tr><td>Q1S_PHYRINITN</td><td>input</td><td>TCELL77:IMUX_C7</td></tr>
<tr><td>Q1S_PHYRSTN</td><td>input</td><td>TCELL80:IMUX_LSR1</td></tr>
<tr><td>Q1S_PHYTINITN</td><td>input</td><td>TCELL77:IMUX_C3</td></tr>
<tr><td>Q1S_PHYUSTB</td><td>input</td><td>TCELL77:IMUX_A4</td></tr>
<tr><td>Q1S_PORTDISABLE</td><td>output</td><td>TCELL83:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT0</td><td>output</td><td>TCELL86:OUT_F3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT1</td><td>output</td><td>TCELL86:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT10</td><td>output</td><td>TCELL78:OUT_Q1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT11</td><td>output</td><td>TCELL78:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT12</td><td>output</td><td>TCELL79:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT13</td><td>output</td><td>TCELL79:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT14</td><td>output</td><td>TCELL79:OUT_F7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT15</td><td>output</td><td>TCELL86:OUT_Q1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT16</td><td>output</td><td>TCELL86:OUT_Q4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT17</td><td>output</td><td>TCELL86:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT18</td><td>output</td><td>TCELL83:OUT_F6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT19</td><td>output</td><td>TCELL83:OUT_F7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT2</td><td>output</td><td>TCELL86:OUT_F1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT20</td><td>output</td><td>TCELL83:OUT_F4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT21</td><td>output</td><td>TCELL83:OUT_F5</td></tr>
<tr><td>Q1S_PORTNERRORDETECT22</td><td>output</td><td>TCELL86:OUT_Q5</td></tr>
<tr><td>Q1S_PORTNERRORDETECT23</td><td>output</td><td>TCELL83:OUT_F1</td></tr>
<tr><td>Q1S_PORTNERRORDETECT24</td><td>output</td><td>TCELL83:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT25</td><td>output</td><td>TCELL83:OUT_F3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT26</td><td>output</td><td>TCELL78:OUT_Q4</td></tr>
<tr><td>Q1S_PORTNERRORDETECT27</td><td>output</td><td>TCELL78:OUT_F2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT28</td><td>output</td><td>TCELL78:OUT_Q0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT29</td><td>output</td><td>TCELL78:OUT_Q3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT3</td><td>output</td><td>TCELL86:OUT_F0</td></tr>
<tr><td>Q1S_PORTNERRORDETECT30</td><td>output</td><td>TCELL78:OUT_Q2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT31</td><td>output</td><td>TCELL78:OUT_Q6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT4</td><td>output</td><td>TCELL86:OUT_Q6</td></tr>
<tr><td>Q1S_PORTNERRORDETECT5</td><td>output</td><td>TCELL86:OUT_Q3</td></tr>
<tr><td>Q1S_PORTNERRORDETECT6</td><td>output</td><td>TCELL86:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT7</td><td>output</td><td>TCELL86:OUT_Q2</td></tr>
<tr><td>Q1S_PORTNERRORDETECT8</td><td>output</td><td>TCELL79:OUT_Q7</td></tr>
<tr><td>Q1S_PORTNERRORDETECT9</td><td>output</td><td>TCELL78:OUT_F7</td></tr>
<tr><td>Q1S_RCVCLKSEL0</td><td>input</td><td>TCELL80:IMUX_C3</td></tr>
<tr><td>Q1S_RCVCLKSEL1</td><td>input</td><td>TCELL77:IMUX_A5</td></tr>
<tr><td>Q1S_RCVCLKSEL2</td><td>input</td><td>TCELL80:IMUX_C4</td></tr>
<tr><td>Q1S_RCVCLKSEL3</td><td>input</td><td>TCELL77:IMUX_C2</td></tr>
<tr><td>Q1S_RECOVERRSTN</td><td>input</td><td>TCELL72:IMUX_B2</td></tr>
<tr><td>Q1S_RESPTIMEOUT0</td><td>output</td><td>TCELL77:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT1</td><td>output</td><td>TCELL78:OUT_Q7</td></tr>
<tr><td>Q1S_RESPTIMEOUT10</td><td>output</td><td>TCELL80:OUT_Q4</td></tr>
<tr><td>Q1S_RESPTIMEOUT11</td><td>output</td><td>TCELL80:OUT_Q6</td></tr>
<tr><td>Q1S_RESPTIMEOUT12</td><td>output</td><td>TCELL80:OUT_Q7</td></tr>
<tr><td>Q1S_RESPTIMEOUT13</td><td>output</td><td>TCELL80:OUT_Q5</td></tr>
<tr><td>Q1S_RESPTIMEOUT14</td><td>output</td><td>TCELL80:OUT_Q3</td></tr>
<tr><td>Q1S_RESPTIMEOUT15</td><td>output</td><td>TCELL80:OUT_Q0</td></tr>
<tr><td>Q1S_RESPTIMEOUT16</td><td>output</td><td>TCELL79:OUT_F3</td></tr>
<tr><td>Q1S_RESPTIMEOUT17</td><td>output</td><td>TCELL78:OUT_F3</td></tr>
<tr><td>Q1S_RESPTIMEOUT18</td><td>output</td><td>TCELL79:OUT_Q3</td></tr>
<tr><td>Q1S_RESPTIMEOUT19</td><td>output</td><td>TCELL79:OUT_Q2</td></tr>
<tr><td>Q1S_RESPTIMEOUT2</td><td>output</td><td>TCELL78:OUT_F5</td></tr>
<tr><td>Q1S_RESPTIMEOUT20</td><td>output</td><td>TCELL79:OUT_Q1</td></tr>
<tr><td>Q1S_RESPTIMEOUT21</td><td>output</td><td>TCELL78:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT22</td><td>output</td><td>TCELL78:OUT_F1</td></tr>
<tr><td>Q1S_RESPTIMEOUT23</td><td>output</td><td>TCELL78:OUT_F0</td></tr>
<tr><td>Q1S_RESPTIMEOUT3</td><td>output</td><td>TCELL79:OUT_Q5</td></tr>
<tr><td>Q1S_RESPTIMEOUT4</td><td>output</td><td>TCELL79:OUT_F5</td></tr>
<tr><td>Q1S_RESPTIMEOUT5</td><td>output</td><td>TCELL79:OUT_F1</td></tr>
<tr><td>Q1S_RESPTIMEOUT6</td><td>output</td><td>TCELL79:OUT_F0</td></tr>
<tr><td>Q1S_RESPTIMEOUT7</td><td>output</td><td>TCELL79:OUT_Q6</td></tr>
<tr><td>Q1S_RESPTIMEOUT8</td><td>output</td><td>TCELL79:OUT_F6</td></tr>
<tr><td>Q1S_RESPTIMEOUT9</td><td>output</td><td>TCELL80:OUT_Q2</td></tr>
<tr><td>Q1S_RIOCLK</td><td>input</td><td>TCELL82:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1S_RIORSTN</td><td>input</td><td>TCELL82:IMUX_LSR1</td></tr>
<tr><td>Q1S_RLNKBEATS0</td><td>output</td><td>TCELL87:OUT_F4</td></tr>
<tr><td>Q1S_RLNKBEATS1</td><td>output</td><td>TCELL87:OUT_F3</td></tr>
<tr><td>Q1S_RLNKBEATS2</td><td>output</td><td>TCELL87:OUT_F2</td></tr>
<tr><td>Q1S_RLNKBEATS3</td><td>output</td><td>TCELL87:OUT_F1</td></tr>
<tr><td>Q1S_RLNKBEATS4</td><td>output</td><td>TCELL87:OUT_F0</td></tr>
<tr><td>Q1S_RLNKBEATS5</td><td>output</td><td>TCELL87:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKBEATS6</td><td>output</td><td>TCELL87:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKBEATS7</td><td>output</td><td>TCELL87:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD0</td><td>output</td><td>TCELL92:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD1</td><td>output</td><td>TCELL92:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD10</td><td>output</td><td>TCELL91:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD11</td><td>output</td><td>TCELL91:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD12</td><td>output</td><td>TCELL91:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD13</td><td>output</td><td>TCELL91:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD14</td><td>output</td><td>TCELL91:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD15</td><td>output</td><td>TCELL91:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD16</td><td>output</td><td>TCELL90:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD17</td><td>output</td><td>TCELL90:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD18</td><td>output</td><td>TCELL90:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD19</td><td>output</td><td>TCELL90:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD2</td><td>output</td><td>TCELL92:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD20</td><td>output</td><td>TCELL90:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD21</td><td>output</td><td>TCELL90:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD22</td><td>output</td><td>TCELL90:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD23</td><td>output</td><td>TCELL90:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD24</td><td>output</td><td>TCELL90:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD25</td><td>output</td><td>TCELL90:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD26</td><td>output</td><td>TCELL90:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD27</td><td>output</td><td>TCELL90:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD28</td><td>output</td><td>TCELL90:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD29</td><td>output</td><td>TCELL90:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD3</td><td>output</td><td>TCELL92:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD30</td><td>output</td><td>TCELL90:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD31</td><td>output</td><td>TCELL89:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD32</td><td>output</td><td>TCELL89:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD33</td><td>output</td><td>TCELL89:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD34</td><td>output</td><td>TCELL89:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD35</td><td>output</td><td>TCELL89:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD36</td><td>output</td><td>TCELL89:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD37</td><td>output</td><td>TCELL89:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD38</td><td>output</td><td>TCELL89:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD39</td><td>output</td><td>TCELL89:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKD4</td><td>output</td><td>TCELL92:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD40</td><td>output</td><td>TCELL89:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD41</td><td>output</td><td>TCELL89:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD42</td><td>output</td><td>TCELL89:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD43</td><td>output</td><td>TCELL89:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD44</td><td>output</td><td>TCELL89:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD45</td><td>output</td><td>TCELL89:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD46</td><td>output</td><td>TCELL88:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD47</td><td>output</td><td>TCELL88:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD48</td><td>output</td><td>TCELL88:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD49</td><td>output</td><td>TCELL88:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD5</td><td>output</td><td>TCELL91:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD50</td><td>output</td><td>TCELL88:OUT_F3</td></tr>
<tr><td>Q1S_RLNKD51</td><td>output</td><td>TCELL88:OUT_F2</td></tr>
<tr><td>Q1S_RLNKD52</td><td>output</td><td>TCELL88:OUT_F1</td></tr>
<tr><td>Q1S_RLNKD53</td><td>output</td><td>TCELL88:OUT_F0</td></tr>
<tr><td>Q1S_RLNKD54</td><td>output</td><td>TCELL88:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKD55</td><td>output</td><td>TCELL88:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKD56</td><td>output</td><td>TCELL88:OUT_Q4</td></tr>
<tr><td>Q1S_RLNKD57</td><td>output</td><td>TCELL88:OUT_Q3</td></tr>
<tr><td>Q1S_RLNKD58</td><td>output</td><td>TCELL88:OUT_Q2</td></tr>
<tr><td>Q1S_RLNKD59</td><td>output</td><td>TCELL88:OUT_Q1</td></tr>
<tr><td>Q1S_RLNKD6</td><td>output</td><td>TCELL91:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD60</td><td>output</td><td>TCELL88:OUT_Q0</td></tr>
<tr><td>Q1S_RLNKD61</td><td>output</td><td>TCELL87:OUT_F7</td></tr>
<tr><td>Q1S_RLNKD62</td><td>output</td><td>TCELL87:OUT_F6</td></tr>
<tr><td>Q1S_RLNKD63</td><td>output</td><td>TCELL87:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD7</td><td>output</td><td>TCELL91:OUT_F5</td></tr>
<tr><td>Q1S_RLNKD8</td><td>output</td><td>TCELL91:OUT_F4</td></tr>
<tr><td>Q1S_RLNKD9</td><td>output</td><td>TCELL91:OUT_F3</td></tr>
<tr><td>Q1S_RLNKDSTDSCN</td><td>input</td><td>TCELL83:IMUX_D6</td></tr>
<tr><td>Q1S_RLNKDSTRDYN</td><td>input</td><td>TCELL82:IMUX_A7</td></tr>
<tr><td>Q1S_RLNKEOFN</td><td>output</td><td>TCELL92:OUT_F3</td></tr>
<tr><td>Q1S_RLNKREM0</td><td>output</td><td>TCELL92:OUT_Q7</td></tr>
<tr><td>Q1S_RLNKREM1</td><td>output</td><td>TCELL92:OUT_Q6</td></tr>
<tr><td>Q1S_RLNKREM2</td><td>output</td><td>TCELL92:OUT_Q5</td></tr>
<tr><td>Q1S_RLNKSOFN</td><td>output</td><td>TCELL92:OUT_F4</td></tr>
<tr><td>Q1S_RLNKSRCRDYN</td><td>output</td><td>TCELL92:OUT_F5</td></tr>
<tr><td>Q1S_RXINITN</td><td>output</td><td>TCELL82:OUT_F6</td></tr>
<tr><td>Q1S_RXPFORCERETRYN</td><td>input</td><td>TCELL72:IMUX_B3</td></tr>
<tr><td>Q1S_RXSYNCCTRL0</td><td>input</td><td>TCELL80:IMUX_D5</td></tr>
<tr><td>Q1S_RXSYNCCTRL1</td><td>input</td><td>TCELL80:IMUX_D2</td></tr>
<tr><td>Q1S_SOFTRSTN</td><td>input</td><td>TCELL81:IMUX_LSR0</td></tr>
<tr><td>Q1S_STATUS0</td><td>output</td><td>TCELL82:OUT_F1</td></tr>
<tr><td>Q1S_STATUS1</td><td>output</td><td>TCELL82:OUT_Q0</td></tr>
<tr><td>Q1S_STATUS10</td><td>output</td><td>TCELL75:OUT_Q5</td></tr>
<tr><td>Q1S_STATUS11</td><td>output</td><td>TCELL74:OUT_F4</td></tr>
<tr><td>Q1S_STATUS12</td><td>output</td><td>TCELL81:OUT_F5</td></tr>
<tr><td>Q1S_STATUS13</td><td>output</td><td>TCELL83:OUT_Q4</td></tr>
<tr><td>Q1S_STATUS14</td><td>output</td><td>TCELL80:OUT_F0</td></tr>
<tr><td>Q1S_STATUS15</td><td>output</td><td>TCELL92:OUT_F0</td></tr>
<tr><td>Q1S_STATUS16</td><td>output</td><td>TCELL79:OUT_F2</td></tr>
<tr><td>Q1S_STATUS17</td><td>output</td><td>TCELL76:OUT_F5</td></tr>
<tr><td>Q1S_STATUS18</td><td>output</td><td>TCELL82:OUT_Q7</td></tr>
<tr><td>Q1S_STATUS19</td><td>output</td><td>TCELL82:OUT_F3</td></tr>
<tr><td>Q1S_STATUS2</td><td>output</td><td>TCELL82:OUT_Q4</td></tr>
<tr><td>Q1S_STATUS20</td><td>output</td><td>TCELL77:OUT_F0</td></tr>
<tr><td>Q1S_STATUS21</td><td>output</td><td>TCELL83:OUT_F0</td></tr>
<tr><td>Q1S_STATUS3</td><td>output</td><td>TCELL81:OUT_F4</td></tr>
<tr><td>Q1S_STATUS4</td><td>output</td><td>TCELL82:OUT_Q2</td></tr>
<tr><td>Q1S_STATUS5</td><td>output</td><td>TCELL82:OUT_F0</td></tr>
<tr><td>Q1S_STATUS6</td><td>output</td><td>TCELL81:OUT_F2</td></tr>
<tr><td>Q1S_STATUS7</td><td>output</td><td>TCELL82:OUT_F2</td></tr>
<tr><td>Q1S_STATUS8</td><td>output</td><td>TCELL81:OUT_F3</td></tr>
<tr><td>Q1S_STATUS9</td><td>output</td><td>TCELL90:OUT_Q0</td></tr>
<tr><td>Q1S_SYSRSTIN</td><td>input</td><td>TCELL81:IMUX_LSR1</td></tr>
<tr><td>Q1S_SYSRSTON</td><td>output</td><td>TCELL79:OUT_Q4</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL0</td><td>input</td><td>TCELL71:IMUX_D6</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL1</td><td>input</td><td>TCELL71:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL2</td><td>input</td><td>TCELL71:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTBANKSEL3</td><td>input</td><td>TCELL71:IMUX_D7</td></tr>
<tr><td>Q1S_TIMBISTMODE</td><td>input</td><td>TCELL71:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTRA0</td><td>input</td><td>TCELL71:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTRA1</td><td>input</td><td>TCELL71:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTRA2</td><td>input</td><td>TCELL71:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTRA3</td><td>input</td><td>TCELL71:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTRA4</td><td>input</td><td>TCELL70:IMUX_A5</td></tr>
<tr><td>Q1S_TIMBISTRA5</td><td>input</td><td>TCELL70:IMUX_A2</td></tr>
<tr><td>Q1S_TIMBISTRA6</td><td>input</td><td>TCELL70:IMUX_B4</td></tr>
<tr><td>Q1S_TIMBISTRA7</td><td>input</td><td>TCELL70:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTRE</td><td>input</td><td>TCELL71:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTSDI0</td><td>input</td><td>TCELL70:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTSDI1</td><td>input</td><td>TCELL69:IMUX_A5</td></tr>
<tr><td>Q1S_TIMBISTSDI10</td><td>input</td><td>TCELL70:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI11</td><td>input</td><td>TCELL70:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTSDI12</td><td>input</td><td>TCELL70:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI13</td><td>input</td><td>TCELL71:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI14</td><td>input</td><td>TCELL71:IMUX_C6</td></tr>
<tr><td>Q1S_TIMBISTSDI15</td><td>input</td><td>TCELL71:IMUX_C7</td></tr>
<tr><td>Q1S_TIMBISTSDI16</td><td>input</td><td>TCELL71:IMUX_B4</td></tr>
<tr><td>Q1S_TIMBISTSDI17</td><td>input</td><td>TCELL71:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI18</td><td>input</td><td>TCELL72:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTSDI19</td><td>input</td><td>TCELL72:IMUX_D3</td></tr>
<tr><td>Q1S_TIMBISTSDI2</td><td>input</td><td>TCELL69:IMUX_A3</td></tr>
<tr><td>Q1S_TIMBISTSDI20</td><td>input</td><td>TCELL72:IMUX_D5</td></tr>
<tr><td>Q1S_TIMBISTSDI21</td><td>input</td><td>TCELL72:IMUX_D6</td></tr>
<tr><td>Q1S_TIMBISTSDI22</td><td>input</td><td>TCELL72:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTSDI23</td><td>input</td><td>TCELL72:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTSDI24</td><td>input</td><td>TCELL72:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTSDI25</td><td>input</td><td>TCELL72:IMUX_C6</td></tr>
<tr><td>Q1S_TIMBISTSDI26</td><td>input</td><td>TCELL72:IMUX_C7</td></tr>
<tr><td>Q1S_TIMBISTSDI27</td><td>input</td><td>TCELL72:IMUX_C5</td></tr>
<tr><td>Q1S_TIMBISTSDI28</td><td>input</td><td>TCELL72:IMUX_D7</td></tr>
<tr><td>Q1S_TIMBISTSDI29</td><td>input</td><td>TCELL72:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTSDI3</td><td>input</td><td>TCELL69:IMUX_B5</td></tr>
<tr><td>Q1S_TIMBISTSDI30</td><td>input</td><td>TCELL71:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTSDI31</td><td>input</td><td>TCELL71:IMUX_A6</td></tr>
<tr><td>Q1S_TIMBISTSDI32</td><td>input</td><td>TCELL71:IMUX_A4</td></tr>
<tr><td>Q1S_TIMBISTSDI33</td><td>input</td><td>TCELL71:IMUX_A2</td></tr>
<tr><td>Q1S_TIMBISTSDI34</td><td>input</td><td>TCELL71:IMUX_B7</td></tr>
<tr><td>Q1S_TIMBISTSDI35</td><td>input</td><td>TCELL71:IMUX_B6</td></tr>
<tr><td>Q1S_TIMBISTSDI4</td><td>input</td><td>TCELL69:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTSDI5</td><td>input</td><td>TCELL69:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTSDI6</td><td>input</td><td>TCELL68:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTSDI7</td><td>input</td><td>TCELL69:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTSDI8</td><td>input</td><td>TCELL69:IMUX_A6</td></tr>
<tr><td>Q1S_TIMBISTSDI9</td><td>input</td><td>TCELL69:IMUX_A7</td></tr>
<tr><td>Q1S_TIMBISTWA0</td><td>input</td><td>TCELL70:IMUX_C4</td></tr>
<tr><td>Q1S_TIMBISTWA1</td><td>input</td><td>TCELL70:IMUX_C2</td></tr>
<tr><td>Q1S_TIMBISTWA2</td><td>input</td><td>TCELL70:IMUX_C3</td></tr>
<tr><td>Q1S_TIMBISTWA3</td><td>input</td><td>TCELL70:IMUX_B3</td></tr>
<tr><td>Q1S_TIMBISTWA4</td><td>input</td><td>TCELL70:IMUX_D4</td></tr>
<tr><td>Q1S_TIMBISTWA5</td><td>input</td><td>TCELL70:IMUX_B2</td></tr>
<tr><td>Q1S_TIMBISTWA6</td><td>input</td><td>TCELL70:IMUX_A4</td></tr>
<tr><td>Q1S_TIMBISTWA7</td><td>input</td><td>TCELL71:IMUX_D2</td></tr>
<tr><td>Q1S_TIMBISTWE</td><td>input</td><td>TCELL71:IMUX_B3</td></tr>
<tr><td>Q1S_TISCANCLK</td><td>input</td><td>TCELL81:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1S_TISCANENA</td><td>input</td><td>TCELL80:IMUX_LSR0</td></tr>
<tr><td>Q1S_TISCANI0</td><td>input</td><td>TCELL76:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI1</td><td>input</td><td>TCELL83:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI10</td><td>input</td><td>TCELL77:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI11</td><td>input</td><td>TCELL78:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI12</td><td>input</td><td>TCELL78:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI13</td><td>input</td><td>TCELL77:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI14</td><td>input</td><td>TCELL81:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI15</td><td>input</td><td>TCELL83:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI16</td><td>input</td><td>TCELL83:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI17</td><td>input</td><td>TCELL81:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI18</td><td>input</td><td>TCELL82:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI19</td><td>input</td><td>TCELL83:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI2</td><td>input</td><td>TCELL76:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI20</td><td>input</td><td>TCELL81:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI21</td><td>input</td><td>TCELL78:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI22</td><td>input</td><td>TCELL80:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI23</td><td>input</td><td>TCELL79:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI24</td><td>input</td><td>TCELL80:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI25</td><td>input</td><td>TCELL79:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI26</td><td>input</td><td>TCELL80:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI27</td><td>input</td><td>TCELL80:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI28</td><td>input</td><td>TCELL79:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI29</td><td>input</td><td>TCELL79:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI3</td><td>input</td><td>TCELL78:IMUX_CE2</td></tr>
<tr><td>Q1S_TISCANI4</td><td>input</td><td>TCELL82:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANI5</td><td>input</td><td>TCELL81:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI6</td><td>input</td><td>TCELL77:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI7</td><td>input</td><td>TCELL82:IMUX_CE3</td></tr>
<tr><td>Q1S_TISCANI8</td><td>input</td><td>TCELL82:IMUX_CE1</td></tr>
<tr><td>Q1S_TISCANI9</td><td>input</td><td>TCELL77:IMUX_CE0</td></tr>
<tr><td>Q1S_TISCANMODE</td><td>input</td><td>TCELL77:IMUX_LSR1</td></tr>
<tr><td>Q1S_TISCANO0</td><td>output</td><td>TCELL63:OUT_F3</td></tr>
<tr><td>Q1S_TISCANO1</td><td>output</td><td>TCELL92:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO10</td><td>output</td><td>TCELL70:OUT_Q4</td></tr>
<tr><td>Q1S_TISCANO11</td><td>output</td><td>TCELL69:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO12</td><td>output</td><td>TCELL61:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO13</td><td>output</td><td>TCELL57:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO14</td><td>output</td><td>TCELL63:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO15</td><td>output</td><td>TCELL74:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO16</td><td>output</td><td>TCELL88:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO17</td><td>output</td><td>TCELL77:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO18</td><td>output</td><td>TCELL83:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO19</td><td>output</td><td>TCELL74:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO2</td><td>output</td><td>TCELL92:OUT_F6</td></tr>
<tr><td>Q1S_TISCANO20</td><td>output</td><td>TCELL81:OUT_Q7</td></tr>
<tr><td>Q1S_TISCANO21</td><td>output</td><td>TCELL81:OUT_F0</td></tr>
<tr><td>Q1S_TISCANO22</td><td>output</td><td>TCELL81:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO23</td><td>output</td><td>TCELL81:OUT_F6</td></tr>
<tr><td>Q1S_TISCANO24</td><td>output</td><td>TCELL82:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO25</td><td>output</td><td>TCELL82:OUT_Q5</td></tr>
<tr><td>Q1S_TISCANO26</td><td>output</td><td>TCELL82:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO27</td><td>output</td><td>TCELL82:OUT_F5</td></tr>
<tr><td>Q1S_TISCANO28</td><td>output</td><td>TCELL83:OUT_Q1</td></tr>
<tr><td>Q1S_TISCANO29</td><td>output</td><td>TCELL83:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANO3</td><td>output</td><td>TCELL77:OUT_Q3</td></tr>
<tr><td>Q1S_TISCANO4</td><td>output</td><td>TCELL77:OUT_F1</td></tr>
<tr><td>Q1S_TISCANO5</td><td>output</td><td>TCELL67:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO6</td><td>output</td><td>TCELL80:OUT_F2</td></tr>
<tr><td>Q1S_TISCANO7</td><td>output</td><td>TCELL80:OUT_F6</td></tr>
<tr><td>Q1S_TISCANO8</td><td>output</td><td>TCELL81:OUT_Q2</td></tr>
<tr><td>Q1S_TISCANO9</td><td>output</td><td>TCELL57:OUT_Q6</td></tr>
<tr><td>Q1S_TISCANRSTN</td><td>input</td><td>TCELL77:IMUX_LSR0</td></tr>
<tr><td>Q1S_TLNKD0</td><td>input</td><td>TCELL83:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD1</td><td>input</td><td>TCELL83:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKD10</td><td>input</td><td>TCELL83:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD11</td><td>input</td><td>TCELL83:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD12</td><td>input</td><td>TCELL83:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD13</td><td>input</td><td>TCELL83:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD14</td><td>input</td><td>TCELL82:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD15</td><td>input</td><td>TCELL83:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD16</td><td>input</td><td>TCELL83:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD17</td><td>input</td><td>TCELL82:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKD18</td><td>input</td><td>TCELL83:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD19</td><td>input</td><td>TCELL82:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD2</td><td>input</td><td>TCELL83:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD20</td><td>input</td><td>TCELL83:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD21</td><td>input</td><td>TCELL82:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD22</td><td>input</td><td>TCELL82:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD23</td><td>input</td><td>TCELL82:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD24</td><td>input</td><td>TCELL82:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD25</td><td>input</td><td>TCELL82:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKD26</td><td>input</td><td>TCELL82:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD27</td><td>input</td><td>TCELL82:IMUX_D6</td></tr>
<tr><td>Q1S_TLNKD28</td><td>input</td><td>TCELL82:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKD29</td><td>input</td><td>TCELL82:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD3</td><td>input</td><td>TCELL83:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD30</td><td>input</td><td>TCELL82:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD31</td><td>input</td><td>TCELL82:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKD32</td><td>input</td><td>TCELL82:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD33</td><td>input</td><td>TCELL82:IMUX_B6</td></tr>
<tr><td>Q1S_TLNKD34</td><td>input</td><td>TCELL82:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD35</td><td>input</td><td>TCELL82:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKD36</td><td>input</td><td>TCELL82:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD37</td><td>input</td><td>TCELL82:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD38</td><td>input</td><td>TCELL82:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD39</td><td>input</td><td>TCELL81:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD4</td><td>input</td><td>TCELL83:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD40</td><td>input</td><td>TCELL81:IMUX_A6</td></tr>
<tr><td>Q1S_TLNKD41</td><td>input</td><td>TCELL81:IMUX_A5</td></tr>
<tr><td>Q1S_TLNKD42</td><td>input</td><td>TCELL81:IMUX_A4</td></tr>
<tr><td>Q1S_TLNKD43</td><td>input</td><td>TCELL81:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKD44</td><td>input</td><td>TCELL81:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKD45</td><td>input</td><td>TCELL81:IMUX_B7</td></tr>
<tr><td>Q1S_TLNKD46</td><td>input</td><td>TCELL81:IMUX_B6</td></tr>
<tr><td>Q1S_TLNKD47</td><td>input</td><td>TCELL81:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD48</td><td>input</td><td>TCELL81:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD49</td><td>input</td><td>TCELL81:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKD5</td><td>input</td><td>TCELL83:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD50</td><td>input</td><td>TCELL81:IMUX_B2</td></tr>
<tr><td>Q1S_TLNKD51</td><td>input</td><td>TCELL81:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKD52</td><td>input</td><td>TCELL81:IMUX_C6</td></tr>
<tr><td>Q1S_TLNKD53</td><td>input</td><td>TCELL81:IMUX_C5</td></tr>
<tr><td>Q1S_TLNKD54</td><td>input</td><td>TCELL81:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKD55</td><td>input</td><td>TCELL81:IMUX_C3</td></tr>
<tr><td>Q1S_TLNKD56</td><td>input</td><td>TCELL81:IMUX_C2</td></tr>
<tr><td>Q1S_TLNKD57</td><td>input</td><td>TCELL81:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKD58</td><td>input</td><td>TCELL81:IMUX_D6</td></tr>
<tr><td>Q1S_TLNKD59</td><td>input</td><td>TCELL81:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKD6</td><td>input</td><td>TCELL82:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKD60</td><td>input</td><td>TCELL81:IMUX_D4</td></tr>
<tr><td>Q1S_TLNKD61</td><td>input</td><td>TCELL81:IMUX_D3</td></tr>
<tr><td>Q1S_TLNKD62</td><td>input</td><td>TCELL81:IMUX_D2</td></tr>
<tr><td>Q1S_TLNKD63</td><td>input</td><td>TCELL80:IMUX_A7</td></tr>
<tr><td>Q1S_TLNKD7</td><td>input</td><td>TCELL83:IMUX_B5</td></tr>
<tr><td>Q1S_TLNKD8</td><td>input</td><td>TCELL83:IMUX_B4</td></tr>
<tr><td>Q1S_TLNKD9</td><td>input</td><td>TCELL83:IMUX_B3</td></tr>
<tr><td>Q1S_TLNKDSTRDYN</td><td>output</td><td>TCELL92:OUT_F2</td></tr>
<tr><td>Q1S_TLNKEOFN</td><td>input</td><td>TCELL83:IMUX_D5</td></tr>
<tr><td>Q1S_TLNKREM0</td><td>input</td><td>TCELL83:IMUX_A3</td></tr>
<tr><td>Q1S_TLNKREM1</td><td>input</td><td>TCELL83:IMUX_A2</td></tr>
<tr><td>Q1S_TLNKREM2</td><td>input</td><td>TCELL82:IMUX_C7</td></tr>
<tr><td>Q1S_TLNKSOFN</td><td>input</td><td>TCELL83:IMUX_D7</td></tr>
<tr><td>Q1S_TLNKSRCDSCN</td><td>input</td><td>TCELL83:IMUX_C4</td></tr>
<tr><td>Q1S_TLNKSRCRDYN</td><td>input</td><td>TCELL83:IMUX_B6</td></tr>
<tr><td>Q1S_TOMBISTDO0</td><td>output</td><td>TCELL74:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO1</td><td>output</td><td>TCELL68:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO10</td><td>output</td><td>TCELL65:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO11</td><td>output</td><td>TCELL65:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO12</td><td>output</td><td>TCELL65:OUT_F2</td></tr>
<tr><td>Q1S_TOMBISTDO13</td><td>output</td><td>TCELL65:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO14</td><td>output</td><td>TCELL66:OUT_Q3</td></tr>
<tr><td>Q1S_TOMBISTDO15</td><td>output</td><td>TCELL66:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO16</td><td>output</td><td>TCELL66:OUT_F5</td></tr>
<tr><td>Q1S_TOMBISTDO17</td><td>output</td><td>TCELL67:OUT_Q0</td></tr>
<tr><td>Q1S_TOMBISTDO18</td><td>output</td><td>TCELL67:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO19</td><td>output</td><td>TCELL67:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO2</td><td>output</td><td>TCELL67:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO20</td><td>output</td><td>TCELL67:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO21</td><td>output</td><td>TCELL67:OUT_F1</td></tr>
<tr><td>Q1S_TOMBISTDO22</td><td>output</td><td>TCELL67:OUT_F0</td></tr>
<tr><td>Q1S_TOMBISTDO23</td><td>output</td><td>TCELL67:OUT_F2</td></tr>
<tr><td>Q1S_TOMBISTDO24</td><td>output</td><td>TCELL67:OUT_F5</td></tr>
<tr><td>Q1S_TOMBISTDO25</td><td>output</td><td>TCELL68:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO26</td><td>output</td><td>TCELL72:OUT_F4</td></tr>
<tr><td>Q1S_TOMBISTDO27</td><td>output</td><td>TCELL74:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO28</td><td>output</td><td>TCELL74:OUT_Q3</td></tr>
<tr><td>Q1S_TOMBISTDO29</td><td>output</td><td>TCELL74:OUT_F0</td></tr>
<tr><td>Q1S_TOMBISTDO3</td><td>output</td><td>TCELL66:OUT_F7</td></tr>
<tr><td>Q1S_TOMBISTDO30</td><td>output</td><td>TCELL74:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO31</td><td>output</td><td>TCELL74:OUT_Q7</td></tr>
<tr><td>Q1S_TOMBISTDO32</td><td>output</td><td>TCELL74:OUT_Q5</td></tr>
<tr><td>Q1S_TOMBISTDO33</td><td>output</td><td>TCELL74:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO34</td><td>output</td><td>TCELL74:OUT_Q2</td></tr>
<tr><td>Q1S_TOMBISTDO35</td><td>output</td><td>TCELL73:OUT_Q4</td></tr>
<tr><td>Q1S_TOMBISTDO4</td><td>output</td><td>TCELL66:OUT_Q0</td></tr>
<tr><td>Q1S_TOMBISTDO5</td><td>output</td><td>TCELL65:OUT_Q6</td></tr>
<tr><td>Q1S_TOMBISTDO6</td><td>output</td><td>TCELL64:OUT_F3</td></tr>
<tr><td>Q1S_TOMBISTDO7</td><td>output</td><td>TCELL64:OUT_Q1</td></tr>
<tr><td>Q1S_TOMBISTDO8</td><td>output</td><td>TCELL63:OUT_F6</td></tr>
<tr><td>Q1S_TOMBISTDO9</td><td>output</td><td>TCELL64:OUT_F4</td></tr>
<tr><td>Q1S_TPORTCHARISK0</td><td>input</td><td>TCELL76:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTCHARISK1</td><td>input</td><td>TCELL75:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTCHARISK2</td><td>input</td><td>TCELL75:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTCHARISK3</td><td>input</td><td>TCELL76:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTCHARISK4</td><td>input</td><td>TCELL75:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTCHARISK5</td><td>input</td><td>TCELL76:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTCHARISK6</td><td>input</td><td>TCELL76:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTCHARISK7</td><td>input</td><td>TCELL76:IMUX_B3</td></tr>
<tr><td>Q1S_TPORTENABLEN</td><td>input</td><td>TCELL80:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI0</td><td>input</td><td>TCELL73:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI1</td><td>input</td><td>TCELL74:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI10</td><td>input</td><td>TCELL72:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI11</td><td>input</td><td>TCELL73:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI12</td><td>input</td><td>TCELL72:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI13</td><td>input</td><td>TCELL75:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTTDI14</td><td>input</td><td>TCELL75:IMUX_D2</td></tr>
<tr><td>Q1S_TPORTTDI15</td><td>input</td><td>TCELL75:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI16</td><td>input</td><td>TCELL73:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI17</td><td>input</td><td>TCELL74:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI18</td><td>input</td><td>TCELL72:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTTDI19</td><td>input</td><td>TCELL72:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI2</td><td>input</td><td>TCELL72:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI20</td><td>input</td><td>TCELL72:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI21</td><td>input</td><td>TCELL74:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTTDI22</td><td>input</td><td>TCELL75:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI23</td><td>input</td><td>TCELL74:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI24</td><td>input</td><td>TCELL73:IMUX_B4</td></tr>
<tr><td>Q1S_TPORTTDI25</td><td>input</td><td>TCELL74:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI26</td><td>input</td><td>TCELL73:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI27</td><td>input</td><td>TCELL73:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI28</td><td>input</td><td>TCELL73:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI29</td><td>input</td><td>TCELL74:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI3</td><td>input</td><td>TCELL72:IMUX_A3</td></tr>
<tr><td>Q1S_TPORTTDI30</td><td>input</td><td>TCELL74:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI31</td><td>input</td><td>TCELL75:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTTDI32</td><td>input</td><td>TCELL75:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI33</td><td>input</td><td>TCELL74:IMUX_A6</td></tr>
<tr><td>Q1S_TPORTTDI34</td><td>input</td><td>TCELL74:IMUX_D6</td></tr>
<tr><td>Q1S_TPORTTDI35</td><td>input</td><td>TCELL73:IMUX_B6</td></tr>
<tr><td>Q1S_TPORTTDI36</td><td>input</td><td>TCELL73:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI37</td><td>input</td><td>TCELL75:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI38</td><td>input</td><td>TCELL75:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI39</td><td>input</td><td>TCELL75:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI4</td><td>input</td><td>TCELL72:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI40</td><td>input</td><td>TCELL74:IMUX_D3</td></tr>
<tr><td>Q1S_TPORTTDI41</td><td>input</td><td>TCELL75:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI42</td><td>input</td><td>TCELL73:IMUX_A4</td></tr>
<tr><td>Q1S_TPORTTDI43</td><td>input</td><td>TCELL73:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI44</td><td>input</td><td>TCELL74:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI45</td><td>input</td><td>TCELL74:IMUX_A2</td></tr>
<tr><td>Q1S_TPORTTDI46</td><td>input</td><td>TCELL74:IMUX_B2</td></tr>
<tr><td>Q1S_TPORTTDI47</td><td>input</td><td>TCELL74:IMUX_B3</td></tr>
<tr><td>Q1S_TPORTTDI48</td><td>input</td><td>TCELL73:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI49</td><td>input</td><td>TCELL73:IMUX_C7</td></tr>
<tr><td>Q1S_TPORTTDI5</td><td>input</td><td>TCELL74:IMUX_A5</td></tr>
<tr><td>Q1S_TPORTTDI50</td><td>input</td><td>TCELL72:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI51</td><td>input</td><td>TCELL74:IMUX_D2</td></tr>
<tr><td>Q1S_TPORTTDI52</td><td>input</td><td>TCELL73:IMUX_C4</td></tr>
<tr><td>Q1S_TPORTTDI53</td><td>input</td><td>TCELL75:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI54</td><td>input</td><td>TCELL74:IMUX_C5</td></tr>
<tr><td>Q1S_TPORTTDI55</td><td>input</td><td>TCELL74:IMUX_C2</td></tr>
<tr><td>Q1S_TPORTTDI56</td><td>input</td><td>TCELL74:IMUX_D4</td></tr>
<tr><td>Q1S_TPORTTDI57</td><td>input</td><td>TCELL74:IMUX_C7</td></tr>
<tr><td>Q1S_TPORTTDI58</td><td>input</td><td>TCELL73:IMUX_A7</td></tr>
<tr><td>Q1S_TPORTTDI59</td><td>input</td><td>TCELL73:IMUX_B5</td></tr>
<tr><td>Q1S_TPORTTDI6</td><td>input</td><td>TCELL75:IMUX_D3</td></tr>
<tr><td>Q1S_TPORTTDI60</td><td>input</td><td>TCELL74:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTTDI61</td><td>input</td><td>TCELL74:IMUX_C6</td></tr>
<tr><td>Q1S_TPORTTDI62</td><td>input</td><td>TCELL74:IMUX_B7</td></tr>
<tr><td>Q1S_TPORTTDI63</td><td>input</td><td>TCELL75:IMUX_C3</td></tr>
<tr><td>Q1S_TPORTTDI7</td><td>input</td><td>TCELL75:IMUX_D7</td></tr>
<tr><td>Q1S_TPORTTDI8</td><td>input</td><td>TCELL74:IMUX_D5</td></tr>
<tr><td>Q1S_TPORTTDI9</td><td>input</td><td>TCELL75:IMUX_C7</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN0</td><td>output</td><td>TCELL81:OUT_Q6</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN1</td><td>output</td><td>TCELL81:OUT_Q4</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN2</td><td>output</td><td>TCELL81:OUT_Q0</td></tr>
<tr><td>Q1S_TXENQUEUEFLOWN3</td><td>output</td><td>TCELL81:OUT_Q1</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE0</td><td>output</td><td>TCELL81:OUT_F7</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE1</td><td>output</td><td>TCELL82:OUT_Q1</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE2</td><td>output</td><td>TCELL83:OUT_Q0</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE3</td><td>output</td><td>TCELL82:OUT_F4</td></tr>
<tr><td>Q1S_TXFLOWCTRLSTATE4</td><td>output</td><td>TCELL83:OUT_Q5</td></tr>
<tr><td>Q1S_TXINITN</td><td>output</td><td>TCELL82:OUT_F7</td></tr>
<tr><td>Q1S_TXLANESILENCECH0</td><td>output</td><td>TCELL77:OUT_Q4</td></tr>
<tr><td>Q1S_TXLANESILENCECH1</td><td>output</td><td>TCELL76:OUT_Q4</td></tr>
<tr><td>Q1S_TXLANESILENCECH2</td><td>output</td><td>TCELL76:OUT_F4</td></tr>
<tr><td>Q1S_TXLANESILENCECH3</td><td>output</td><td>TCELL76:OUT_Q5</td></tr>
<tr><td>Q1S_TXSYNCCTRL0</td><td>input</td><td>TCELL80:IMUX_C2</td></tr>
<tr><td>Q1S_TXSYNCCTRL1</td><td>input</td><td>TCELL80:IMUX_D7</td></tr>
<tr><td>Q1S_WM00</td><td>input</td><td>TCELL80:IMUX_B4</td></tr>
<tr><td>Q1S_WM01</td><td>input</td><td>TCELL80:IMUX_B5</td></tr>
<tr><td>Q1S_WM02</td><td>input</td><td>TCELL80:IMUX_C7</td></tr>
<tr><td>Q1S_WM03</td><td>input</td><td>TCELL80:IMUX_A3</td></tr>
<tr><td>Q1S_WM10</td><td>input</td><td>TCELL80:IMUX_B3</td></tr>
<tr><td>Q1S_WM11</td><td>input</td><td>TCELL80:IMUX_A2</td></tr>
<tr><td>Q1S_WM12</td><td>input</td><td>TCELL80:IMUX_B6</td></tr>
<tr><td>Q1S_WM13</td><td>input</td><td>TCELL80:IMUX_B2</td></tr>
<tr><td>Q1S_WM20</td><td>input</td><td>TCELL80:IMUX_C6</td></tr>
<tr><td>Q1S_WM21</td><td>input</td><td>TCELL80:IMUX_A5</td></tr>
<tr><td>Q1S_WM22</td><td>input</td><td>TCELL80:IMUX_A4</td></tr>
<tr><td>Q1S_WM23</td><td>input</td><td>TCELL80:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF0_0</td><td>input</td><td>TCELL108:IMUX_A7</td></tr>
<tr><td>Q1_FCDFECOEFF0_1</td><td>input</td><td>TCELL109:IMUX_A0</td></tr>
<tr><td>Q1_FCDFECOEFF0_2</td><td>input</td><td>TCELL109:IMUX_A1</td></tr>
<tr><td>Q1_FCDFECOEFF0_3</td><td>input</td><td>TCELL109:IMUX_D4</td></tr>
<tr><td>Q1_FCDFECOEFF0_4</td><td>input</td><td>TCELL109:IMUX_D5</td></tr>
<tr><td>Q1_FCDFECOEFF0_5</td><td>input</td><td>TCELL109:IMUX_D6</td></tr>
<tr><td>Q1_FCDFECOEFF0_6</td><td>input</td><td>TCELL109:IMUX_D7</td></tr>
<tr><td>Q1_FCDFECOEFF0_7</td><td>input</td><td>TCELL110:IMUX_D0</td></tr>
<tr><td>Q1_FCDFECOEFF1_0</td><td>input</td><td>TCELL108:IMUX_B5</td></tr>
<tr><td>Q1_FCDFECOEFF1_1</td><td>input</td><td>TCELL108:IMUX_B6</td></tr>
<tr><td>Q1_FCDFECOEFF1_2</td><td>input</td><td>TCELL108:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF1_3</td><td>input</td><td>TCELL109:IMUX_B0</td></tr>
<tr><td>Q1_FCDFECOEFF1_4</td><td>input</td><td>TCELL109:IMUX_B1</td></tr>
<tr><td>Q1_FCDFECOEFF1_5</td><td>input</td><td>TCELL108:IMUX_A4</td></tr>
<tr><td>Q1_FCDFECOEFF1_6</td><td>input</td><td>TCELL108:IMUX_A5</td></tr>
<tr><td>Q1_FCDFECOEFF1_7</td><td>input</td><td>TCELL108:IMUX_A6</td></tr>
<tr><td>Q1_FCDFECOEFF2_0</td><td>input</td><td>TCELL109:IMUX_D1</td></tr>
<tr><td>Q1_FCDFECOEFF2_1</td><td>input</td><td>TCELL108:IMUX_C4</td></tr>
<tr><td>Q1_FCDFECOEFF2_2</td><td>input</td><td>TCELL108:IMUX_C5</td></tr>
<tr><td>Q1_FCDFECOEFF2_3</td><td>input</td><td>TCELL108:IMUX_C6</td></tr>
<tr><td>Q1_FCDFECOEFF2_4</td><td>input</td><td>TCELL108:IMUX_C7</td></tr>
<tr><td>Q1_FCDFECOEFF2_5</td><td>input</td><td>TCELL109:IMUX_C0</td></tr>
<tr><td>Q1_FCDFECOEFF2_6</td><td>input</td><td>TCELL109:IMUX_C1</td></tr>
<tr><td>Q1_FCDFECOEFF2_7</td><td>input</td><td>TCELL108:IMUX_B4</td></tr>
<tr><td>Q1_FCDFECOEFF3_0</td><td>input</td><td>TCELL107:IMUX_A7</td></tr>
<tr><td>Q1_FCDFECOEFF3_1</td><td>input</td><td>TCELL108:IMUX_A0</td></tr>
<tr><td>Q1_FCDFECOEFF3_2</td><td>input</td><td>TCELL108:IMUX_A1</td></tr>
<tr><td>Q1_FCDFECOEFF3_3</td><td>input</td><td>TCELL108:IMUX_D4</td></tr>
<tr><td>Q1_FCDFECOEFF3_4</td><td>input</td><td>TCELL108:IMUX_D5</td></tr>
<tr><td>Q1_FCDFECOEFF3_5</td><td>input</td><td>TCELL108:IMUX_D6</td></tr>
<tr><td>Q1_FCDFECOEFF3_6</td><td>input</td><td>TCELL108:IMUX_D7</td></tr>
<tr><td>Q1_FCDFECOEFF3_7</td><td>input</td><td>TCELL109:IMUX_D0</td></tr>
<tr><td>Q1_FCDFECOEFF4_0</td><td>input</td><td>TCELL107:IMUX_B5</td></tr>
<tr><td>Q1_FCDFECOEFF4_1</td><td>input</td><td>TCELL107:IMUX_B6</td></tr>
<tr><td>Q1_FCDFECOEFF4_2</td><td>input</td><td>TCELL107:IMUX_B7</td></tr>
<tr><td>Q1_FCDFECOEFF4_3</td><td>input</td><td>TCELL108:IMUX_B0</td></tr>
<tr><td>Q1_FCDFECOEFF4_4</td><td>input</td><td>TCELL108:IMUX_B1</td></tr>
<tr><td>Q1_FCDFECOEFF4_5</td><td>input</td><td>TCELL107:IMUX_A4</td></tr>
<tr><td>Q1_FCDFECOEFF4_6</td><td>input</td><td>TCELL107:IMUX_A5</td></tr>
<tr><td>Q1_FCDFECOEFF4_7</td><td>input</td><td>TCELL107:IMUX_A6</td></tr>
<tr><td>Q1_FCDFECOEFF5_0</td><td>input</td><td>TCELL108:IMUX_D1</td></tr>
<tr><td>Q1_FCDFECOEFF5_1</td><td>input</td><td>TCELL107:IMUX_C4</td></tr>
<tr><td>Q1_FCDFECOEFF5_2</td><td>input</td><td>TCELL107:IMUX_C5</td></tr>
<tr><td>Q1_FCDFECOEFF5_3</td><td>input</td><td>TCELL107:IMUX_C6</td></tr>
<tr><td>Q1_FCDFECOEFF5_4</td><td>input</td><td>TCELL107:IMUX_C7</td></tr>
<tr><td>Q1_FCDFECOEFF5_5</td><td>input</td><td>TCELL108:IMUX_C0</td></tr>
<tr><td>Q1_FCDFECOEFF5_6</td><td>input</td><td>TCELL108:IMUX_C1</td></tr>
<tr><td>Q1_FCDFECOEFF5_7</td><td>input</td><td>TCELL107:IMUX_B4</td></tr>
<tr><td>Q1_FCDFESIGN1</td><td>input</td><td>TCELL107:IMUX_D4</td></tr>
<tr><td>Q1_FCDFESIGN2</td><td>input</td><td>TCELL107:IMUX_D5</td></tr>
<tr><td>Q1_FCDFESIGN3</td><td>input</td><td>TCELL107:IMUX_D6</td></tr>
<tr><td>Q1_FCDFESIGN4</td><td>input</td><td>TCELL107:IMUX_D7</td></tr>
<tr><td>Q1_FCDFESIGN5</td><td>input</td><td>TCELL108:IMUX_D0</td></tr>
<tr><td>Q1_FCMPWRUP</td><td>input</td><td>TCELL110:IMUX_A0</td></tr>
<tr><td>Q1_FCMRST</td><td>input</td><td>TCELL110:IMUX_C7</td></tr>
<tr><td>Q1_FCSCANMODE</td><td>input</td><td>TCELL109:IMUX_C5</td></tr>
<tr><td>Q1_FDDFECHSEL0</td><td>input</td><td>TCELL110:IMUX_D1</td></tr>
<tr><td>Q1_FDDFECHSEL1</td><td>input</td><td>TCELL109:IMUX_C4</td></tr>
<tr><td>Q1_FDDFEDATA0</td><td>output</td><td>TCELL106:OUT_F1</td></tr>
<tr><td>Q1_FDDFEDATA1</td><td>output</td><td>TCELL106:OUT_Q2</td></tr>
<tr><td>Q1_FDDFEDATA2</td><td>output</td><td>TCELL106:OUT_Q3</td></tr>
<tr><td>Q1_FDDFEDATA3</td><td>output</td><td>TCELL106:OUT_Q4</td></tr>
<tr><td>Q1_FDDFEDATA4</td><td>output</td><td>TCELL106:OUT_Q5</td></tr>
<tr><td>Q1_FDDFEDATA5</td><td>output</td><td>TCELL106:OUT_Q6</td></tr>
<tr><td>Q1_FDDFEDATA6</td><td>output</td><td>TCELL106:OUT_Q7</td></tr>
<tr><td>Q1_FDDFEDATA7</td><td>output</td><td>TCELL107:OUT_Q0</td></tr>
<tr><td>Q1_FDDFEDATA8</td><td>output</td><td>TCELL107:OUT_Q1</td></tr>
<tr><td>Q1_FDDFEDATA9</td><td>output</td><td>TCELL106:OUT_F2</td></tr>
<tr><td>Q1_FDDFEERR0</td><td>output</td><td>TCELL105:OUT_Q7</td></tr>
<tr><td>Q1_FDDFEERR1</td><td>output</td><td>TCELL106:OUT_Q0</td></tr>
<tr><td>Q1_FDDFEERR2</td><td>output</td><td>TCELL106:OUT_Q1</td></tr>
<tr><td>Q1_FDDFEERR3</td><td>output</td><td>TCELL105:OUT_F2</td></tr>
<tr><td>Q1_FDDFEERR4</td><td>output</td><td>TCELL105:OUT_F3</td></tr>
<tr><td>Q1_FDDFEERR5</td><td>output</td><td>TCELL105:OUT_F4</td></tr>
<tr><td>Q1_FDDFEERR6</td><td>output</td><td>TCELL105:OUT_F5</td></tr>
<tr><td>Q1_FDDFEERR7</td><td>output</td><td>TCELL105:OUT_F6</td></tr>
<tr><td>Q1_FDDFEERR8</td><td>output</td><td>TCELL105:OUT_F7</td></tr>
<tr><td>Q1_FDDFEERR9</td><td>output</td><td>TCELL106:OUT_F0</td></tr>
<tr><td>Q1_FIGRPFBRRCLK0</td><td>input</td><td>TCELL96:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FIGRPFBRRCLK1</td><td>input</td><td>TCELL96:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FIGRPFBTWCLK0</td><td>input</td><td>TCELL95:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FIGRPFBTWCLK1</td><td>input</td><td>TCELL95:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FIRXTESTCLK</td><td>input</td><td>TCELL94:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FISYNCCLK</td><td>input</td><td>TCELL94:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_FITMRCLK</td><td>input</td><td>TCELL109:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FITXTESTCLK</td><td>input</td><td>TCELL93:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_FOREFCLK2FPGA</td><td>output</td><td>TCELL106:OUT_F7</td></tr>
<tr><td>Q1_HSPLLLOL</td><td>output</td><td>TCELL108:OUT_F1</td></tr>
<tr><td>Q1_HSPLLPWRUP</td><td>input</td><td>TCELL109:IMUX_A7</td></tr>
<tr><td>Q1_HSPLLREFCLKI</td><td>input</td><td>TCELL103:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q1_HSPLLRST</td><td>input</td><td>TCELL109:IMUX_LSR0</td></tr>
<tr><td>Q1_LSPLLLOL</td><td>output</td><td>TCELL108:OUT_F0</td></tr>
<tr><td>Q1_LSPLLPWRUP</td><td>input</td><td>TCELL109:IMUX_A6</td></tr>
<tr><td>Q1_LSPLLREFCLKI</td><td>input</td><td>TCELL103:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q1_LSPLLRST</td><td>input</td><td>TCELL109:IMUX_LSR1</td></tr>
<tr><td>Q2CH0_FCALIGNEN</td><td>input</td><td>TCELL116:IMUX_B2</td></tr>
<tr><td>Q2CH0_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL132:IMUX_A0</td></tr>
<tr><td>Q2CH0_FCDFERDEN</td><td>input</td><td>TCELL122:IMUX_CE3</td></tr>
<tr><td>Q2CH0_FCDFEUPD</td><td>input</td><td>TCELL123:IMUX_CE3</td></tr>
<tr><td>Q2CH0_FCLDRTXEN</td><td>input</td><td>TCELL116:IMUX_A2</td></tr>
<tr><td>Q2CH0_FCLSMEN</td><td>input</td><td>TCELL131:IMUX_D2</td></tr>
<tr><td>Q2CH0_FCPCIEDETEN</td><td>input</td><td>TCELL131:IMUX_B2</td></tr>
<tr><td>Q2CH0_FCPCSRXRST</td><td>input</td><td>TCELL128:IMUX_LSR0</td></tr>
<tr><td>Q2CH0_FCPCSTXRST</td><td>input</td><td>TCELL125:IMUX_LSR0</td></tr>
<tr><td>Q2CH0_FCPIPEPHYRESETN</td><td>input</td><td>TCELL122:IMUX_LSR0</td></tr>
<tr><td>Q2CH0_FCPLLLOL</td><td>input</td><td>TCELL132:IMUX_A4</td></tr>
<tr><td>Q2CH0_FCRATE0</td><td>input</td><td>TCELL117:IMUX_B0</td></tr>
<tr><td>Q2CH0_FCRATE1</td><td>input</td><td>TCELL117:IMUX_A5</td></tr>
<tr><td>Q2CH0_FCRATE2</td><td>input</td><td>TCELL117:IMUX_A4</td></tr>
<tr><td>Q2CH0_FCRRST</td><td>input</td><td>TCELL130:IMUX_LSR0</td></tr>
<tr><td>Q2CH0_FCRXPOLARITY</td><td>input</td><td>TCELL131:IMUX_C0</td></tr>
<tr><td>Q2CH0_FCRXPWRUP</td><td>input</td><td>TCELL116:IMUX_D3</td></tr>
<tr><td>Q2CH0_FCTMRSTART</td><td>input</td><td>TCELL120:IMUX_A0</td></tr>
<tr><td>Q2CH0_FCTMRSTOP</td><td>input</td><td>TCELL120:IMUX_A4</td></tr>
<tr><td>Q2CH0_FCTRST</td><td>input</td><td>TCELL132:IMUX_LSR0</td></tr>
<tr><td>Q2CH0_FCTXMARGIN0</td><td>input</td><td>TCELL132:IMUX_C2</td></tr>
<tr><td>Q2CH0_FCTXMARGIN1</td><td>input</td><td>TCELL132:IMUX_C1</td></tr>
<tr><td>Q2CH0_FCTXMARGIN2</td><td>input</td><td>TCELL132:IMUX_C0</td></tr>
<tr><td>Q2CH0_FCTXPWRUP</td><td>input</td><td>TCELL116:IMUX_C3</td></tr>
<tr><td>Q2CH0_FCWORDALGNEN</td><td>input</td><td>TCELL131:IMUX_C4</td></tr>
<tr><td>Q2CH0_FDLDRRX</td><td>output</td><td>TCELL119:OUT_F2</td></tr>
<tr><td>Q2CH0_FDLDRTX</td><td>input</td><td>TCELL132:IMUX_B2</td></tr>
<tr><td>Q2CH0_FDRX0</td><td>output</td><td>TCELL133:OUT_Q7</td></tr>
<tr><td>Q2CH0_FDRX1</td><td>output</td><td>TCELL133:OUT_Q6</td></tr>
<tr><td>Q2CH0_FDRX10</td><td>output</td><td>TCELL133:OUT_F5</td></tr>
<tr><td>Q2CH0_FDRX11</td><td>output</td><td>TCELL133:OUT_F4</td></tr>
<tr><td>Q2CH0_FDRX12</td><td>output</td><td>TCELL133:OUT_F3</td></tr>
<tr><td>Q2CH0_FDRX13</td><td>output</td><td>TCELL133:OUT_F2</td></tr>
<tr><td>Q2CH0_FDRX14</td><td>output</td><td>TCELL133:OUT_F1</td></tr>
<tr><td>Q2CH0_FDRX15</td><td>output</td><td>TCELL133:OUT_F0</td></tr>
<tr><td>Q2CH0_FDRX16</td><td>output</td><td>TCELL132:OUT_Q7</td></tr>
<tr><td>Q2CH0_FDRX17</td><td>output</td><td>TCELL132:OUT_Q6</td></tr>
<tr><td>Q2CH0_FDRX18</td><td>output</td><td>TCELL132:OUT_Q5</td></tr>
<tr><td>Q2CH0_FDRX19</td><td>output</td><td>TCELL132:OUT_Q4</td></tr>
<tr><td>Q2CH0_FDRX2</td><td>output</td><td>TCELL133:OUT_Q5</td></tr>
<tr><td>Q2CH0_FDRX20</td><td>output</td><td>TCELL132:OUT_Q3</td></tr>
<tr><td>Q2CH0_FDRX21</td><td>output</td><td>TCELL132:OUT_Q2</td></tr>
<tr><td>Q2CH0_FDRX22</td><td>output</td><td>TCELL132:OUT_Q1</td></tr>
<tr><td>Q2CH0_FDRX23</td><td>output</td><td>TCELL132:OUT_Q0</td></tr>
<tr><td>Q2CH0_FDRX24</td><td>output</td><td>TCELL132:OUT_F7</td></tr>
<tr><td>Q2CH0_FDRX25</td><td>output</td><td>TCELL132:OUT_F6</td></tr>
<tr><td>Q2CH0_FDRX26</td><td>output</td><td>TCELL132:OUT_F5</td></tr>
<tr><td>Q2CH0_FDRX27</td><td>output</td><td>TCELL132:OUT_F4</td></tr>
<tr><td>Q2CH0_FDRX28</td><td>output</td><td>TCELL132:OUT_F3</td></tr>
<tr><td>Q2CH0_FDRX29</td><td>output</td><td>TCELL132:OUT_F2</td></tr>
<tr><td>Q2CH0_FDRX3</td><td>output</td><td>TCELL133:OUT_Q4</td></tr>
<tr><td>Q2CH0_FDRX30</td><td>output</td><td>TCELL132:OUT_F1</td></tr>
<tr><td>Q2CH0_FDRX31</td><td>output</td><td>TCELL132:OUT_F0</td></tr>
<tr><td>Q2CH0_FDRX32</td><td>output</td><td>TCELL131:OUT_Q7</td></tr>
<tr><td>Q2CH0_FDRX33</td><td>output</td><td>TCELL131:OUT_Q6</td></tr>
<tr><td>Q2CH0_FDRX34</td><td>output</td><td>TCELL131:OUT_Q5</td></tr>
<tr><td>Q2CH0_FDRX35</td><td>output</td><td>TCELL131:OUT_Q4</td></tr>
<tr><td>Q2CH0_FDRX36</td><td>output</td><td>TCELL131:OUT_Q3</td></tr>
<tr><td>Q2CH0_FDRX37</td><td>output</td><td>TCELL131:OUT_Q2</td></tr>
<tr><td>Q2CH0_FDRX38</td><td>output</td><td>TCELL131:OUT_Q1</td></tr>
<tr><td>Q2CH0_FDRX39</td><td>output</td><td>TCELL131:OUT_Q0</td></tr>
<tr><td>Q2CH0_FDRX4</td><td>output</td><td>TCELL133:OUT_Q3</td></tr>
<tr><td>Q2CH0_FDRX40</td><td>output</td><td>TCELL131:OUT_F7</td></tr>
<tr><td>Q2CH0_FDRX41</td><td>output</td><td>TCELL131:OUT_F6</td></tr>
<tr><td>Q2CH0_FDRX42</td><td>output</td><td>TCELL131:OUT_F5</td></tr>
<tr><td>Q2CH0_FDRX43</td><td>output</td><td>TCELL131:OUT_F4</td></tr>
<tr><td>Q2CH0_FDRX44</td><td>output</td><td>TCELL131:OUT_F3</td></tr>
<tr><td>Q2CH0_FDRX45</td><td>output</td><td>TCELL131:OUT_F2</td></tr>
<tr><td>Q2CH0_FDRX46</td><td>output</td><td>TCELL131:OUT_F1</td></tr>
<tr><td>Q2CH0_FDRX47</td><td>output</td><td>TCELL131:OUT_F0</td></tr>
<tr><td>Q2CH0_FDRX5</td><td>output</td><td>TCELL133:OUT_Q2</td></tr>
<tr><td>Q2CH0_FDRX6</td><td>output</td><td>TCELL133:OUT_Q1</td></tr>
<tr><td>Q2CH0_FDRX7</td><td>output</td><td>TCELL133:OUT_Q0</td></tr>
<tr><td>Q2CH0_FDRX8</td><td>output</td><td>TCELL133:OUT_F7</td></tr>
<tr><td>Q2CH0_FDRX9</td><td>output</td><td>TCELL133:OUT_F6</td></tr>
<tr><td>Q2CH0_FDTX0</td><td>input</td><td>TCELL131:IMUX_B1</td></tr>
<tr><td>Q2CH0_FDTX1</td><td>input</td><td>TCELL131:IMUX_B0</td></tr>
<tr><td>Q2CH0_FDTX10</td><td>input</td><td>TCELL130:IMUX_D3</td></tr>
<tr><td>Q2CH0_FDTX11</td><td>input</td><td>TCELL130:IMUX_D2</td></tr>
<tr><td>Q2CH0_FDTX12</td><td>input</td><td>TCELL130:IMUX_D1</td></tr>
<tr><td>Q2CH0_FDTX13</td><td>input</td><td>TCELL130:IMUX_D0</td></tr>
<tr><td>Q2CH0_FDTX14</td><td>input</td><td>TCELL130:IMUX_C5</td></tr>
<tr><td>Q2CH0_FDTX15</td><td>input</td><td>TCELL130:IMUX_C4</td></tr>
<tr><td>Q2CH0_FDTX16</td><td>input</td><td>TCELL130:IMUX_C3</td></tr>
<tr><td>Q2CH0_FDTX17</td><td>input</td><td>TCELL130:IMUX_C2</td></tr>
<tr><td>Q2CH0_FDTX18</td><td>input</td><td>TCELL130:IMUX_C1</td></tr>
<tr><td>Q2CH0_FDTX19</td><td>input</td><td>TCELL130:IMUX_C0</td></tr>
<tr><td>Q2CH0_FDTX2</td><td>input</td><td>TCELL131:IMUX_A5</td></tr>
<tr><td>Q2CH0_FDTX20</td><td>input</td><td>TCELL130:IMUX_B5</td></tr>
<tr><td>Q2CH0_FDTX21</td><td>input</td><td>TCELL130:IMUX_B4</td></tr>
<tr><td>Q2CH0_FDTX22</td><td>input</td><td>TCELL130:IMUX_B3</td></tr>
<tr><td>Q2CH0_FDTX23</td><td>input</td><td>TCELL130:IMUX_B2</td></tr>
<tr><td>Q2CH0_FDTX24</td><td>input</td><td>TCELL130:IMUX_B1</td></tr>
<tr><td>Q2CH0_FDTX25</td><td>input</td><td>TCELL130:IMUX_B0</td></tr>
<tr><td>Q2CH0_FDTX26</td><td>input</td><td>TCELL130:IMUX_A5</td></tr>
<tr><td>Q2CH0_FDTX27</td><td>input</td><td>TCELL130:IMUX_A4</td></tr>
<tr><td>Q2CH0_FDTX28</td><td>input</td><td>TCELL130:IMUX_A3</td></tr>
<tr><td>Q2CH0_FDTX29</td><td>input</td><td>TCELL130:IMUX_A2</td></tr>
<tr><td>Q2CH0_FDTX3</td><td>input</td><td>TCELL131:IMUX_A4</td></tr>
<tr><td>Q2CH0_FDTX30</td><td>input</td><td>TCELL130:IMUX_A1</td></tr>
<tr><td>Q2CH0_FDTX31</td><td>input</td><td>TCELL130:IMUX_A0</td></tr>
<tr><td>Q2CH0_FDTX32</td><td>input</td><td>TCELL129:IMUX_D5</td></tr>
<tr><td>Q2CH0_FDTX33</td><td>input</td><td>TCELL129:IMUX_D4</td></tr>
<tr><td>Q2CH0_FDTX34</td><td>input</td><td>TCELL129:IMUX_D3</td></tr>
<tr><td>Q2CH0_FDTX35</td><td>input</td><td>TCELL129:IMUX_D2</td></tr>
<tr><td>Q2CH0_FDTX36</td><td>input</td><td>TCELL129:IMUX_D1</td></tr>
<tr><td>Q2CH0_FDTX37</td><td>input</td><td>TCELL129:IMUX_D0</td></tr>
<tr><td>Q2CH0_FDTX38</td><td>input</td><td>TCELL129:IMUX_C5</td></tr>
<tr><td>Q2CH0_FDTX39</td><td>input</td><td>TCELL129:IMUX_C4</td></tr>
<tr><td>Q2CH0_FDTX4</td><td>input</td><td>TCELL131:IMUX_A3</td></tr>
<tr><td>Q2CH0_FDTX40</td><td>input</td><td>TCELL129:IMUX_C3</td></tr>
<tr><td>Q2CH0_FDTX41</td><td>input</td><td>TCELL129:IMUX_C2</td></tr>
<tr><td>Q2CH0_FDTX42</td><td>input</td><td>TCELL129:IMUX_C1</td></tr>
<tr><td>Q2CH0_FDTX43</td><td>input</td><td>TCELL129:IMUX_C0</td></tr>
<tr><td>Q2CH0_FDTX44</td><td>input</td><td>TCELL129:IMUX_B5</td></tr>
<tr><td>Q2CH0_FDTX45</td><td>input</td><td>TCELL129:IMUX_B4</td></tr>
<tr><td>Q2CH0_FDTX46</td><td>input</td><td>TCELL129:IMUX_B3</td></tr>
<tr><td>Q2CH0_FDTX47</td><td>input</td><td>TCELL129:IMUX_B2</td></tr>
<tr><td>Q2CH0_FDTX48</td><td>input</td><td>TCELL129:IMUX_B1</td></tr>
<tr><td>Q2CH0_FDTX49</td><td>input</td><td>TCELL129:IMUX_B0</td></tr>
<tr><td>Q2CH0_FDTX5</td><td>input</td><td>TCELL131:IMUX_A2</td></tr>
<tr><td>Q2CH0_FDTX6</td><td>input</td><td>TCELL131:IMUX_A1</td></tr>
<tr><td>Q2CH0_FDTX7</td><td>input</td><td>TCELL131:IMUX_A0</td></tr>
<tr><td>Q2CH0_FDTX8</td><td>input</td><td>TCELL130:IMUX_D5</td></tr>
<tr><td>Q2CH0_FDTX9</td><td>input</td><td>TCELL130:IMUX_D4</td></tr>
<tr><td>Q2CH0_FIRCLK</td><td>input</td><td>TCELL126:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH0_FIREFRXCLK</td><td>input</td><td>TCELL124:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH0_FITCLK</td><td>input</td><td>TCELL128:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH0_FITMRSTARTCLK</td><td>input</td><td>TCELL117:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH0_FITMRSTOPCLK</td><td>input</td><td>TCELL119:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH0_FSCCOVERRUN</td><td>output</td><td>TCELL118:OUT_Q0</td></tr>
<tr><td>Q2CH0_FSCCUNDERRUN</td><td>output</td><td>TCELL118:OUT_F4</td></tr>
<tr><td>Q2CH0_FSDFEVLD</td><td>output</td><td>TCELL121:OUT_Q3</td></tr>
<tr><td>Q2CH0_FSLSM</td><td>output</td><td>TCELL118:OUT_F0</td></tr>
<tr><td>Q2CH0_FSPCIECON</td><td>output</td><td>TCELL117:OUT_Q0</td></tr>
<tr><td>Q2CH0_FSPCIEDONE</td><td>output</td><td>TCELL117:OUT_F4</td></tr>
<tr><td>Q2CH0_FSRCDONE</td><td>output</td><td>TCELL120:OUT_F3</td></tr>
<tr><td>Q2CH0_FSRLOL</td><td>output</td><td>TCELL118:OUT_Q4</td></tr>
<tr><td>Q2CH0_FSRLOS</td><td>output</td><td>TCELL117:OUT_Q4</td></tr>
<tr><td>Q2CH0_FSSKPADDED</td><td>output</td><td>TCELL119:OUT_F6</td></tr>
<tr><td>Q2CH0_FSSKPDELETED</td><td>output</td><td>TCELL119:OUT_Q2</td></tr>
<tr><td>Q2CH1_FCALIGNEN</td><td>input</td><td>TCELL116:IMUX_B3</td></tr>
<tr><td>Q2CH1_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL132:IMUX_A1</td></tr>
<tr><td>Q2CH1_FCDFERDEN</td><td>input</td><td>TCELL123:IMUX_CE0</td></tr>
<tr><td>Q2CH1_FCDFEUPD</td><td>input</td><td>TCELL124:IMUX_CE0</td></tr>
<tr><td>Q2CH1_FCLDRTXEN</td><td>input</td><td>TCELL116:IMUX_A3</td></tr>
<tr><td>Q2CH1_FCLSMEN</td><td>input</td><td>TCELL131:IMUX_D3</td></tr>
<tr><td>Q2CH1_FCPCIEDETEN</td><td>input</td><td>TCELL131:IMUX_B3</td></tr>
<tr><td>Q2CH1_FCPCSRXRST</td><td>input</td><td>TCELL128:IMUX_LSR1</td></tr>
<tr><td>Q2CH1_FCPCSTXRST</td><td>input</td><td>TCELL125:IMUX_LSR1</td></tr>
<tr><td>Q2CH1_FCPIPEPHYRESETN</td><td>input</td><td>TCELL122:IMUX_LSR1</td></tr>
<tr><td>Q2CH1_FCPLLLOL</td><td>input</td><td>TCELL132:IMUX_A5</td></tr>
<tr><td>Q2CH1_FCRATE0</td><td>input</td><td>TCELL117:IMUX_B3</td></tr>
<tr><td>Q2CH1_FCRATE1</td><td>input</td><td>TCELL117:IMUX_B2</td></tr>
<tr><td>Q2CH1_FCRATE2</td><td>input</td><td>TCELL117:IMUX_B1</td></tr>
<tr><td>Q2CH1_FCRRST</td><td>input</td><td>TCELL130:IMUX_LSR1</td></tr>
<tr><td>Q2CH1_FCRXPOLARITY</td><td>input</td><td>TCELL131:IMUX_C1</td></tr>
<tr><td>Q2CH1_FCRXPWRUP</td><td>input</td><td>TCELL116:IMUX_D4</td></tr>
<tr><td>Q2CH1_FCTMRSTART</td><td>input</td><td>TCELL120:IMUX_A1</td></tr>
<tr><td>Q2CH1_FCTMRSTOP</td><td>input</td><td>TCELL120:IMUX_A5</td></tr>
<tr><td>Q2CH1_FCTRST</td><td>input</td><td>TCELL132:IMUX_LSR1</td></tr>
<tr><td>Q2CH1_FCTXMARGIN0</td><td>input</td><td>TCELL132:IMUX_C5</td></tr>
<tr><td>Q2CH1_FCTXMARGIN1</td><td>input</td><td>TCELL132:IMUX_C4</td></tr>
<tr><td>Q2CH1_FCTXMARGIN2</td><td>input</td><td>TCELL132:IMUX_C3</td></tr>
<tr><td>Q2CH1_FCTXPWRUP</td><td>input</td><td>TCELL116:IMUX_C4</td></tr>
<tr><td>Q2CH1_FCWORDALGNEN</td><td>input</td><td>TCELL131:IMUX_C5</td></tr>
<tr><td>Q2CH1_FDLDRRX</td><td>output</td><td>TCELL119:OUT_F3</td></tr>
<tr><td>Q2CH1_FDLDRTX</td><td>input</td><td>TCELL132:IMUX_B3</td></tr>
<tr><td>Q2CH1_FDRX0</td><td>output</td><td>TCELL130:OUT_Q7</td></tr>
<tr><td>Q2CH1_FDRX1</td><td>output</td><td>TCELL130:OUT_Q6</td></tr>
<tr><td>Q2CH1_FDRX10</td><td>output</td><td>TCELL130:OUT_F5</td></tr>
<tr><td>Q2CH1_FDRX11</td><td>output</td><td>TCELL130:OUT_F4</td></tr>
<tr><td>Q2CH1_FDRX12</td><td>output</td><td>TCELL130:OUT_F3</td></tr>
<tr><td>Q2CH1_FDRX13</td><td>output</td><td>TCELL130:OUT_F2</td></tr>
<tr><td>Q2CH1_FDRX14</td><td>output</td><td>TCELL130:OUT_F1</td></tr>
<tr><td>Q2CH1_FDRX15</td><td>output</td><td>TCELL130:OUT_F0</td></tr>
<tr><td>Q2CH1_FDRX16</td><td>output</td><td>TCELL129:OUT_Q7</td></tr>
<tr><td>Q2CH1_FDRX17</td><td>output</td><td>TCELL129:OUT_Q6</td></tr>
<tr><td>Q2CH1_FDRX18</td><td>output</td><td>TCELL129:OUT_Q5</td></tr>
<tr><td>Q2CH1_FDRX19</td><td>output</td><td>TCELL129:OUT_Q4</td></tr>
<tr><td>Q2CH1_FDRX2</td><td>output</td><td>TCELL130:OUT_Q5</td></tr>
<tr><td>Q2CH1_FDRX20</td><td>output</td><td>TCELL129:OUT_Q3</td></tr>
<tr><td>Q2CH1_FDRX21</td><td>output</td><td>TCELL129:OUT_Q2</td></tr>
<tr><td>Q2CH1_FDRX22</td><td>output</td><td>TCELL129:OUT_Q1</td></tr>
<tr><td>Q2CH1_FDRX23</td><td>output</td><td>TCELL129:OUT_Q0</td></tr>
<tr><td>Q2CH1_FDRX24</td><td>output</td><td>TCELL129:OUT_F7</td></tr>
<tr><td>Q2CH1_FDRX25</td><td>output</td><td>TCELL129:OUT_F6</td></tr>
<tr><td>Q2CH1_FDRX26</td><td>output</td><td>TCELL129:OUT_F5</td></tr>
<tr><td>Q2CH1_FDRX27</td><td>output</td><td>TCELL129:OUT_F4</td></tr>
<tr><td>Q2CH1_FDRX28</td><td>output</td><td>TCELL129:OUT_F3</td></tr>
<tr><td>Q2CH1_FDRX29</td><td>output</td><td>TCELL129:OUT_F2</td></tr>
<tr><td>Q2CH1_FDRX3</td><td>output</td><td>TCELL130:OUT_Q4</td></tr>
<tr><td>Q2CH1_FDRX30</td><td>output</td><td>TCELL129:OUT_F1</td></tr>
<tr><td>Q2CH1_FDRX31</td><td>output</td><td>TCELL129:OUT_F0</td></tr>
<tr><td>Q2CH1_FDRX32</td><td>output</td><td>TCELL128:OUT_Q7</td></tr>
<tr><td>Q2CH1_FDRX33</td><td>output</td><td>TCELL128:OUT_Q6</td></tr>
<tr><td>Q2CH1_FDRX34</td><td>output</td><td>TCELL128:OUT_Q5</td></tr>
<tr><td>Q2CH1_FDRX35</td><td>output</td><td>TCELL128:OUT_Q4</td></tr>
<tr><td>Q2CH1_FDRX36</td><td>output</td><td>TCELL128:OUT_Q3</td></tr>
<tr><td>Q2CH1_FDRX37</td><td>output</td><td>TCELL128:OUT_Q2</td></tr>
<tr><td>Q2CH1_FDRX38</td><td>output</td><td>TCELL128:OUT_Q1</td></tr>
<tr><td>Q2CH1_FDRX39</td><td>output</td><td>TCELL128:OUT_Q0</td></tr>
<tr><td>Q2CH1_FDRX4</td><td>output</td><td>TCELL130:OUT_Q3</td></tr>
<tr><td>Q2CH1_FDRX40</td><td>output</td><td>TCELL128:OUT_F7</td></tr>
<tr><td>Q2CH1_FDRX41</td><td>output</td><td>TCELL128:OUT_F6</td></tr>
<tr><td>Q2CH1_FDRX42</td><td>output</td><td>TCELL128:OUT_F5</td></tr>
<tr><td>Q2CH1_FDRX43</td><td>output</td><td>TCELL128:OUT_F4</td></tr>
<tr><td>Q2CH1_FDRX44</td><td>output</td><td>TCELL128:OUT_F3</td></tr>
<tr><td>Q2CH1_FDRX45</td><td>output</td><td>TCELL128:OUT_F2</td></tr>
<tr><td>Q2CH1_FDRX46</td><td>output</td><td>TCELL128:OUT_F1</td></tr>
<tr><td>Q2CH1_FDRX47</td><td>output</td><td>TCELL128:OUT_F0</td></tr>
<tr><td>Q2CH1_FDRX5</td><td>output</td><td>TCELL130:OUT_Q2</td></tr>
<tr><td>Q2CH1_FDRX6</td><td>output</td><td>TCELL130:OUT_Q1</td></tr>
<tr><td>Q2CH1_FDRX7</td><td>output</td><td>TCELL130:OUT_Q0</td></tr>
<tr><td>Q2CH1_FDRX8</td><td>output</td><td>TCELL130:OUT_F7</td></tr>
<tr><td>Q2CH1_FDRX9</td><td>output</td><td>TCELL130:OUT_F6</td></tr>
<tr><td>Q2CH1_FDTX0</td><td>input</td><td>TCELL129:IMUX_A5</td></tr>
<tr><td>Q2CH1_FDTX1</td><td>input</td><td>TCELL129:IMUX_A4</td></tr>
<tr><td>Q2CH1_FDTX10</td><td>input</td><td>TCELL128:IMUX_D1</td></tr>
<tr><td>Q2CH1_FDTX11</td><td>input</td><td>TCELL128:IMUX_D0</td></tr>
<tr><td>Q2CH1_FDTX12</td><td>input</td><td>TCELL128:IMUX_C5</td></tr>
<tr><td>Q2CH1_FDTX13</td><td>input</td><td>TCELL128:IMUX_C4</td></tr>
<tr><td>Q2CH1_FDTX14</td><td>input</td><td>TCELL128:IMUX_C3</td></tr>
<tr><td>Q2CH1_FDTX15</td><td>input</td><td>TCELL128:IMUX_C2</td></tr>
<tr><td>Q2CH1_FDTX16</td><td>input</td><td>TCELL128:IMUX_C1</td></tr>
<tr><td>Q2CH1_FDTX17</td><td>input</td><td>TCELL128:IMUX_C0</td></tr>
<tr><td>Q2CH1_FDTX18</td><td>input</td><td>TCELL128:IMUX_B5</td></tr>
<tr><td>Q2CH1_FDTX19</td><td>input</td><td>TCELL128:IMUX_B4</td></tr>
<tr><td>Q2CH1_FDTX2</td><td>input</td><td>TCELL129:IMUX_A3</td></tr>
<tr><td>Q2CH1_FDTX20</td><td>input</td><td>TCELL128:IMUX_B3</td></tr>
<tr><td>Q2CH1_FDTX21</td><td>input</td><td>TCELL128:IMUX_B2</td></tr>
<tr><td>Q2CH1_FDTX22</td><td>input</td><td>TCELL128:IMUX_B1</td></tr>
<tr><td>Q2CH1_FDTX23</td><td>input</td><td>TCELL128:IMUX_B0</td></tr>
<tr><td>Q2CH1_FDTX24</td><td>input</td><td>TCELL128:IMUX_A5</td></tr>
<tr><td>Q2CH1_FDTX25</td><td>input</td><td>TCELL128:IMUX_A4</td></tr>
<tr><td>Q2CH1_FDTX26</td><td>input</td><td>TCELL128:IMUX_A3</td></tr>
<tr><td>Q2CH1_FDTX27</td><td>input</td><td>TCELL128:IMUX_A2</td></tr>
<tr><td>Q2CH1_FDTX28</td><td>input</td><td>TCELL128:IMUX_A1</td></tr>
<tr><td>Q2CH1_FDTX29</td><td>input</td><td>TCELL128:IMUX_A0</td></tr>
<tr><td>Q2CH1_FDTX3</td><td>input</td><td>TCELL129:IMUX_A2</td></tr>
<tr><td>Q2CH1_FDTX30</td><td>input</td><td>TCELL127:IMUX_D3</td></tr>
<tr><td>Q2CH1_FDTX31</td><td>input</td><td>TCELL127:IMUX_D2</td></tr>
<tr><td>Q2CH1_FDTX32</td><td>input</td><td>TCELL127:IMUX_D1</td></tr>
<tr><td>Q2CH1_FDTX33</td><td>input</td><td>TCELL127:IMUX_D0</td></tr>
<tr><td>Q2CH1_FDTX34</td><td>input</td><td>TCELL126:IMUX_D7</td></tr>
<tr><td>Q2CH1_FDTX35</td><td>input</td><td>TCELL126:IMUX_D6</td></tr>
<tr><td>Q2CH1_FDTX36</td><td>input</td><td>TCELL127:IMUX_C3</td></tr>
<tr><td>Q2CH1_FDTX37</td><td>input</td><td>TCELL127:IMUX_C2</td></tr>
<tr><td>Q2CH1_FDTX38</td><td>input</td><td>TCELL127:IMUX_C1</td></tr>
<tr><td>Q2CH1_FDTX39</td><td>input</td><td>TCELL127:IMUX_C0</td></tr>
<tr><td>Q2CH1_FDTX4</td><td>input</td><td>TCELL129:IMUX_A1</td></tr>
<tr><td>Q2CH1_FDTX40</td><td>input</td><td>TCELL126:IMUX_C7</td></tr>
<tr><td>Q2CH1_FDTX41</td><td>input</td><td>TCELL126:IMUX_C6</td></tr>
<tr><td>Q2CH1_FDTX42</td><td>input</td><td>TCELL127:IMUX_B3</td></tr>
<tr><td>Q2CH1_FDTX43</td><td>input</td><td>TCELL127:IMUX_B2</td></tr>
<tr><td>Q2CH1_FDTX44</td><td>input</td><td>TCELL127:IMUX_B1</td></tr>
<tr><td>Q2CH1_FDTX45</td><td>input</td><td>TCELL127:IMUX_B0</td></tr>
<tr><td>Q2CH1_FDTX46</td><td>input</td><td>TCELL126:IMUX_B7</td></tr>
<tr><td>Q2CH1_FDTX47</td><td>input</td><td>TCELL126:IMUX_B6</td></tr>
<tr><td>Q2CH1_FDTX48</td><td>input</td><td>TCELL127:IMUX_A3</td></tr>
<tr><td>Q2CH1_FDTX49</td><td>input</td><td>TCELL127:IMUX_A2</td></tr>
<tr><td>Q2CH1_FDTX5</td><td>input</td><td>TCELL129:IMUX_A0</td></tr>
<tr><td>Q2CH1_FDTX6</td><td>input</td><td>TCELL128:IMUX_D5</td></tr>
<tr><td>Q2CH1_FDTX7</td><td>input</td><td>TCELL128:IMUX_D4</td></tr>
<tr><td>Q2CH1_FDTX8</td><td>input</td><td>TCELL128:IMUX_D3</td></tr>
<tr><td>Q2CH1_FDTX9</td><td>input</td><td>TCELL128:IMUX_D2</td></tr>
<tr><td>Q2CH1_FIRCLK</td><td>input</td><td>TCELL126:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH1_FIREFRXCLK</td><td>input</td><td>TCELL124:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH1_FITCLK</td><td>input</td><td>TCELL128:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH1_FITMRSTARTCLK</td><td>input</td><td>TCELL118:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH1_FITMRSTOPCLK</td><td>input</td><td>TCELL120:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH1_FSCCOVERRUN</td><td>output</td><td>TCELL118:OUT_Q1</td></tr>
<tr><td>Q2CH1_FSCCUNDERRUN</td><td>output</td><td>TCELL118:OUT_F5</td></tr>
<tr><td>Q2CH1_FSDFEVLD</td><td>output</td><td>TCELL121:OUT_Q4</td></tr>
<tr><td>Q2CH1_FSLSM</td><td>output</td><td>TCELL118:OUT_F1</td></tr>
<tr><td>Q2CH1_FSPCIECON</td><td>output</td><td>TCELL117:OUT_Q1</td></tr>
<tr><td>Q2CH1_FSPCIEDONE</td><td>output</td><td>TCELL117:OUT_F5</td></tr>
<tr><td>Q2CH1_FSRCDONE</td><td>output</td><td>TCELL120:OUT_F4</td></tr>
<tr><td>Q2CH1_FSRLOL</td><td>output</td><td>TCELL118:OUT_Q5</td></tr>
<tr><td>Q2CH1_FSRLOS</td><td>output</td><td>TCELL117:OUT_Q5</td></tr>
<tr><td>Q2CH1_FSSKPADDED</td><td>output</td><td>TCELL119:OUT_F7</td></tr>
<tr><td>Q2CH1_FSSKPDELETED</td><td>output</td><td>TCELL119:OUT_Q3</td></tr>
<tr><td>Q2CH2_FCALIGNEN</td><td>input</td><td>TCELL116:IMUX_B4</td></tr>
<tr><td>Q2CH2_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL132:IMUX_A2</td></tr>
<tr><td>Q2CH2_FCDFERDEN</td><td>input</td><td>TCELL123:IMUX_CE1</td></tr>
<tr><td>Q2CH2_FCDFEUPD</td><td>input</td><td>TCELL124:IMUX_CE1</td></tr>
<tr><td>Q2CH2_FCLDRTXEN</td><td>input</td><td>TCELL116:IMUX_A4</td></tr>
<tr><td>Q2CH2_FCLSMEN</td><td>input</td><td>TCELL131:IMUX_D4</td></tr>
<tr><td>Q2CH2_FCPCIEDETEN</td><td>input</td><td>TCELL131:IMUX_B4</td></tr>
<tr><td>Q2CH2_FCPCSRXRST</td><td>input</td><td>TCELL129:IMUX_LSR0</td></tr>
<tr><td>Q2CH2_FCPCSTXRST</td><td>input</td><td>TCELL126:IMUX_LSR0</td></tr>
<tr><td>Q2CH2_FCPIPEPHYRESETN</td><td>input</td><td>TCELL123:IMUX_LSR0</td></tr>
<tr><td>Q2CH2_FCPLLLOL</td><td>input</td><td>TCELL132:IMUX_B0</td></tr>
<tr><td>Q2CH2_FCRATE0</td><td>input</td><td>TCELL117:IMUX_C0</td></tr>
<tr><td>Q2CH2_FCRATE1</td><td>input</td><td>TCELL117:IMUX_B5</td></tr>
<tr><td>Q2CH2_FCRATE2</td><td>input</td><td>TCELL117:IMUX_B4</td></tr>
<tr><td>Q2CH2_FCRRST</td><td>input</td><td>TCELL131:IMUX_LSR0</td></tr>
<tr><td>Q2CH2_FCRXPOLARITY</td><td>input</td><td>TCELL131:IMUX_C2</td></tr>
<tr><td>Q2CH2_FCRXPWRUP</td><td>input</td><td>TCELL116:IMUX_D5</td></tr>
<tr><td>Q2CH2_FCTMRSTART</td><td>input</td><td>TCELL120:IMUX_A2</td></tr>
<tr><td>Q2CH2_FCTMRSTOP</td><td>input</td><td>TCELL120:IMUX_B0</td></tr>
<tr><td>Q2CH2_FCTRST</td><td>input</td><td>TCELL117:IMUX_LSR0</td></tr>
<tr><td>Q2CH2_FCTXMARGIN0</td><td>input</td><td>TCELL132:IMUX_D2</td></tr>
<tr><td>Q2CH2_FCTXMARGIN1</td><td>input</td><td>TCELL132:IMUX_D1</td></tr>
<tr><td>Q2CH2_FCTXMARGIN2</td><td>input</td><td>TCELL132:IMUX_D0</td></tr>
<tr><td>Q2CH2_FCTXPWRUP</td><td>input</td><td>TCELL116:IMUX_C5</td></tr>
<tr><td>Q2CH2_FCWORDALGNEN</td><td>input</td><td>TCELL131:IMUX_D0</td></tr>
<tr><td>Q2CH2_FDLDRRX</td><td>output</td><td>TCELL119:OUT_F4</td></tr>
<tr><td>Q2CH2_FDLDRTX</td><td>input</td><td>TCELL132:IMUX_B4</td></tr>
<tr><td>Q2CH2_FDRX0</td><td>output</td><td>TCELL127:OUT_Q5</td></tr>
<tr><td>Q2CH2_FDRX1</td><td>output</td><td>TCELL127:OUT_Q4</td></tr>
<tr><td>Q2CH2_FDRX10</td><td>output</td><td>TCELL127:OUT_F3</td></tr>
<tr><td>Q2CH2_FDRX11</td><td>output</td><td>TCELL127:OUT_F2</td></tr>
<tr><td>Q2CH2_FDRX12</td><td>output</td><td>TCELL127:OUT_F1</td></tr>
<tr><td>Q2CH2_FDRX13</td><td>output</td><td>TCELL127:OUT_F0</td></tr>
<tr><td>Q2CH2_FDRX14</td><td>output</td><td>TCELL126:OUT_F7</td></tr>
<tr><td>Q2CH2_FDRX15</td><td>output</td><td>TCELL126:OUT_F6</td></tr>
<tr><td>Q2CH2_FDRX16</td><td>output</td><td>TCELL126:OUT_Q5</td></tr>
<tr><td>Q2CH2_FDRX17</td><td>output</td><td>TCELL126:OUT_Q4</td></tr>
<tr><td>Q2CH2_FDRX18</td><td>output</td><td>TCELL126:OUT_Q3</td></tr>
<tr><td>Q2CH2_FDRX19</td><td>output</td><td>TCELL126:OUT_Q2</td></tr>
<tr><td>Q2CH2_FDRX2</td><td>output</td><td>TCELL127:OUT_Q3</td></tr>
<tr><td>Q2CH2_FDRX20</td><td>output</td><td>TCELL126:OUT_Q1</td></tr>
<tr><td>Q2CH2_FDRX21</td><td>output</td><td>TCELL126:OUT_Q0</td></tr>
<tr><td>Q2CH2_FDRX22</td><td>output</td><td>TCELL125:OUT_Q7</td></tr>
<tr><td>Q2CH2_FDRX23</td><td>output</td><td>TCELL125:OUT_Q6</td></tr>
<tr><td>Q2CH2_FDRX24</td><td>output</td><td>TCELL126:OUT_F5</td></tr>
<tr><td>Q2CH2_FDRX25</td><td>output</td><td>TCELL126:OUT_F4</td></tr>
<tr><td>Q2CH2_FDRX26</td><td>output</td><td>TCELL126:OUT_F3</td></tr>
<tr><td>Q2CH2_FDRX27</td><td>output</td><td>TCELL126:OUT_F2</td></tr>
<tr><td>Q2CH2_FDRX28</td><td>output</td><td>TCELL126:OUT_F1</td></tr>
<tr><td>Q2CH2_FDRX29</td><td>output</td><td>TCELL126:OUT_F0</td></tr>
<tr><td>Q2CH2_FDRX3</td><td>output</td><td>TCELL127:OUT_Q2</td></tr>
<tr><td>Q2CH2_FDRX30</td><td>output</td><td>TCELL125:OUT_F7</td></tr>
<tr><td>Q2CH2_FDRX31</td><td>output</td><td>TCELL125:OUT_F6</td></tr>
<tr><td>Q2CH2_FDRX32</td><td>output</td><td>TCELL125:OUT_Q5</td></tr>
<tr><td>Q2CH2_FDRX33</td><td>output</td><td>TCELL125:OUT_Q4</td></tr>
<tr><td>Q2CH2_FDRX34</td><td>output</td><td>TCELL125:OUT_Q3</td></tr>
<tr><td>Q2CH2_FDRX35</td><td>output</td><td>TCELL125:OUT_Q2</td></tr>
<tr><td>Q2CH2_FDRX36</td><td>output</td><td>TCELL125:OUT_Q1</td></tr>
<tr><td>Q2CH2_FDRX37</td><td>output</td><td>TCELL125:OUT_Q0</td></tr>
<tr><td>Q2CH2_FDRX38</td><td>output</td><td>TCELL124:OUT_Q7</td></tr>
<tr><td>Q2CH2_FDRX39</td><td>output</td><td>TCELL124:OUT_Q6</td></tr>
<tr><td>Q2CH2_FDRX4</td><td>output</td><td>TCELL127:OUT_Q1</td></tr>
<tr><td>Q2CH2_FDRX40</td><td>output</td><td>TCELL125:OUT_F5</td></tr>
<tr><td>Q2CH2_FDRX41</td><td>output</td><td>TCELL125:OUT_F4</td></tr>
<tr><td>Q2CH2_FDRX42</td><td>output</td><td>TCELL125:OUT_F3</td></tr>
<tr><td>Q2CH2_FDRX43</td><td>output</td><td>TCELL125:OUT_F2</td></tr>
<tr><td>Q2CH2_FDRX44</td><td>output</td><td>TCELL125:OUT_F1</td></tr>
<tr><td>Q2CH2_FDRX45</td><td>output</td><td>TCELL125:OUT_F0</td></tr>
<tr><td>Q2CH2_FDRX46</td><td>output</td><td>TCELL124:OUT_F7</td></tr>
<tr><td>Q2CH2_FDRX47</td><td>output</td><td>TCELL124:OUT_F6</td></tr>
<tr><td>Q2CH2_FDRX5</td><td>output</td><td>TCELL127:OUT_Q0</td></tr>
<tr><td>Q2CH2_FDRX6</td><td>output</td><td>TCELL126:OUT_Q7</td></tr>
<tr><td>Q2CH2_FDRX7</td><td>output</td><td>TCELL126:OUT_Q6</td></tr>
<tr><td>Q2CH2_FDRX8</td><td>output</td><td>TCELL127:OUT_F5</td></tr>
<tr><td>Q2CH2_FDRX9</td><td>output</td><td>TCELL127:OUT_F4</td></tr>
<tr><td>Q2CH2_FDTX0</td><td>input</td><td>TCELL127:IMUX_A1</td></tr>
<tr><td>Q2CH2_FDTX1</td><td>input</td><td>TCELL127:IMUX_A0</td></tr>
<tr><td>Q2CH2_FDTX10</td><td>input</td><td>TCELL126:IMUX_C3</td></tr>
<tr><td>Q2CH2_FDTX11</td><td>input</td><td>TCELL126:IMUX_C2</td></tr>
<tr><td>Q2CH2_FDTX12</td><td>input</td><td>TCELL126:IMUX_C1</td></tr>
<tr><td>Q2CH2_FDTX13</td><td>input</td><td>TCELL126:IMUX_C0</td></tr>
<tr><td>Q2CH2_FDTX14</td><td>input</td><td>TCELL125:IMUX_C7</td></tr>
<tr><td>Q2CH2_FDTX15</td><td>input</td><td>TCELL125:IMUX_C6</td></tr>
<tr><td>Q2CH2_FDTX16</td><td>input</td><td>TCELL126:IMUX_B3</td></tr>
<tr><td>Q2CH2_FDTX17</td><td>input</td><td>TCELL126:IMUX_B2</td></tr>
<tr><td>Q2CH2_FDTX18</td><td>input</td><td>TCELL126:IMUX_B1</td></tr>
<tr><td>Q2CH2_FDTX19</td><td>input</td><td>TCELL126:IMUX_B0</td></tr>
<tr><td>Q2CH2_FDTX2</td><td>input</td><td>TCELL126:IMUX_A7</td></tr>
<tr><td>Q2CH2_FDTX20</td><td>input</td><td>TCELL125:IMUX_B7</td></tr>
<tr><td>Q2CH2_FDTX21</td><td>input</td><td>TCELL125:IMUX_B6</td></tr>
<tr><td>Q2CH2_FDTX22</td><td>input</td><td>TCELL126:IMUX_A3</td></tr>
<tr><td>Q2CH2_FDTX23</td><td>input</td><td>TCELL126:IMUX_A2</td></tr>
<tr><td>Q2CH2_FDTX24</td><td>input</td><td>TCELL126:IMUX_A1</td></tr>
<tr><td>Q2CH2_FDTX25</td><td>input</td><td>TCELL126:IMUX_A0</td></tr>
<tr><td>Q2CH2_FDTX26</td><td>input</td><td>TCELL125:IMUX_A7</td></tr>
<tr><td>Q2CH2_FDTX27</td><td>input</td><td>TCELL125:IMUX_A6</td></tr>
<tr><td>Q2CH2_FDTX28</td><td>input</td><td>TCELL125:IMUX_D3</td></tr>
<tr><td>Q2CH2_FDTX29</td><td>input</td><td>TCELL125:IMUX_D2</td></tr>
<tr><td>Q2CH2_FDTX3</td><td>input</td><td>TCELL126:IMUX_A6</td></tr>
<tr><td>Q2CH2_FDTX30</td><td>input</td><td>TCELL125:IMUX_D1</td></tr>
<tr><td>Q2CH2_FDTX31</td><td>input</td><td>TCELL125:IMUX_D0</td></tr>
<tr><td>Q2CH2_FDTX32</td><td>input</td><td>TCELL124:IMUX_D7</td></tr>
<tr><td>Q2CH2_FDTX33</td><td>input</td><td>TCELL124:IMUX_D6</td></tr>
<tr><td>Q2CH2_FDTX34</td><td>input</td><td>TCELL125:IMUX_C3</td></tr>
<tr><td>Q2CH2_FDTX35</td><td>input</td><td>TCELL125:IMUX_C2</td></tr>
<tr><td>Q2CH2_FDTX36</td><td>input</td><td>TCELL125:IMUX_C1</td></tr>
<tr><td>Q2CH2_FDTX37</td><td>input</td><td>TCELL125:IMUX_C0</td></tr>
<tr><td>Q2CH2_FDTX38</td><td>input</td><td>TCELL124:IMUX_C7</td></tr>
<tr><td>Q2CH2_FDTX39</td><td>input</td><td>TCELL124:IMUX_C6</td></tr>
<tr><td>Q2CH2_FDTX4</td><td>input</td><td>TCELL126:IMUX_D3</td></tr>
<tr><td>Q2CH2_FDTX40</td><td>input</td><td>TCELL125:IMUX_B3</td></tr>
<tr><td>Q2CH2_FDTX41</td><td>input</td><td>TCELL125:IMUX_B2</td></tr>
<tr><td>Q2CH2_FDTX42</td><td>input</td><td>TCELL125:IMUX_B1</td></tr>
<tr><td>Q2CH2_FDTX43</td><td>input</td><td>TCELL125:IMUX_B0</td></tr>
<tr><td>Q2CH2_FDTX44</td><td>input</td><td>TCELL124:IMUX_B7</td></tr>
<tr><td>Q2CH2_FDTX45</td><td>input</td><td>TCELL124:IMUX_B6</td></tr>
<tr><td>Q2CH2_FDTX46</td><td>input</td><td>TCELL125:IMUX_A3</td></tr>
<tr><td>Q2CH2_FDTX47</td><td>input</td><td>TCELL125:IMUX_A2</td></tr>
<tr><td>Q2CH2_FDTX48</td><td>input</td><td>TCELL125:IMUX_A1</td></tr>
<tr><td>Q2CH2_FDTX49</td><td>input</td><td>TCELL125:IMUX_A0</td></tr>
<tr><td>Q2CH2_FDTX5</td><td>input</td><td>TCELL126:IMUX_D2</td></tr>
<tr><td>Q2CH2_FDTX6</td><td>input</td><td>TCELL126:IMUX_D1</td></tr>
<tr><td>Q2CH2_FDTX7</td><td>input</td><td>TCELL126:IMUX_D0</td></tr>
<tr><td>Q2CH2_FDTX8</td><td>input</td><td>TCELL125:IMUX_D7</td></tr>
<tr><td>Q2CH2_FDTX9</td><td>input</td><td>TCELL125:IMUX_D6</td></tr>
<tr><td>Q2CH2_FIRCLK</td><td>input</td><td>TCELL127:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH2_FIREFRXCLK</td><td>input</td><td>TCELL125:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH2_FITCLK</td><td>input</td><td>TCELL129:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH2_FITMRSTARTCLK</td><td>input</td><td>TCELL118:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH2_FITMRSTOPCLK</td><td>input</td><td>TCELL120:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH2_FSCCOVERRUN</td><td>output</td><td>TCELL118:OUT_Q2</td></tr>
<tr><td>Q2CH2_FSCCUNDERRUN</td><td>output</td><td>TCELL118:OUT_F6</td></tr>
<tr><td>Q2CH2_FSDFEVLD</td><td>output</td><td>TCELL121:OUT_Q5</td></tr>
<tr><td>Q2CH2_FSLSM</td><td>output</td><td>TCELL118:OUT_F2</td></tr>
<tr><td>Q2CH2_FSPCIECON</td><td>output</td><td>TCELL117:OUT_Q2</td></tr>
<tr><td>Q2CH2_FSPCIEDONE</td><td>output</td><td>TCELL117:OUT_F6</td></tr>
<tr><td>Q2CH2_FSRCDONE</td><td>output</td><td>TCELL120:OUT_F5</td></tr>
<tr><td>Q2CH2_FSRLOL</td><td>output</td><td>TCELL118:OUT_Q6</td></tr>
<tr><td>Q2CH2_FSRLOS</td><td>output</td><td>TCELL117:OUT_Q6</td></tr>
<tr><td>Q2CH2_FSSKPADDED</td><td>output</td><td>TCELL119:OUT_Q0</td></tr>
<tr><td>Q2CH2_FSSKPDELETED</td><td>output</td><td>TCELL119:OUT_Q4</td></tr>
<tr><td>Q2CH3_FCALIGNEN</td><td>input</td><td>TCELL116:IMUX_B5</td></tr>
<tr><td>Q2CH3_FCCDRFORCEDLOCK</td><td>input</td><td>TCELL132:IMUX_A3</td></tr>
<tr><td>Q2CH3_FCDFERDEN</td><td>input</td><td>TCELL123:IMUX_CE2</td></tr>
<tr><td>Q2CH3_FCDFEUPD</td><td>input</td><td>TCELL124:IMUX_CE2</td></tr>
<tr><td>Q2CH3_FCLDRTXEN</td><td>input</td><td>TCELL116:IMUX_A5</td></tr>
<tr><td>Q2CH3_FCLSMEN</td><td>input</td><td>TCELL131:IMUX_D5</td></tr>
<tr><td>Q2CH3_FCPCIEDETEN</td><td>input</td><td>TCELL131:IMUX_B5</td></tr>
<tr><td>Q2CH3_FCPCSRXRST</td><td>input</td><td>TCELL129:IMUX_LSR1</td></tr>
<tr><td>Q2CH3_FCPCSTXRST</td><td>input</td><td>TCELL126:IMUX_LSR1</td></tr>
<tr><td>Q2CH3_FCPIPEPHYRESETN</td><td>input</td><td>TCELL123:IMUX_LSR1</td></tr>
<tr><td>Q2CH3_FCPLLLOL</td><td>input</td><td>TCELL132:IMUX_B1</td></tr>
<tr><td>Q2CH3_FCRATE0</td><td>input</td><td>TCELL117:IMUX_C3</td></tr>
<tr><td>Q2CH3_FCRATE1</td><td>input</td><td>TCELL117:IMUX_C2</td></tr>
<tr><td>Q2CH3_FCRATE2</td><td>input</td><td>TCELL117:IMUX_C1</td></tr>
<tr><td>Q2CH3_FCRRST</td><td>input</td><td>TCELL131:IMUX_LSR1</td></tr>
<tr><td>Q2CH3_FCRXPOLARITY</td><td>input</td><td>TCELL131:IMUX_C3</td></tr>
<tr><td>Q2CH3_FCRXPWRUP</td><td>input</td><td>TCELL117:IMUX_A0</td></tr>
<tr><td>Q2CH3_FCTMRSTART</td><td>input</td><td>TCELL120:IMUX_A3</td></tr>
<tr><td>Q2CH3_FCTMRSTOP</td><td>input</td><td>TCELL120:IMUX_B1</td></tr>
<tr><td>Q2CH3_FCTRST</td><td>input</td><td>TCELL117:IMUX_LSR1</td></tr>
<tr><td>Q2CH3_FCTXMARGIN0</td><td>input</td><td>TCELL132:IMUX_D5</td></tr>
<tr><td>Q2CH3_FCTXMARGIN1</td><td>input</td><td>TCELL132:IMUX_D4</td></tr>
<tr><td>Q2CH3_FCTXMARGIN2</td><td>input</td><td>TCELL132:IMUX_D3</td></tr>
<tr><td>Q2CH3_FCTXPWRUP</td><td>input</td><td>TCELL116:IMUX_D2</td></tr>
<tr><td>Q2CH3_FCWORDALGNEN</td><td>input</td><td>TCELL131:IMUX_D1</td></tr>
<tr><td>Q2CH3_FDLDRRX</td><td>output</td><td>TCELL119:OUT_F5</td></tr>
<tr><td>Q2CH3_FDLDRTX</td><td>input</td><td>TCELL132:IMUX_B5</td></tr>
<tr><td>Q2CH3_FDRX0</td><td>output</td><td>TCELL124:OUT_Q5</td></tr>
<tr><td>Q2CH3_FDRX1</td><td>output</td><td>TCELL124:OUT_Q4</td></tr>
<tr><td>Q2CH3_FDRX10</td><td>output</td><td>TCELL124:OUT_F3</td></tr>
<tr><td>Q2CH3_FDRX11</td><td>output</td><td>TCELL124:OUT_F2</td></tr>
<tr><td>Q2CH3_FDRX12</td><td>output</td><td>TCELL124:OUT_F1</td></tr>
<tr><td>Q2CH3_FDRX13</td><td>output</td><td>TCELL124:OUT_F0</td></tr>
<tr><td>Q2CH3_FDRX14</td><td>output</td><td>TCELL123:OUT_F7</td></tr>
<tr><td>Q2CH3_FDRX15</td><td>output</td><td>TCELL123:OUT_F6</td></tr>
<tr><td>Q2CH3_FDRX16</td><td>output</td><td>TCELL123:OUT_Q5</td></tr>
<tr><td>Q2CH3_FDRX17</td><td>output</td><td>TCELL123:OUT_Q4</td></tr>
<tr><td>Q2CH3_FDRX18</td><td>output</td><td>TCELL123:OUT_Q3</td></tr>
<tr><td>Q2CH3_FDRX19</td><td>output</td><td>TCELL123:OUT_Q2</td></tr>
<tr><td>Q2CH3_FDRX2</td><td>output</td><td>TCELL124:OUT_Q3</td></tr>
<tr><td>Q2CH3_FDRX20</td><td>output</td><td>TCELL123:OUT_Q1</td></tr>
<tr><td>Q2CH3_FDRX21</td><td>output</td><td>TCELL123:OUT_Q0</td></tr>
<tr><td>Q2CH3_FDRX22</td><td>output</td><td>TCELL122:OUT_Q7</td></tr>
<tr><td>Q2CH3_FDRX23</td><td>output</td><td>TCELL122:OUT_Q6</td></tr>
<tr><td>Q2CH3_FDRX24</td><td>output</td><td>TCELL123:OUT_F5</td></tr>
<tr><td>Q2CH3_FDRX25</td><td>output</td><td>TCELL123:OUT_F4</td></tr>
<tr><td>Q2CH3_FDRX26</td><td>output</td><td>TCELL123:OUT_F3</td></tr>
<tr><td>Q2CH3_FDRX27</td><td>output</td><td>TCELL123:OUT_F2</td></tr>
<tr><td>Q2CH3_FDRX28</td><td>output</td><td>TCELL123:OUT_F1</td></tr>
<tr><td>Q2CH3_FDRX29</td><td>output</td><td>TCELL123:OUT_F0</td></tr>
<tr><td>Q2CH3_FDRX3</td><td>output</td><td>TCELL124:OUT_Q2</td></tr>
<tr><td>Q2CH3_FDRX30</td><td>output</td><td>TCELL122:OUT_F7</td></tr>
<tr><td>Q2CH3_FDRX31</td><td>output</td><td>TCELL122:OUT_F6</td></tr>
<tr><td>Q2CH3_FDRX32</td><td>output</td><td>TCELL117:OUT_F3</td></tr>
<tr><td>Q2CH3_FDRX33</td><td>output</td><td>TCELL117:OUT_F2</td></tr>
<tr><td>Q2CH3_FDRX34</td><td>output</td><td>TCELL117:OUT_F1</td></tr>
<tr><td>Q2CH3_FDRX35</td><td>output</td><td>TCELL117:OUT_F0</td></tr>
<tr><td>Q2CH3_FDRX36</td><td>output</td><td>TCELL116:OUT_Q7</td></tr>
<tr><td>Q2CH3_FDRX37</td><td>output</td><td>TCELL116:OUT_Q6</td></tr>
<tr><td>Q2CH3_FDRX38</td><td>output</td><td>TCELL116:OUT_Q5</td></tr>
<tr><td>Q2CH3_FDRX39</td><td>output</td><td>TCELL116:OUT_Q4</td></tr>
<tr><td>Q2CH3_FDRX4</td><td>output</td><td>TCELL124:OUT_Q1</td></tr>
<tr><td>Q2CH3_FDRX40</td><td>output</td><td>TCELL116:OUT_Q3</td></tr>
<tr><td>Q2CH3_FDRX41</td><td>output</td><td>TCELL116:OUT_Q2</td></tr>
<tr><td>Q2CH3_FDRX42</td><td>output</td><td>TCELL116:OUT_F7</td></tr>
<tr><td>Q2CH3_FDRX43</td><td>output</td><td>TCELL116:OUT_F6</td></tr>
<tr><td>Q2CH3_FDRX44</td><td>output</td><td>TCELL116:OUT_F5</td></tr>
<tr><td>Q2CH3_FDRX45</td><td>output</td><td>TCELL116:OUT_F4</td></tr>
<tr><td>Q2CH3_FDRX46</td><td>output</td><td>TCELL116:OUT_F3</td></tr>
<tr><td>Q2CH3_FDRX47</td><td>output</td><td>TCELL116:OUT_F2</td></tr>
<tr><td>Q2CH3_FDRX5</td><td>output</td><td>TCELL124:OUT_Q0</td></tr>
<tr><td>Q2CH3_FDRX6</td><td>output</td><td>TCELL123:OUT_Q7</td></tr>
<tr><td>Q2CH3_FDRX7</td><td>output</td><td>TCELL123:OUT_Q6</td></tr>
<tr><td>Q2CH3_FDRX8</td><td>output</td><td>TCELL124:OUT_F5</td></tr>
<tr><td>Q2CH3_FDRX9</td><td>output</td><td>TCELL124:OUT_F4</td></tr>
<tr><td>Q2CH3_FDTX0</td><td>input</td><td>TCELL124:IMUX_A7</td></tr>
<tr><td>Q2CH3_FDTX1</td><td>input</td><td>TCELL124:IMUX_A6</td></tr>
<tr><td>Q2CH3_FDTX10</td><td>input</td><td>TCELL124:IMUX_C1</td></tr>
<tr><td>Q2CH3_FDTX11</td><td>input</td><td>TCELL124:IMUX_C0</td></tr>
<tr><td>Q2CH3_FDTX12</td><td>input</td><td>TCELL123:IMUX_C7</td></tr>
<tr><td>Q2CH3_FDTX13</td><td>input</td><td>TCELL123:IMUX_C6</td></tr>
<tr><td>Q2CH3_FDTX14</td><td>input</td><td>TCELL124:IMUX_B3</td></tr>
<tr><td>Q2CH3_FDTX15</td><td>input</td><td>TCELL124:IMUX_B2</td></tr>
<tr><td>Q2CH3_FDTX16</td><td>input</td><td>TCELL124:IMUX_B1</td></tr>
<tr><td>Q2CH3_FDTX17</td><td>input</td><td>TCELL124:IMUX_B0</td></tr>
<tr><td>Q2CH3_FDTX18</td><td>input</td><td>TCELL123:IMUX_B7</td></tr>
<tr><td>Q2CH3_FDTX19</td><td>input</td><td>TCELL123:IMUX_B6</td></tr>
<tr><td>Q2CH3_FDTX2</td><td>input</td><td>TCELL124:IMUX_D3</td></tr>
<tr><td>Q2CH3_FDTX20</td><td>input</td><td>TCELL124:IMUX_A3</td></tr>
<tr><td>Q2CH3_FDTX21</td><td>input</td><td>TCELL124:IMUX_A2</td></tr>
<tr><td>Q2CH3_FDTX22</td><td>input</td><td>TCELL124:IMUX_A1</td></tr>
<tr><td>Q2CH3_FDTX23</td><td>input</td><td>TCELL124:IMUX_A0</td></tr>
<tr><td>Q2CH3_FDTX24</td><td>input</td><td>TCELL123:IMUX_A7</td></tr>
<tr><td>Q2CH3_FDTX25</td><td>input</td><td>TCELL123:IMUX_A6</td></tr>
<tr><td>Q2CH3_FDTX26</td><td>input</td><td>TCELL123:IMUX_D3</td></tr>
<tr><td>Q2CH3_FDTX27</td><td>input</td><td>TCELL123:IMUX_D2</td></tr>
<tr><td>Q2CH3_FDTX28</td><td>input</td><td>TCELL123:IMUX_D1</td></tr>
<tr><td>Q2CH3_FDTX29</td><td>input</td><td>TCELL123:IMUX_D0</td></tr>
<tr><td>Q2CH3_FDTX3</td><td>input</td><td>TCELL124:IMUX_D2</td></tr>
<tr><td>Q2CH3_FDTX30</td><td>input</td><td>TCELL122:IMUX_D7</td></tr>
<tr><td>Q2CH3_FDTX31</td><td>input</td><td>TCELL122:IMUX_D6</td></tr>
<tr><td>Q2CH3_FDTX32</td><td>input</td><td>TCELL123:IMUX_C3</td></tr>
<tr><td>Q2CH3_FDTX33</td><td>input</td><td>TCELL123:IMUX_C2</td></tr>
<tr><td>Q2CH3_FDTX34</td><td>input</td><td>TCELL123:IMUX_C1</td></tr>
<tr><td>Q2CH3_FDTX35</td><td>input</td><td>TCELL123:IMUX_C0</td></tr>
<tr><td>Q2CH3_FDTX36</td><td>input</td><td>TCELL122:IMUX_C7</td></tr>
<tr><td>Q2CH3_FDTX37</td><td>input</td><td>TCELL122:IMUX_C6</td></tr>
<tr><td>Q2CH3_FDTX38</td><td>input</td><td>TCELL123:IMUX_B3</td></tr>
<tr><td>Q2CH3_FDTX39</td><td>input</td><td>TCELL123:IMUX_B2</td></tr>
<tr><td>Q2CH3_FDTX4</td><td>input</td><td>TCELL124:IMUX_D1</td></tr>
<tr><td>Q2CH3_FDTX40</td><td>input</td><td>TCELL123:IMUX_B1</td></tr>
<tr><td>Q2CH3_FDTX41</td><td>input</td><td>TCELL123:IMUX_B0</td></tr>
<tr><td>Q2CH3_FDTX42</td><td>input</td><td>TCELL122:IMUX_B7</td></tr>
<tr><td>Q2CH3_FDTX43</td><td>input</td><td>TCELL122:IMUX_B6</td></tr>
<tr><td>Q2CH3_FDTX44</td><td>input</td><td>TCELL123:IMUX_A3</td></tr>
<tr><td>Q2CH3_FDTX45</td><td>input</td><td>TCELL123:IMUX_A2</td></tr>
<tr><td>Q2CH3_FDTX46</td><td>input</td><td>TCELL123:IMUX_A1</td></tr>
<tr><td>Q2CH3_FDTX47</td><td>input</td><td>TCELL123:IMUX_A0</td></tr>
<tr><td>Q2CH3_FDTX48</td><td>input</td><td>TCELL122:IMUX_A7</td></tr>
<tr><td>Q2CH3_FDTX49</td><td>input</td><td>TCELL122:IMUX_A6</td></tr>
<tr><td>Q2CH3_FDTX5</td><td>input</td><td>TCELL124:IMUX_D0</td></tr>
<tr><td>Q2CH3_FDTX6</td><td>input</td><td>TCELL123:IMUX_D7</td></tr>
<tr><td>Q2CH3_FDTX7</td><td>input</td><td>TCELL123:IMUX_D6</td></tr>
<tr><td>Q2CH3_FDTX8</td><td>input</td><td>TCELL124:IMUX_C3</td></tr>
<tr><td>Q2CH3_FDTX9</td><td>input</td><td>TCELL124:IMUX_C2</td></tr>
<tr><td>Q2CH3_FIRCLK</td><td>input</td><td>TCELL127:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH3_FIREFRXCLK</td><td>input</td><td>TCELL125:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH3_FITCLK</td><td>input</td><td>TCELL129:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2CH3_FITMRSTARTCLK</td><td>input</td><td>TCELL119:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH3_FITMRSTOPCLK</td><td>input</td><td>TCELL121:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2CH3_FSCCOVERRUN</td><td>output</td><td>TCELL118:OUT_Q3</td></tr>
<tr><td>Q2CH3_FSCCUNDERRUN</td><td>output</td><td>TCELL118:OUT_F7</td></tr>
<tr><td>Q2CH3_FSDFEVLD</td><td>output</td><td>TCELL121:OUT_Q6</td></tr>
<tr><td>Q2CH3_FSLSM</td><td>output</td><td>TCELL118:OUT_F3</td></tr>
<tr><td>Q2CH3_FSPCIECON</td><td>output</td><td>TCELL117:OUT_Q3</td></tr>
<tr><td>Q2CH3_FSPCIEDONE</td><td>output</td><td>TCELL117:OUT_F7</td></tr>
<tr><td>Q2CH3_FSRCDONE</td><td>output</td><td>TCELL120:OUT_F6</td></tr>
<tr><td>Q2CH3_FSRLOL</td><td>output</td><td>TCELL118:OUT_Q7</td></tr>
<tr><td>Q2CH3_FSRLOS</td><td>output</td><td>TCELL117:OUT_Q7</td></tr>
<tr><td>Q2CH3_FSSKPADDED</td><td>output</td><td>TCELL119:OUT_Q1</td></tr>
<tr><td>Q2CH3_FSSKPDELETED</td><td>output</td><td>TCELL119:OUT_Q5</td></tr>
<tr><td>Q2D0_FCDERST</td><td>input</td><td>TCELL124:IMUX_LSR0</td></tr>
<tr><td>Q2D0_FSDE</td><td>output</td><td>TCELL119:OUT_Q6</td></tr>
<tr><td>Q2D0_FSDM</td><td>output</td><td>TCELL120:OUT_F0</td></tr>
<tr><td>Q2D1_FCDERST</td><td>input</td><td>TCELL124:IMUX_LSR1</td></tr>
<tr><td>Q2D1_FSDE</td><td>output</td><td>TCELL119:OUT_Q7</td></tr>
<tr><td>Q2D1_FSDM</td><td>output</td><td>TCELL120:OUT_F1</td></tr>
<tr><td>Q2EA0_CIRXFULL</td><td>input</td><td>TCELL147:IMUX_B0</td></tr>
<tr><td>Q2EA0_CIRXIGNOREPKT</td><td>input</td><td>TCELL151:IMUX_A0</td></tr>
<tr><td>Q2EA0_CITXDATA0</td><td>input</td><td>TCELL145:IMUX_B5</td></tr>
<tr><td>Q2EA0_CITXDATA1</td><td>input</td><td>TCELL146:IMUX_B1</td></tr>
<tr><td>Q2EA0_CITXDATA10</td><td>input</td><td>TCELL145:IMUX_A3</td></tr>
<tr><td>Q2EA0_CITXDATA11</td><td>input</td><td>TCELL145:IMUX_A0</td></tr>
<tr><td>Q2EA0_CITXDATA12</td><td>input</td><td>TCELL145:IMUX_A1</td></tr>
<tr><td>Q2EA0_CITXDATA13</td><td>input</td><td>TCELL145:IMUX_C1</td></tr>
<tr><td>Q2EA0_CITXDATA14</td><td>input</td><td>TCELL145:IMUX_A2</td></tr>
<tr><td>Q2EA0_CITXDATA15</td><td>input</td><td>TCELL145:IMUX_B4</td></tr>
<tr><td>Q2EA0_CITXDATA2</td><td>input</td><td>TCELL146:IMUX_A1</td></tr>
<tr><td>Q2EA0_CITXDATA3</td><td>input</td><td>TCELL146:IMUX_A5</td></tr>
<tr><td>Q2EA0_CITXDATA4</td><td>input</td><td>TCELL145:IMUX_D3</td></tr>
<tr><td>Q2EA0_CITXDATA5</td><td>input</td><td>TCELL146:IMUX_A2</td></tr>
<tr><td>Q2EA0_CITXDATA6</td><td>input</td><td>TCELL145:IMUX_C3</td></tr>
<tr><td>Q2EA0_CITXDATA7</td><td>input</td><td>TCELL145:IMUX_C5</td></tr>
<tr><td>Q2EA0_CITXDATA8</td><td>input</td><td>TCELL145:IMUX_A5</td></tr>
<tr><td>Q2EA0_CITXDATA9</td><td>input</td><td>TCELL145:IMUX_A4</td></tr>
<tr><td>Q2EA0_CITXDATAAVAIL</td><td>input</td><td>TCELL150:IMUX_D3</td></tr>
<tr><td>Q2EA0_CITXEMPTY</td><td>input</td><td>TCELL150:IMUX_D1</td></tr>
<tr><td>Q2EA0_CITXEOF</td><td>input</td><td>TCELL146:IMUX_B5</td></tr>
<tr><td>Q2EA0_CITXFIFOCTRL</td><td>input</td><td>TCELL155:IMUX_A0</td></tr>
<tr><td>Q2EA0_CITXFORCEERR</td><td>input</td><td>TCELL154:IMUX_B2</td></tr>
<tr><td>Q2EA0_CITXLASTBYTEVLD</td><td>input</td><td>TCELL145:IMUX_C2</td></tr>
<tr><td>Q2EA0_CITXPAUSREQ</td><td>input</td><td>TCELL153:IMUX_C2</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM0</td><td>input</td><td>TCELL152:IMUX_C4</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM1</td><td>input</td><td>TCELL152:IMUX_B2</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM10</td><td>input</td><td>TCELL152:IMUX_B4</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM11</td><td>input</td><td>TCELL151:IMUX_D1</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM12</td><td>input</td><td>TCELL151:IMUX_C4</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM13</td><td>input</td><td>TCELL151:IMUX_C3</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM14</td><td>input</td><td>TCELL152:IMUX_B5</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM15</td><td>input</td><td>TCELL152:IMUX_D2</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM2</td><td>input</td><td>TCELL152:IMUX_B3</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM3</td><td>input</td><td>TCELL152:IMUX_A3</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM4</td><td>input</td><td>TCELL151:IMUX_C5</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM5</td><td>input</td><td>TCELL152:IMUX_A2</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM6</td><td>input</td><td>TCELL151:IMUX_D4</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM7</td><td>input</td><td>TCELL152:IMUX_C2</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM8</td><td>input</td><td>TCELL152:IMUX_C5</td></tr>
<tr><td>Q2EA0_CITXPAUSTIM9</td><td>input</td><td>TCELL152:IMUX_C3</td></tr>
<tr><td>Q2EA0_CORXDATA0</td><td>output</td><td>TCELL135:OUT_Q2</td></tr>
<tr><td>Q2EA0_CORXDATA1</td><td>output</td><td>TCELL135:OUT_Q1</td></tr>
<tr><td>Q2EA0_CORXDATA10</td><td>output</td><td>TCELL134:OUT_F1</td></tr>
<tr><td>Q2EA0_CORXDATA11</td><td>output</td><td>TCELL134:OUT_F5</td></tr>
<tr><td>Q2EA0_CORXDATA12</td><td>output</td><td>TCELL134:OUT_F3</td></tr>
<tr><td>Q2EA0_CORXDATA13</td><td>output</td><td>TCELL134:OUT_F0</td></tr>
<tr><td>Q2EA0_CORXDATA14</td><td>output</td><td>TCELL134:OUT_F2</td></tr>
<tr><td>Q2EA0_CORXDATA15</td><td>output</td><td>TCELL134:OUT_F6</td></tr>
<tr><td>Q2EA0_CORXDATA2</td><td>output</td><td>TCELL135:OUT_F5</td></tr>
<tr><td>Q2EA0_CORXDATA3</td><td>output</td><td>TCELL134:OUT_Q7</td></tr>
<tr><td>Q2EA0_CORXDATA4</td><td>output</td><td>TCELL134:OUT_Q3</td></tr>
<tr><td>Q2EA0_CORXDATA5</td><td>output</td><td>TCELL134:OUT_Q2</td></tr>
<tr><td>Q2EA0_CORXDATA6</td><td>output</td><td>TCELL134:OUT_Q0</td></tr>
<tr><td>Q2EA0_CORXDATA7</td><td>output</td><td>TCELL134:OUT_Q4</td></tr>
<tr><td>Q2EA0_CORXDATA8</td><td>output</td><td>TCELL134:OUT_F7</td></tr>
<tr><td>Q2EA0_CORXDATA9</td><td>output</td><td>TCELL134:OUT_F4</td></tr>
<tr><td>Q2EA0_CORXEOF</td><td>output</td><td>TCELL136:OUT_F1</td></tr>
<tr><td>Q2EA0_CORXERROR</td><td>output</td><td>TCELL136:OUT_F2</td></tr>
<tr><td>Q2EA0_CORXFIFOFULLERROR</td><td>output</td><td>TCELL136:OUT_F0</td></tr>
<tr><td>Q2EA0_CORXLASTBYTEVLD</td><td>output</td><td>TCELL135:OUT_Q0</td></tr>
<tr><td>Q2EA0_CORXSTATEN</td><td>output</td><td>TCELL138:OUT_Q2</td></tr>
<tr><td>Q2EA0_CORXSTATVEC0</td><td>output</td><td>TCELL136:OUT_Q5</td></tr>
<tr><td>Q2EA0_CORXSTATVEC1</td><td>output</td><td>TCELL137:OUT_F1</td></tr>
<tr><td>Q2EA0_CORXSTATVEC2</td><td>output</td><td>TCELL137:OUT_F7</td></tr>
<tr><td>Q2EA0_CORXSTATVEC3</td><td>output</td><td>TCELL138:OUT_F3</td></tr>
<tr><td>Q2EA0_CORXSTATVEC4</td><td>output</td><td>TCELL137:OUT_Q4</td></tr>
<tr><td>Q2EA0_CORXSTATVEC5</td><td>output</td><td>TCELL138:OUT_Q6</td></tr>
<tr><td>Q2EA0_CORXSTATVEC6</td><td>output</td><td>TCELL139:OUT_F0</td></tr>
<tr><td>Q2EA0_CORXSTATVEC7</td><td>output</td><td>TCELL138:OUT_Q4</td></tr>
<tr><td>Q2EA0_CORXWRITE</td><td>output</td><td>TCELL135:OUT_Q4</td></tr>
<tr><td>Q2EA0_COTXDISCFRM</td><td>output</td><td>TCELL150:OUT_Q0</td></tr>
<tr><td>Q2EA0_COTXDONE</td><td>output</td><td>TCELL150:OUT_Q3</td></tr>
<tr><td>Q2EA0_COTXREAD</td><td>output</td><td>TCELL149:OUT_F3</td></tr>
<tr><td>Q2EA0_COTXSTATEN</td><td>output</td><td>TCELL150:OUT_Q6</td></tr>
<tr><td>Q2EA0_COTXSTATVEC0</td><td>output</td><td>TCELL150:OUT_F3</td></tr>
<tr><td>Q2EA0_COTXSTATVEC1</td><td>output</td><td>TCELL151:OUT_F1</td></tr>
<tr><td>Q2EA0_COTXSTATVEC2</td><td>output</td><td>TCELL150:OUT_F6</td></tr>
<tr><td>Q2EA0_COTXSTATVEC3</td><td>output</td><td>TCELL150:OUT_F4</td></tr>
<tr><td>Q2EA0_COTXSTATVEC4</td><td>output</td><td>TCELL151:OUT_F2</td></tr>
<tr><td>Q2EA0_COTXSTATVEC5</td><td>output</td><td>TCELL150:OUT_F2</td></tr>
<tr><td>Q2EA0_COTXSTATVEC6</td><td>output</td><td>TCELL150:OUT_F5</td></tr>
<tr><td>Q2EA0_COTXSTATVEC7</td><td>output</td><td>TCELL149:OUT_F4</td></tr>
<tr><td>Q2EA0_GIIPGSHRINK</td><td>input</td><td>TCELL152:IMUX_A4</td></tr>
<tr><td>Q2EA0_GINONPADRXDV</td><td>input</td><td>TCELL151:IMUX_A5</td></tr>
<tr><td>Q2EA0_GISYNCCOL</td><td>input</td><td>TCELL154:IMUX_C1</td></tr>
<tr><td>Q2EA0_GISYNCCRS</td><td>input</td><td>TCELL154:IMUX_B5</td></tr>
<tr><td>Q2EA0_GISYNCNIBDRIB</td><td>input</td><td>TCELL151:IMUX_B3</td></tr>
<tr><td>Q2EA0_GISYNCRXD0</td><td>input</td><td>TCELL153:IMUX_A3</td></tr>
<tr><td>Q2EA0_GISYNCRXD1</td><td>input</td><td>TCELL153:IMUX_B0</td></tr>
<tr><td>Q2EA0_GISYNCRXD2</td><td>input</td><td>TCELL153:IMUX_C3</td></tr>
<tr><td>Q2EA0_GISYNCRXD3</td><td>input</td><td>TCELL153:IMUX_B5</td></tr>
<tr><td>Q2EA0_GISYNCRXD4</td><td>input</td><td>TCELL153:IMUX_A4</td></tr>
<tr><td>Q2EA0_GISYNCRXD5</td><td>input</td><td>TCELL152:IMUX_D5</td></tr>
<tr><td>Q2EA0_GISYNCRXD6</td><td>input</td><td>TCELL152:IMUX_D4</td></tr>
<tr><td>Q2EA0_GISYNCRXD7</td><td>input</td><td>TCELL151:IMUX_D3</td></tr>
<tr><td>Q2EA0_GISYNCRXDV</td><td>input</td><td>TCELL151:IMUX_B2</td></tr>
<tr><td>Q2EA0_GISYNCRXER</td><td>input</td><td>TCELL151:IMUX_D2</td></tr>
<tr><td>Q2EA0_GODISCARDFCS</td><td>output</td><td>TCELL149:OUT_F5</td></tr>
<tr><td>Q2EA0_GOTXMACDATA0</td><td>output</td><td>TCELL152:OUT_Q3</td></tr>
<tr><td>Q2EA0_GOTXMACDATA1</td><td>output</td><td>TCELL153:OUT_F5</td></tr>
<tr><td>Q2EA0_GOTXMACDATA2</td><td>output</td><td>TCELL151:OUT_Q7</td></tr>
<tr><td>Q2EA0_GOTXMACDATA3</td><td>output</td><td>TCELL151:OUT_Q5</td></tr>
<tr><td>Q2EA0_GOTXMACDATA4</td><td>output</td><td>TCELL151:OUT_Q3</td></tr>
<tr><td>Q2EA0_GOTXMACDATA5</td><td>output</td><td>TCELL151:OUT_Q2</td></tr>
<tr><td>Q2EA0_GOTXMACDATA6</td><td>output</td><td>TCELL151:OUT_F7</td></tr>
<tr><td>Q2EA0_GOTXMACDATA7</td><td>output</td><td>TCELL151:OUT_Q0</td></tr>
<tr><td>Q2EA0_GOTXMACERR</td><td>output</td><td>TCELL152:OUT_Q4</td></tr>
<tr><td>Q2EA0_GOTXMACWR</td><td>output</td><td>TCELL151:OUT_Q1</td></tr>
<tr><td>Q2EA0_KIRSTN</td><td>input</td><td>TCELL145:IMUX_LSR1</td></tr>
<tr><td>Q2EA0_KIRXMACCLK</td><td>input</td><td>TCELL145:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA0_KIRXMACCLKENEXT</td><td>input</td><td>TCELL154:IMUX_A3</td></tr>
<tr><td>Q2EA0_KIRXTXFECLK</td><td>input</td><td>TCELL145:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA0_KITXGMIILPBK</td><td>input</td><td>TCELL154:IMUX_A2</td></tr>
<tr><td>Q2EA0_KITXMACCLK</td><td>input</td><td>TCELL150:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA0_KITXMACCLKENEXT</td><td>input</td><td>TCELL153:IMUX_C1</td></tr>
<tr><td>Q2EA0_KOGBITEN</td><td>output</td><td>TCELL150:OUT_Q2</td></tr>
<tr><td>Q2EA0_KORXMACCLKEN</td><td>output</td><td>TCELL149:OUT_F2</td></tr>
<tr><td>Q2EA1_CIRXFULL</td><td>input</td><td>TCELL148:IMUX_A4</td></tr>
<tr><td>Q2EA1_CIRXIGNOREPKT</td><td>input</td><td>TCELL154:IMUX_A4</td></tr>
<tr><td>Q2EA1_CITXDATA0</td><td>input</td><td>TCELL150:IMUX_C5</td></tr>
<tr><td>Q2EA1_CITXDATA1</td><td>input</td><td>TCELL150:IMUX_B2</td></tr>
<tr><td>Q2EA1_CITXDATA10</td><td>input</td><td>TCELL149:IMUX_B3</td></tr>
<tr><td>Q2EA1_CITXDATA11</td><td>input</td><td>TCELL149:IMUX_B1</td></tr>
<tr><td>Q2EA1_CITXDATA12</td><td>input</td><td>TCELL149:IMUX_C1</td></tr>
<tr><td>Q2EA1_CITXDATA13</td><td>input</td><td>TCELL149:IMUX_C4</td></tr>
<tr><td>Q2EA1_CITXDATA14</td><td>input</td><td>TCELL149:IMUX_C3</td></tr>
<tr><td>Q2EA1_CITXDATA15</td><td>input</td><td>TCELL150:IMUX_A4</td></tr>
<tr><td>Q2EA1_CITXDATA2</td><td>input</td><td>TCELL149:IMUX_D3</td></tr>
<tr><td>Q2EA1_CITXDATA3</td><td>input</td><td>TCELL150:IMUX_B0</td></tr>
<tr><td>Q2EA1_CITXDATA4</td><td>input</td><td>TCELL150:IMUX_A2</td></tr>
<tr><td>Q2EA1_CITXDATA5</td><td>input</td><td>TCELL149:IMUX_D1</td></tr>
<tr><td>Q2EA1_CITXDATA6</td><td>input</td><td>TCELL149:IMUX_D2</td></tr>
<tr><td>Q2EA1_CITXDATA7</td><td>input</td><td>TCELL149:IMUX_C2</td></tr>
<tr><td>Q2EA1_CITXDATA8</td><td>input</td><td>TCELL149:IMUX_B2</td></tr>
<tr><td>Q2EA1_CITXDATA9</td><td>input</td><td>TCELL149:IMUX_B4</td></tr>
<tr><td>Q2EA1_CITXDATAAVAIL</td><td>input</td><td>TCELL150:IMUX_D4</td></tr>
<tr><td>Q2EA1_CITXEMPTY</td><td>input</td><td>TCELL150:IMUX_D5</td></tr>
<tr><td>Q2EA1_CITXEOF</td><td>input</td><td>TCELL150:IMUX_D2</td></tr>
<tr><td>Q2EA1_CITXFIFOCTRL</td><td>input</td><td>TCELL153:IMUX_C5</td></tr>
<tr><td>Q2EA1_CITXFORCEERR</td><td>input</td><td>TCELL154:IMUX_A5</td></tr>
<tr><td>Q2EA1_CITXLASTBYTEVLD</td><td>input</td><td>TCELL150:IMUX_C3</td></tr>
<tr><td>Q2EA1_CITXPAUSREQ</td><td>input</td><td>TCELL154:IMUX_B1</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM0</td><td>input</td><td>TCELL153:IMUX_D1</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM1</td><td>input</td><td>TCELL153:IMUX_D0</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM10</td><td>input</td><td>TCELL153:IMUX_D4</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM11</td><td>input</td><td>TCELL153:IMUX_D3</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM12</td><td>input</td><td>TCELL153:IMUX_C4</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM13</td><td>input</td><td>TCELL153:IMUX_A5</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM14</td><td>input</td><td>TCELL153:IMUX_B4</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM15</td><td>input</td><td>TCELL154:IMUX_A0</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM2</td><td>input</td><td>TCELL153:IMUX_A2</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM3</td><td>input</td><td>TCELL153:IMUX_A1</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM4</td><td>input</td><td>TCELL153:IMUX_B1</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM5</td><td>input</td><td>TCELL153:IMUX_B2</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM6</td><td>input</td><td>TCELL153:IMUX_B3</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM7</td><td>input</td><td>TCELL153:IMUX_D2</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM8</td><td>input</td><td>TCELL153:IMUX_D5</td></tr>
<tr><td>Q2EA1_CITXPAUSTIM9</td><td>input</td><td>TCELL154:IMUX_A1</td></tr>
<tr><td>Q2EA1_CORXDATA0</td><td>output</td><td>TCELL146:OUT_Q7</td></tr>
<tr><td>Q2EA1_CORXDATA1</td><td>output</td><td>TCELL146:OUT_Q5</td></tr>
<tr><td>Q2EA1_CORXDATA10</td><td>output</td><td>TCELL139:OUT_F7</td></tr>
<tr><td>Q2EA1_CORXDATA11</td><td>output</td><td>TCELL139:OUT_F5</td></tr>
<tr><td>Q2EA1_CORXDATA12</td><td>output</td><td>TCELL139:OUT_F6</td></tr>
<tr><td>Q2EA1_CORXDATA13</td><td>output</td><td>TCELL139:OUT_Q1</td></tr>
<tr><td>Q2EA1_CORXDATA14</td><td>output</td><td>TCELL139:OUT_Q4</td></tr>
<tr><td>Q2EA1_CORXDATA15</td><td>output</td><td>TCELL140:OUT_F6</td></tr>
<tr><td>Q2EA1_CORXDATA2</td><td>output</td><td>TCELL146:OUT_F2</td></tr>
<tr><td>Q2EA1_CORXDATA3</td><td>output</td><td>TCELL146:OUT_Q3</td></tr>
<tr><td>Q2EA1_CORXDATA4</td><td>output</td><td>TCELL146:OUT_F6</td></tr>
<tr><td>Q2EA1_CORXDATA5</td><td>output</td><td>TCELL146:OUT_Q2</td></tr>
<tr><td>Q2EA1_CORXDATA6</td><td>output</td><td>TCELL146:OUT_F5</td></tr>
<tr><td>Q2EA1_CORXDATA7</td><td>output</td><td>TCELL146:OUT_Q6</td></tr>
<tr><td>Q2EA1_CORXDATA8</td><td>output</td><td>TCELL140:OUT_Q3</td></tr>
<tr><td>Q2EA1_CORXDATA9</td><td>output</td><td>TCELL139:OUT_Q2</td></tr>
<tr><td>Q2EA1_CORXEOF</td><td>output</td><td>TCELL146:OUT_F4</td></tr>
<tr><td>Q2EA1_CORXERROR</td><td>output</td><td>TCELL146:OUT_Q4</td></tr>
<tr><td>Q2EA1_CORXFIFOFULLERROR</td><td>output</td><td>TCELL146:OUT_Q1</td></tr>
<tr><td>Q2EA1_CORXLASTBYTEVLD</td><td>output</td><td>TCELL145:OUT_F7</td></tr>
<tr><td>Q2EA1_CORXSTATEN</td><td>output</td><td>TCELL147:OUT_Q2</td></tr>
<tr><td>Q2EA1_CORXSTATVEC0</td><td>output</td><td>TCELL147:OUT_F1</td></tr>
<tr><td>Q2EA1_CORXSTATVEC1</td><td>output</td><td>TCELL147:OUT_F0</td></tr>
<tr><td>Q2EA1_CORXSTATVEC2</td><td>output</td><td>TCELL147:OUT_F2</td></tr>
<tr><td>Q2EA1_CORXSTATVEC3</td><td>output</td><td>TCELL147:OUT_Q0</td></tr>
<tr><td>Q2EA1_CORXSTATVEC4</td><td>output</td><td>TCELL147:OUT_Q4</td></tr>
<tr><td>Q2EA1_CORXSTATVEC5</td><td>output</td><td>TCELL147:OUT_F7</td></tr>
<tr><td>Q2EA1_CORXSTATVEC6</td><td>output</td><td>TCELL147:OUT_F6</td></tr>
<tr><td>Q2EA1_CORXSTATVEC7</td><td>output</td><td>TCELL147:OUT_F5</td></tr>
<tr><td>Q2EA1_CORXWRITE</td><td>output</td><td>TCELL146:OUT_F7</td></tr>
<tr><td>Q2EA1_COTXDISCFRM</td><td>output</td><td>TCELL150:OUT_F7</td></tr>
<tr><td>Q2EA1_COTXDONE</td><td>output</td><td>TCELL151:OUT_F0</td></tr>
<tr><td>Q2EA1_COTXREAD</td><td>output</td><td>TCELL149:OUT_Q7</td></tr>
<tr><td>Q2EA1_COTXSTATEN</td><td>output</td><td>TCELL150:OUT_Q7</td></tr>
<tr><td>Q2EA1_COTXSTATVEC0</td><td>output</td><td>TCELL151:OUT_F3</td></tr>
<tr><td>Q2EA1_COTXSTATVEC1</td><td>output</td><td>TCELL151:OUT_F5</td></tr>
<tr><td>Q2EA1_COTXSTATVEC2</td><td>output</td><td>TCELL151:OUT_F6</td></tr>
<tr><td>Q2EA1_COTXSTATVEC3</td><td>output</td><td>TCELL149:OUT_Q2</td></tr>
<tr><td>Q2EA1_COTXSTATVEC4</td><td>output</td><td>TCELL151:OUT_F4</td></tr>
<tr><td>Q2EA1_COTXSTATVEC5</td><td>output</td><td>TCELL149:OUT_Q3</td></tr>
<tr><td>Q2EA1_COTXSTATVEC6</td><td>output</td><td>TCELL149:OUT_Q4</td></tr>
<tr><td>Q2EA1_COTXSTATVEC7</td><td>output</td><td>TCELL149:OUT_Q1</td></tr>
<tr><td>Q2EA1_GIIPGSHRINK</td><td>input</td><td>TCELL154:IMUX_C4</td></tr>
<tr><td>Q2EA1_GINONPADRXDV</td><td>input</td><td>TCELL154:IMUX_B4</td></tr>
<tr><td>Q2EA1_GISYNCCOL</td><td>input</td><td>TCELL155:IMUX_A3</td></tr>
<tr><td>Q2EA1_GISYNCCRS</td><td>input</td><td>TCELL155:IMUX_A2</td></tr>
<tr><td>Q2EA1_GISYNCNIBDRIB</td><td>input</td><td>TCELL154:IMUX_B3</td></tr>
<tr><td>Q2EA1_GISYNCRXD0</td><td>input</td><td>TCELL154:IMUX_C5</td></tr>
<tr><td>Q2EA1_GISYNCRXD1</td><td>input</td><td>TCELL154:IMUX_D2</td></tr>
<tr><td>Q2EA1_GISYNCRXD2</td><td>input</td><td>TCELL154:IMUX_D4</td></tr>
<tr><td>Q2EA1_GISYNCRXD3</td><td>input</td><td>TCELL154:IMUX_C2</td></tr>
<tr><td>Q2EA1_GISYNCRXD4</td><td>input</td><td>TCELL154:IMUX_D3</td></tr>
<tr><td>Q2EA1_GISYNCRXD5</td><td>input</td><td>TCELL154:IMUX_D0</td></tr>
<tr><td>Q2EA1_GISYNCRXD6</td><td>input</td><td>TCELL154:IMUX_D1</td></tr>
<tr><td>Q2EA1_GISYNCRXD7</td><td>input</td><td>TCELL154:IMUX_C3</td></tr>
<tr><td>Q2EA1_GISYNCRXDV</td><td>input</td><td>TCELL154:IMUX_B0</td></tr>
<tr><td>Q2EA1_GISYNCRXER</td><td>input</td><td>TCELL154:IMUX_C0</td></tr>
<tr><td>Q2EA1_GODISCARDFCS</td><td>output</td><td>TCELL150:OUT_F0</td></tr>
<tr><td>Q2EA1_GOTXMACDATA0</td><td>output</td><td>TCELL151:OUT_Q4</td></tr>
<tr><td>Q2EA1_GOTXMACDATA1</td><td>output</td><td>TCELL152:OUT_Q6</td></tr>
<tr><td>Q2EA1_GOTXMACDATA2</td><td>output</td><td>TCELL152:OUT_F4</td></tr>
<tr><td>Q2EA1_GOTXMACDATA3</td><td>output</td><td>TCELL152:OUT_F2</td></tr>
<tr><td>Q2EA1_GOTXMACDATA4</td><td>output</td><td>TCELL152:OUT_F5</td></tr>
<tr><td>Q2EA1_GOTXMACDATA5</td><td>output</td><td>TCELL152:OUT_F3</td></tr>
<tr><td>Q2EA1_GOTXMACDATA6</td><td>output</td><td>TCELL152:OUT_Q2</td></tr>
<tr><td>Q2EA1_GOTXMACDATA7</td><td>output</td><td>TCELL152:OUT_F7</td></tr>
<tr><td>Q2EA1_GOTXMACERR</td><td>output</td><td>TCELL152:OUT_F6</td></tr>
<tr><td>Q2EA1_GOTXMACWR</td><td>output</td><td>TCELL151:OUT_Q6</td></tr>
<tr><td>Q2EA1_KIRSTN</td><td>input</td><td>TCELL146:IMUX_LSR0</td></tr>
<tr><td>Q2EA1_KIRXMACCLK</td><td>input</td><td>TCELL149:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA1_KIRXMACCLKENEXT</td><td>input</td><td>TCELL154:IMUX_D5</td></tr>
<tr><td>Q2EA1_KIRXTXFECLK</td><td>input</td><td>TCELL149:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA1_KITXGMIILPBK</td><td>input</td><td>TCELL155:IMUX_A1</td></tr>
<tr><td>Q2EA1_KITXMACCLK</td><td>input</td><td>TCELL150:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA1_KITXMACCLKENEXT</td><td>input</td><td>TCELL153:IMUX_C0</td></tr>
<tr><td>Q2EA1_KOGBITEN</td><td>output</td><td>TCELL150:OUT_Q1</td></tr>
<tr><td>Q2EA1_KORXMACCLKEN</td><td>output</td><td>TCELL150:OUT_F1</td></tr>
<tr><td>Q2EA2_CIRXFULL</td><td>input</td><td>TCELL147:IMUX_B5</td></tr>
<tr><td>Q2EA2_CIRXIGNOREPKT</td><td>input</td><td>TCELL148:IMUX_D0</td></tr>
<tr><td>Q2EA2_CITXDATA0</td><td>input</td><td>TCELL146:IMUX_B2</td></tr>
<tr><td>Q2EA2_CITXDATA1</td><td>input</td><td>TCELL146:IMUX_B0</td></tr>
<tr><td>Q2EA2_CITXDATA10</td><td>input</td><td>TCELL145:IMUX_B0</td></tr>
<tr><td>Q2EA2_CITXDATA11</td><td>input</td><td>TCELL145:IMUX_B1</td></tr>
<tr><td>Q2EA2_CITXDATA12</td><td>input</td><td>TCELL145:IMUX_B3</td></tr>
<tr><td>Q2EA2_CITXDATA13</td><td>input</td><td>TCELL145:IMUX_C0</td></tr>
<tr><td>Q2EA2_CITXDATA14</td><td>input</td><td>TCELL145:IMUX_D4</td></tr>
<tr><td>Q2EA2_CITXDATA15</td><td>input</td><td>TCELL146:IMUX_A4</td></tr>
<tr><td>Q2EA2_CITXDATA2</td><td>input</td><td>TCELL146:IMUX_A3</td></tr>
<tr><td>Q2EA2_CITXDATA3</td><td>input</td><td>TCELL146:IMUX_A0</td></tr>
<tr><td>Q2EA2_CITXDATA4</td><td>input</td><td>TCELL145:IMUX_D5</td></tr>
<tr><td>Q2EA2_CITXDATA5</td><td>input</td><td>TCELL145:IMUX_D1</td></tr>
<tr><td>Q2EA2_CITXDATA6</td><td>input</td><td>TCELL145:IMUX_C4</td></tr>
<tr><td>Q2EA2_CITXDATA7</td><td>input</td><td>TCELL145:IMUX_D2</td></tr>
<tr><td>Q2EA2_CITXDATA8</td><td>input</td><td>TCELL145:IMUX_D0</td></tr>
<tr><td>Q2EA2_CITXDATA9</td><td>input</td><td>TCELL145:IMUX_B2</td></tr>
<tr><td>Q2EA2_CITXDATAAVAIL</td><td>input</td><td>TCELL147:IMUX_B1</td></tr>
<tr><td>Q2EA2_CITXEMPTY</td><td>input</td><td>TCELL147:IMUX_A5</td></tr>
<tr><td>Q2EA2_CITXEOF</td><td>input</td><td>TCELL146:IMUX_C1</td></tr>
<tr><td>Q2EA2_CITXFIFOCTRL</td><td>input</td><td>TCELL147:IMUX_B2</td></tr>
<tr><td>Q2EA2_CITXFORCEERR</td><td>input</td><td>TCELL147:IMUX_B3</td></tr>
<tr><td>Q2EA2_CITXLASTBYTEVLD</td><td>input</td><td>TCELL146:IMUX_B3</td></tr>
<tr><td>Q2EA2_CITXPAUSREQ</td><td>input</td><td>TCELL147:IMUX_C0</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM0</td><td>input</td><td>TCELL147:IMUX_D2</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM1</td><td>input</td><td>TCELL147:IMUX_D1</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM10</td><td>input</td><td>TCELL148:IMUX_B5</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM11</td><td>input</td><td>TCELL148:IMUX_B4</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM12</td><td>input</td><td>TCELL148:IMUX_B1</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM13</td><td>input</td><td>TCELL148:IMUX_A3</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM14</td><td>input</td><td>TCELL148:IMUX_A0</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM15</td><td>input</td><td>TCELL147:IMUX_D3</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM2</td><td>input</td><td>TCELL147:IMUX_D5</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM3</td><td>input</td><td>TCELL148:IMUX_B3</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM4</td><td>input</td><td>TCELL148:IMUX_C0</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM5</td><td>input</td><td>TCELL147:IMUX_D4</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM6</td><td>input</td><td>TCELL148:IMUX_C1</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM7</td><td>input</td><td>TCELL148:IMUX_B0</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM8</td><td>input</td><td>TCELL148:IMUX_A5</td></tr>
<tr><td>Q2EA2_CITXPAUSTIM9</td><td>input</td><td>TCELL148:IMUX_B2</td></tr>
<tr><td>Q2EA2_CORXDATA0</td><td>output</td><td>TCELL137:OUT_F0</td></tr>
<tr><td>Q2EA2_CORXDATA1</td><td>output</td><td>TCELL136:OUT_Q0</td></tr>
<tr><td>Q2EA2_CORXDATA10</td><td>output</td><td>TCELL134:OUT_Q5</td></tr>
<tr><td>Q2EA2_CORXDATA11</td><td>output</td><td>TCELL135:OUT_F1</td></tr>
<tr><td>Q2EA2_CORXDATA12</td><td>output</td><td>TCELL134:OUT_Q6</td></tr>
<tr><td>Q2EA2_CORXDATA13</td><td>output</td><td>TCELL135:OUT_F0</td></tr>
<tr><td>Q2EA2_CORXDATA14</td><td>output</td><td>TCELL135:OUT_F2</td></tr>
<tr><td>Q2EA2_CORXDATA15</td><td>output</td><td>TCELL135:OUT_Q3</td></tr>
<tr><td>Q2EA2_CORXDATA2</td><td>output</td><td>TCELL136:OUT_F4</td></tr>
<tr><td>Q2EA2_CORXDATA3</td><td>output</td><td>TCELL136:OUT_F7</td></tr>
<tr><td>Q2EA2_CORXDATA4</td><td>output</td><td>TCELL136:OUT_F6</td></tr>
<tr><td>Q2EA2_CORXDATA5</td><td>output</td><td>TCELL136:OUT_Q2</td></tr>
<tr><td>Q2EA2_CORXDATA6</td><td>output</td><td>TCELL136:OUT_Q4</td></tr>
<tr><td>Q2EA2_CORXDATA7</td><td>output</td><td>TCELL136:OUT_Q1</td></tr>
<tr><td>Q2EA2_CORXDATA8</td><td>output</td><td>TCELL135:OUT_F3</td></tr>
<tr><td>Q2EA2_CORXDATA9</td><td>output</td><td>TCELL135:OUT_F4</td></tr>
<tr><td>Q2EA2_CORXEOF</td><td>output</td><td>TCELL138:OUT_F6</td></tr>
<tr><td>Q2EA2_CORXERROR</td><td>output</td><td>TCELL139:OUT_F4</td></tr>
<tr><td>Q2EA2_CORXFIFOFULLERROR</td><td>output</td><td>TCELL137:OUT_F6</td></tr>
<tr><td>Q2EA2_CORXLASTBYTEVLD</td><td>output</td><td>TCELL136:OUT_F5</td></tr>
<tr><td>Q2EA2_CORXSTATEN</td><td>output</td><td>TCELL139:OUT_Q5</td></tr>
<tr><td>Q2EA2_CORXSTATVEC0</td><td>output</td><td>TCELL145:OUT_F1</td></tr>
<tr><td>Q2EA2_CORXSTATVEC1</td><td>output</td><td>TCELL145:OUT_F3</td></tr>
<tr><td>Q2EA2_CORXSTATVEC2</td><td>output</td><td>TCELL145:OUT_F0</td></tr>
<tr><td>Q2EA2_CORXSTATVEC3</td><td>output</td><td>TCELL140:OUT_Q2</td></tr>
<tr><td>Q2EA2_CORXSTATVEC4</td><td>output</td><td>TCELL139:OUT_Q6</td></tr>
<tr><td>Q2EA2_CORXSTATVEC5</td><td>output</td><td>TCELL139:OUT_Q3</td></tr>
<tr><td>Q2EA2_CORXSTATVEC6</td><td>output</td><td>TCELL140:OUT_F4</td></tr>
<tr><td>Q2EA2_CORXSTATVEC7</td><td>output</td><td>TCELL140:OUT_Q7</td></tr>
<tr><td>Q2EA2_CORXWRITE</td><td>output</td><td>TCELL138:OUT_F1</td></tr>
<tr><td>Q2EA2_COTXDISCFRM</td><td>output</td><td>TCELL136:OUT_F3</td></tr>
<tr><td>Q2EA2_COTXDONE</td><td>output</td><td>TCELL136:OUT_Q6</td></tr>
<tr><td>Q2EA2_COTXREAD</td><td>output</td><td>TCELL135:OUT_Q5</td></tr>
<tr><td>Q2EA2_COTXSTATEN</td><td>output</td><td>TCELL136:OUT_Q3</td></tr>
<tr><td>Q2EA2_COTXSTATVEC0</td><td>output</td><td>TCELL137:OUT_F2</td></tr>
<tr><td>Q2EA2_COTXSTATVEC1</td><td>output</td><td>TCELL137:OUT_Q6</td></tr>
<tr><td>Q2EA2_COTXSTATVEC2</td><td>output</td><td>TCELL138:OUT_Q0</td></tr>
<tr><td>Q2EA2_COTXSTATVEC3</td><td>output</td><td>TCELL138:OUT_F4</td></tr>
<tr><td>Q2EA2_COTXSTATVEC4</td><td>output</td><td>TCELL137:OUT_F5</td></tr>
<tr><td>Q2EA2_COTXSTATVEC5</td><td>output</td><td>TCELL137:OUT_Q1</td></tr>
<tr><td>Q2EA2_COTXSTATVEC6</td><td>output</td><td>TCELL137:OUT_Q2</td></tr>
<tr><td>Q2EA2_COTXSTATVEC7</td><td>output</td><td>TCELL136:OUT_Q7</td></tr>
<tr><td>Q2EA2_GIIPGSHRINK</td><td>input</td><td>TCELL148:IMUX_C4</td></tr>
<tr><td>Q2EA2_GINONPADRXDV</td><td>input</td><td>TCELL148:IMUX_D2</td></tr>
<tr><td>Q2EA2_GISYNCCOL</td><td>input</td><td>TCELL147:IMUX_C4</td></tr>
<tr><td>Q2EA2_GISYNCCRS</td><td>input</td><td>TCELL147:IMUX_C3</td></tr>
<tr><td>Q2EA2_GISYNCNIBDRIB</td><td>input</td><td>TCELL149:IMUX_A1</td></tr>
<tr><td>Q2EA2_GISYNCRXD0</td><td>input</td><td>TCELL149:IMUX_A0</td></tr>
<tr><td>Q2EA2_GISYNCRXD1</td><td>input</td><td>TCELL148:IMUX_C3</td></tr>
<tr><td>Q2EA2_GISYNCRXD2</td><td>input</td><td>TCELL148:IMUX_D3</td></tr>
<tr><td>Q2EA2_GISYNCRXD3</td><td>input</td><td>TCELL148:IMUX_C5</td></tr>
<tr><td>Q2EA2_GISYNCRXD4</td><td>input</td><td>TCELL149:IMUX_A4</td></tr>
<tr><td>Q2EA2_GISYNCRXD5</td><td>input</td><td>TCELL149:IMUX_A3</td></tr>
<tr><td>Q2EA2_GISYNCRXD6</td><td>input</td><td>TCELL149:IMUX_A2</td></tr>
<tr><td>Q2EA2_GISYNCRXD7</td><td>input</td><td>TCELL148:IMUX_D5</td></tr>
<tr><td>Q2EA2_GISYNCRXDV</td><td>input</td><td>TCELL148:IMUX_D1</td></tr>
<tr><td>Q2EA2_GISYNCRXER</td><td>input</td><td>TCELL148:IMUX_D4</td></tr>
<tr><td>Q2EA2_GODISCARDFCS</td><td>output</td><td>TCELL147:OUT_F4</td></tr>
<tr><td>Q2EA2_GOTXMACDATA0</td><td>output</td><td>TCELL148:OUT_F7</td></tr>
<tr><td>Q2EA2_GOTXMACDATA1</td><td>output</td><td>TCELL137:OUT_F3</td></tr>
<tr><td>Q2EA2_GOTXMACDATA2</td><td>output</td><td>TCELL137:OUT_Q3</td></tr>
<tr><td>Q2EA2_GOTXMACDATA3</td><td>output</td><td>TCELL137:OUT_F4</td></tr>
<tr><td>Q2EA2_GOTXMACDATA4</td><td>output</td><td>TCELL137:OUT_Q0</td></tr>
<tr><td>Q2EA2_GOTXMACDATA5</td><td>output</td><td>TCELL137:OUT_Q5</td></tr>
<tr><td>Q2EA2_GOTXMACDATA6</td><td>output</td><td>TCELL138:OUT_F5</td></tr>
<tr><td>Q2EA2_GOTXMACDATA7</td><td>output</td><td>TCELL139:OUT_Q0</td></tr>
<tr><td>Q2EA2_GOTXMACERR</td><td>output</td><td>TCELL140:OUT_Q5</td></tr>
<tr><td>Q2EA2_GOTXMACWR</td><td>output</td><td>TCELL145:OUT_F4</td></tr>
<tr><td>Q2EA2_KIRSTN</td><td>input</td><td>TCELL145:IMUX_LSR0</td></tr>
<tr><td>Q2EA2_KIRXMACCLK</td><td>input</td><td>TCELL147:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA2_KIRXMACCLKENEXT</td><td>input</td><td>TCELL149:IMUX_C0</td></tr>
<tr><td>Q2EA2_KIRXTXFECLK</td><td>input</td><td>TCELL146:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA2_KITXGMIILPBK</td><td>input</td><td>TCELL149:IMUX_B5</td></tr>
<tr><td>Q2EA2_KITXMACCLK</td><td>input</td><td>TCELL146:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA2_KITXMACCLKENEXT</td><td>input</td><td>TCELL148:IMUX_A1</td></tr>
<tr><td>Q2EA2_KOGBITEN</td><td>output</td><td>TCELL148:OUT_F6</td></tr>
<tr><td>Q2EA2_KORXMACCLKEN</td><td>output</td><td>TCELL145:OUT_Q3</td></tr>
<tr><td>Q2EA3_CIRXFULL</td><td>input</td><td>TCELL147:IMUX_D0</td></tr>
<tr><td>Q2EA3_CIRXIGNOREPKT</td><td>input</td><td>TCELL151:IMUX_A1</td></tr>
<tr><td>Q2EA3_CITXDATA0</td><td>input</td><td>TCELL146:IMUX_D4</td></tr>
<tr><td>Q2EA3_CITXDATA1</td><td>input</td><td>TCELL146:IMUX_D2</td></tr>
<tr><td>Q2EA3_CITXDATA10</td><td>input</td><td>TCELL146:IMUX_B4</td></tr>
<tr><td>Q2EA3_CITXDATA11</td><td>input</td><td>TCELL146:IMUX_C0</td></tr>
<tr><td>Q2EA3_CITXDATA12</td><td>input</td><td>TCELL146:IMUX_C2</td></tr>
<tr><td>Q2EA3_CITXDATA13</td><td>input</td><td>TCELL146:IMUX_C5</td></tr>
<tr><td>Q2EA3_CITXDATA14</td><td>input</td><td>TCELL146:IMUX_D0</td></tr>
<tr><td>Q2EA3_CITXDATA15</td><td>input</td><td>TCELL146:IMUX_D5</td></tr>
<tr><td>Q2EA3_CITXDATA2</td><td>input</td><td>TCELL147:IMUX_A4</td></tr>
<tr><td>Q2EA3_CITXDATA3</td><td>input</td><td>TCELL147:IMUX_A1</td></tr>
<tr><td>Q2EA3_CITXDATA4</td><td>input</td><td>TCELL147:IMUX_A2</td></tr>
<tr><td>Q2EA3_CITXDATA5</td><td>input</td><td>TCELL147:IMUX_A0</td></tr>
<tr><td>Q2EA3_CITXDATA6</td><td>input</td><td>TCELL146:IMUX_D3</td></tr>
<tr><td>Q2EA3_CITXDATA7</td><td>input</td><td>TCELL146:IMUX_D1</td></tr>
<tr><td>Q2EA3_CITXDATA8</td><td>input</td><td>TCELL146:IMUX_C4</td></tr>
<tr><td>Q2EA3_CITXDATA9</td><td>input</td><td>TCELL146:IMUX_C3</td></tr>
<tr><td>Q2EA3_CITXDATAAVAIL</td><td>input</td><td>TCELL147:IMUX_C2</td></tr>
<tr><td>Q2EA3_CITXEMPTY</td><td>input</td><td>TCELL147:IMUX_C1</td></tr>
<tr><td>Q2EA3_CITXEOF</td><td>input</td><td>TCELL147:IMUX_B4</td></tr>
<tr><td>Q2EA3_CITXFIFOCTRL</td><td>input</td><td>TCELL147:IMUX_C5</td></tr>
<tr><td>Q2EA3_CITXFORCEERR</td><td>input</td><td>TCELL148:IMUX_A2</td></tr>
<tr><td>Q2EA3_CITXLASTBYTEVLD</td><td>input</td><td>TCELL147:IMUX_A3</td></tr>
<tr><td>Q2EA3_CITXPAUSREQ</td><td>input</td><td>TCELL148:IMUX_C2</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM0</td><td>input</td><td>TCELL150:IMUX_A5</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM1</td><td>input</td><td>TCELL150:IMUX_C1</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM10</td><td>input</td><td>TCELL149:IMUX_D4</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM11</td><td>input</td><td>TCELL150:IMUX_B5</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM12</td><td>input</td><td>TCELL150:IMUX_A0</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM13</td><td>input</td><td>TCELL150:IMUX_B1</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM14</td><td>input</td><td>TCELL149:IMUX_D0</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM15</td><td>input</td><td>TCELL149:IMUX_C5</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM2</td><td>input</td><td>TCELL150:IMUX_C2</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM3</td><td>input</td><td>TCELL150:IMUX_C0</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM4</td><td>input</td><td>TCELL150:IMUX_C4</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM5</td><td>input</td><td>TCELL150:IMUX_B4</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM6</td><td>input</td><td>TCELL150:IMUX_B3</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM7</td><td>input</td><td>TCELL150:IMUX_A3</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM8</td><td>input</td><td>TCELL150:IMUX_A1</td></tr>
<tr><td>Q2EA3_CITXPAUSTIM9</td><td>input</td><td>TCELL149:IMUX_D5</td></tr>
<tr><td>Q2EA3_CORXDATA0</td><td>output</td><td>TCELL145:OUT_Q1</td></tr>
<tr><td>Q2EA3_CORXDATA1</td><td>output</td><td>TCELL145:OUT_Q7</td></tr>
<tr><td>Q2EA3_CORXDATA10</td><td>output</td><td>TCELL138:OUT_Q5</td></tr>
<tr><td>Q2EA3_CORXDATA11</td><td>output</td><td>TCELL137:OUT_Q7</td></tr>
<tr><td>Q2EA3_CORXDATA12</td><td>output</td><td>TCELL138:OUT_F2</td></tr>
<tr><td>Q2EA3_CORXDATA13</td><td>output</td><td>TCELL138:OUT_Q1</td></tr>
<tr><td>Q2EA3_CORXDATA14</td><td>output</td><td>TCELL138:OUT_F7</td></tr>
<tr><td>Q2EA3_CORXDATA15</td><td>output</td><td>TCELL139:OUT_F3</td></tr>
<tr><td>Q2EA3_CORXDATA2</td><td>output</td><td>TCELL145:OUT_Q4</td></tr>
<tr><td>Q2EA3_CORXDATA3</td><td>output</td><td>TCELL145:OUT_Q6</td></tr>
<tr><td>Q2EA3_CORXDATA4</td><td>output</td><td>TCELL146:OUT_F0</td></tr>
<tr><td>Q2EA3_CORXDATA5</td><td>output</td><td>TCELL146:OUT_F3</td></tr>
<tr><td>Q2EA3_CORXDATA6</td><td>output</td><td>TCELL146:OUT_Q0</td></tr>
<tr><td>Q2EA3_CORXDATA7</td><td>output</td><td>TCELL145:OUT_Q5</td></tr>
<tr><td>Q2EA3_CORXDATA8</td><td>output</td><td>TCELL139:OUT_F2</td></tr>
<tr><td>Q2EA3_CORXDATA9</td><td>output</td><td>TCELL138:OUT_Q7</td></tr>
<tr><td>Q2EA3_CORXEOF</td><td>output</td><td>TCELL147:OUT_F3</td></tr>
<tr><td>Q2EA3_CORXERROR</td><td>output</td><td>TCELL148:OUT_F1</td></tr>
<tr><td>Q2EA3_CORXFIFOFULLERROR</td><td>output</td><td>TCELL145:OUT_Q0</td></tr>
<tr><td>Q2EA3_CORXLASTBYTEVLD</td><td>output</td><td>TCELL140:OUT_Q4</td></tr>
<tr><td>Q2EA3_CORXSTATEN</td><td>output</td><td>TCELL148:OUT_Q0</td></tr>
<tr><td>Q2EA3_CORXSTATVEC0</td><td>output</td><td>TCELL148:OUT_Q1</td></tr>
<tr><td>Q2EA3_CORXSTATVEC1</td><td>output</td><td>TCELL148:OUT_Q3</td></tr>
<tr><td>Q2EA3_CORXSTATVEC2</td><td>output</td><td>TCELL148:OUT_Q2</td></tr>
<tr><td>Q2EA3_CORXSTATVEC3</td><td>output</td><td>TCELL148:OUT_Q4</td></tr>
<tr><td>Q2EA3_CORXSTATVEC4</td><td>output</td><td>TCELL148:OUT_Q5</td></tr>
<tr><td>Q2EA3_CORXSTATVEC5</td><td>output</td><td>TCELL149:OUT_F1</td></tr>
<tr><td>Q2EA3_CORXSTATVEC6</td><td>output</td><td>TCELL149:OUT_F0</td></tr>
<tr><td>Q2EA3_CORXSTATVEC7</td><td>output</td><td>TCELL148:OUT_Q6</td></tr>
<tr><td>Q2EA3_CORXWRITE</td><td>output</td><td>TCELL145:OUT_Q2</td></tr>
<tr><td>Q2EA3_COTXDISCFRM</td><td>output</td><td>TCELL140:OUT_F0</td></tr>
<tr><td>Q2EA3_COTXDONE</td><td>output</td><td>TCELL140:OUT_Q6</td></tr>
<tr><td>Q2EA3_COTXREAD</td><td>output</td><td>TCELL140:OUT_F7</td></tr>
<tr><td>Q2EA3_COTXSTATEN</td><td>output</td><td>TCELL140:OUT_Q0</td></tr>
<tr><td>Q2EA3_COTXSTATVEC0</td><td>output</td><td>TCELL145:OUT_F2</td></tr>
<tr><td>Q2EA3_COTXSTATVEC1</td><td>output</td><td>TCELL140:OUT_F5</td></tr>
<tr><td>Q2EA3_COTXSTATVEC2</td><td>output</td><td>TCELL145:OUT_F6</td></tr>
<tr><td>Q2EA3_COTXSTATVEC3</td><td>output</td><td>TCELL139:OUT_Q7</td></tr>
<tr><td>Q2EA3_COTXSTATVEC4</td><td>output</td><td>TCELL140:OUT_F1</td></tr>
<tr><td>Q2EA3_COTXSTATVEC5</td><td>output</td><td>TCELL140:OUT_Q1</td></tr>
<tr><td>Q2EA3_COTXSTATVEC6</td><td>output</td><td>TCELL145:OUT_F5</td></tr>
<tr><td>Q2EA3_COTXSTATVEC7</td><td>output</td><td>TCELL140:OUT_F2</td></tr>
<tr><td>Q2EA3_GIIPGSHRINK</td><td>input</td><td>TCELL151:IMUX_C1</td></tr>
<tr><td>Q2EA3_GINONPADRXDV</td><td>input</td><td>TCELL151:IMUX_B0</td></tr>
<tr><td>Q2EA3_GISYNCCOL</td><td>input</td><td>TCELL149:IMUX_A5</td></tr>
<tr><td>Q2EA3_GISYNCCRS</td><td>input</td><td>TCELL149:IMUX_B0</td></tr>
<tr><td>Q2EA3_GISYNCNIBDRIB</td><td>input</td><td>TCELL151:IMUX_A3</td></tr>
<tr><td>Q2EA3_GISYNCRXD0</td><td>input</td><td>TCELL151:IMUX_C2</td></tr>
<tr><td>Q2EA3_GISYNCRXD1</td><td>input</td><td>TCELL151:IMUX_D0</td></tr>
<tr><td>Q2EA3_GISYNCRXD2</td><td>input</td><td>TCELL152:IMUX_A5</td></tr>
<tr><td>Q2EA3_GISYNCRXD3</td><td>input</td><td>TCELL151:IMUX_B5</td></tr>
<tr><td>Q2EA3_GISYNCRXD4</td><td>input</td><td>TCELL151:IMUX_D5</td></tr>
<tr><td>Q2EA3_GISYNCRXD5</td><td>input</td><td>TCELL151:IMUX_C0</td></tr>
<tr><td>Q2EA3_GISYNCRXD6</td><td>input</td><td>TCELL151:IMUX_B4</td></tr>
<tr><td>Q2EA3_GISYNCRXD7</td><td>input</td><td>TCELL151:IMUX_B1</td></tr>
<tr><td>Q2EA3_GISYNCRXDV</td><td>input</td><td>TCELL151:IMUX_A2</td></tr>
<tr><td>Q2EA3_GISYNCRXER</td><td>input</td><td>TCELL151:IMUX_A4</td></tr>
<tr><td>Q2EA3_GODISCARDFCS</td><td>output</td><td>TCELL148:OUT_Q7</td></tr>
<tr><td>Q2EA3_GOTXMACDATA0</td><td>output</td><td>TCELL147:OUT_Q1</td></tr>
<tr><td>Q2EA3_GOTXMACDATA1</td><td>output</td><td>TCELL149:OUT_Q0</td></tr>
<tr><td>Q2EA3_GOTXMACDATA2</td><td>output</td><td>TCELL147:OUT_Q5</td></tr>
<tr><td>Q2EA3_GOTXMACDATA3</td><td>output</td><td>TCELL148:OUT_F2</td></tr>
<tr><td>Q2EA3_GOTXMACDATA4</td><td>output</td><td>TCELL148:OUT_F4</td></tr>
<tr><td>Q2EA3_GOTXMACDATA5</td><td>output</td><td>TCELL148:OUT_F5</td></tr>
<tr><td>Q2EA3_GOTXMACDATA6</td><td>output</td><td>TCELL148:OUT_F0</td></tr>
<tr><td>Q2EA3_GOTXMACDATA7</td><td>output</td><td>TCELL147:OUT_Q7</td></tr>
<tr><td>Q2EA3_GOTXMACERR</td><td>output</td><td>TCELL148:OUT_F3</td></tr>
<tr><td>Q2EA3_GOTXMACWR</td><td>output</td><td>TCELL147:OUT_Q6</td></tr>
<tr><td>Q2EA3_KIRSTN</td><td>input</td><td>TCELL146:IMUX_LSR1</td></tr>
<tr><td>Q2EA3_KIRXMACCLK</td><td>input</td><td>TCELL148:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA3_KIRXMACCLKENEXT</td><td>input</td><td>TCELL153:IMUX_A0</td></tr>
<tr><td>Q2EA3_KIRXTXFECLK</td><td>input</td><td>TCELL147:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EA3_KITXGMIILPBK</td><td>input</td><td>TCELL152:IMUX_D3</td></tr>
<tr><td>Q2EA3_KITXMACCLK</td><td>input</td><td>TCELL148:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EA3_KITXMACCLKENEXT</td><td>input</td><td>TCELL150:IMUX_D0</td></tr>
<tr><td>Q2EA3_KOGBITEN</td><td>output</td><td>TCELL149:OUT_F7</td></tr>
<tr><td>Q2EA3_KORXMACCLKEN</td><td>output</td><td>TCELL149:OUT_Q6</td></tr>
<tr><td>Q2EB0_CIRXFULL</td><td>input</td><td>TCELL159:IMUX_B0</td></tr>
<tr><td>Q2EB0_CIRXIGNOREPKT</td><td>input</td><td>TCELL155:IMUX_D1</td></tr>
<tr><td>Q2EB0_CITXDATA0</td><td>input</td><td>TCELL157:IMUX_A3</td></tr>
<tr><td>Q2EB0_CITXDATA1</td><td>input</td><td>TCELL156:IMUX_B4</td></tr>
<tr><td>Q2EB0_CITXDATA2</td><td>input</td><td>TCELL156:IMUX_C2</td></tr>
<tr><td>Q2EB0_CITXDATA3</td><td>input</td><td>TCELL156:IMUX_C0</td></tr>
<tr><td>Q2EB0_CITXDATA4</td><td>input</td><td>TCELL156:IMUX_A5</td></tr>
<tr><td>Q2EB0_CITXDATA5</td><td>input</td><td>TCELL156:IMUX_B0</td></tr>
<tr><td>Q2EB0_CITXDATA6</td><td>input</td><td>TCELL156:IMUX_B1</td></tr>
<tr><td>Q2EB0_CITXDATA7</td><td>input</td><td>TCELL156:IMUX_C4</td></tr>
<tr><td>Q2EB0_CITXDATAAVAIL</td><td>input</td><td>TCELL157:IMUX_B2</td></tr>
<tr><td>Q2EB0_CITXEMPTY</td><td>input</td><td>TCELL158:IMUX_A0</td></tr>
<tr><td>Q2EB0_CITXEOF</td><td>input</td><td>TCELL157:IMUX_A5</td></tr>
<tr><td>Q2EB0_CITXFIFOCTRL</td><td>input</td><td>TCELL157:IMUX_D4</td></tr>
<tr><td>Q2EB0_CITXFORCEERR</td><td>input</td><td>TCELL158:IMUX_A3</td></tr>
<tr><td>Q2EB0_CITXPAUSEREQ</td><td>input</td><td>TCELL157:IMUX_B3</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM0</td><td>input</td><td>TCELL157:IMUX_A2</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM1</td><td>input</td><td>TCELL156:IMUX_D5</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM10</td><td>input</td><td>TCELL157:IMUX_A0</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM11</td><td>input</td><td>TCELL156:IMUX_D3</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM12</td><td>input</td><td>TCELL156:IMUX_D2</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM13</td><td>input</td><td>TCELL156:IMUX_C3</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM14</td><td>input</td><td>TCELL156:IMUX_B5</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM15</td><td>input</td><td>TCELL157:IMUX_A4</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM2</td><td>input</td><td>TCELL156:IMUX_B2</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM3</td><td>input</td><td>TCELL156:IMUX_B3</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM4</td><td>input</td><td>TCELL156:IMUX_D1</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM5</td><td>input</td><td>TCELL156:IMUX_D0</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM6</td><td>input</td><td>TCELL156:IMUX_C1</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM7</td><td>input</td><td>TCELL156:IMUX_C5</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM8</td><td>input</td><td>TCELL156:IMUX_D4</td></tr>
<tr><td>Q2EB0_CITXPAUSTIM9</td><td>input</td><td>TCELL157:IMUX_A1</td></tr>
<tr><td>Q2EB0_GIIPGSHRINK</td><td>input</td><td>TCELL155:IMUX_B3</td></tr>
<tr><td>Q2EB0_GINONPADRXDV</td><td>input</td><td>TCELL155:IMUX_B1</td></tr>
<tr><td>Q2EB0_GISYNCCOL</td><td>input</td><td>TCELL157:IMUX_B0</td></tr>
<tr><td>Q2EB0_GISYNCCRS</td><td>input</td><td>TCELL157:IMUX_B1</td></tr>
<tr><td>Q2EB0_GISYNCNIBDRIB</td><td>input</td><td>TCELL155:IMUX_C2</td></tr>
<tr><td>Q2EB0_GISYNCRXD0</td><td>input</td><td>TCELL155:IMUX_C3</td></tr>
<tr><td>Q2EB0_GISYNCRXD1</td><td>input</td><td>TCELL156:IMUX_A1</td></tr>
<tr><td>Q2EB0_GISYNCRXD2</td><td>input</td><td>TCELL155:IMUX_D0</td></tr>
<tr><td>Q2EB0_GISYNCRXD3</td><td>input</td><td>TCELL155:IMUX_C1</td></tr>
<tr><td>Q2EB0_GISYNCRXD4</td><td>input</td><td>TCELL155:IMUX_D3</td></tr>
<tr><td>Q2EB0_GISYNCRXD5</td><td>input</td><td>TCELL155:IMUX_D2</td></tr>
<tr><td>Q2EB0_GISYNCRXD6</td><td>input</td><td>TCELL155:IMUX_B2</td></tr>
<tr><td>Q2EB0_GISYNCRXD7</td><td>input</td><td>TCELL156:IMUX_A0</td></tr>
<tr><td>Q2EB0_GISYNCRXDV</td><td>input</td><td>TCELL155:IMUX_C0</td></tr>
<tr><td>Q2EB0_GISYNCRXER</td><td>input</td><td>TCELL155:IMUX_B0</td></tr>
<tr><td>Q2EB0_KIRSTN</td><td>input</td><td>TCELL148:IMUX_LSR0</td></tr>
<tr><td>Q2EB0_KIRXMACCLK</td><td>input</td><td>TCELL151:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EB0_KIRXMACCLKENEXT</td><td>input</td><td>TCELL156:IMUX_A3</td></tr>
<tr><td>Q2EB0_KIRXTXFECLK</td><td>input</td><td>TCELL151:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB0_KITXGMIILPBK</td><td>input</td><td>TCELL156:IMUX_A2</td></tr>
<tr><td>Q2EB0_KITXMACCLK</td><td>input</td><td>TCELL152:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB0_KITXMACCLKENEXT</td><td>input</td><td>TCELL156:IMUX_A4</td></tr>
<tr><td>Q2EB1_CIRXFULL</td><td>input</td><td>TCELL160:IMUX_B2</td></tr>
<tr><td>Q2EB1_CIRXIGNOREPKT</td><td>input</td><td>TCELL157:IMUX_D3</td></tr>
<tr><td>Q2EB1_CITXDATA0</td><td>input</td><td>TCELL159:IMUX_B7</td></tr>
<tr><td>Q2EB1_CITXDATA1</td><td>input</td><td>TCELL160:IMUX_B0</td></tr>
<tr><td>Q2EB1_CITXDATA2</td><td>input</td><td>TCELL159:IMUX_A7</td></tr>
<tr><td>Q2EB1_CITXDATA3</td><td>input</td><td>TCELL160:IMUX_A2</td></tr>
<tr><td>Q2EB1_CITXDATA4</td><td>input</td><td>TCELL160:IMUX_B1</td></tr>
<tr><td>Q2EB1_CITXDATA5</td><td>input</td><td>TCELL160:IMUX_A3</td></tr>
<tr><td>Q2EB1_CITXDATA6</td><td>input</td><td>TCELL160:IMUX_A0</td></tr>
<tr><td>Q2EB1_CITXDATA7</td><td>input</td><td>TCELL159:IMUX_B6</td></tr>
<tr><td>Q2EB1_CITXDATAAVAIL</td><td>input</td><td>TCELL161:IMUX_B0</td></tr>
<tr><td>Q2EB1_CITXEMPTY</td><td>input</td><td>TCELL160:IMUX_B3</td></tr>
<tr><td>Q2EB1_CITXEOF</td><td>input</td><td>TCELL160:IMUX_A1</td></tr>
<tr><td>Q2EB1_CITXFIFOCTRL</td><td>input</td><td>TCELL161:IMUX_A3</td></tr>
<tr><td>Q2EB1_CITXFORCEERR</td><td>input</td><td>TCELL160:IMUX_A6</td></tr>
<tr><td>Q2EB1_CITXPAUSEREQ</td><td>input</td><td>TCELL160:IMUX_C3</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM0</td><td>input</td><td>TCELL159:IMUX_A3</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM1</td><td>input</td><td>TCELL159:IMUX_A1</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM10</td><td>input</td><td>TCELL159:IMUX_C1</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM11</td><td>input</td><td>TCELL159:IMUX_C0</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM12</td><td>input</td><td>TCELL159:IMUX_C3</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM13</td><td>input</td><td>TCELL159:IMUX_D0</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM14</td><td>input</td><td>TCELL158:IMUX_D6</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM15</td><td>input</td><td>TCELL158:IMUX_D7</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM2</td><td>input</td><td>TCELL158:IMUX_B7</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM3</td><td>input</td><td>TCELL158:IMUX_B6</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM4</td><td>input</td><td>TCELL159:IMUX_B1</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM5</td><td>input</td><td>TCELL159:IMUX_B3</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM6</td><td>input</td><td>TCELL159:IMUX_B2</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM7</td><td>input</td><td>TCELL158:IMUX_C7</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM8</td><td>input</td><td>TCELL158:IMUX_C6</td></tr>
<tr><td>Q2EB1_CITXPAUSTIM9</td><td>input</td><td>TCELL159:IMUX_C2</td></tr>
<tr><td>Q2EB1_GIIPGSHRINK</td><td>input</td><td>TCELL157:IMUX_D5</td></tr>
<tr><td>Q2EB1_GINONPADRXDV</td><td>input</td><td>TCELL157:IMUX_B4</td></tr>
<tr><td>Q2EB1_GISYNCCOL</td><td>input</td><td>TCELL159:IMUX_D3</td></tr>
<tr><td>Q2EB1_GISYNCCRS</td><td>input</td><td>TCELL159:IMUX_D2</td></tr>
<tr><td>Q2EB1_GISYNCNIBDRIB</td><td>input</td><td>TCELL157:IMUX_C2</td></tr>
<tr><td>Q2EB1_GISYNCRXD0</td><td>input</td><td>TCELL157:IMUX_C0</td></tr>
<tr><td>Q2EB1_GISYNCRXD1</td><td>input</td><td>TCELL158:IMUX_A1</td></tr>
<tr><td>Q2EB1_GISYNCRXD2</td><td>input</td><td>TCELL157:IMUX_D0</td></tr>
<tr><td>Q2EB1_GISYNCRXD3</td><td>input</td><td>TCELL157:IMUX_D2</td></tr>
<tr><td>Q2EB1_GISYNCRXD4</td><td>input</td><td>TCELL157:IMUX_C5</td></tr>
<tr><td>Q2EB1_GISYNCRXD5</td><td>input</td><td>TCELL157:IMUX_C4</td></tr>
<tr><td>Q2EB1_GISYNCRXD6</td><td>input</td><td>TCELL157:IMUX_D1</td></tr>
<tr><td>Q2EB1_GISYNCRXD7</td><td>input</td><td>TCELL157:IMUX_C3</td></tr>
<tr><td>Q2EB1_GISYNCRXDV</td><td>input</td><td>TCELL157:IMUX_B5</td></tr>
<tr><td>Q2EB1_GISYNCRXER</td><td>input</td><td>TCELL157:IMUX_C1</td></tr>
<tr><td>Q2EB1_KIRSTN</td><td>input</td><td>TCELL150:IMUX_LSR0</td></tr>
<tr><td>Q2EB1_KIRXMACCLK</td><td>input</td><td>TCELL153:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EB1_KIRXMACCLKENEXT</td><td>input</td><td>TCELL158:IMUX_B0</td></tr>
<tr><td>Q2EB1_KIRXTXFECLK</td><td>input</td><td>TCELL154:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EB1_KITXGMIILPBK</td><td>input</td><td>TCELL158:IMUX_A2</td></tr>
<tr><td>Q2EB1_KITXMACCLK</td><td>input</td><td>TCELL153:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB1_KITXMACCLKENEXT</td><td>input</td><td>TCELL158:IMUX_B2</td></tr>
<tr><td>Q2EB2_CIRXFULL</td><td>input</td><td>TCELL161:IMUX_B1</td></tr>
<tr><td>Q2EB2_CIRXIGNOREPKT</td><td>input</td><td>TCELL158:IMUX_B1</td></tr>
<tr><td>Q2EB2_CITXDATA0</td><td>input</td><td>TCELL166:IMUX_A1</td></tr>
<tr><td>Q2EB2_CITXDATA1</td><td>input</td><td>TCELL166:IMUX_B0</td></tr>
<tr><td>Q2EB2_CITXDATA2</td><td>input</td><td>TCELL166:IMUX_A4</td></tr>
<tr><td>Q2EB2_CITXDATA3</td><td>input</td><td>TCELL166:IMUX_B2</td></tr>
<tr><td>Q2EB2_CITXDATA4</td><td>input</td><td>TCELL166:IMUX_B4</td></tr>
<tr><td>Q2EB2_CITXDATA5</td><td>input</td><td>TCELL166:IMUX_B3</td></tr>
<tr><td>Q2EB2_CITXDATA6</td><td>input</td><td>TCELL166:IMUX_C1</td></tr>
<tr><td>Q2EB2_CITXDATA7</td><td>input</td><td>TCELL166:IMUX_B1</td></tr>
<tr><td>Q2EB2_CITXDATAAVAIL</td><td>input</td><td>TCELL166:IMUX_A0</td></tr>
<tr><td>Q2EB2_CITXEMPTY</td><td>input</td><td>TCELL166:IMUX_A3</td></tr>
<tr><td>Q2EB2_CITXEOF</td><td>input</td><td>TCELL165:IMUX_D3</td></tr>
<tr><td>Q2EB2_CITXFIFOCTRL</td><td>input</td><td>TCELL165:IMUX_D5</td></tr>
<tr><td>Q2EB2_CITXFORCEERR</td><td>input</td><td>TCELL165:IMUX_D4</td></tr>
<tr><td>Q2EB2_CITXPAUSEREQ</td><td>input</td><td>TCELL165:IMUX_D2</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM0</td><td>input</td><td>TCELL161:IMUX_A1</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM1</td><td>input</td><td>TCELL161:IMUX_A0</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM10</td><td>input</td><td>TCELL161:IMUX_A2</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM11</td><td>input</td><td>TCELL160:IMUX_B6</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM12</td><td>input</td><td>TCELL160:IMUX_D1</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM13</td><td>input</td><td>TCELL160:IMUX_D0</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM14</td><td>input</td><td>TCELL159:IMUX_D7</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM15</td><td>input</td><td>TCELL160:IMUX_B7</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM2</td><td>input</td><td>TCELL160:IMUX_D2</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM3</td><td>input</td><td>TCELL160:IMUX_A7</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM4</td><td>input</td><td>TCELL159:IMUX_D6</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM5</td><td>input</td><td>TCELL159:IMUX_C7</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM6</td><td>input</td><td>TCELL159:IMUX_C6</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM7</td><td>input</td><td>TCELL160:IMUX_C0</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM8</td><td>input</td><td>TCELL160:IMUX_C2</td></tr>
<tr><td>Q2EB2_CITXPAUSTIM9</td><td>input</td><td>TCELL160:IMUX_D3</td></tr>
<tr><td>Q2EB2_GIIPGSHRINK</td><td>input</td><td>TCELL158:IMUX_D2</td></tr>
<tr><td>Q2EB2_GINONPADRXDV</td><td>input</td><td>TCELL158:IMUX_C0</td></tr>
<tr><td>Q2EB2_GISYNCCOL</td><td>input</td><td>TCELL164:IMUX_C4</td></tr>
<tr><td>Q2EB2_GISYNCCRS</td><td>input</td><td>TCELL164:IMUX_C0</td></tr>
<tr><td>Q2EB2_GISYNCNIBDRIB</td><td>input</td><td>TCELL158:IMUX_C1</td></tr>
<tr><td>Q2EB2_GISYNCRXD0</td><td>input</td><td>TCELL158:IMUX_C3</td></tr>
<tr><td>Q2EB2_GISYNCRXD1</td><td>input</td><td>TCELL158:IMUX_A6</td></tr>
<tr><td>Q2EB2_GISYNCRXD2</td><td>input</td><td>TCELL158:IMUX_D0</td></tr>
<tr><td>Q2EB2_GISYNCRXD3</td><td>input</td><td>TCELL159:IMUX_A2</td></tr>
<tr><td>Q2EB2_GISYNCRXD4</td><td>input</td><td>TCELL158:IMUX_A7</td></tr>
<tr><td>Q2EB2_GISYNCRXD5</td><td>input</td><td>TCELL159:IMUX_A0</td></tr>
<tr><td>Q2EB2_GISYNCRXD6</td><td>input</td><td>TCELL158:IMUX_D3</td></tr>
<tr><td>Q2EB2_GISYNCRXD7</td><td>input</td><td>TCELL158:IMUX_D1</td></tr>
<tr><td>Q2EB2_GISYNCRXDV</td><td>input</td><td>TCELL158:IMUX_B3</td></tr>
<tr><td>Q2EB2_GISYNCRXER</td><td>input</td><td>TCELL158:IMUX_C2</td></tr>
<tr><td>Q2EB2_KIRSTN</td><td>input</td><td>TCELL149:IMUX_LSR0</td></tr>
<tr><td>Q2EB2_KIRXMACCLK</td><td>input</td><td>TCELL154:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB2_KIRXMACCLKENEXT</td><td>input</td><td>TCELL159:IMUX_A6</td></tr>
<tr><td>Q2EB2_KIRXTXFECLK</td><td>input</td><td>TCELL156:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB2_KITXGMIILPBK</td><td>input</td><td>TCELL159:IMUX_D1</td></tr>
<tr><td>Q2EB2_KITXMACCLK</td><td>input</td><td>TCELL156:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2EB2_KITXMACCLKENEXT</td><td>input</td><td>TCELL160:IMUX_C1</td></tr>
<tr><td>Q2EB3_CIRXFULL</td><td>input</td><td>TCELL166:IMUX_A2</td></tr>
<tr><td>Q2EB3_CIRXIGNOREPKT</td><td>input</td><td>TCELL164:IMUX_D5</td></tr>
<tr><td>Q2EB3_CITXDATA0</td><td>input</td><td>TCELL167:IMUX_C2</td></tr>
<tr><td>Q2EB3_CITXDATA1</td><td>input</td><td>TCELL167:IMUX_D0</td></tr>
<tr><td>Q2EB3_CITXDATA2</td><td>input</td><td>TCELL167:IMUX_D2</td></tr>
<tr><td>Q2EB3_CITXDATA3</td><td>input</td><td>TCELL167:IMUX_C1</td></tr>
<tr><td>Q2EB3_CITXDATA4</td><td>input</td><td>TCELL167:IMUX_D1</td></tr>
<tr><td>Q2EB3_CITXDATA5</td><td>input</td><td>TCELL167:IMUX_C4</td></tr>
<tr><td>Q2EB3_CITXDATA6</td><td>input</td><td>TCELL167:IMUX_C3</td></tr>
<tr><td>Q2EB3_CITXDATA7</td><td>input</td><td>TCELL167:IMUX_C5</td></tr>
<tr><td>Q2EB3_CITXDATAAVAIL</td><td>input</td><td>TCELL167:IMUX_C0</td></tr>
<tr><td>Q2EB3_CITXEMPTY</td><td>input</td><td>TCELL167:IMUX_B5</td></tr>
<tr><td>Q2EB3_CITXEOF</td><td>input</td><td>TCELL167:IMUX_B4</td></tr>
<tr><td>Q2EB3_CITXFIFOCTRL</td><td>input</td><td>TCELL166:IMUX_C5</td></tr>
<tr><td>Q2EB3_CITXFORCEERR</td><td>input</td><td>TCELL166:IMUX_C4</td></tr>
<tr><td>Q2EB3_CITXPAUSEREQ</td><td>input</td><td>TCELL166:IMUX_C3</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM0</td><td>input</td><td>TCELL163:IMUX_D0</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM1</td><td>input</td><td>TCELL162:IMUX_D7</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM10</td><td>input</td><td>TCELL164:IMUX_B0</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM11</td><td>input</td><td>TCELL164:IMUX_B1</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM12</td><td>input</td><td>TCELL163:IMUX_B3</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM13</td><td>input</td><td>TCELL164:IMUX_A0</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM14</td><td>input</td><td>TCELL163:IMUX_C3</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM15</td><td>input</td><td>TCELL164:IMUX_B5</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM2</td><td>input</td><td>TCELL164:IMUX_A4</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM3</td><td>input</td><td>TCELL164:IMUX_A2</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM4</td><td>input</td><td>TCELL162:IMUX_D6</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM5</td><td>input</td><td>TCELL163:IMUX_C0</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM6</td><td>input</td><td>TCELL162:IMUX_C7</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM7</td><td>input</td><td>TCELL163:IMUX_C1</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM8</td><td>input</td><td>TCELL164:IMUX_B3</td></tr>
<tr><td>Q2EB3_CITXPAUSTIM9</td><td>input</td><td>TCELL164:IMUX_B2</td></tr>
<tr><td>Q2EB3_GIIPGSHRINK</td><td>input</td><td>TCELL164:IMUX_D1</td></tr>
<tr><td>Q2EB3_GINONPADRXDV</td><td>input</td><td>TCELL165:IMUX_A3</td></tr>
<tr><td>Q2EB3_GISYNCCOL</td><td>input</td><td>TCELL166:IMUX_C0</td></tr>
<tr><td>Q2EB3_GISYNCCRS</td><td>input</td><td>TCELL166:IMUX_B5</td></tr>
<tr><td>Q2EB3_GISYNCNIBDRIB</td><td>input</td><td>TCELL165:IMUX_B3</td></tr>
<tr><td>Q2EB3_GISYNCRXD0</td><td>input</td><td>TCELL165:IMUX_A5</td></tr>
<tr><td>Q2EB3_GISYNCRXD1</td><td>input</td><td>TCELL165:IMUX_C0</td></tr>
<tr><td>Q2EB3_GISYNCRXD2</td><td>input</td><td>TCELL165:IMUX_B5</td></tr>
<tr><td>Q2EB3_GISYNCRXD3</td><td>input</td><td>TCELL165:IMUX_A4</td></tr>
<tr><td>Q2EB3_GISYNCRXD4</td><td>input</td><td>TCELL165:IMUX_A0</td></tr>
<tr><td>Q2EB3_GISYNCRXD5</td><td>input</td><td>TCELL164:IMUX_D4</td></tr>
<tr><td>Q2EB3_GISYNCRXD6</td><td>input</td><td>TCELL165:IMUX_A2</td></tr>
<tr><td>Q2EB3_GISYNCRXD7</td><td>input</td><td>TCELL164:IMUX_D3</td></tr>
<tr><td>Q2EB3_GISYNCRXDV</td><td>input</td><td>TCELL165:IMUX_B0</td></tr>
<tr><td>Q2EB3_GISYNCRXER</td><td>input</td><td>TCELL165:IMUX_B4</td></tr>
<tr><td>Q2EB3_KIRSTN</td><td>input</td><td>TCELL149:IMUX_LSR1</td></tr>
<tr><td>Q2EB3_KIRXMACCLK</td><td>input</td><td>TCELL157:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB3_KIRXMACCLKENEXT</td><td>input</td><td>TCELL164:IMUX_A3</td></tr>
<tr><td>Q2EB3_KIRXTXFECLK</td><td>input</td><td>TCELL159:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB3_KITXGMIILPBK</td><td>input</td><td>TCELL164:IMUX_A5</td></tr>
<tr><td>Q2EB3_KITXMACCLK</td><td>input</td><td>TCELL158:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2EB3_KITXMACCLKENEXT</td><td>input</td><td>TCELL164:IMUX_A1</td></tr>
<tr><td>Q2X_CSO0</td><td>output</td><td>TCELL155:OUT_Q2</td></tr>
<tr><td>Q2X_CSO1</td><td>output</td><td>TCELL155:OUT_Q1</td></tr>
<tr><td>Q2X_CSO10</td><td>output</td><td>TCELL159:OUT_Q2</td></tr>
<tr><td>Q2X_CSO100</td><td>output</td><td>TCELL155:OUT_Q6</td></tr>
<tr><td>Q2X_CSO101</td><td>output</td><td>TCELL156:OUT_F0</td></tr>
<tr><td>Q2X_CSO102</td><td>output</td><td>TCELL156:OUT_F1</td></tr>
<tr><td>Q2X_CSO103</td><td>output</td><td>TCELL155:OUT_Q3</td></tr>
<tr><td>Q2X_CSO104</td><td>output</td><td>TCELL161:OUT_Q0</td></tr>
<tr><td>Q2X_CSO105</td><td>output</td><td>TCELL160:OUT_Q4</td></tr>
<tr><td>Q2X_CSO106</td><td>output</td><td>TCELL160:OUT_F3</td></tr>
<tr><td>Q2X_CSO107</td><td>output</td><td>TCELL160:OUT_Q5</td></tr>
<tr><td>Q2X_CSO108</td><td>output</td><td>TCELL160:OUT_F4</td></tr>
<tr><td>Q2X_CSO109</td><td>output</td><td>TCELL160:OUT_F5</td></tr>
<tr><td>Q2X_CSO11</td><td>output</td><td>TCELL162:OUT_F4</td></tr>
<tr><td>Q2X_CSO110</td><td>output</td><td>TCELL159:OUT_Q6</td></tr>
<tr><td>Q2X_CSO111</td><td>output</td><td>TCELL159:OUT_Q7</td></tr>
<tr><td>Q2X_CSO112</td><td>output</td><td>TCELL164:OUT_F0</td></tr>
<tr><td>Q2X_CSO113</td><td>output</td><td>TCELL163:OUT_Q4</td></tr>
<tr><td>Q2X_CSO114</td><td>output</td><td>TCELL163:OUT_Q3</td></tr>
<tr><td>Q2X_CSO115</td><td>output</td><td>TCELL164:OUT_F2</td></tr>
<tr><td>Q2X_CSO116</td><td>output</td><td>TCELL164:OUT_F1</td></tr>
<tr><td>Q2X_CSO117</td><td>output</td><td>TCELL164:OUT_F4</td></tr>
<tr><td>Q2X_CSO118</td><td>output</td><td>TCELL164:OUT_F6</td></tr>
<tr><td>Q2X_CSO119</td><td>output</td><td>TCELL164:OUT_F7</td></tr>
<tr><td>Q2X_CSO12</td><td>output</td><td>TCELL159:OUT_Q4</td></tr>
<tr><td>Q2X_CSO120</td><td>output</td><td>TCELL154:OUT_Q2</td></tr>
<tr><td>Q2X_CSO121</td><td>output</td><td>TCELL156:OUT_Q1</td></tr>
<tr><td>Q2X_CSO122</td><td>output</td><td>TCELL160:OUT_Q6</td></tr>
<tr><td>Q2X_CSO123</td><td>output</td><td>TCELL165:OUT_Q4</td></tr>
<tr><td>Q2X_CSO124</td><td>output</td><td>TCELL155:OUT_F6</td></tr>
<tr><td>Q2X_CSO125</td><td>output</td><td>TCELL156:OUT_F5</td></tr>
<tr><td>Q2X_CSO126</td><td>output</td><td>TCELL160:OUT_F6</td></tr>
<tr><td>Q2X_CSO127</td><td>output</td><td>TCELL164:OUT_F3</td></tr>
<tr><td>Q2X_CSO128</td><td>output</td><td>TCELL154:OUT_Q0</td></tr>
<tr><td>Q2X_CSO129</td><td>output</td><td>TCELL156:OUT_Q4</td></tr>
<tr><td>Q2X_CSO13</td><td>output</td><td>TCELL159:OUT_Q5</td></tr>
<tr><td>Q2X_CSO130</td><td>output</td><td>TCELL160:OUT_Q0</td></tr>
<tr><td>Q2X_CSO131</td><td>output</td><td>TCELL163:OUT_Q5</td></tr>
<tr><td>Q2X_CSO132</td><td>output</td><td>TCELL153:OUT_Q0</td></tr>
<tr><td>Q2X_CSO133</td><td>output</td><td>TCELL156:OUT_F4</td></tr>
<tr><td>Q2X_CSO134</td><td>output</td><td>TCELL160:OUT_Q1</td></tr>
<tr><td>Q2X_CSO135</td><td>output</td><td>TCELL163:OUT_Q2</td></tr>
<tr><td>Q2X_CSO136</td><td>output</td><td>TCELL154:OUT_Q1</td></tr>
<tr><td>Q2X_CSO137</td><td>output</td><td>TCELL156:OUT_F2</td></tr>
<tr><td>Q2X_CSO138</td><td>output</td><td>TCELL160:OUT_Q7</td></tr>
<tr><td>Q2X_CSO139</td><td>output</td><td>TCELL164:OUT_Q1</td></tr>
<tr><td>Q2X_CSO14</td><td>output</td><td>TCELL159:OUT_F6</td></tr>
<tr><td>Q2X_CSO140</td><td>output</td><td>TCELL164:OUT_Q0</td></tr>
<tr><td>Q2X_CSO15</td><td>output</td><td>TCELL159:OUT_F7</td></tr>
<tr><td>Q2X_CSO16</td><td>output</td><td>TCELL165:OUT_Q1</td></tr>
<tr><td>Q2X_CSO17</td><td>output</td><td>TCELL165:OUT_Q0</td></tr>
<tr><td>Q2X_CSO18</td><td>output</td><td>TCELL165:OUT_F1</td></tr>
<tr><td>Q2X_CSO19</td><td>output</td><td>TCELL165:OUT_Q7</td></tr>
<tr><td>Q2X_CSO2</td><td>output</td><td>TCELL153:OUT_Q6</td></tr>
<tr><td>Q2X_CSO20</td><td>output</td><td>TCELL165:OUT_Q6</td></tr>
<tr><td>Q2X_CSO21</td><td>output</td><td>TCELL165:OUT_Q2</td></tr>
<tr><td>Q2X_CSO22</td><td>output</td><td>TCELL165:OUT_F4</td></tr>
<tr><td>Q2X_CSO23</td><td>output</td><td>TCELL164:OUT_Q6</td></tr>
<tr><td>Q2X_CSO24</td><td>output</td><td>TCELL167:OUT_F1</td></tr>
<tr><td>Q2X_CSO25</td><td>output</td><td>TCELL167:OUT_F0</td></tr>
<tr><td>Q2X_CSO26</td><td>output</td><td>TCELL166:OUT_Q2</td></tr>
<tr><td>Q2X_CSO27</td><td>output</td><td>TCELL166:OUT_Q7</td></tr>
<tr><td>Q2X_CSO28</td><td>output</td><td>TCELL167:OUT_F2</td></tr>
<tr><td>Q2X_CSO29</td><td>output</td><td>TCELL167:OUT_F4</td></tr>
<tr><td>Q2X_CSO3</td><td>output</td><td>TCELL154:OUT_Q7</td></tr>
<tr><td>Q2X_CSO30</td><td>output</td><td>TCELL166:OUT_Q4</td></tr>
<tr><td>Q2X_CSO31</td><td>output</td><td>TCELL167:OUT_F3</td></tr>
<tr><td>Q2X_CSO32</td><td>output</td><td>TCELL153:OUT_Q7</td></tr>
<tr><td>Q2X_CSO33</td><td>output</td><td>TCELL158:OUT_F6</td></tr>
<tr><td>Q2X_CSO34</td><td>output</td><td>TCELL164:OUT_F5</td></tr>
<tr><td>Q2X_CSO35</td><td>output</td><td>TCELL166:OUT_Q5</td></tr>
<tr><td>Q2X_CSO36</td><td>output</td><td>TCELL154:OUT_F0</td></tr>
<tr><td>Q2X_CSO37</td><td>output</td><td>TCELL159:OUT_Q3</td></tr>
<tr><td>Q2X_CSO38</td><td>output</td><td>TCELL165:OUT_Q3</td></tr>
<tr><td>Q2X_CSO39</td><td>output</td><td>TCELL166:OUT_Q6</td></tr>
<tr><td>Q2X_CSO4</td><td>output</td><td>TCELL155:OUT_Q0</td></tr>
<tr><td>Q2X_CSO40</td><td>output</td><td>TCELL154:OUT_Q6</td></tr>
<tr><td>Q2X_CSO41</td><td>output</td><td>TCELL160:OUT_F0</td></tr>
<tr><td>Q2X_CSO42</td><td>output</td><td>TCELL165:OUT_F7</td></tr>
<tr><td>Q2X_CSO43</td><td>output</td><td>TCELL166:OUT_Q3</td></tr>
<tr><td>Q2X_CSO44</td><td>output</td><td>TCELL154:OUT_Q4</td></tr>
<tr><td>Q2X_CSO45</td><td>output</td><td>TCELL156:OUT_Q2</td></tr>
<tr><td>Q2X_CSO46</td><td>output</td><td>TCELL165:OUT_Q5</td></tr>
<tr><td>Q2X_CSO47</td><td>output</td><td>TCELL166:OUT_Q1</td></tr>
<tr><td>Q2X_CSO48</td><td>output</td><td>TCELL166:OUT_Q0</td></tr>
<tr><td>Q2X_CSO49</td><td>output</td><td>TCELL166:OUT_F6</td></tr>
<tr><td>Q2X_CSO5</td><td>output</td><td>TCELL155:OUT_F1</td></tr>
<tr><td>Q2X_CSO50</td><td>output</td><td>TCELL166:OUT_F7</td></tr>
<tr><td>Q2X_CSO51</td><td>output</td><td>TCELL166:OUT_F5</td></tr>
<tr><td>Q2X_CSO52</td><td>output</td><td>TCELL166:OUT_F2</td></tr>
<tr><td>Q2X_CSO53</td><td>output</td><td>TCELL166:OUT_F4</td></tr>
<tr><td>Q2X_CSO54</td><td>output</td><td>TCELL166:OUT_F0</td></tr>
<tr><td>Q2X_CSO55</td><td>output</td><td>TCELL166:OUT_F3</td></tr>
<tr><td>Q2X_CSO56</td><td>output</td><td>TCELL154:OUT_F1</td></tr>
<tr><td>Q2X_CSO57</td><td>output</td><td>TCELL154:OUT_F2</td></tr>
<tr><td>Q2X_CSO58</td><td>output</td><td>TCELL154:OUT_F5</td></tr>
<tr><td>Q2X_CSO59</td><td>output</td><td>TCELL155:OUT_F7</td></tr>
<tr><td>Q2X_CSO6</td><td>output</td><td>TCELL155:OUT_F2</td></tr>
<tr><td>Q2X_CSO60</td><td>output</td><td>TCELL155:OUT_F0</td></tr>
<tr><td>Q2X_CSO61</td><td>output</td><td>TCELL153:OUT_Q4</td></tr>
<tr><td>Q2X_CSO62</td><td>output</td><td>TCELL153:OUT_Q1</td></tr>
<tr><td>Q2X_CSO63</td><td>output</td><td>TCELL154:OUT_F4</td></tr>
<tr><td>Q2X_CSO64</td><td>output</td><td>TCELL157:OUT_F4</td></tr>
<tr><td>Q2X_CSO65</td><td>output</td><td>TCELL157:OUT_F5</td></tr>
<tr><td>Q2X_CSO66</td><td>output</td><td>TCELL157:OUT_F6</td></tr>
<tr><td>Q2X_CSO67</td><td>output</td><td>TCELL157:OUT_F7</td></tr>
<tr><td>Q2X_CSO68</td><td>output</td><td>TCELL156:OUT_Q7</td></tr>
<tr><td>Q2X_CSO69</td><td>output</td><td>TCELL156:OUT_Q0</td></tr>
<tr><td>Q2X_CSO7</td><td>output</td><td>TCELL153:OUT_Q5</td></tr>
<tr><td>Q2X_CSO70</td><td>output</td><td>TCELL156:OUT_Q5</td></tr>
<tr><td>Q2X_CSO71</td><td>output</td><td>TCELL156:OUT_Q6</td></tr>
<tr><td>Q2X_CSO72</td><td>output</td><td>TCELL162:OUT_F1</td></tr>
<tr><td>Q2X_CSO73</td><td>output</td><td>TCELL161:OUT_F7</td></tr>
<tr><td>Q2X_CSO74</td><td>output</td><td>TCELL161:OUT_F6</td></tr>
<tr><td>Q2X_CSO75</td><td>output</td><td>TCELL160:OUT_F1</td></tr>
<tr><td>Q2X_CSO76</td><td>output</td><td>TCELL161:OUT_Q5</td></tr>
<tr><td>Q2X_CSO77</td><td>output</td><td>TCELL161:OUT_Q3</td></tr>
<tr><td>Q2X_CSO78</td><td>output</td><td>TCELL161:OUT_Q1</td></tr>
<tr><td>Q2X_CSO79</td><td>output</td><td>TCELL160:OUT_F2</td></tr>
<tr><td>Q2X_CSO8</td><td>output</td><td>TCELL159:OUT_Q1</td></tr>
<tr><td>Q2X_CSO80</td><td>output</td><td>TCELL164:OUT_Q2</td></tr>
<tr><td>Q2X_CSO81</td><td>output</td><td>TCELL164:OUT_Q4</td></tr>
<tr><td>Q2X_CSO82</td><td>output</td><td>TCELL165:OUT_F5</td></tr>
<tr><td>Q2X_CSO83</td><td>output</td><td>TCELL165:OUT_F0</td></tr>
<tr><td>Q2X_CSO84</td><td>output</td><td>TCELL165:OUT_F3</td></tr>
<tr><td>Q2X_CSO85</td><td>output</td><td>TCELL164:OUT_Q5</td></tr>
<tr><td>Q2X_CSO86</td><td>output</td><td>TCELL165:OUT_F6</td></tr>
<tr><td>Q2X_CSO87</td><td>output</td><td>TCELL164:OUT_Q7</td></tr>
<tr><td>Q2X_CSO88</td><td>output</td><td>TCELL154:OUT_F3</td></tr>
<tr><td>Q2X_CSO89</td><td>output</td><td>TCELL153:OUT_Q3</td></tr>
<tr><td>Q2X_CSO9</td><td>output</td><td>TCELL160:OUT_Q3</td></tr>
<tr><td>Q2X_CSO90</td><td>output</td><td>TCELL154:OUT_F6</td></tr>
<tr><td>Q2X_CSO91</td><td>output</td><td>TCELL154:OUT_Q3</td></tr>
<tr><td>Q2X_CSO92</td><td>output</td><td>TCELL154:OUT_F7</td></tr>
<tr><td>Q2X_CSO93</td><td>output</td><td>TCELL154:OUT_Q5</td></tr>
<tr><td>Q2X_CSO94</td><td>output</td><td>TCELL153:OUT_Q2</td></tr>
<tr><td>Q2X_CSO95</td><td>output</td><td>TCELL155:OUT_F3</td></tr>
<tr><td>Q2X_CSO96</td><td>output</td><td>TCELL156:OUT_F7</td></tr>
<tr><td>Q2X_CSO97</td><td>output</td><td>TCELL156:OUT_F6</td></tr>
<tr><td>Q2X_CSO98</td><td>output</td><td>TCELL155:OUT_Q7</td></tr>
<tr><td>Q2X_CSO99</td><td>output</td><td>TCELL156:OUT_F3</td></tr>
<tr><td>Q2X_GSO0</td><td>output</td><td>TCELL160:OUT_Q2</td></tr>
<tr><td>Q2X_GSO1</td><td>output</td><td>TCELL158:OUT_F0</td></tr>
<tr><td>Q2X_GSO10</td><td>output</td><td>TCELL157:OUT_Q5</td></tr>
<tr><td>Q2X_GSO11</td><td>output</td><td>TCELL157:OUT_F0</td></tr>
<tr><td>Q2X_GSO12</td><td>output</td><td>TCELL158:OUT_F2</td></tr>
<tr><td>Q2X_GSO13</td><td>output</td><td>TCELL157:OUT_Q3</td></tr>
<tr><td>Q2X_GSO14</td><td>output</td><td>TCELL158:OUT_F3</td></tr>
<tr><td>Q2X_GSO15</td><td>output</td><td>TCELL157:OUT_F1</td></tr>
<tr><td>Q2X_GSO16</td><td>output</td><td>TCELL157:OUT_Q0</td></tr>
<tr><td>Q2X_GSO17</td><td>output</td><td>TCELL157:OUT_Q4</td></tr>
<tr><td>Q2X_GSO18</td><td>output</td><td>TCELL157:OUT_Q1</td></tr>
<tr><td>Q2X_GSO19</td><td>output</td><td>TCELL157:OUT_F2</td></tr>
<tr><td>Q2X_GSO2</td><td>output</td><td>TCELL159:OUT_F0</td></tr>
<tr><td>Q2X_GSO20</td><td>output</td><td>TCELL157:OUT_F3</td></tr>
<tr><td>Q2X_GSO21</td><td>output</td><td>TCELL157:OUT_Q6</td></tr>
<tr><td>Q2X_GSO22</td><td>output</td><td>TCELL157:OUT_Q2</td></tr>
<tr><td>Q2X_GSO23</td><td>output</td><td>TCELL158:OUT_F5</td></tr>
<tr><td>Q2X_GSO24</td><td>output</td><td>TCELL163:OUT_F0</td></tr>
<tr><td>Q2X_GSO25</td><td>output</td><td>TCELL161:OUT_F0</td></tr>
<tr><td>Q2X_GSO26</td><td>output</td><td>TCELL159:OUT_F4</td></tr>
<tr><td>Q2X_GSO27</td><td>output</td><td>TCELL162:OUT_Q1</td></tr>
<tr><td>Q2X_GSO28</td><td>output</td><td>TCELL162:OUT_Q0</td></tr>
<tr><td>Q2X_GSO29</td><td>output</td><td>TCELL161:OUT_Q7</td></tr>
<tr><td>Q2X_GSO3</td><td>output</td><td>TCELL159:OUT_F1</td></tr>
<tr><td>Q2X_GSO30</td><td>output</td><td>TCELL161:OUT_Q6</td></tr>
<tr><td>Q2X_GSO31</td><td>output</td><td>TCELL161:OUT_F1</td></tr>
<tr><td>Q2X_GSO32</td><td>output</td><td>TCELL162:OUT_F5</td></tr>
<tr><td>Q2X_GSO33</td><td>output</td><td>TCELL160:OUT_F7</td></tr>
<tr><td>Q2X_GSO34</td><td>output</td><td>TCELL161:OUT_F2</td></tr>
<tr><td>Q2X_GSO35</td><td>output</td><td>TCELL161:OUT_F3</td></tr>
<tr><td>Q2X_GSO36</td><td>output</td><td>TCELL162:OUT_F6</td></tr>
<tr><td>Q2X_GSO37</td><td>output</td><td>TCELL161:OUT_Q4</td></tr>
<tr><td>Q2X_GSO38</td><td>output</td><td>TCELL161:OUT_F5</td></tr>
<tr><td>Q2X_GSO39</td><td>output</td><td>TCELL161:OUT_Q2</td></tr>
<tr><td>Q2X_GSO4</td><td>output</td><td>TCELL156:OUT_Q3</td></tr>
<tr><td>Q2X_GSO40</td><td>output</td><td>TCELL159:OUT_F5</td></tr>
<tr><td>Q2X_GSO41</td><td>output</td><td>TCELL158:OUT_Q6</td></tr>
<tr><td>Q2X_GSO42</td><td>output</td><td>TCELL158:OUT_Q7</td></tr>
<tr><td>Q2X_GSO43</td><td>output</td><td>TCELL159:OUT_Q0</td></tr>
<tr><td>Q2X_GSO5</td><td>output</td><td>TCELL158:OUT_F1</td></tr>
<tr><td>Q2X_GSO6</td><td>output</td><td>TCELL159:OUT_F2</td></tr>
<tr><td>Q2X_GSO7</td><td>output</td><td>TCELL159:OUT_F3</td></tr>
<tr><td>Q2X_GSO8</td><td>output</td><td>TCELL158:OUT_F4</td></tr>
<tr><td>Q2X_GSO9</td><td>output</td><td>TCELL157:OUT_Q7</td></tr>
<tr><td>Q2X_IIGNOREPKT</td><td>input</td><td>TCELL166:IMUX_A5</td></tr>
<tr><td>Q2X_IRESETN</td><td>input</td><td>TCELL148:IMUX_LSR1</td></tr>
<tr><td>Q2X_IRXMACCLK</td><td>input</td><td>TCELL157:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2X_ITSMSGAVAIL</td><td>input</td><td>TCELL170:IMUX_C0</td></tr>
<tr><td>Q2X_ITXBYTEN0</td><td>input</td><td>TCELL165:IMUX_C3</td></tr>
<tr><td>Q2X_ITXBYTEN1</td><td>input</td><td>TCELL165:IMUX_C1</td></tr>
<tr><td>Q2X_ITXBYTEN2</td><td>input</td><td>TCELL165:IMUX_B1</td></tr>
<tr><td>Q2X_ITXDATA0</td><td>input</td><td>TCELL164:IMUX_C5</td></tr>
<tr><td>Q2X_ITXDATA1</td><td>input</td><td>TCELL164:IMUX_C3</td></tr>
<tr><td>Q2X_ITXDATA10</td><td>input</td><td>TCELL161:IMUX_C6</td></tr>
<tr><td>Q2X_ITXDATA11</td><td>input</td><td>TCELL163:IMUX_A0</td></tr>
<tr><td>Q2X_ITXDATA12</td><td>input</td><td>TCELL161:IMUX_C7</td></tr>
<tr><td>Q2X_ITXDATA13</td><td>input</td><td>TCELL162:IMUX_D0</td></tr>
<tr><td>Q2X_ITXDATA14</td><td>input</td><td>TCELL162:IMUX_D2</td></tr>
<tr><td>Q2X_ITXDATA15</td><td>input</td><td>TCELL163:IMUX_D2</td></tr>
<tr><td>Q2X_ITXDATA16</td><td>input</td><td>TCELL163:IMUX_B2</td></tr>
<tr><td>Q2X_ITXDATA17</td><td>input</td><td>TCELL163:IMUX_D1</td></tr>
<tr><td>Q2X_ITXDATA18</td><td>input</td><td>TCELL163:IMUX_C2</td></tr>
<tr><td>Q2X_ITXDATA19</td><td>input</td><td>TCELL162:IMUX_A6</td></tr>
<tr><td>Q2X_ITXDATA2</td><td>input</td><td>TCELL164:IMUX_B4</td></tr>
<tr><td>Q2X_ITXDATA20</td><td>input</td><td>TCELL162:IMUX_D3</td></tr>
<tr><td>Q2X_ITXDATA21</td><td>input</td><td>TCELL162:IMUX_B2</td></tr>
<tr><td>Q2X_ITXDATA22</td><td>input</td><td>TCELL162:IMUX_B0</td></tr>
<tr><td>Q2X_ITXDATA23</td><td>input</td><td>TCELL161:IMUX_B2</td></tr>
<tr><td>Q2X_ITXDATA24</td><td>input</td><td>TCELL161:IMUX_D2</td></tr>
<tr><td>Q2X_ITXDATA25</td><td>input</td><td>TCELL161:IMUX_D7</td></tr>
<tr><td>Q2X_ITXDATA26</td><td>input</td><td>TCELL161:IMUX_B7</td></tr>
<tr><td>Q2X_ITXDATA27</td><td>input</td><td>TCELL161:IMUX_D6</td></tr>
<tr><td>Q2X_ITXDATA28</td><td>input</td><td>TCELL161:IMUX_D0</td></tr>
<tr><td>Q2X_ITXDATA29</td><td>input</td><td>TCELL160:IMUX_D6</td></tr>
<tr><td>Q2X_ITXDATA3</td><td>input</td><td>TCELL163:IMUX_D3</td></tr>
<tr><td>Q2X_ITXDATA30</td><td>input</td><td>TCELL161:IMUX_B3</td></tr>
<tr><td>Q2X_ITXDATA31</td><td>input</td><td>TCELL160:IMUX_D7</td></tr>
<tr><td>Q2X_ITXDATA32</td><td>input</td><td>TCELL160:IMUX_C7</td></tr>
<tr><td>Q2X_ITXDATA33</td><td>input</td><td>TCELL162:IMUX_C0</td></tr>
<tr><td>Q2X_ITXDATA34</td><td>input</td><td>TCELL161:IMUX_C0</td></tr>
<tr><td>Q2X_ITXDATA35</td><td>input</td><td>TCELL160:IMUX_C6</td></tr>
<tr><td>Q2X_ITXDATA36</td><td>input</td><td>TCELL161:IMUX_D3</td></tr>
<tr><td>Q2X_ITXDATA37</td><td>input</td><td>TCELL161:IMUX_A6</td></tr>
<tr><td>Q2X_ITXDATA38</td><td>input</td><td>TCELL162:IMUX_C2</td></tr>
<tr><td>Q2X_ITXDATA39</td><td>input</td><td>TCELL162:IMUX_C3</td></tr>
<tr><td>Q2X_ITXDATA4</td><td>input</td><td>TCELL163:IMUX_A1</td></tr>
<tr><td>Q2X_ITXDATA40</td><td>input</td><td>TCELL162:IMUX_A3</td></tr>
<tr><td>Q2X_ITXDATA41</td><td>input</td><td>TCELL162:IMUX_A2</td></tr>
<tr><td>Q2X_ITXDATA42</td><td>input</td><td>TCELL162:IMUX_C1</td></tr>
<tr><td>Q2X_ITXDATA43</td><td>input</td><td>TCELL162:IMUX_C6</td></tr>
<tr><td>Q2X_ITXDATA44</td><td>input</td><td>TCELL162:IMUX_B1</td></tr>
<tr><td>Q2X_ITXDATA45</td><td>input</td><td>TCELL161:IMUX_C3</td></tr>
<tr><td>Q2X_ITXDATA46</td><td>input</td><td>TCELL161:IMUX_C2</td></tr>
<tr><td>Q2X_ITXDATA47</td><td>input</td><td>TCELL161:IMUX_D1</td></tr>
<tr><td>Q2X_ITXDATA48</td><td>input</td><td>TCELL161:IMUX_C1</td></tr>
<tr><td>Q2X_ITXDATA49</td><td>input</td><td>TCELL161:IMUX_B6</td></tr>
<tr><td>Q2X_ITXDATA5</td><td>input</td><td>TCELL163:IMUX_A2</td></tr>
<tr><td>Q2X_ITXDATA50</td><td>input</td><td>TCELL163:IMUX_A3</td></tr>
<tr><td>Q2X_ITXDATA51</td><td>input</td><td>TCELL161:IMUX_A7</td></tr>
<tr><td>Q2X_ITXDATA52</td><td>input</td><td>TCELL162:IMUX_A1</td></tr>
<tr><td>Q2X_ITXDATA53</td><td>input</td><td>TCELL162:IMUX_A0</td></tr>
<tr><td>Q2X_ITXDATA54</td><td>input</td><td>TCELL162:IMUX_D1</td></tr>
<tr><td>Q2X_ITXDATA55</td><td>input</td><td>TCELL162:IMUX_A7</td></tr>
<tr><td>Q2X_ITXDATA56</td><td>input</td><td>TCELL163:IMUX_B0</td></tr>
<tr><td>Q2X_ITXDATA57</td><td>input</td><td>TCELL164:IMUX_C1</td></tr>
<tr><td>Q2X_ITXDATA58</td><td>input</td><td>TCELL164:IMUX_C2</td></tr>
<tr><td>Q2X_ITXDATA59</td><td>input</td><td>TCELL164:IMUX_D0</td></tr>
<tr><td>Q2X_ITXDATA6</td><td>input</td><td>TCELL163:IMUX_B1</td></tr>
<tr><td>Q2X_ITXDATA60</td><td>input</td><td>TCELL164:IMUX_D2</td></tr>
<tr><td>Q2X_ITXDATA61</td><td>input</td><td>TCELL165:IMUX_A1</td></tr>
<tr><td>Q2X_ITXDATA62</td><td>input</td><td>TCELL165:IMUX_B2</td></tr>
<tr><td>Q2X_ITXDATA63</td><td>input</td><td>TCELL165:IMUX_C2</td></tr>
<tr><td>Q2X_ITXDATA7</td><td>input</td><td>TCELL162:IMUX_B7</td></tr>
<tr><td>Q2X_ITXDATA8</td><td>input</td><td>TCELL162:IMUX_B6</td></tr>
<tr><td>Q2X_ITXDATA9</td><td>input</td><td>TCELL162:IMUX_B3</td></tr>
<tr><td>Q2X_ITXDATAAVAIL</td><td>input</td><td>TCELL165:IMUX_D0</td></tr>
<tr><td>Q2X_ITXEMPTY</td><td>input</td><td>TCELL165:IMUX_C5</td></tr>
<tr><td>Q2X_ITXEOF</td><td>input</td><td>TCELL165:IMUX_D1</td></tr>
<tr><td>Q2X_ITXFORCEERR</td><td>input</td><td>TCELL165:IMUX_C4</td></tr>
<tr><td>Q2X_ITXMACCLK</td><td>input</td><td>TCELL155:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2X_ITXMSG0</td><td>input</td><td>TCELL168:IMUX_C1</td></tr>
<tr><td>Q2X_ITXMSG1</td><td>input</td><td>TCELL168:IMUX_C2</td></tr>
<tr><td>Q2X_ITXMSG10</td><td>input</td><td>TCELL169:IMUX_A1</td></tr>
<tr><td>Q2X_ITXMSG11</td><td>input</td><td>TCELL169:IMUX_A3</td></tr>
<tr><td>Q2X_ITXMSG12</td><td>input</td><td>TCELL169:IMUX_A4</td></tr>
<tr><td>Q2X_ITXMSG13</td><td>input</td><td>TCELL169:IMUX_A5</td></tr>
<tr><td>Q2X_ITXMSG14</td><td>input</td><td>TCELL169:IMUX_B0</td></tr>
<tr><td>Q2X_ITXMSG15</td><td>input</td><td>TCELL169:IMUX_B1</td></tr>
<tr><td>Q2X_ITXMSG16</td><td>input</td><td>TCELL169:IMUX_B2</td></tr>
<tr><td>Q2X_ITXMSG17</td><td>input</td><td>TCELL169:IMUX_B3</td></tr>
<tr><td>Q2X_ITXMSG18</td><td>input</td><td>TCELL169:IMUX_B4</td></tr>
<tr><td>Q2X_ITXMSG19</td><td>input</td><td>TCELL169:IMUX_B5</td></tr>
<tr><td>Q2X_ITXMSG2</td><td>input</td><td>TCELL168:IMUX_C4</td></tr>
<tr><td>Q2X_ITXMSG20</td><td>input</td><td>TCELL169:IMUX_C1</td></tr>
<tr><td>Q2X_ITXMSG21</td><td>input</td><td>TCELL169:IMUX_C2</td></tr>
<tr><td>Q2X_ITXMSG22</td><td>input</td><td>TCELL169:IMUX_C3</td></tr>
<tr><td>Q2X_ITXMSG23</td><td>input</td><td>TCELL169:IMUX_C4</td></tr>
<tr><td>Q2X_ITXMSG24</td><td>input</td><td>TCELL169:IMUX_C5</td></tr>
<tr><td>Q2X_ITXMSG25</td><td>input</td><td>TCELL169:IMUX_D1</td></tr>
<tr><td>Q2X_ITXMSG26</td><td>input</td><td>TCELL169:IMUX_D4</td></tr>
<tr><td>Q2X_ITXMSG27</td><td>input</td><td>TCELL169:IMUX_D5</td></tr>
<tr><td>Q2X_ITXMSG28</td><td>input</td><td>TCELL170:IMUX_A0</td></tr>
<tr><td>Q2X_ITXMSG29</td><td>input</td><td>TCELL170:IMUX_A1</td></tr>
<tr><td>Q2X_ITXMSG3</td><td>input</td><td>TCELL168:IMUX_C5</td></tr>
<tr><td>Q2X_ITXMSG30</td><td>input</td><td>TCELL170:IMUX_A2</td></tr>
<tr><td>Q2X_ITXMSG31</td><td>input</td><td>TCELL170:IMUX_A3</td></tr>
<tr><td>Q2X_ITXMSG32</td><td>input</td><td>TCELL170:IMUX_A5</td></tr>
<tr><td>Q2X_ITXMSG33</td><td>input</td><td>TCELL170:IMUX_B0</td></tr>
<tr><td>Q2X_ITXMSG34</td><td>input</td><td>TCELL170:IMUX_B1</td></tr>
<tr><td>Q2X_ITXMSG35</td><td>input</td><td>TCELL170:IMUX_B2</td></tr>
<tr><td>Q2X_ITXMSG36</td><td>input</td><td>TCELL170:IMUX_B3</td></tr>
<tr><td>Q2X_ITXMSG37</td><td>input</td><td>TCELL169:IMUX_D3</td></tr>
<tr><td>Q2X_ITXMSG38</td><td>input</td><td>TCELL170:IMUX_B4</td></tr>
<tr><td>Q2X_ITXMSG39</td><td>input</td><td>TCELL170:IMUX_B5</td></tr>
<tr><td>Q2X_ITXMSG4</td><td>input</td><td>TCELL168:IMUX_D0</td></tr>
<tr><td>Q2X_ITXMSG40</td><td>input</td><td>TCELL170:IMUX_A4</td></tr>
<tr><td>Q2X_ITXMSG41</td><td>input</td><td>TCELL169:IMUX_D2</td></tr>
<tr><td>Q2X_ITXMSG42</td><td>input</td><td>TCELL169:IMUX_C0</td></tr>
<tr><td>Q2X_ITXMSG43</td><td>input</td><td>TCELL169:IMUX_A2</td></tr>
<tr><td>Q2X_ITXMSG44</td><td>input</td><td>TCELL168:IMUX_C3</td></tr>
<tr><td>Q2X_ITXMSG45</td><td>input</td><td>TCELL168:IMUX_C0</td></tr>
<tr><td>Q2X_ITXMSG46</td><td>input</td><td>TCELL168:IMUX_B5</td></tr>
<tr><td>Q2X_ITXMSG47</td><td>input</td><td>TCELL168:IMUX_B4</td></tr>
<tr><td>Q2X_ITXMSG48</td><td>input</td><td>TCELL168:IMUX_B0</td></tr>
<tr><td>Q2X_ITXMSG49</td><td>input</td><td>TCELL168:IMUX_A5</td></tr>
<tr><td>Q2X_ITXMSG5</td><td>input</td><td>TCELL168:IMUX_D2</td></tr>
<tr><td>Q2X_ITXMSG50</td><td>input</td><td>TCELL168:IMUX_A2</td></tr>
<tr><td>Q2X_ITXMSG51</td><td>input</td><td>TCELL168:IMUX_A3</td></tr>
<tr><td>Q2X_ITXMSG52</td><td>input</td><td>TCELL167:IMUX_D3</td></tr>
<tr><td>Q2X_ITXMSG53</td><td>input</td><td>TCELL167:IMUX_D5</td></tr>
<tr><td>Q2X_ITXMSG54</td><td>input</td><td>TCELL168:IMUX_A1</td></tr>
<tr><td>Q2X_ITXMSG55</td><td>input</td><td>TCELL167:IMUX_D4</td></tr>
<tr><td>Q2X_ITXMSG56</td><td>input</td><td>TCELL168:IMUX_A0</td></tr>
<tr><td>Q2X_ITXMSG57</td><td>input</td><td>TCELL168:IMUX_A4</td></tr>
<tr><td>Q2X_ITXMSG58</td><td>input</td><td>TCELL168:IMUX_B1</td></tr>
<tr><td>Q2X_ITXMSG59</td><td>input</td><td>TCELL168:IMUX_B2</td></tr>
<tr><td>Q2X_ITXMSG6</td><td>input</td><td>TCELL168:IMUX_D3</td></tr>
<tr><td>Q2X_ITXMSG60</td><td>input</td><td>TCELL168:IMUX_B3</td></tr>
<tr><td>Q2X_ITXMSG61</td><td>input</td><td>TCELL168:IMUX_D1</td></tr>
<tr><td>Q2X_ITXMSG62</td><td>input</td><td>TCELL169:IMUX_D0</td></tr>
<tr><td>Q2X_ITXMSG63</td><td>input</td><td>TCELL170:IMUX_C1</td></tr>
<tr><td>Q2X_ITXMSG7</td><td>input</td><td>TCELL168:IMUX_D4</td></tr>
<tr><td>Q2X_ITXMSG8</td><td>input</td><td>TCELL168:IMUX_D5</td></tr>
<tr><td>Q2X_ITXMSG9</td><td>input</td><td>TCELL169:IMUX_A0</td></tr>
<tr><td>Q2X_ITXPAUSREQ</td><td>input</td><td>TCELL166:IMUX_C2</td></tr>
<tr><td>Q2X_ITXPAUSTIM0</td><td>input</td><td>TCELL166:IMUX_D2</td></tr>
<tr><td>Q2X_ITXPAUSTIM1</td><td>input</td><td>TCELL167:IMUX_B1</td></tr>
<tr><td>Q2X_ITXPAUSTIM10</td><td>input</td><td>TCELL167:IMUX_A1</td></tr>
<tr><td>Q2X_ITXPAUSTIM11</td><td>input</td><td>TCELL166:IMUX_D0</td></tr>
<tr><td>Q2X_ITXPAUSTIM12</td><td>input</td><td>TCELL166:IMUX_D3</td></tr>
<tr><td>Q2X_ITXPAUSTIM13</td><td>input</td><td>TCELL167:IMUX_A2</td></tr>
<tr><td>Q2X_ITXPAUSTIM14</td><td>input</td><td>TCELL167:IMUX_A0</td></tr>
<tr><td>Q2X_ITXPAUSTIM15</td><td>input</td><td>TCELL166:IMUX_D5</td></tr>
<tr><td>Q2X_ITXPAUSTIM2</td><td>input</td><td>TCELL167:IMUX_B3</td></tr>
<tr><td>Q2X_ITXPAUSTIM3</td><td>input</td><td>TCELL167:IMUX_B2</td></tr>
<tr><td>Q2X_ITXPAUSTIM4</td><td>input</td><td>TCELL167:IMUX_A4</td></tr>
<tr><td>Q2X_ITXPAUSTIM5</td><td>input</td><td>TCELL167:IMUX_A5</td></tr>
<tr><td>Q2X_ITXPAUSTIM6</td><td>input</td><td>TCELL167:IMUX_A3</td></tr>
<tr><td>Q2X_ITXPAUSTIM7</td><td>input</td><td>TCELL167:IMUX_B0</td></tr>
<tr><td>Q2X_ITXPAUSTIM8</td><td>input</td><td>TCELL166:IMUX_D4</td></tr>
<tr><td>Q2X_ITXPAUSTIM9</td><td>input</td><td>TCELL166:IMUX_D1</td></tr>
<tr><td>Q2X_KSO0</td><td>output</td><td>TCELL158:OUT_Q1</td></tr>
<tr><td>Q2X_KSO1</td><td>output</td><td>TCELL158:OUT_Q2</td></tr>
<tr><td>Q2X_KSO10</td><td>output</td><td>TCELL163:OUT_F4</td></tr>
<tr><td>Q2X_KSO11</td><td>output</td><td>TCELL162:OUT_F0</td></tr>
<tr><td>Q2X_KSO12</td><td>output</td><td>TCELL162:OUT_Q2</td></tr>
<tr><td>Q2X_KSO13</td><td>output</td><td>TCELL163:OUT_F5</td></tr>
<tr><td>Q2X_KSO14</td><td>output</td><td>TCELL161:OUT_F4</td></tr>
<tr><td>Q2X_KSO15</td><td>output</td><td>TCELL162:OUT_Q6</td></tr>
<tr><td>Q2X_KSO16</td><td>output</td><td>TCELL163:OUT_F2</td></tr>
<tr><td>Q2X_KSO17</td><td>output</td><td>TCELL162:OUT_F2</td></tr>
<tr><td>Q2X_KSO18</td><td>output</td><td>TCELL162:OUT_F7</td></tr>
<tr><td>Q2X_KSO19</td><td>output</td><td>TCELL163:OUT_Q0</td></tr>
<tr><td>Q2X_KSO2</td><td>output</td><td>TCELL162:OUT_F3</td></tr>
<tr><td>Q2X_KSO3</td><td>output</td><td>TCELL158:OUT_Q3</td></tr>
<tr><td>Q2X_KSO4</td><td>output</td><td>TCELL158:OUT_Q4</td></tr>
<tr><td>Q2X_KSO5</td><td>output</td><td>TCELL158:OUT_Q5</td></tr>
<tr><td>Q2X_KSO6</td><td>output</td><td>TCELL163:OUT_Q1</td></tr>
<tr><td>Q2X_KSO7</td><td>output</td><td>TCELL158:OUT_F7</td></tr>
<tr><td>Q2X_KSO8</td><td>output</td><td>TCELL162:OUT_Q3</td></tr>
<tr><td>Q2X_KSO9</td><td>output</td><td>TCELL162:OUT_Q4</td></tr>
<tr><td>Q2X_TIBISTBANKSEL0</td><td>input</td><td>TCELL150:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTBANKSEL1</td><td>input</td><td>TCELL150:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTBANKSEL2</td><td>input</td><td>TCELL150:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTBANKSEL3</td><td>input</td><td>TCELL150:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTRA0</td><td>input</td><td>TCELL163:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTRA1</td><td>input</td><td>TCELL162:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTRA2</td><td>input</td><td>TCELL163:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTRA3</td><td>input</td><td>TCELL161:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTRA4</td><td>input</td><td>TCELL165:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTRA5</td><td>input</td><td>TCELL164:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTRA6</td><td>input</td><td>TCELL160:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTRA7</td><td>input</td><td>TCELL157:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTREN</td><td>input</td><td>TCELL151:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI0</td><td>input</td><td>TCELL152:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI1</td><td>input</td><td>TCELL153:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI10</td><td>input</td><td>TCELL158:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI11</td><td>input</td><td>TCELL158:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI12</td><td>input</td><td>TCELL159:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI13</td><td>input</td><td>TCELL158:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI14</td><td>input</td><td>TCELL161:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI15</td><td>input</td><td>TCELL159:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI16</td><td>input</td><td>TCELL162:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI17</td><td>input</td><td>TCELL159:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI18</td><td>input</td><td>TCELL162:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI19</td><td>input</td><td>TCELL160:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI2</td><td>input</td><td>TCELL153:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI20</td><td>input</td><td>TCELL161:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI21</td><td>input</td><td>TCELL164:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI22</td><td>input</td><td>TCELL160:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI23</td><td>input</td><td>TCELL165:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI24</td><td>input</td><td>TCELL162:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI25</td><td>input</td><td>TCELL164:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI26</td><td>input</td><td>TCELL160:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI27</td><td>input</td><td>TCELL163:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI28</td><td>input</td><td>TCELL159:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI29</td><td>input</td><td>TCELL161:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI3</td><td>input</td><td>TCELL154:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI30</td><td>input</td><td>TCELL158:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI31</td><td>input</td><td>TCELL157:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI32</td><td>input</td><td>TCELL156:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI33</td><td>input</td><td>TCELL154:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI34</td><td>input</td><td>TCELL155:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTTDI35</td><td>input</td><td>TCELL154:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTDI4</td><td>input</td><td>TCELL155:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI5</td><td>input</td><td>TCELL155:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI6</td><td>input</td><td>TCELL154:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI7</td><td>input</td><td>TCELL156:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTTDI8</td><td>input</td><td>TCELL156:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTTDI9</td><td>input</td><td>TCELL156:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTTESTMODE</td><td>input</td><td>TCELL151:IMUX_LSR0</td></tr>
<tr><td>Q2X_TIBISTWA0</td><td>input</td><td>TCELL157:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTWA1</td><td>input</td><td>TCELL164:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTWA2</td><td>input</td><td>TCELL151:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTWA3</td><td>input</td><td>TCELL151:IMUX_CE3</td></tr>
<tr><td>Q2X_TIBISTWA4</td><td>input</td><td>TCELL152:IMUX_CE1</td></tr>
<tr><td>Q2X_TIBISTWA5</td><td>input</td><td>TCELL152:IMUX_CE2</td></tr>
<tr><td>Q2X_TIBISTWA6</td><td>input</td><td>TCELL153:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTWA7</td><td>input</td><td>TCELL151:IMUX_CE0</td></tr>
<tr><td>Q2X_TIBISTWEN</td><td>input</td><td>TCELL153:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANEN</td><td>input</td><td>TCELL150:IMUX_LSR1</td></tr>
<tr><td>Q2X_TISCANIN0</td><td>input</td><td>TCELL147:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN1</td><td>input</td><td>TCELL147:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN10</td><td>input</td><td>TCELL147:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN11</td><td>input</td><td>TCELL148:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN12</td><td>input</td><td>TCELL149:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN13</td><td>input</td><td>TCELL149:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN14</td><td>input</td><td>TCELL167:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN15</td><td>input</td><td>TCELL149:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN16</td><td>input</td><td>TCELL166:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN17</td><td>input</td><td>TCELL165:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN18</td><td>input</td><td>TCELL167:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN19</td><td>input</td><td>TCELL166:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN2</td><td>input</td><td>TCELL145:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN20</td><td>input</td><td>TCELL166:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN21</td><td>input</td><td>TCELL146:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN22</td><td>input</td><td>TCELL145:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN23</td><td>input</td><td>TCELL145:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN24</td><td>input</td><td>TCELL149:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN25</td><td>input</td><td>TCELL148:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN26</td><td>input</td><td>TCELL167:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN27</td><td>input</td><td>TCELL166:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN28</td><td>input</td><td>TCELL157:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN29</td><td>input</td><td>TCELL148:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN3</td><td>input</td><td>TCELL145:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANIN4</td><td>input</td><td>TCELL165:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN5</td><td>input</td><td>TCELL146:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN6</td><td>input</td><td>TCELL148:IMUX_CE0</td></tr>
<tr><td>Q2X_TISCANIN7</td><td>input</td><td>TCELL146:IMUX_CE3</td></tr>
<tr><td>Q2X_TISCANIN8</td><td>input</td><td>TCELL147:IMUX_CE2</td></tr>
<tr><td>Q2X_TISCANIN9</td><td>input</td><td>TCELL146:IMUX_CE1</td></tr>
<tr><td>Q2X_TISCANMODE</td><td>input</td><td>TCELL147:IMUX_LSR1</td></tr>
<tr><td>Q2X_TISCANRSTN</td><td>input</td><td>TCELL147:IMUX_LSR0</td></tr>
<tr><td>Q2X_TOSCANOUT0</td><td>output</td><td>TCELL163:OUT_F1</td></tr>
<tr><td>Q2X_TOSCANOUT1</td><td>output</td><td>TCELL153:OUT_F4</td></tr>
<tr><td>Q2X_TOSCANOUT10</td><td>output</td><td>TCELL140:OUT_F3</td></tr>
<tr><td>Q2X_TOSCANOUT11</td><td>output</td><td>TCELL153:OUT_F3</td></tr>
<tr><td>Q2X_TOSCANOUT12</td><td>output</td><td>TCELL152:OUT_Q7</td></tr>
<tr><td>Q2X_TOSCANOUT13</td><td>output</td><td>TCELL153:OUT_F6</td></tr>
<tr><td>Q2X_TOSCANOUT14</td><td>output</td><td>TCELL153:OUT_F7</td></tr>
<tr><td>Q2X_TOSCANOUT15</td><td>output</td><td>TCELL158:OUT_Q0</td></tr>
<tr><td>Q2X_TOSCANOUT16</td><td>output</td><td>TCELL165:OUT_F2</td></tr>
<tr><td>Q2X_TOSCANOUT17</td><td>output</td><td>TCELL166:OUT_F1</td></tr>
<tr><td>Q2X_TOSCANOUT18</td><td>output</td><td>TCELL167:OUT_F5</td></tr>
<tr><td>Q2X_TOSCANOUT19</td><td>output</td><td>TCELL164:OUT_Q3</td></tr>
<tr><td>Q2X_TOSCANOUT2</td><td>output</td><td>TCELL149:OUT_Q5</td></tr>
<tr><td>Q2X_TOSCANOUT20</td><td>output</td><td>TCELL162:OUT_Q7</td></tr>
<tr><td>Q2X_TOSCANOUT21</td><td>output</td><td>TCELL149:OUT_F6</td></tr>
<tr><td>Q2X_TOSCANOUT22</td><td>output</td><td>TCELL146:OUT_F1</td></tr>
<tr><td>Q2X_TOSCANOUT23</td><td>output</td><td>TCELL134:OUT_Q1</td></tr>
<tr><td>Q2X_TOSCANOUT24</td><td>output</td><td>TCELL139:OUT_F1</td></tr>
<tr><td>Q2X_TOSCANOUT25</td><td>output</td><td>TCELL153:OUT_F2</td></tr>
<tr><td>Q2X_TOSCANOUT26</td><td>output</td><td>TCELL150:OUT_Q5</td></tr>
<tr><td>Q2X_TOSCANOUT27</td><td>output</td><td>TCELL162:OUT_Q5</td></tr>
<tr><td>Q2X_TOSCANOUT28</td><td>output</td><td>TCELL167:OUT_F6</td></tr>
<tr><td>Q2X_TOSCANOUT3</td><td>output</td><td>TCELL150:OUT_Q4</td></tr>
<tr><td>Q2X_TOSCANOUT4</td><td>output</td><td>TCELL153:OUT_F1</td></tr>
<tr><td>Q2X_TOSCANOUT5</td><td>output</td><td>TCELL163:OUT_F3</td></tr>
<tr><td>Q2X_TOSCANOUT6</td><td>output</td><td>TCELL153:OUT_F0</td></tr>
<tr><td>Q2X_TOSCANOUT7</td><td>output</td><td>TCELL138:OUT_Q3</td></tr>
<tr><td>Q2X_TOSCANOUT8</td><td>output</td><td>TCELL147:OUT_Q3</td></tr>
<tr><td>Q2X_TOSCANOUT9</td><td>output</td><td>TCELL138:OUT_F0</td></tr>
<tr><td>Q2_FCDFECOEFF0_0</td><td>input</td><td>TCELL118:IMUX_A2</td></tr>
<tr><td>Q2_FCDFECOEFF0_1</td><td>input</td><td>TCELL118:IMUX_A1</td></tr>
<tr><td>Q2_FCDFECOEFF0_2</td><td>input</td><td>TCELL118:IMUX_A0</td></tr>
<tr><td>Q2_FCDFECOEFF0_3</td><td>input</td><td>TCELL117:IMUX_D5</td></tr>
<tr><td>Q2_FCDFECOEFF0_4</td><td>input</td><td>TCELL117:IMUX_D4</td></tr>
<tr><td>Q2_FCDFECOEFF0_5</td><td>input</td><td>TCELL117:IMUX_D3</td></tr>
<tr><td>Q2_FCDFECOEFF0_6</td><td>input</td><td>TCELL117:IMUX_D2</td></tr>
<tr><td>Q2_FCDFECOEFF0_7</td><td>input</td><td>TCELL117:IMUX_D1</td></tr>
<tr><td>Q2_FCDFECOEFF1_0</td><td>input</td><td>TCELL118:IMUX_B4</td></tr>
<tr><td>Q2_FCDFECOEFF1_1</td><td>input</td><td>TCELL118:IMUX_B3</td></tr>
<tr><td>Q2_FCDFECOEFF1_2</td><td>input</td><td>TCELL118:IMUX_B2</td></tr>
<tr><td>Q2_FCDFECOEFF1_3</td><td>input</td><td>TCELL118:IMUX_B1</td></tr>
<tr><td>Q2_FCDFECOEFF1_4</td><td>input</td><td>TCELL118:IMUX_B0</td></tr>
<tr><td>Q2_FCDFECOEFF1_5</td><td>input</td><td>TCELL118:IMUX_A5</td></tr>
<tr><td>Q2_FCDFECOEFF1_6</td><td>input</td><td>TCELL118:IMUX_A4</td></tr>
<tr><td>Q2_FCDFECOEFF1_7</td><td>input</td><td>TCELL118:IMUX_A3</td></tr>
<tr><td>Q2_FCDFECOEFF2_0</td><td>input</td><td>TCELL118:IMUX_D0</td></tr>
<tr><td>Q2_FCDFECOEFF2_1</td><td>input</td><td>TCELL118:IMUX_C5</td></tr>
<tr><td>Q2_FCDFECOEFF2_2</td><td>input</td><td>TCELL118:IMUX_C4</td></tr>
<tr><td>Q2_FCDFECOEFF2_3</td><td>input</td><td>TCELL118:IMUX_C3</td></tr>
<tr><td>Q2_FCDFECOEFF2_4</td><td>input</td><td>TCELL118:IMUX_C2</td></tr>
<tr><td>Q2_FCDFECOEFF2_5</td><td>input</td><td>TCELL118:IMUX_C1</td></tr>
<tr><td>Q2_FCDFECOEFF2_6</td><td>input</td><td>TCELL118:IMUX_C0</td></tr>
<tr><td>Q2_FCDFECOEFF2_7</td><td>input</td><td>TCELL118:IMUX_B5</td></tr>
<tr><td>Q2_FCDFECOEFF3_0</td><td>input</td><td>TCELL119:IMUX_A2</td></tr>
<tr><td>Q2_FCDFECOEFF3_1</td><td>input</td><td>TCELL119:IMUX_A1</td></tr>
<tr><td>Q2_FCDFECOEFF3_2</td><td>input</td><td>TCELL119:IMUX_A0</td></tr>
<tr><td>Q2_FCDFECOEFF3_3</td><td>input</td><td>TCELL118:IMUX_D5</td></tr>
<tr><td>Q2_FCDFECOEFF3_4</td><td>input</td><td>TCELL118:IMUX_D4</td></tr>
<tr><td>Q2_FCDFECOEFF3_5</td><td>input</td><td>TCELL118:IMUX_D3</td></tr>
<tr><td>Q2_FCDFECOEFF3_6</td><td>input</td><td>TCELL118:IMUX_D2</td></tr>
<tr><td>Q2_FCDFECOEFF3_7</td><td>input</td><td>TCELL118:IMUX_D1</td></tr>
<tr><td>Q2_FCDFECOEFF4_0</td><td>input</td><td>TCELL119:IMUX_B4</td></tr>
<tr><td>Q2_FCDFECOEFF4_1</td><td>input</td><td>TCELL119:IMUX_B3</td></tr>
<tr><td>Q2_FCDFECOEFF4_2</td><td>input</td><td>TCELL119:IMUX_B2</td></tr>
<tr><td>Q2_FCDFECOEFF4_3</td><td>input</td><td>TCELL119:IMUX_B1</td></tr>
<tr><td>Q2_FCDFECOEFF4_4</td><td>input</td><td>TCELL119:IMUX_B0</td></tr>
<tr><td>Q2_FCDFECOEFF4_5</td><td>input</td><td>TCELL119:IMUX_A5</td></tr>
<tr><td>Q2_FCDFECOEFF4_6</td><td>input</td><td>TCELL119:IMUX_A4</td></tr>
<tr><td>Q2_FCDFECOEFF4_7</td><td>input</td><td>TCELL119:IMUX_A3</td></tr>
<tr><td>Q2_FCDFECOEFF5_0</td><td>input</td><td>TCELL119:IMUX_D0</td></tr>
<tr><td>Q2_FCDFECOEFF5_1</td><td>input</td><td>TCELL119:IMUX_C5</td></tr>
<tr><td>Q2_FCDFECOEFF5_2</td><td>input</td><td>TCELL119:IMUX_C4</td></tr>
<tr><td>Q2_FCDFECOEFF5_3</td><td>input</td><td>TCELL119:IMUX_C3</td></tr>
<tr><td>Q2_FCDFECOEFF5_4</td><td>input</td><td>TCELL119:IMUX_C2</td></tr>
<tr><td>Q2_FCDFECOEFF5_5</td><td>input</td><td>TCELL119:IMUX_C1</td></tr>
<tr><td>Q2_FCDFECOEFF5_6</td><td>input</td><td>TCELL119:IMUX_C0</td></tr>
<tr><td>Q2_FCDFECOEFF5_7</td><td>input</td><td>TCELL119:IMUX_B5</td></tr>
<tr><td>Q2_FCDFESIGN1</td><td>input</td><td>TCELL119:IMUX_D5</td></tr>
<tr><td>Q2_FCDFESIGN2</td><td>input</td><td>TCELL119:IMUX_D4</td></tr>
<tr><td>Q2_FCDFESIGN3</td><td>input</td><td>TCELL119:IMUX_D3</td></tr>
<tr><td>Q2_FCDFESIGN4</td><td>input</td><td>TCELL119:IMUX_D2</td></tr>
<tr><td>Q2_FCDFESIGN5</td><td>input</td><td>TCELL119:IMUX_D1</td></tr>
<tr><td>Q2_FCMPWRUP</td><td>input</td><td>TCELL117:IMUX_A1</td></tr>
<tr><td>Q2_FCMRST</td><td>input</td><td>TCELL116:IMUX_C2</td></tr>
<tr><td>Q2_FCSCANMODE</td><td>input</td><td>TCELL117:IMUX_C4</td></tr>
<tr><td>Q2_FDDFECHSEL0</td><td>input</td><td>TCELL117:IMUX_D0</td></tr>
<tr><td>Q2_FDDFECHSEL1</td><td>input</td><td>TCELL117:IMUX_C5</td></tr>
<tr><td>Q2_FDDFEDATA0</td><td>output</td><td>TCELL121:OUT_F0</td></tr>
<tr><td>Q2_FDDFEDATA1</td><td>output</td><td>TCELL120:OUT_Q7</td></tr>
<tr><td>Q2_FDDFEDATA2</td><td>output</td><td>TCELL120:OUT_Q6</td></tr>
<tr><td>Q2_FDDFEDATA3</td><td>output</td><td>TCELL120:OUT_Q5</td></tr>
<tr><td>Q2_FDDFEDATA4</td><td>output</td><td>TCELL120:OUT_Q4</td></tr>
<tr><td>Q2_FDDFEDATA5</td><td>output</td><td>TCELL120:OUT_Q3</td></tr>
<tr><td>Q2_FDDFEDATA6</td><td>output</td><td>TCELL120:OUT_Q2</td></tr>
<tr><td>Q2_FDDFEDATA7</td><td>output</td><td>TCELL120:OUT_Q1</td></tr>
<tr><td>Q2_FDDFEDATA8</td><td>output</td><td>TCELL120:OUT_Q0</td></tr>
<tr><td>Q2_FDDFEDATA9</td><td>output</td><td>TCELL120:OUT_F7</td></tr>
<tr><td>Q2_FDDFEERR0</td><td>output</td><td>TCELL121:OUT_Q2</td></tr>
<tr><td>Q2_FDDFEERR1</td><td>output</td><td>TCELL121:OUT_Q1</td></tr>
<tr><td>Q2_FDDFEERR2</td><td>output</td><td>TCELL121:OUT_Q0</td></tr>
<tr><td>Q2_FDDFEERR3</td><td>output</td><td>TCELL121:OUT_F7</td></tr>
<tr><td>Q2_FDDFEERR4</td><td>output</td><td>TCELL121:OUT_F6</td></tr>
<tr><td>Q2_FDDFEERR5</td><td>output</td><td>TCELL121:OUT_F5</td></tr>
<tr><td>Q2_FDDFEERR6</td><td>output</td><td>TCELL121:OUT_F4</td></tr>
<tr><td>Q2_FDDFEERR7</td><td>output</td><td>TCELL121:OUT_F3</td></tr>
<tr><td>Q2_FDDFEERR8</td><td>output</td><td>TCELL121:OUT_F2</td></tr>
<tr><td>Q2_FDDFEERR9</td><td>output</td><td>TCELL121:OUT_F1</td></tr>
<tr><td>Q2_FIGRPFBRRCLK0</td><td>input</td><td>TCELL130:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2_FIGRPFBRRCLK1</td><td>input</td><td>TCELL130:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2_FIGRPFBTWCLK0</td><td>input</td><td>TCELL131:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2_FIGRPFBTWCLK1</td><td>input</td><td>TCELL131:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2_FIRXTESTCLK</td><td>input</td><td>TCELL132:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2_FISYNCCLK</td><td>input</td><td>TCELL132:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2_FITMRCLK</td><td>input</td><td>TCELL117:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2_FITXTESTCLK</td><td>input</td><td>TCELL133:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2_FOREFCLK2FPGA</td><td>output</td><td>TCELL120:OUT_F2</td></tr>
<tr><td>Q2_HSPLLLOL</td><td>output</td><td>TCELL119:OUT_F0</td></tr>
<tr><td>Q2_HSPLLPWRUP</td><td>input</td><td>TCELL117:IMUX_A2</td></tr>
<tr><td>Q2_HSPLLREFCLKI</td><td>input</td><td>TCELL123:IMUX_CLK1_DELAY</td></tr>
<tr><td>Q2_HSPLLRST</td><td>input</td><td>TCELL118:IMUX_LSR1</td></tr>
<tr><td>Q2_LSPLLLOL</td><td>output</td><td>TCELL119:OUT_F1</td></tr>
<tr><td>Q2_LSPLLPWRUP</td><td>input</td><td>TCELL117:IMUX_A3</td></tr>
<tr><td>Q2_LSPLLREFCLKI</td><td>input</td><td>TCELL123:IMUX_CLK0_DELAY</td></tr>
<tr><td>Q2_LSPLLRST</td><td>input</td><td>TCELL118:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 SERDES3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A2</td><td>SERDES.Q0CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>SERDES.Q0CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>SERDES.Q0CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>SERDES.Q0CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>SERDES.Q0CH0_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>SERDES.Q0CH1_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>SERDES.Q0CH2_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>SERDES.Q0CH3_FCALIGNEN</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>SERDES.Q0_FCMRST</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>SERDES.Q0CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>SERDES.Q0CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>SERDES.Q0CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>SERDES.Q0CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>SERDES.Q0CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>SERDES.Q0CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>SERDES.Q0CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>SERDES.Q0CH3_FDRX47</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>SERDES.Q0CH3_FDRX46</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>SERDES.Q0CH3_FDRX45</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>SERDES.Q0CH3_FDRX44</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>SERDES.Q0CH3_FDRX43</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>SERDES.Q0CH3_FDRX42</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>SERDES.Q0CH3_FDRX41</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>SERDES.Q0CH3_FDRX40</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>SERDES.Q0CH3_FDRX39</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>SERDES.Q0CH3_FDRX38</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>SERDES.Q0CH3_FDRX37</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>SERDES.Q0CH3_FDRX36</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>SERDES.Q0CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>SERDES.Q0_FCMPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>SERDES.Q0_HSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>SERDES.Q0_LSPLLPWRUP</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>SERDES.Q0CH0_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>SERDES.Q0CH0_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>SERDES.Q0CH0_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>SERDES.Q0CH1_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>SERDES.Q0CH1_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>SERDES.Q0CH1_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>SERDES.Q0CH2_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>SERDES.Q0CH2_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>SERDES.Q0CH2_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>SERDES.Q0CH3_FCRATE2</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>SERDES.Q0CH3_FCRATE1</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>SERDES.Q0CH3_FCRATE0</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>SERDES.Q0_FCSCANMODE</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>SERDES.Q0_FDDFECHSEL1</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>SERDES.Q0_FDDFECHSEL0</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>SERDES.Q0_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>SERDES.Q0_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>SERDES.Q0CH2_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>SERDES.Q0CH3_FCTRST</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FITMRCLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>SERDES.Q0CH3_FDRX35</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>SERDES.Q0CH3_FDRX34</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>SERDES.Q0CH3_FDRX33</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>SERDES.Q0CH3_FDRX32</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>SERDES.Q0CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>SERDES.Q0CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>SERDES.Q0CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>SERDES.Q0CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>SERDES.Q0CH0_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>SERDES.Q0CH1_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>SERDES.Q0CH2_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>SERDES.Q0CH3_FSPCIECON</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>SERDES.Q0CH0_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>SERDES.Q0CH1_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>SERDES.Q0CH2_FSRLOS</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>SERDES.Q0CH3_FSRLOS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>SERDES.Q0_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>SERDES.Q0_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>SERDES.Q0_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>SERDES.Q0_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>SERDES.Q0_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>SERDES.Q0_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>SERDES.Q0_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>SERDES.Q0_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>SERDES.Q0_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>SERDES.Q0_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>SERDES.Q0_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>SERDES.Q0_LSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>SERDES.Q0_HSPLLRST</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>SERDES.Q0CH0_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>SERDES.Q0CH1_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>SERDES.Q0CH2_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>SERDES.Q0CH3_FSLSM</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>SERDES.Q0CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>SERDES.Q0CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>SERDES.Q0CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>SERDES.Q0CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>SERDES.Q0CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>SERDES.Q0CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>SERDES.Q0CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>SERDES.Q0CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>SERDES.Q0CH0_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>SERDES.Q0CH1_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>SERDES.Q0CH2_FSRLOL</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>SERDES.Q0CH3_FSRLOL</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>SERDES.Q0_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>SERDES.Q0_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>SERDES.Q0_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>SERDES.Q0_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>SERDES.Q0_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>SERDES.Q0_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>SERDES.Q0_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>SERDES.Q0_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>SERDES.Q0_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>SERDES.Q0_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>SERDES.Q0_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>SERDES.Q0_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>SERDES.Q0_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>SERDES.Q0_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>SERDES.Q0_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>SERDES.Q0_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>SERDES.Q0_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>SERDES.Q0_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>SERDES.Q0_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>SERDES.Q0_FCDFESIGN5</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>SERDES.Q0_FCDFESIGN4</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>SERDES.Q0_FCDFESIGN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>SERDES.Q0_FCDFESIGN2</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>SERDES.Q0_FCDFESIGN1</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>SERDES.Q0_HSPLLLOL</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>SERDES.Q0_LSPLLLOL</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>SERDES.Q0CH0_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>SERDES.Q0CH1_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>SERDES.Q0CH2_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>SERDES.Q0CH3_FDLDRRX</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>SERDES.Q0CH0_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>SERDES.Q0CH1_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>SERDES.Q0CH2_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>SERDES.Q0CH3_FSSKPADDED</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>SERDES.Q0CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>SERDES.Q0CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>SERDES.Q0CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>SERDES.Q0CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>SERDES.Q0D0_FSDE</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>SERDES.Q0D1_FSDE</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>SERDES.Q0CH0_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>SERDES.Q0CH1_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>SERDES.Q0CH2_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>SERDES.Q0CH3_FCTMRSTART</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>SERDES.Q0CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>SERDES.Q0CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>SERDES.Q0CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>SERDES.Q0CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>SERDES.Q0D0_FSDM</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>SERDES.Q0D1_FSDM</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>SERDES.Q0_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>SERDES.Q0CH0_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>SERDES.Q0CH1_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>SERDES.Q0CH2_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>SERDES.Q0CH3_FSRCDONE</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>SERDES.Q0_FDDFEDATA9</td></tr>
<tr><td>TCELL4:OUT_Q0</td><td>SERDES.Q0_FDDFEDATA8</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>SERDES.Q0_FDDFEDATA7</td></tr>
<tr><td>TCELL4:OUT_Q2</td><td>SERDES.Q0_FDDFEDATA6</td></tr>
<tr><td>TCELL4:OUT_Q3</td><td>SERDES.Q0_FDDFEDATA5</td></tr>
<tr><td>TCELL4:OUT_Q4</td><td>SERDES.Q0_FDDFEDATA4</td></tr>
<tr><td>TCELL4:OUT_Q5</td><td>SERDES.Q0_FDDFEDATA3</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>SERDES.Q0_FDDFEDATA2</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>SERDES.Q0_FDDFEDATA1</td></tr>
<tr><td>TCELL5:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>SERDES.Q0_FDDFEDATA0</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>SERDES.Q0_FDDFEERR9</td></tr>
<tr><td>TCELL5:OUT_F2</td><td>SERDES.Q0_FDDFEERR8</td></tr>
<tr><td>TCELL5:OUT_F3</td><td>SERDES.Q0_FDDFEERR7</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>SERDES.Q0_FDDFEERR6</td></tr>
<tr><td>TCELL5:OUT_F5</td><td>SERDES.Q0_FDDFEERR5</td></tr>
<tr><td>TCELL5:OUT_F6</td><td>SERDES.Q0_FDDFEERR4</td></tr>
<tr><td>TCELL5:OUT_F7</td><td>SERDES.Q0_FDDFEERR3</td></tr>
<tr><td>TCELL5:OUT_Q0</td><td>SERDES.Q0_FDDFEERR2</td></tr>
<tr><td>TCELL5:OUT_Q1</td><td>SERDES.Q0_FDDFEERR1</td></tr>
<tr><td>TCELL5:OUT_Q2</td><td>SERDES.Q0_FDDFEERR0</td></tr>
<tr><td>TCELL5:OUT_Q3</td><td>SERDES.Q0CH0_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q4</td><td>SERDES.Q0CH1_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q5</td><td>SERDES.Q0CH2_FSDFEVLD</td></tr>
<tr><td>TCELL5:OUT_Q6</td><td>SERDES.Q0CH3_FSDFEVLD</td></tr>
<tr><td>TCELL7:IMUX_A0</td><td>SERDES.Q0CH3_FDTX49</td></tr>
<tr><td>TCELL7:IMUX_A1</td><td>SERDES.Q0CH3_FDTX48</td></tr>
<tr><td>TCELL7:IMUX_A2</td><td>SERDES.Q0CH3_FDTX47</td></tr>
<tr><td>TCELL7:IMUX_A3</td><td>SERDES.Q0CH3_FDTX46</td></tr>
<tr><td>TCELL7:IMUX_A4</td><td>SERDES.Q0CH3_FDTX45</td></tr>
<tr><td>TCELL7:IMUX_A5</td><td>SERDES.Q0CH3_FDTX44</td></tr>
<tr><td>TCELL7:IMUX_B0</td><td>SERDES.Q0CH3_FDTX43</td></tr>
<tr><td>TCELL7:IMUX_B1</td><td>SERDES.Q0CH3_FDTX42</td></tr>
<tr><td>TCELL7:IMUX_B2</td><td>SERDES.Q0CH3_FDTX41</td></tr>
<tr><td>TCELL7:IMUX_B3</td><td>SERDES.Q0CH3_FDTX40</td></tr>
<tr><td>TCELL7:IMUX_B4</td><td>SERDES.Q0CH3_FDTX39</td></tr>
<tr><td>TCELL7:IMUX_B5</td><td>SERDES.Q0CH3_FDTX38</td></tr>
<tr><td>TCELL7:IMUX_C0</td><td>SERDES.Q0CH3_FDTX37</td></tr>
<tr><td>TCELL7:IMUX_C1</td><td>SERDES.Q0CH3_FDTX36</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>SERDES.Q0CH3_FDTX35</td></tr>
<tr><td>TCELL7:IMUX_C3</td><td>SERDES.Q0CH3_FDTX34</td></tr>
<tr><td>TCELL7:IMUX_C4</td><td>SERDES.Q0CH3_FDTX33</td></tr>
<tr><td>TCELL7:IMUX_C5</td><td>SERDES.Q0CH3_FDTX32</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>SERDES.Q0CH3_FDTX31</td></tr>
<tr><td>TCELL7:IMUX_D1</td><td>SERDES.Q0CH3_FDTX30</td></tr>
<tr><td>TCELL7:IMUX_D2</td><td>SERDES.Q0CH3_FDTX29</td></tr>
<tr><td>TCELL7:IMUX_D3</td><td>SERDES.Q0CH3_FDTX28</td></tr>
<tr><td>TCELL7:IMUX_D4</td><td>SERDES.Q0CH3_FDTX27</td></tr>
<tr><td>TCELL7:IMUX_D5</td><td>SERDES.Q0CH3_FDTX26</td></tr>
<tr><td>TCELL7:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL7:IMUX_CLK0_DELAY</td><td>SERDES.Q0_HSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CLK1_DELAY</td><td>SERDES.Q0_LSPLLREFCLKI</td></tr>
<tr><td>TCELL7:IMUX_CE0</td><td>SERDES.Q0CH0_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE1</td><td>SERDES.Q0CH1_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE2</td><td>SERDES.Q0CH2_FCDFERDEN</td></tr>
<tr><td>TCELL7:IMUX_CE3</td><td>SERDES.Q0CH3_FCDFERDEN</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>SERDES.Q0CH3_FDRX31</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>SERDES.Q0CH3_FDRX30</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>SERDES.Q0CH3_FDRX29</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>SERDES.Q0CH3_FDRX28</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>SERDES.Q0CH3_FDRX27</td></tr>
<tr><td>TCELL7:OUT_F5</td><td>SERDES.Q0CH3_FDRX26</td></tr>
<tr><td>TCELL7:OUT_F6</td><td>SERDES.Q0CH3_FDRX25</td></tr>
<tr><td>TCELL7:OUT_F7</td><td>SERDES.Q0CH3_FDRX24</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>SERDES.Q0CH3_FDRX23</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>SERDES.Q0CH3_FDRX22</td></tr>
<tr><td>TCELL7:OUT_Q2</td><td>SERDES.Q0CH3_FDRX21</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>SERDES.Q0CH3_FDRX20</td></tr>
<tr><td>TCELL7:OUT_Q4</td><td>SERDES.Q0CH3_FDRX19</td></tr>
<tr><td>TCELL7:OUT_Q5</td><td>SERDES.Q0CH3_FDRX18</td></tr>
<tr><td>TCELL7:OUT_Q6</td><td>SERDES.Q0CH3_FDRX17</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>SERDES.Q0CH3_FDRX16</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>SERDES.Q0CH3_FDTX25</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>SERDES.Q0CH3_FDTX24</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>SERDES.Q0CH3_FDTX23</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>SERDES.Q0CH3_FDTX22</td></tr>
<tr><td>TCELL8:IMUX_A4</td><td>SERDES.Q0CH3_FDTX21</td></tr>
<tr><td>TCELL8:IMUX_A5</td><td>SERDES.Q0CH3_FDTX20</td></tr>
<tr><td>TCELL8:IMUX_B0</td><td>SERDES.Q0CH3_FDTX19</td></tr>
<tr><td>TCELL8:IMUX_B1</td><td>SERDES.Q0CH3_FDTX18</td></tr>
<tr><td>TCELL8:IMUX_B2</td><td>SERDES.Q0CH3_FDTX17</td></tr>
<tr><td>TCELL8:IMUX_B3</td><td>SERDES.Q0CH3_FDTX16</td></tr>
<tr><td>TCELL8:IMUX_B4</td><td>SERDES.Q0CH3_FDTX15</td></tr>
<tr><td>TCELL8:IMUX_B5</td><td>SERDES.Q0CH3_FDTX14</td></tr>
<tr><td>TCELL8:IMUX_C0</td><td>SERDES.Q0CH3_FDTX13</td></tr>
<tr><td>TCELL8:IMUX_C1</td><td>SERDES.Q0CH3_FDTX12</td></tr>
<tr><td>TCELL8:IMUX_C2</td><td>SERDES.Q0CH3_FDTX11</td></tr>
<tr><td>TCELL8:IMUX_C3</td><td>SERDES.Q0CH3_FDTX10</td></tr>
<tr><td>TCELL8:IMUX_C4</td><td>SERDES.Q0CH3_FDTX9</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>SERDES.Q0CH3_FDTX8</td></tr>
<tr><td>TCELL8:IMUX_D0</td><td>SERDES.Q0CH3_FDTX7</td></tr>
<tr><td>TCELL8:IMUX_D1</td><td>SERDES.Q0CH3_FDTX6</td></tr>
<tr><td>TCELL8:IMUX_D2</td><td>SERDES.Q0CH3_FDTX5</td></tr>
<tr><td>TCELL8:IMUX_D3</td><td>SERDES.Q0CH3_FDTX4</td></tr>
<tr><td>TCELL8:IMUX_D4</td><td>SERDES.Q0CH3_FDTX3</td></tr>
<tr><td>TCELL8:IMUX_D5</td><td>SERDES.Q0CH3_FDTX2</td></tr>
<tr><td>TCELL8:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL8:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL8:IMUX_CE0</td><td>SERDES.Q0CH0_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE1</td><td>SERDES.Q0CH1_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE2</td><td>SERDES.Q0CH2_FCDFEUPD</td></tr>
<tr><td>TCELL8:IMUX_CE3</td><td>SERDES.Q0CH3_FCDFEUPD</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>SERDES.Q0CH3_FDRX15</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>SERDES.Q0CH3_FDRX14</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>SERDES.Q0CH3_FDRX13</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>SERDES.Q0CH3_FDRX12</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>SERDES.Q0CH3_FDRX11</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>SERDES.Q0CH3_FDRX10</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>SERDES.Q0CH3_FDRX9</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>SERDES.Q0CH3_FDRX8</td></tr>
<tr><td>TCELL8:OUT_Q0</td><td>SERDES.Q0CH3_FDRX7</td></tr>
<tr><td>TCELL8:OUT_Q1</td><td>SERDES.Q0CH3_FDRX6</td></tr>
<tr><td>TCELL8:OUT_Q2</td><td>SERDES.Q0CH3_FDRX5</td></tr>
<tr><td>TCELL8:OUT_Q3</td><td>SERDES.Q0CH3_FDRX4</td></tr>
<tr><td>TCELL8:OUT_Q4</td><td>SERDES.Q0CH3_FDRX3</td></tr>
<tr><td>TCELL8:OUT_Q5</td><td>SERDES.Q0CH3_FDRX2</td></tr>
<tr><td>TCELL8:OUT_Q6</td><td>SERDES.Q0CH3_FDRX1</td></tr>
<tr><td>TCELL8:OUT_Q7</td><td>SERDES.Q0CH3_FDRX0</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>SERDES.Q0CH3_FDTX1</td></tr>
<tr><td>TCELL9:IMUX_A1</td><td>SERDES.Q0CH3_FDTX0</td></tr>
<tr><td>TCELL9:IMUX_A2</td><td>SERDES.Q0CH2_FDTX49</td></tr>
<tr><td>TCELL9:IMUX_A3</td><td>SERDES.Q0CH2_FDTX48</td></tr>
<tr><td>TCELL9:IMUX_A4</td><td>SERDES.Q0CH2_FDTX47</td></tr>
<tr><td>TCELL9:IMUX_A5</td><td>SERDES.Q0CH2_FDTX46</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>SERDES.Q0CH2_FDTX45</td></tr>
<tr><td>TCELL9:IMUX_B1</td><td>SERDES.Q0CH2_FDTX44</td></tr>
<tr><td>TCELL9:IMUX_B2</td><td>SERDES.Q0CH2_FDTX43</td></tr>
<tr><td>TCELL9:IMUX_B3</td><td>SERDES.Q0CH2_FDTX42</td></tr>
<tr><td>TCELL9:IMUX_B4</td><td>SERDES.Q0CH2_FDTX41</td></tr>
<tr><td>TCELL9:IMUX_B5</td><td>SERDES.Q0CH2_FDTX40</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>SERDES.Q0CH2_FDTX39</td></tr>
<tr><td>TCELL9:IMUX_C1</td><td>SERDES.Q0CH2_FDTX38</td></tr>
<tr><td>TCELL9:IMUX_C2</td><td>SERDES.Q0CH2_FDTX37</td></tr>
<tr><td>TCELL9:IMUX_C3</td><td>SERDES.Q0CH2_FDTX36</td></tr>
<tr><td>TCELL9:IMUX_C4</td><td>SERDES.Q0CH2_FDTX35</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>SERDES.Q0CH2_FDTX34</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>SERDES.Q0CH2_FDTX33</td></tr>
<tr><td>TCELL9:IMUX_D1</td><td>SERDES.Q0CH2_FDTX32</td></tr>
<tr><td>TCELL9:IMUX_D2</td><td>SERDES.Q0CH2_FDTX31</td></tr>
<tr><td>TCELL9:IMUX_D3</td><td>SERDES.Q0CH2_FDTX30</td></tr>
<tr><td>TCELL9:IMUX_D4</td><td>SERDES.Q0CH2_FDTX29</td></tr>
<tr><td>TCELL9:IMUX_D5</td><td>SERDES.Q0CH2_FDTX28</td></tr>
<tr><td>TCELL9:IMUX_LSR0</td><td>SERDES.Q0D0_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_LSR1</td><td>SERDES.Q0D1_FCDERST</td></tr>
<tr><td>TCELL9:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL9:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>SERDES.Q0CH2_FDRX47</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>SERDES.Q0CH2_FDRX46</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>SERDES.Q0CH2_FDRX45</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>SERDES.Q0CH2_FDRX44</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>SERDES.Q0CH2_FDRX43</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>SERDES.Q0CH2_FDRX42</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>SERDES.Q0CH2_FDRX41</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>SERDES.Q0CH2_FDRX40</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>SERDES.Q0CH2_FDRX39</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>SERDES.Q0CH2_FDRX38</td></tr>
<tr><td>TCELL9:OUT_Q2</td><td>SERDES.Q0CH2_FDRX37</td></tr>
<tr><td>TCELL9:OUT_Q3</td><td>SERDES.Q0CH2_FDRX36</td></tr>
<tr><td>TCELL9:OUT_Q4</td><td>SERDES.Q0CH2_FDRX35</td></tr>
<tr><td>TCELL9:OUT_Q5</td><td>SERDES.Q0CH2_FDRX34</td></tr>
<tr><td>TCELL9:OUT_Q6</td><td>SERDES.Q0CH2_FDRX33</td></tr>
<tr><td>TCELL9:OUT_Q7</td><td>SERDES.Q0CH2_FDRX32</td></tr>
<tr><td>TCELL10:IMUX_A0</td><td>SERDES.Q0CH2_FDTX27</td></tr>
<tr><td>TCELL10:IMUX_A1</td><td>SERDES.Q0CH2_FDTX26</td></tr>
<tr><td>TCELL10:IMUX_A2</td><td>SERDES.Q0CH2_FDTX25</td></tr>
<tr><td>TCELL10:IMUX_A3</td><td>SERDES.Q0CH2_FDTX24</td></tr>
<tr><td>TCELL10:IMUX_A4</td><td>SERDES.Q0CH2_FDTX23</td></tr>
<tr><td>TCELL10:IMUX_A5</td><td>SERDES.Q0CH2_FDTX22</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>SERDES.Q0CH2_FDTX21</td></tr>
<tr><td>TCELL10:IMUX_B1</td><td>SERDES.Q0CH2_FDTX20</td></tr>
<tr><td>TCELL10:IMUX_B2</td><td>SERDES.Q0CH2_FDTX19</td></tr>
<tr><td>TCELL10:IMUX_B3</td><td>SERDES.Q0CH2_FDTX18</td></tr>
<tr><td>TCELL10:IMUX_B4</td><td>SERDES.Q0CH2_FDTX17</td></tr>
<tr><td>TCELL10:IMUX_B5</td><td>SERDES.Q0CH2_FDTX16</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>SERDES.Q0CH2_FDTX15</td></tr>
<tr><td>TCELL10:IMUX_C1</td><td>SERDES.Q0CH2_FDTX14</td></tr>
<tr><td>TCELL10:IMUX_C2</td><td>SERDES.Q0CH2_FDTX13</td></tr>
<tr><td>TCELL10:IMUX_C3</td><td>SERDES.Q0CH2_FDTX12</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>SERDES.Q0CH2_FDTX11</td></tr>
<tr><td>TCELL10:IMUX_C5</td><td>SERDES.Q0CH2_FDTX10</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>SERDES.Q0CH2_FDTX9</td></tr>
<tr><td>TCELL10:IMUX_D1</td><td>SERDES.Q0CH2_FDTX8</td></tr>
<tr><td>TCELL10:IMUX_D2</td><td>SERDES.Q0CH2_FDTX7</td></tr>
<tr><td>TCELL10:IMUX_D3</td><td>SERDES.Q0CH2_FDTX6</td></tr>
<tr><td>TCELL10:IMUX_D4</td><td>SERDES.Q0CH2_FDTX5</td></tr>
<tr><td>TCELL10:IMUX_D5</td><td>SERDES.Q0CH2_FDTX4</td></tr>
<tr><td>TCELL10:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL10:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FIRCLK</td></tr>
<tr><td>TCELL10:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FIRCLK</td></tr>
<tr><td>TCELL10:OUT_F0</td><td>SERDES.Q0CH2_FDRX31</td></tr>
<tr><td>TCELL10:OUT_F1</td><td>SERDES.Q0CH2_FDRX30</td></tr>
<tr><td>TCELL10:OUT_F2</td><td>SERDES.Q0CH2_FDRX29</td></tr>
<tr><td>TCELL10:OUT_F3</td><td>SERDES.Q0CH2_FDRX28</td></tr>
<tr><td>TCELL10:OUT_F4</td><td>SERDES.Q0CH2_FDRX27</td></tr>
<tr><td>TCELL10:OUT_F5</td><td>SERDES.Q0CH2_FDRX26</td></tr>
<tr><td>TCELL10:OUT_F6</td><td>SERDES.Q0CH2_FDRX25</td></tr>
<tr><td>TCELL10:OUT_F7</td><td>SERDES.Q0CH2_FDRX24</td></tr>
<tr><td>TCELL10:OUT_Q0</td><td>SERDES.Q0CH2_FDRX23</td></tr>
<tr><td>TCELL10:OUT_Q1</td><td>SERDES.Q0CH2_FDRX22</td></tr>
<tr><td>TCELL10:OUT_Q2</td><td>SERDES.Q0CH2_FDRX21</td></tr>
<tr><td>TCELL10:OUT_Q3</td><td>SERDES.Q0CH2_FDRX20</td></tr>
<tr><td>TCELL10:OUT_Q4</td><td>SERDES.Q0CH2_FDRX19</td></tr>
<tr><td>TCELL10:OUT_Q5</td><td>SERDES.Q0CH2_FDRX18</td></tr>
<tr><td>TCELL10:OUT_Q6</td><td>SERDES.Q0CH2_FDRX17</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>SERDES.Q0CH2_FDRX16</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>SERDES.Q0CH2_FDTX3</td></tr>
<tr><td>TCELL11:IMUX_A1</td><td>SERDES.Q0CH2_FDTX2</td></tr>
<tr><td>TCELL11:IMUX_A2</td><td>SERDES.Q0CH2_FDTX1</td></tr>
<tr><td>TCELL11:IMUX_A3</td><td>SERDES.Q0CH2_FDTX0</td></tr>
<tr><td>TCELL11:IMUX_A4</td><td>SERDES.Q0CH1_FDTX49</td></tr>
<tr><td>TCELL11:IMUX_A5</td><td>SERDES.Q0CH1_FDTX48</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>SERDES.Q0CH1_FDTX47</td></tr>
<tr><td>TCELL11:IMUX_B1</td><td>SERDES.Q0CH1_FDTX46</td></tr>
<tr><td>TCELL11:IMUX_B2</td><td>SERDES.Q0CH1_FDTX45</td></tr>
<tr><td>TCELL11:IMUX_B3</td><td>SERDES.Q0CH1_FDTX44</td></tr>
<tr><td>TCELL11:IMUX_B4</td><td>SERDES.Q0CH1_FDTX43</td></tr>
<tr><td>TCELL11:IMUX_B5</td><td>SERDES.Q0CH1_FDTX42</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>SERDES.Q0CH1_FDTX41</td></tr>
<tr><td>TCELL11:IMUX_C1</td><td>SERDES.Q0CH1_FDTX40</td></tr>
<tr><td>TCELL11:IMUX_C2</td><td>SERDES.Q0CH1_FDTX39</td></tr>
<tr><td>TCELL11:IMUX_C3</td><td>SERDES.Q0CH1_FDTX38</td></tr>
<tr><td>TCELL11:IMUX_C4</td><td>SERDES.Q0CH1_FDTX37</td></tr>
<tr><td>TCELL11:IMUX_C5</td><td>SERDES.Q0CH1_FDTX36</td></tr>
<tr><td>TCELL11:IMUX_D0</td><td>SERDES.Q0CH1_FDTX35</td></tr>
<tr><td>TCELL11:IMUX_D1</td><td>SERDES.Q0CH1_FDTX34</td></tr>
<tr><td>TCELL11:IMUX_D2</td><td>SERDES.Q0CH1_FDTX33</td></tr>
<tr><td>TCELL11:IMUX_D3</td><td>SERDES.Q0CH1_FDTX32</td></tr>
<tr><td>TCELL11:IMUX_D4</td><td>SERDES.Q0CH1_FDTX31</td></tr>
<tr><td>TCELL11:IMUX_D5</td><td>SERDES.Q0CH1_FDTX30</td></tr>
<tr><td>TCELL11:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL11:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FIRCLK</td></tr>
<tr><td>TCELL11:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FIRCLK</td></tr>
<tr><td>TCELL11:OUT_F0</td><td>SERDES.Q0CH2_FDRX15</td></tr>
<tr><td>TCELL11:OUT_F1</td><td>SERDES.Q0CH2_FDRX14</td></tr>
<tr><td>TCELL11:OUT_F2</td><td>SERDES.Q0CH2_FDRX13</td></tr>
<tr><td>TCELL11:OUT_F3</td><td>SERDES.Q0CH2_FDRX12</td></tr>
<tr><td>TCELL11:OUT_F4</td><td>SERDES.Q0CH2_FDRX11</td></tr>
<tr><td>TCELL11:OUT_F5</td><td>SERDES.Q0CH2_FDRX10</td></tr>
<tr><td>TCELL11:OUT_F6</td><td>SERDES.Q0CH2_FDRX9</td></tr>
<tr><td>TCELL11:OUT_F7</td><td>SERDES.Q0CH2_FDRX8</td></tr>
<tr><td>TCELL11:OUT_Q0</td><td>SERDES.Q0CH2_FDRX7</td></tr>
<tr><td>TCELL11:OUT_Q1</td><td>SERDES.Q0CH2_FDRX6</td></tr>
<tr><td>TCELL11:OUT_Q2</td><td>SERDES.Q0CH2_FDRX5</td></tr>
<tr><td>TCELL11:OUT_Q3</td><td>SERDES.Q0CH2_FDRX4</td></tr>
<tr><td>TCELL11:OUT_Q4</td><td>SERDES.Q0CH2_FDRX3</td></tr>
<tr><td>TCELL11:OUT_Q5</td><td>SERDES.Q0CH2_FDRX2</td></tr>
<tr><td>TCELL11:OUT_Q6</td><td>SERDES.Q0CH2_FDRX1</td></tr>
<tr><td>TCELL11:OUT_Q7</td><td>SERDES.Q0CH2_FDRX0</td></tr>
<tr><td>TCELL12:IMUX_A0</td><td>SERDES.Q0CH1_FDTX29</td></tr>
<tr><td>TCELL12:IMUX_A1</td><td>SERDES.Q0CH1_FDTX28</td></tr>
<tr><td>TCELL12:IMUX_A2</td><td>SERDES.Q0CH1_FDTX27</td></tr>
<tr><td>TCELL12:IMUX_A3</td><td>SERDES.Q0CH1_FDTX26</td></tr>
<tr><td>TCELL12:IMUX_A4</td><td>SERDES.Q0CH1_FDTX25</td></tr>
<tr><td>TCELL12:IMUX_A5</td><td>SERDES.Q0CH1_FDTX24</td></tr>
<tr><td>TCELL12:IMUX_B0</td><td>SERDES.Q0CH1_FDTX23</td></tr>
<tr><td>TCELL12:IMUX_B1</td><td>SERDES.Q0CH1_FDTX22</td></tr>
<tr><td>TCELL12:IMUX_B2</td><td>SERDES.Q0CH1_FDTX21</td></tr>
<tr><td>TCELL12:IMUX_B3</td><td>SERDES.Q0CH1_FDTX20</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>SERDES.Q0CH1_FDTX19</td></tr>
<tr><td>TCELL12:IMUX_B5</td><td>SERDES.Q0CH1_FDTX18</td></tr>
<tr><td>TCELL12:IMUX_C0</td><td>SERDES.Q0CH1_FDTX17</td></tr>
<tr><td>TCELL12:IMUX_C1</td><td>SERDES.Q0CH1_FDTX16</td></tr>
<tr><td>TCELL12:IMUX_C2</td><td>SERDES.Q0CH1_FDTX15</td></tr>
<tr><td>TCELL12:IMUX_C3</td><td>SERDES.Q0CH1_FDTX14</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>SERDES.Q0CH1_FDTX13</td></tr>
<tr><td>TCELL12:IMUX_C5</td><td>SERDES.Q0CH1_FDTX12</td></tr>
<tr><td>TCELL12:IMUX_D0</td><td>SERDES.Q0CH1_FDTX11</td></tr>
<tr><td>TCELL12:IMUX_D1</td><td>SERDES.Q0CH1_FDTX10</td></tr>
<tr><td>TCELL12:IMUX_D2</td><td>SERDES.Q0CH1_FDTX9</td></tr>
<tr><td>TCELL12:IMUX_D3</td><td>SERDES.Q0CH1_FDTX8</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>SERDES.Q0CH1_FDTX7</td></tr>
<tr><td>TCELL12:IMUX_D5</td><td>SERDES.Q0CH1_FDTX6</td></tr>
<tr><td>TCELL12:IMUX_LSR0</td><td>SERDES.Q0CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_LSR1</td><td>SERDES.Q0CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL12:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH0_FITCLK</td></tr>
<tr><td>TCELL12:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH1_FITCLK</td></tr>
<tr><td>TCELL12:OUT_F0</td><td>SERDES.Q0CH1_FDRX47</td></tr>
<tr><td>TCELL12:OUT_F1</td><td>SERDES.Q0CH1_FDRX46</td></tr>
<tr><td>TCELL12:OUT_F2</td><td>SERDES.Q0CH1_FDRX45</td></tr>
<tr><td>TCELL12:OUT_F3</td><td>SERDES.Q0CH1_FDRX44</td></tr>
<tr><td>TCELL12:OUT_F4</td><td>SERDES.Q0CH1_FDRX43</td></tr>
<tr><td>TCELL12:OUT_F5</td><td>SERDES.Q0CH1_FDRX42</td></tr>
<tr><td>TCELL12:OUT_F6</td><td>SERDES.Q0CH1_FDRX41</td></tr>
<tr><td>TCELL12:OUT_F7</td><td>SERDES.Q0CH1_FDRX40</td></tr>
<tr><td>TCELL12:OUT_Q0</td><td>SERDES.Q0CH1_FDRX39</td></tr>
<tr><td>TCELL12:OUT_Q1</td><td>SERDES.Q0CH1_FDRX38</td></tr>
<tr><td>TCELL12:OUT_Q2</td><td>SERDES.Q0CH1_FDRX37</td></tr>
<tr><td>TCELL12:OUT_Q3</td><td>SERDES.Q0CH1_FDRX36</td></tr>
<tr><td>TCELL12:OUT_Q4</td><td>SERDES.Q0CH1_FDRX35</td></tr>
<tr><td>TCELL12:OUT_Q5</td><td>SERDES.Q0CH1_FDRX34</td></tr>
<tr><td>TCELL12:OUT_Q6</td><td>SERDES.Q0CH1_FDRX33</td></tr>
<tr><td>TCELL12:OUT_Q7</td><td>SERDES.Q0CH1_FDRX32</td></tr>
<tr><td>TCELL13:IMUX_A0</td><td>SERDES.Q0CH1_FDTX5</td></tr>
<tr><td>TCELL13:IMUX_A1</td><td>SERDES.Q0CH1_FDTX4</td></tr>
<tr><td>TCELL13:IMUX_A2</td><td>SERDES.Q0CH1_FDTX3</td></tr>
<tr><td>TCELL13:IMUX_A3</td><td>SERDES.Q0CH1_FDTX2</td></tr>
<tr><td>TCELL13:IMUX_A4</td><td>SERDES.Q0CH1_FDTX1</td></tr>
<tr><td>TCELL13:IMUX_A5</td><td>SERDES.Q0CH1_FDTX0</td></tr>
<tr><td>TCELL13:IMUX_B0</td><td>SERDES.Q0CH0_FDTX49</td></tr>
<tr><td>TCELL13:IMUX_B1</td><td>SERDES.Q0CH0_FDTX48</td></tr>
<tr><td>TCELL13:IMUX_B2</td><td>SERDES.Q0CH0_FDTX47</td></tr>
<tr><td>TCELL13:IMUX_B3</td><td>SERDES.Q0CH0_FDTX46</td></tr>
<tr><td>TCELL13:IMUX_B4</td><td>SERDES.Q0CH0_FDTX45</td></tr>
<tr><td>TCELL13:IMUX_B5</td><td>SERDES.Q0CH0_FDTX44</td></tr>
<tr><td>TCELL13:IMUX_C0</td><td>SERDES.Q0CH0_FDTX43</td></tr>
<tr><td>TCELL13:IMUX_C1</td><td>SERDES.Q0CH0_FDTX42</td></tr>
<tr><td>TCELL13:IMUX_C2</td><td>SERDES.Q0CH0_FDTX41</td></tr>
<tr><td>TCELL13:IMUX_C3</td><td>SERDES.Q0CH0_FDTX40</td></tr>
<tr><td>TCELL13:IMUX_C4</td><td>SERDES.Q0CH0_FDTX39</td></tr>
<tr><td>TCELL13:IMUX_C5</td><td>SERDES.Q0CH0_FDTX38</td></tr>
<tr><td>TCELL13:IMUX_D0</td><td>SERDES.Q0CH0_FDTX37</td></tr>
<tr><td>TCELL13:IMUX_D1</td><td>SERDES.Q0CH0_FDTX36</td></tr>
<tr><td>TCELL13:IMUX_D2</td><td>SERDES.Q0CH0_FDTX35</td></tr>
<tr><td>TCELL13:IMUX_D3</td><td>SERDES.Q0CH0_FDTX34</td></tr>
<tr><td>TCELL13:IMUX_D4</td><td>SERDES.Q0CH0_FDTX33</td></tr>
<tr><td>TCELL13:IMUX_D5</td><td>SERDES.Q0CH0_FDTX32</td></tr>
<tr><td>TCELL13:IMUX_LSR0</td><td>SERDES.Q0CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_LSR1</td><td>SERDES.Q0CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL13:IMUX_CLK0_DELAY</td><td>SERDES.Q0CH2_FITCLK</td></tr>
<tr><td>TCELL13:IMUX_CLK1_DELAY</td><td>SERDES.Q0CH3_FITCLK</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>SERDES.Q0CH1_FDRX31</td></tr>
<tr><td>TCELL13:OUT_F1</td><td>SERDES.Q0CH1_FDRX30</td></tr>
<tr><td>TCELL13:OUT_F2</td><td>SERDES.Q0CH1_FDRX29</td></tr>
<tr><td>TCELL13:OUT_F3</td><td>SERDES.Q0CH1_FDRX28</td></tr>
<tr><td>TCELL13:OUT_F4</td><td>SERDES.Q0CH1_FDRX27</td></tr>
<tr><td>TCELL13:OUT_F5</td><td>SERDES.Q0CH1_FDRX26</td></tr>
<tr><td>TCELL13:OUT_F6</td><td>SERDES.Q0CH1_FDRX25</td></tr>
<tr><td>TCELL13:OUT_F7</td><td>SERDES.Q0CH1_FDRX24</td></tr>
<tr><td>TCELL13:OUT_Q0</td><td>SERDES.Q0CH1_FDRX23</td></tr>
<tr><td>TCELL13:OUT_Q1</td><td>SERDES.Q0CH1_FDRX22</td></tr>
<tr><td>TCELL13:OUT_Q2</td><td>SERDES.Q0CH1_FDRX21</td></tr>
<tr><td>TCELL13:OUT_Q3</td><td>SERDES.Q0CH1_FDRX20</td></tr>
<tr><td>TCELL13:OUT_Q4</td><td>SERDES.Q0CH1_FDRX19</td></tr>
<tr><td>TCELL13:OUT_Q5</td><td>SERDES.Q0CH1_FDRX18</td></tr>
<tr><td>TCELL13:OUT_Q6</td><td>SERDES.Q0CH1_FDRX17</td></tr>
<tr><td>TCELL13:OUT_Q7</td><td>SERDES.Q0CH1_FDRX16</td></tr>
<tr><td>TCELL14:IMUX_A0</td><td>SERDES.Q0CH0_FDTX31</td></tr>
<tr><td>TCELL14:IMUX_A1</td><td>SERDES.Q0CH0_FDTX30</td></tr>
<tr><td>TCELL14:IMUX_A2</td><td>SERDES.Q0CH0_FDTX29</td></tr>
<tr><td>TCELL14:IMUX_A3</td><td>SERDES.Q0CH0_FDTX28</td></tr>
<tr><td>TCELL14:IMUX_A4</td><td>SERDES.Q0CH0_FDTX27</td></tr>
<tr><td>TCELL14:IMUX_A5</td><td>SERDES.Q0CH0_FDTX26</td></tr>
<tr><td>TCELL14:IMUX_B0</td><td>SERDES.Q0CH0_FDTX25</td></tr>
<tr><td>TCELL14:IMUX_B1</td><td>SERDES.Q0CH0_FDTX24</td></tr>
<tr><td>TCELL14:IMUX_B2</td><td>SERDES.Q0CH0_FDTX23</td></tr>
<tr><td>TCELL14:IMUX_B3</td><td>SERDES.Q0CH0_FDTX22</td></tr>
<tr><td>TCELL14:IMUX_B4</td><td>SERDES.Q0CH0_FDTX21</td></tr>
<tr><td>TCELL14:IMUX_B5</td><td>SERDES.Q0CH0_FDTX20</td></tr>
<tr><td>TCELL14:IMUX_C0</td><td>SERDES.Q0CH0_FDTX19</td></tr>
<tr><td>TCELL14:IMUX_C1</td><td>SERDES.Q0CH0_FDTX18</td></tr>
<tr><td>TCELL14:IMUX_C2</td><td>SERDES.Q0CH0_FDTX17</td></tr>
<tr><td>TCELL14:IMUX_C3</td><td>SERDES.Q0CH0_FDTX16</td></tr>
<tr><td>TCELL14:IMUX_C4</td><td>SERDES.Q0CH0_FDTX15</td></tr>
<tr><td>TCELL14:IMUX_C5</td><td>SERDES.Q0CH0_FDTX14</td></tr>
<tr><td>TCELL14:IMUX_D0</td><td>SERDES.Q0CH0_FDTX13</td></tr>
<tr><td>TCELL14:IMUX_D1</td><td>SERDES.Q0CH0_FDTX12</td></tr>
<tr><td>TCELL14:IMUX_D2</td><td>SERDES.Q0CH0_FDTX11</td></tr>
<tr><td>TCELL14:IMUX_D3</td><td>SERDES.Q0CH0_FDTX10</td></tr>
<tr><td>TCELL14:IMUX_D4</td><td>SERDES.Q0CH0_FDTX9</td></tr>
<tr><td>TCELL14:IMUX_D5</td><td>SERDES.Q0CH0_FDTX8</td></tr>
<tr><td>TCELL14:IMUX_LSR0</td><td>SERDES.Q0CH0_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_LSR1</td><td>SERDES.Q0CH1_FCRRST</td></tr>
<tr><td>TCELL14:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL14:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL14:OUT_F0</td><td>SERDES.Q0CH1_FDRX15</td></tr>
<tr><td>TCELL14:OUT_F1</td><td>SERDES.Q0CH1_FDRX14</td></tr>
<tr><td>TCELL14:OUT_F2</td><td>SERDES.Q0CH1_FDRX13</td></tr>
<tr><td>TCELL14:OUT_F3</td><td>SERDES.Q0CH1_FDRX12</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>SERDES.Q0CH1_FDRX11</td></tr>
<tr><td>TCELL14:OUT_F5</td><td>SERDES.Q0CH1_FDRX10</td></tr>
<tr><td>TCELL14:OUT_F6</td><td>SERDES.Q0CH1_FDRX9</td></tr>
<tr><td>TCELL14:OUT_F7</td><td>SERDES.Q0CH1_FDRX8</td></tr>
<tr><td>TCELL14:OUT_Q0</td><td>SERDES.Q0CH1_FDRX7</td></tr>
<tr><td>TCELL14:OUT_Q1</td><td>SERDES.Q0CH1_FDRX6</td></tr>
<tr><td>TCELL14:OUT_Q2</td><td>SERDES.Q0CH1_FDRX5</td></tr>
<tr><td>TCELL14:OUT_Q3</td><td>SERDES.Q0CH1_FDRX4</td></tr>
<tr><td>TCELL14:OUT_Q4</td><td>SERDES.Q0CH1_FDRX3</td></tr>
<tr><td>TCELL14:OUT_Q5</td><td>SERDES.Q0CH1_FDRX2</td></tr>
<tr><td>TCELL14:OUT_Q6</td><td>SERDES.Q0CH1_FDRX1</td></tr>
<tr><td>TCELL14:OUT_Q7</td><td>SERDES.Q0CH1_FDRX0</td></tr>
<tr><td>TCELL15:IMUX_A0</td><td>SERDES.Q0CH0_FDTX7</td></tr>
<tr><td>TCELL15:IMUX_A1</td><td>SERDES.Q0CH0_FDTX6</td></tr>
<tr><td>TCELL15:IMUX_A2</td><td>SERDES.Q0CH0_FDTX5</td></tr>
<tr><td>TCELL15:IMUX_A3</td><td>SERDES.Q0CH0_FDTX4</td></tr>
<tr><td>TCELL15:IMUX_A4</td><td>SERDES.Q0CH0_FDTX3</td></tr>
<tr><td>TCELL15:IMUX_A5</td><td>SERDES.Q0CH0_FDTX2</td></tr>
<tr><td>TCELL15:IMUX_B0</td><td>SERDES.Q0CH0_FDTX1</td></tr>
<tr><td>TCELL15:IMUX_B1</td><td>SERDES.Q0CH0_FDTX0</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>SERDES.Q0CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B3</td><td>SERDES.Q0CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B4</td><td>SERDES.Q0CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_B5</td><td>SERDES.Q0CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL15:IMUX_C0</td><td>SERDES.Q0CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C1</td><td>SERDES.Q0CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C2</td><td>SERDES.Q0CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C3</td><td>SERDES.Q0CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL15:IMUX_C4</td><td>SERDES.Q0CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_C5</td><td>SERDES.Q0CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D0</td><td>SERDES.Q0CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D1</td><td>SERDES.Q0CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL15:IMUX_D2</td><td>SERDES.Q0CH0_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D3</td><td>SERDES.Q0CH1_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D4</td><td>SERDES.Q0CH2_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_D5</td><td>SERDES.Q0CH3_FCLSMEN</td></tr>
<tr><td>TCELL15:IMUX_LSR0</td><td>SERDES.Q0CH2_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_LSR1</td><td>SERDES.Q0CH3_FCRRST</td></tr>
<tr><td>TCELL15:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL15:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL15:OUT_F0</td><td>SERDES.Q0CH0_FDRX47</td></tr>
<tr><td>TCELL15:OUT_F1</td><td>SERDES.Q0CH0_FDRX46</td></tr>
<tr><td>TCELL15:OUT_F2</td><td>SERDES.Q0CH0_FDRX45</td></tr>
<tr><td>TCELL15:OUT_F3</td><td>SERDES.Q0CH0_FDRX44</td></tr>
<tr><td>TCELL15:OUT_F4</td><td>SERDES.Q0CH0_FDRX43</td></tr>
<tr><td>TCELL15:OUT_F5</td><td>SERDES.Q0CH0_FDRX42</td></tr>
<tr><td>TCELL15:OUT_F6</td><td>SERDES.Q0CH0_FDRX41</td></tr>
<tr><td>TCELL15:OUT_F7</td><td>SERDES.Q0CH0_FDRX40</td></tr>
<tr><td>TCELL15:OUT_Q0</td><td>SERDES.Q0CH0_FDRX39</td></tr>
<tr><td>TCELL15:OUT_Q1</td><td>SERDES.Q0CH0_FDRX38</td></tr>
<tr><td>TCELL15:OUT_Q2</td><td>SERDES.Q0CH0_FDRX37</td></tr>
<tr><td>TCELL15:OUT_Q3</td><td>SERDES.Q0CH0_FDRX36</td></tr>
<tr><td>TCELL15:OUT_Q4</td><td>SERDES.Q0CH0_FDRX35</td></tr>
<tr><td>TCELL15:OUT_Q5</td><td>SERDES.Q0CH0_FDRX34</td></tr>
<tr><td>TCELL15:OUT_Q6</td><td>SERDES.Q0CH0_FDRX33</td></tr>
<tr><td>TCELL15:OUT_Q7</td><td>SERDES.Q0CH0_FDRX32</td></tr>
<tr><td>TCELL16:IMUX_A0</td><td>SERDES.Q0CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A1</td><td>SERDES.Q0CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A2</td><td>SERDES.Q0CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A3</td><td>SERDES.Q0CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL16:IMUX_A4</td><td>SERDES.Q0CH0_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_A5</td><td>SERDES.Q0CH1_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B0</td><td>SERDES.Q0CH2_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B1</td><td>SERDES.Q0CH3_FCPLLLOL</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>SERDES.Q0CH0_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B3</td><td>SERDES.Q0CH1_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B4</td><td>SERDES.Q0CH2_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_B5</td><td>SERDES.Q0CH3_FDLDRTX</td></tr>
<tr><td>TCELL16:IMUX_C0</td><td>SERDES.Q0CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C1</td><td>SERDES.Q0CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C2</td><td>SERDES.Q0CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_C3</td><td>SERDES.Q0CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_C4</td><td>SERDES.Q0CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_C5</td><td>SERDES.Q0CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D0</td><td>SERDES.Q0CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D1</td><td>SERDES.Q0CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D2</td><td>SERDES.Q0CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_D3</td><td>SERDES.Q0CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL16:IMUX_D4</td><td>SERDES.Q0CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL16:IMUX_D5</td><td>SERDES.Q0CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL16:IMUX_LSR0</td><td>SERDES.Q0CH0_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_LSR1</td><td>SERDES.Q0CH1_FCTRST</td></tr>
<tr><td>TCELL16:IMUX_CLK0_DELAY</td><td>SERDES.Q0_FISYNCCLK</td></tr>
<tr><td>TCELL16:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FIRXTESTCLK</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>SERDES.Q0CH0_FDRX31</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>SERDES.Q0CH0_FDRX30</td></tr>
<tr><td>TCELL16:OUT_F2</td><td>SERDES.Q0CH0_FDRX29</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>SERDES.Q0CH0_FDRX28</td></tr>
<tr><td>TCELL16:OUT_F4</td><td>SERDES.Q0CH0_FDRX27</td></tr>
<tr><td>TCELL16:OUT_F5</td><td>SERDES.Q0CH0_FDRX26</td></tr>
<tr><td>TCELL16:OUT_F6</td><td>SERDES.Q0CH0_FDRX25</td></tr>
<tr><td>TCELL16:OUT_F7</td><td>SERDES.Q0CH0_FDRX24</td></tr>
<tr><td>TCELL16:OUT_Q0</td><td>SERDES.Q0CH0_FDRX23</td></tr>
<tr><td>TCELL16:OUT_Q1</td><td>SERDES.Q0CH0_FDRX22</td></tr>
<tr><td>TCELL16:OUT_Q2</td><td>SERDES.Q0CH0_FDRX21</td></tr>
<tr><td>TCELL16:OUT_Q3</td><td>SERDES.Q0CH0_FDRX20</td></tr>
<tr><td>TCELL16:OUT_Q4</td><td>SERDES.Q0CH0_FDRX19</td></tr>
<tr><td>TCELL16:OUT_Q5</td><td>SERDES.Q0CH0_FDRX18</td></tr>
<tr><td>TCELL16:OUT_Q6</td><td>SERDES.Q0CH0_FDRX17</td></tr>
<tr><td>TCELL16:OUT_Q7</td><td>SERDES.Q0CH0_FDRX16</td></tr>
<tr><td>TCELL17:IMUX_CLK1_DELAY</td><td>SERDES.Q0_FITXTESTCLK</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>SERDES.Q0CH0_FDRX15</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>SERDES.Q0CH0_FDRX14</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>SERDES.Q0CH0_FDRX13</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>SERDES.Q0CH0_FDRX12</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>SERDES.Q0CH0_FDRX11</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>SERDES.Q0CH0_FDRX10</td></tr>
<tr><td>TCELL17:OUT_F6</td><td>SERDES.Q0CH0_FDRX9</td></tr>
<tr><td>TCELL17:OUT_F7</td><td>SERDES.Q0CH0_FDRX8</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>SERDES.Q0CH0_FDRX7</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>SERDES.Q0CH0_FDRX6</td></tr>
<tr><td>TCELL17:OUT_Q2</td><td>SERDES.Q0CH0_FDRX5</td></tr>
<tr><td>TCELL17:OUT_Q3</td><td>SERDES.Q0CH0_FDRX4</td></tr>
<tr><td>TCELL17:OUT_Q4</td><td>SERDES.Q0CH0_FDRX3</td></tr>
<tr><td>TCELL17:OUT_Q5</td><td>SERDES.Q0CH0_FDRX2</td></tr>
<tr><td>TCELL17:OUT_Q6</td><td>SERDES.Q0CH0_FDRX1</td></tr>
<tr><td>TCELL17:OUT_Q7</td><td>SERDES.Q0CH0_FDRX0</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>SERDES.Q0P_SCANO20</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>SERDES.Q0P_HALTGTREQTPHPRESENT</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>SERDES.Q0P_HALTGTWDATVLD</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>SERDES.Q0P_HALTGTWEOP</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>SERDES.Q0P_HALTGTCOMPRDY</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES19</td></tr>
<tr><td>TCELL18:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES18</td></tr>
<tr><td>TCELL18:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES17</td></tr>
<tr><td>TCELL18:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES14</td></tr>
<tr><td>TCELL18:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES13</td></tr>
<tr><td>TCELL18:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES12</td></tr>
<tr><td>TCELL18:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES11</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES10</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES15</td></tr>
<tr><td>TCELL18:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES8</td></tr>
<tr><td>TCELL18:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES7</td></tr>
<tr><td>TCELL19:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES6</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES5</td></tr>
<tr><td>TCELL19:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES4</td></tr>
<tr><td>TCELL19:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES3</td></tr>
<tr><td>TCELL19:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES2</td></tr>
<tr><td>TCELL19:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES1</td></tr>
<tr><td>TCELL19:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES0</td></tr>
<tr><td>TCELL19:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES16</td></tr>
<tr><td>TCELL19:OUT_Q2</td><td>SERDES.Q0P_HALTSTREQATTR2</td></tr>
<tr><td>TCELL19:OUT_Q3</td><td>SERDES.Q0P_HALTSTREQATTR1</td></tr>
<tr><td>TCELL19:OUT_Q4</td><td>SERDES.Q0P_HALTSTREQATTR0</td></tr>
<tr><td>TCELL19:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQMBA5</td></tr>
<tr><td>TCELL20:OUT_F0</td><td>SERDES.Q0P_HALTGTREQMBA4</td></tr>
<tr><td>TCELL20:OUT_F1</td><td>SERDES.Q0P_HALTGTREQMBA3</td></tr>
<tr><td>TCELL20:OUT_F2</td><td>SERDES.Q0P_HALTGTREQMBA2</td></tr>
<tr><td>TCELL20:OUT_F3</td><td>SERDES.Q0P_HALTGTREQMBA1</td></tr>
<tr><td>TCELL20:OUT_F4</td><td>SERDES.Q0P_HALTGTREQMBA0</td></tr>
<tr><td>TCELL20:OUT_F5</td><td>SERDES.Q0P_HALTGTREQTPHTYPE1</td></tr>
<tr><td>TCELL20:OUT_F6</td><td>SERDES.Q0P_HALTGTREQTPHTYPE0</td></tr>
<tr><td>TCELL20:OUT_F7</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG7</td></tr>
<tr><td>TCELL20:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG6</td></tr>
<tr><td>TCELL20:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG5</td></tr>
<tr><td>TCELL20:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG4</td></tr>
<tr><td>TCELL20:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG3</td></tr>
<tr><td>TCELL20:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG2</td></tr>
<tr><td>TCELL20:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG1</td></tr>
<tr><td>TCELL20:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQTPHSTTAG0</td></tr>
<tr><td>TCELL20:OUT_Q7</td><td>SERDES.Q0P_HALTGTWBVLD7</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>SERDES.Q0P_HALTGTWBVLD6</td></tr>
<tr><td>TCELL21:OUT_F1</td><td>SERDES.Q0P_HALTGTWBVLD5</td></tr>
<tr><td>TCELL21:OUT_F2</td><td>SERDES.Q0P_HALTGTWBVLD4</td></tr>
<tr><td>TCELL21:OUT_F3</td><td>SERDES.Q0P_HALTGTWBVLD3</td></tr>
<tr><td>TCELL21:OUT_F4</td><td>SERDES.Q0P_HALTGTWBVLD2</td></tr>
<tr><td>TCELL21:OUT_F5</td><td>SERDES.Q0P_HALTGTWBVLD1</td></tr>
<tr><td>TCELL21:OUT_F6</td><td>SERDES.Q0P_HALTGTWBVLD0</td></tr>
<tr><td>TCELL21:OUT_F7</td><td>SERDES.Q0P_SCANO11</td></tr>
<tr><td>TCELL21:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES9</td></tr>
<tr><td>TCELL21:OUT_Q1</td><td>SERDES.Q0P_SCANO2</td></tr>
<tr><td>TCELL21:OUT_Q2</td><td>SERDES.Q0P_SCANO21</td></tr>
<tr><td>TCELL21:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES60</td></tr>
<tr><td>TCELL21:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES81</td></tr>
<tr><td>TCELL21:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES58</td></tr>
<tr><td>TCELL21:OUT_Q6</td><td>SERDES.Q0P_SCANO18</td></tr>
<tr><td>TCELL21:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES91</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>SERDES.Q0P_HALTGTREQ</td></tr>
<tr><td>TCELL22:OUT_F1</td><td>SERDES.Q0P_SCANO1</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>SERDES.Q0P_INTCO</td></tr>
<tr><td>TCELL22:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES126</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES76</td></tr>
<tr><td>TCELL22:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES35</td></tr>
<tr><td>TCELL22:OUT_F6</td><td>SERDES.Q0P_INTDO</td></tr>
<tr><td>TCELL22:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES120</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES103</td></tr>
<tr><td>TCELL22:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES97</td></tr>
<tr><td>TCELL22:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES57</td></tr>
<tr><td>TCELL22:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES90</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES105</td></tr>
<tr><td>TCELL22:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES61</td></tr>
<tr><td>TCELL22:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES68</td></tr>
<tr><td>TCELL22:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES44</td></tr>
<tr><td>TCELL23:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES52</td></tr>
<tr><td>TCELL23:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES104</td></tr>
<tr><td>TCELL23:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES62</td></tr>
<tr><td>TCELL23:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES89</td></tr>
<tr><td>TCELL23:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES54</td></tr>
<tr><td>TCELL23:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES124</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES47</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES77</td></tr>
<tr><td>TCELL23:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES102</td></tr>
<tr><td>TCELL23:OUT_Q1</td><td>SERDES.Q0P_INTAO</td></tr>
<tr><td>TCELL23:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES41</td></tr>
<tr><td>TCELL23:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES31</td></tr>
<tr><td>TCELL23:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES127</td></tr>
<tr><td>TCELL23:OUT_Q5</td><td>SERDES.Q0P_INTBO</td></tr>
<tr><td>TCELL23:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES21</td></tr>
<tr><td>TCELL23:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES23</td></tr>
<tr><td>TCELL24:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES30</td></tr>
<tr><td>TCELL24:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES33</td></tr>
<tr><td>TCELL24:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES24</td></tr>
<tr><td>TCELL24:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES25</td></tr>
<tr><td>TCELL24:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES34</td></tr>
<tr><td>TCELL24:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES51</td></tr>
<tr><td>TCELL24:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES22</td></tr>
<tr><td>TCELL24:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES26</td></tr>
<tr><td>TCELL24:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES32</td></tr>
<tr><td>TCELL24:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES43</td></tr>
<tr><td>TCELL24:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES48</td></tr>
<tr><td>TCELL24:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES49</td></tr>
<tr><td>TCELL24:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES111</td></tr>
<tr><td>TCELL24:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES55</td></tr>
<tr><td>TCELL24:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES66</td></tr>
<tr><td>TCELL24:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES93</td></tr>
<tr><td>TCELL29:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES9</td></tr>
<tr><td>TCELL29:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES10</td></tr>
<tr><td>TCELL29:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES11</td></tr>
<tr><td>TCELL29:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES13</td></tr>
<tr><td>TCELL29:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES14</td></tr>
<tr><td>TCELL29:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES16</td></tr>
<tr><td>TCELL29:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES17</td></tr>
<tr><td>TCELL29:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES22</td></tr>
<tr><td>TCELL29:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES23</td></tr>
<tr><td>TCELL29:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES24</td></tr>
<tr><td>TCELL29:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES25</td></tr>
<tr><td>TCELL29:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES26</td></tr>
<tr><td>TCELL29:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES27</td></tr>
<tr><td>TCELL29:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES28</td></tr>
<tr><td>TCELL29:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES29</td></tr>
<tr><td>TCELL29:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES30</td></tr>
<tr><td>TCELL29:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES31</td></tr>
<tr><td>TCELL29:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES32</td></tr>
<tr><td>TCELL29:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES33</td></tr>
<tr><td>TCELL29:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES59</td></tr>
<tr><td>TCELL29:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES61</td></tr>
<tr><td>TCELL29:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES62</td></tr>
<tr><td>TCELL29:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES63</td></tr>
<tr><td>TCELL29:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES127</td></tr>
<tr><td>TCELL29:IMUX_LSR0</td><td>SERDES.Q0P_MBISTMODE</td></tr>
<tr><td>TCELL29:IMUX_LSR1</td><td>SERDES.Q0P_SCANRSTN</td></tr>
<tr><td>TCELL29:IMUX_CLK0_DELAY</td><td>SERDES.Q0P_SCANCLK</td></tr>
<tr><td>TCELL29:IMUX_CLK1_DELAY</td><td>SERDES.Q0P_MBISTCLK</td></tr>
<tr><td>TCELL29:IMUX_CE0</td><td>SERDES.Q0P_SCANI19</td></tr>
<tr><td>TCELL29:IMUX_CE1</td><td>SERDES.Q0P_SCANI9</td></tr>
<tr><td>TCELL29:IMUX_CE2</td><td>SERDES.Q0P_SCANI10</td></tr>
<tr><td>TCELL29:IMUX_CE3</td><td>SERDES.Q0P_SCANI20</td></tr>
<tr><td>TCELL29:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES20</td></tr>
<tr><td>TCELL29:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES96</td></tr>
<tr><td>TCELL29:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES95</td></tr>
<tr><td>TCELL29:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES125</td></tr>
<tr><td>TCELL29:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES101</td></tr>
<tr><td>TCELL29:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES99</td></tr>
<tr><td>TCELL29:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES80</td></tr>
<tr><td>TCELL29:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES56</td></tr>
<tr><td>TCELL29:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES69</td></tr>
<tr><td>TCELL29:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES78</td></tr>
<tr><td>TCELL29:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES110</td></tr>
<tr><td>TCELL29:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES84</td></tr>
<tr><td>TCELL29:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES73</td></tr>
<tr><td>TCELL29:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES70</td></tr>
<tr><td>TCELL29:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES106</td></tr>
<tr><td>TCELL29:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES87</td></tr>
<tr><td>TCELL30:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES64</td></tr>
<tr><td>TCELL30:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES65</td></tr>
<tr><td>TCELL30:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES66</td></tr>
<tr><td>TCELL30:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES67</td></tr>
<tr><td>TCELL30:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES69</td></tr>
<tr><td>TCELL30:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES71</td></tr>
<tr><td>TCELL30:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES72</td></tr>
<tr><td>TCELL30:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES73</td></tr>
<tr><td>TCELL30:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES74</td></tr>
<tr><td>TCELL30:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES77</td></tr>
<tr><td>TCELL30:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES78</td></tr>
<tr><td>TCELL30:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES79</td></tr>
<tr><td>TCELL30:IMUX_C0</td><td>SERDES.Q0P_HALTGTCLNTCOMPIDEN</td></tr>
<tr><td>TCELL30:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES121</td></tr>
<tr><td>TCELL30:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES80</td></tr>
<tr><td>TCELL30:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES81</td></tr>
<tr><td>TCELL30:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES102</td></tr>
<tr><td>TCELL30:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES95</td></tr>
<tr><td>TCELL30:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES94</td></tr>
<tr><td>TCELL30:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES99</td></tr>
<tr><td>TCELL30:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES103</td></tr>
<tr><td>TCELL30:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES125</td></tr>
<tr><td>TCELL30:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES96</td></tr>
<tr><td>TCELL30:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES126</td></tr>
<tr><td>TCELL30:IMUX_LSR0</td><td>SERDES.Q0P_SCANMODE</td></tr>
<tr><td>TCELL30:IMUX_LSR1</td><td>SERDES.Q0P_MBISTRSTN</td></tr>
<tr><td>TCELL30:IMUX_CE0</td><td>SERDES.Q0P_SCANI24</td></tr>
<tr><td>TCELL30:IMUX_CE1</td><td>SERDES.Q0P_SCANI0</td></tr>
<tr><td>TCELL30:IMUX_CE2</td><td>SERDES.Q0P_SCANI11</td></tr>
<tr><td>TCELL30:IMUX_CE3</td><td>SERDES.Q0P_SCANI17</td></tr>
<tr><td>TCELL30:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES82</td></tr>
<tr><td>TCELL30:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES75</td></tr>
<tr><td>TCELL30:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES109</td></tr>
<tr><td>TCELL30:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES85</td></tr>
<tr><td>TCELL30:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES74</td></tr>
<tr><td>TCELL30:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES71</td></tr>
<tr><td>TCELL30:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES98</td></tr>
<tr><td>TCELL30:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES83</td></tr>
<tr><td>TCELL30:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES79</td></tr>
<tr><td>TCELL30:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES121</td></tr>
<tr><td>TCELL30:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES67</td></tr>
<tr><td>TCELL30:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES100</td></tr>
<tr><td>TCELL30:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES65</td></tr>
<tr><td>TCELL30:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES88</td></tr>
<tr><td>TCELL30:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES72</td></tr>
<tr><td>TCELL30:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES94</td></tr>
<tr><td>TCELL31:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES101</td></tr>
<tr><td>TCELL31:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES86</td></tr>
<tr><td>TCELL31:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES85</td></tr>
<tr><td>TCELL31:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES90</td></tr>
<tr><td>TCELL31:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES92</td></tr>
<tr><td>TCELL31:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES100</td></tr>
<tr><td>TCELL31:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES98</td></tr>
<tr><td>TCELL31:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES122</td></tr>
<tr><td>TCELL31:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES108</td></tr>
<tr><td>TCELL31:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES123</td></tr>
<tr><td>TCELL31:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES124</td></tr>
<tr><td>TCELL31:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES118</td></tr>
<tr><td>TCELL31:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES116</td></tr>
<tr><td>TCELL31:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES115</td></tr>
<tr><td>TCELL31:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES93</td></tr>
<tr><td>TCELL31:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES104</td></tr>
<tr><td>TCELL31:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES84</td></tr>
<tr><td>TCELL31:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES105</td></tr>
<tr><td>TCELL31:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES83</td></tr>
<tr><td>TCELL31:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES107</td></tr>
<tr><td>TCELL31:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES120</td></tr>
<tr><td>TCELL31:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES89</td></tr>
<tr><td>TCELL31:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES87</td></tr>
<tr><td>TCELL31:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES91</td></tr>
<tr><td>TCELL31:IMUX_LSR0</td><td>SERDES.Q0P_RSTN</td></tr>
<tr><td>TCELL31:IMUX_LSR1</td><td>SERDES.Q0P_SCANENA</td></tr>
<tr><td>TCELL31:IMUX_CE0</td><td>SERDES.Q0P_SCANI8</td></tr>
<tr><td>TCELL31:IMUX_CE1</td><td>SERDES.Q0P_SCANI12</td></tr>
<tr><td>TCELL31:IMUX_CE2</td><td>SERDES.Q0P_SCANI18</td></tr>
<tr><td>TCELL31:IMUX_CE3</td><td>SERDES.Q0P_SCANI7</td></tr>
<tr><td>TCELL31:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES64</td></tr>
<tr><td>TCELL31:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES63</td></tr>
<tr><td>TCELL31:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES86</td></tr>
<tr><td>TCELL31:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES92</td></tr>
<tr><td>TCELL31:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES53</td></tr>
<tr><td>TCELL31:OUT_F5</td><td>SERDES.Q0P_HALTGTREQDES50</td></tr>
<tr><td>TCELL31:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES28</td></tr>
<tr><td>TCELL31:OUT_F7</td><td>SERDES.Q0P_HALTGTREQDES29</td></tr>
<tr><td>TCELL31:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES123</td></tr>
<tr><td>TCELL31:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES59</td></tr>
<tr><td>TCELL31:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES46</td></tr>
<tr><td>TCELL31:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES45</td></tr>
<tr><td>TCELL31:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES27</td></tr>
<tr><td>TCELL31:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES122</td></tr>
<tr><td>TCELL31:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES42</td></tr>
<tr><td>TCELL31:OUT_Q7</td><td>SERDES.Q0P_SCANO22</td></tr>
<tr><td>TCELL32:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES113</td></tr>
<tr><td>TCELL32:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES114</td></tr>
<tr><td>TCELL32:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES88</td></tr>
<tr><td>TCELL32:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES117</td></tr>
<tr><td>TCELL32:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES97</td></tr>
<tr><td>TCELL32:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES112</td></tr>
<tr><td>TCELL32:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES82</td></tr>
<tr><td>TCELL32:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES76</td></tr>
<tr><td>TCELL32:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES109</td></tr>
<tr><td>TCELL32:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES111</td></tr>
<tr><td>TCELL32:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES75</td></tr>
<tr><td>TCELL32:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES110</td></tr>
<tr><td>TCELL32:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES106</td></tr>
<tr><td>TCELL32:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES70</td></tr>
<tr><td>TCELL32:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES60</td></tr>
<tr><td>TCELL32:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES58</td></tr>
<tr><td>TCELL32:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES57</td></tr>
<tr><td>TCELL32:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES56</td></tr>
<tr><td>TCELL32:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES55</td></tr>
<tr><td>TCELL32:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES54</td></tr>
<tr><td>TCELL32:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES53</td></tr>
<tr><td>TCELL32:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES52</td></tr>
<tr><td>TCELL32:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES51</td></tr>
<tr><td>TCELL32:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES50</td></tr>
<tr><td>TCELL32:IMUX_LSR0</td><td>SERDES.Q0P_HOTRSTIN</td></tr>
<tr><td>TCELL32:IMUX_CE0</td><td>SERDES.Q0P_SCANI6</td></tr>
<tr><td>TCELL32:IMUX_CE1</td><td>SERDES.Q0P_SCANI26</td></tr>
<tr><td>TCELL32:IMUX_CE2</td><td>SERDES.Q0P_SCANI25</td></tr>
<tr><td>TCELL32:IMUX_CE3</td><td>SERDES.Q0P_SCANI2</td></tr>
<tr><td>TCELL32:OUT_F0</td><td>SERDES.Q0P_HALMSTWRDY</td></tr>
<tr><td>TCELL32:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES40</td></tr>
<tr><td>TCELL32:OUT_F2</td><td>SERDES.Q0P_SCANO14</td></tr>
<tr><td>TCELL32:OUT_F3</td><td>SERDES.Q0P_HALTGTREQDES36</td></tr>
<tr><td>TCELL32:OUT_F4</td><td>SERDES.Q0P_HALTGTREQDES38</td></tr>
<tr><td>TCELL32:OUT_F5</td><td>SERDES.Q0P_PWRSTATECHNGINT</td></tr>
<tr><td>TCELL32:OUT_F6</td><td>SERDES.Q0P_HALTGTREQDES37</td></tr>
<tr><td>TCELL32:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES116</td></tr>
<tr><td>TCELL32:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES115</td></tr>
<tr><td>TCELL32:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES117</td></tr>
<tr><td>TCELL32:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES114</td></tr>
<tr><td>TCELL32:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES113</td></tr>
<tr><td>TCELL32:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES118</td></tr>
<tr><td>TCELL32:OUT_Q5</td><td>SERDES.Q0P_SCANO19</td></tr>
<tr><td>TCELL32:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES109</td></tr>
<tr><td>TCELL32:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES112</td></tr>
<tr><td>TCELL33:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES49</td></tr>
<tr><td>TCELL33:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES48</td></tr>
<tr><td>TCELL33:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES47</td></tr>
<tr><td>TCELL33:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES46</td></tr>
<tr><td>TCELL33:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES45</td></tr>
<tr><td>TCELL33:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES44</td></tr>
<tr><td>TCELL33:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES43</td></tr>
<tr><td>TCELL33:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES42</td></tr>
<tr><td>TCELL33:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPDES41</td></tr>
<tr><td>TCELL33:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPDES40</td></tr>
<tr><td>TCELL33:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPDES39</td></tr>
<tr><td>TCELL33:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPDES38</td></tr>
<tr><td>TCELL33:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPDES37</td></tr>
<tr><td>TCELL33:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES36</td></tr>
<tr><td>TCELL33:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPDES35</td></tr>
<tr><td>TCELL33:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPDES34</td></tr>
<tr><td>TCELL33:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPDES21</td></tr>
<tr><td>TCELL33:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPDES68</td></tr>
<tr><td>TCELL33:IMUX_D0</td><td>SERDES.Q0P_HALTGTCOMPDES20</td></tr>
<tr><td>TCELL33:IMUX_D1</td><td>SERDES.Q0P_HALTGTCOMPDES19</td></tr>
<tr><td>TCELL33:IMUX_D2</td><td>SERDES.Q0P_HALTGTCOMPDES18</td></tr>
<tr><td>TCELL33:IMUX_D3</td><td>SERDES.Q0P_HALTGTCOMPDES15</td></tr>
<tr><td>TCELL33:IMUX_D4</td><td>SERDES.Q0P_HALTGTCOMPDES12</td></tr>
<tr><td>TCELL33:IMUX_D5</td><td>SERDES.Q0P_HALTGTCOMPDES8</td></tr>
<tr><td>TCELL33:IMUX_CE0</td><td>SERDES.Q0P_SCANI16</td></tr>
<tr><td>TCELL33:IMUX_CE1</td><td>SERDES.Q0P_SCANI14</td></tr>
<tr><td>TCELL33:IMUX_CE2</td><td>SERDES.Q0P_SCANI21</td></tr>
<tr><td>TCELL33:IMUX_CE3</td><td>SERDES.Q0P_SCANI1</td></tr>
<tr><td>TCELL33:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES108</td></tr>
<tr><td>TCELL33:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES110</td></tr>
<tr><td>TCELL33:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES107</td></tr>
<tr><td>TCELL33:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES126</td></tr>
<tr><td>TCELL33:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES125</td></tr>
<tr><td>TCELL33:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES111</td></tr>
<tr><td>TCELL33:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES127</td></tr>
<tr><td>TCELL33:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES119</td></tr>
<tr><td>TCELL33:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES79</td></tr>
<tr><td>TCELL33:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES104</td></tr>
<tr><td>TCELL33:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES102</td></tr>
<tr><td>TCELL33:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES101</td></tr>
<tr><td>TCELL33:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES103</td></tr>
<tr><td>TCELL33:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES76</td></tr>
<tr><td>TCELL33:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES67</td></tr>
<tr><td>TCELL33:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES72</td></tr>
<tr><td>TCELL34:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPDES7</td></tr>
<tr><td>TCELL34:IMUX_A1</td><td>SERDES.Q0P_HALTGTCOMPDES6</td></tr>
<tr><td>TCELL34:IMUX_A2</td><td>SERDES.Q0P_HALTGTCOMPDES5</td></tr>
<tr><td>TCELL34:IMUX_A3</td><td>SERDES.Q0P_HALTGTCOMPDES4</td></tr>
<tr><td>TCELL34:IMUX_A4</td><td>SERDES.Q0P_HALTGTCOMPDES3</td></tr>
<tr><td>TCELL34:IMUX_A5</td><td>SERDES.Q0P_HALTGTCOMPDES2</td></tr>
<tr><td>TCELL34:IMUX_B0</td><td>SERDES.Q0P_HALTGTCOMPDES1</td></tr>
<tr><td>TCELL34:IMUX_B1</td><td>SERDES.Q0P_HALTGTCOMPDES0</td></tr>
<tr><td>TCELL34:IMUX_B2</td><td>SERDES.Q0P_HALTGTCOMPBVLD7</td></tr>
<tr><td>TCELL34:IMUX_B3</td><td>SERDES.Q0P_HALTGTCOMPBVLD6</td></tr>
<tr><td>TCELL34:IMUX_B4</td><td>SERDES.Q0P_HALTGTCOMPBVLD5</td></tr>
<tr><td>TCELL34:IMUX_B5</td><td>SERDES.Q0P_HALTGTCOMPBVLD4</td></tr>
<tr><td>TCELL34:IMUX_C0</td><td>SERDES.Q0P_HALTGTCOMPBVLD3</td></tr>
<tr><td>TCELL34:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPBVLD2</td></tr>
<tr><td>TCELL34:IMUX_C2</td><td>SERDES.Q0P_HALTGTCOMPBVLD1</td></tr>
<tr><td>TCELL34:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPBVLD0</td></tr>
<tr><td>TCELL34:IMUX_C4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID15</td></tr>
<tr><td>TCELL34:IMUX_C5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID14</td></tr>
<tr><td>TCELL34:IMUX_D0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID13</td></tr>
<tr><td>TCELL34:IMUX_D1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID12</td></tr>
<tr><td>TCELL34:IMUX_D2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID11</td></tr>
<tr><td>TCELL34:IMUX_D3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID10</td></tr>
<tr><td>TCELL34:IMUX_D4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID9</td></tr>
<tr><td>TCELL34:IMUX_D5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID8</td></tr>
<tr><td>TCELL34:IMUX_CE0</td><td>SERDES.Q0P_SCANI13</td></tr>
<tr><td>TCELL34:IMUX_CE1</td><td>SERDES.Q0P_SCANI3</td></tr>
<tr><td>TCELL34:IMUX_CE2</td><td>SERDES.Q0P_SCANI15</td></tr>
<tr><td>TCELL34:IMUX_CE3</td><td>SERDES.Q0P_SCANI23</td></tr>
<tr><td>TCELL34:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES75</td></tr>
<tr><td>TCELL34:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES105</td></tr>
<tr><td>TCELL34:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES70</td></tr>
<tr><td>TCELL34:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES74</td></tr>
<tr><td>TCELL34:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES106</td></tr>
<tr><td>TCELL34:OUT_F5</td><td>SERDES.Q0P_SCANO8</td></tr>
<tr><td>TCELL34:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES73</td></tr>
<tr><td>TCELL34:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES71</td></tr>
<tr><td>TCELL34:OUT_Q0</td><td>SERDES.Q0P_HALTGTREQDES39</td></tr>
<tr><td>TCELL34:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES68</td></tr>
<tr><td>TCELL34:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES91</td></tr>
<tr><td>TCELL34:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES93</td></tr>
<tr><td>TCELL34:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES66</td></tr>
<tr><td>TCELL34:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES90</td></tr>
<tr><td>TCELL34:OUT_Q6</td><td>SERDES.Q0P_SCANO5</td></tr>
<tr><td>TCELL34:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES64</td></tr>
<tr><td>TCELL35:IMUX_A0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID7</td></tr>
<tr><td>TCELL35:IMUX_A1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID6</td></tr>
<tr><td>TCELL35:IMUX_A2</td><td>SERDES.Q0P_HALTGTCLNTCOMPID5</td></tr>
<tr><td>TCELL35:IMUX_A3</td><td>SERDES.Q0P_HALTGTCLNTCOMPID4</td></tr>
<tr><td>TCELL35:IMUX_A4</td><td>SERDES.Q0P_HALTGTCLNTCOMPID3</td></tr>
<tr><td>TCELL35:IMUX_A5</td><td>SERDES.Q0P_HALTGTCLNTCOMPID2</td></tr>
<tr><td>TCELL35:IMUX_B0</td><td>SERDES.Q0P_HALTGTCLNTCOMPID1</td></tr>
<tr><td>TCELL35:IMUX_B1</td><td>SERDES.Q0P_HALTGTCLNTCOMPID0</td></tr>
<tr><td>TCELL35:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES106</td></tr>
<tr><td>TCELL35:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES105</td></tr>
<tr><td>TCELL35:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES104</td></tr>
<tr><td>TCELL35:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES98</td></tr>
<tr><td>TCELL35:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES97</td></tr>
<tr><td>TCELL35:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES96</td></tr>
<tr><td>TCELL35:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES94</td></tr>
<tr><td>TCELL35:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES93</td></tr>
<tr><td>TCELL35:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES92</td></tr>
<tr><td>TCELL35:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES91</td></tr>
<tr><td>TCELL35:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES90</td></tr>
<tr><td>TCELL35:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES89</td></tr>
<tr><td>TCELL35:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES88</td></tr>
<tr><td>TCELL35:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES87</td></tr>
<tr><td>TCELL35:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES85</td></tr>
<tr><td>TCELL35:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES121</td></tr>
<tr><td>TCELL35:IMUX_CE0</td><td>SERDES.Q0P_SCANI22</td></tr>
<tr><td>TCELL35:IMUX_CE1</td><td>SERDES.Q0P_SCANI4</td></tr>
<tr><td>TCELL35:IMUX_CE2</td><td>SERDES.Q0P_SCANI5</td></tr>
<tr><td>TCELL35:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES94</td></tr>
<tr><td>TCELL35:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES92</td></tr>
<tr><td>TCELL35:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES69</td></tr>
<tr><td>TCELL35:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES65</td></tr>
<tr><td>TCELL35:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES95</td></tr>
<tr><td>TCELL35:OUT_F5</td><td>SERDES.Q0P_MSIVECCNT1</td></tr>
<tr><td>TCELL35:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES89</td></tr>
<tr><td>TCELL35:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES88</td></tr>
<tr><td>TCELL35:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES77</td></tr>
<tr><td>TCELL35:OUT_Q1</td><td>SERDES.Q0P_MSIVECCNT2</td></tr>
<tr><td>TCELL35:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES78</td></tr>
<tr><td>TCELL35:OUT_Q3</td><td>SERDES.Q0P_MSIVECCNT0</td></tr>
<tr><td>TCELL35:OUT_Q4</td><td>SERDES.Q0P_SCANO7</td></tr>
<tr><td>TCELL35:OUT_Q5</td><td>SERDES.Q0P_INTACK</td></tr>
<tr><td>TCELL35:OUT_Q6</td><td>SERDES.Q0P_MSIEN</td></tr>
<tr><td>TCELL35:OUT_Q7</td><td>SERDES.Q0P_SCANO9</td></tr>
<tr><td>TCELL36:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES84</td></tr>
<tr><td>TCELL36:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES80</td></tr>
<tr><td>TCELL36:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES79</td></tr>
<tr><td>TCELL36:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES78</td></tr>
<tr><td>TCELL36:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES77</td></tr>
<tr><td>TCELL36:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES76</td></tr>
<tr><td>TCELL36:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES75</td></tr>
<tr><td>TCELL36:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES74</td></tr>
<tr><td>TCELL36:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES99</td></tr>
<tr><td>TCELL36:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES86</td></tr>
<tr><td>TCELL36:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES73</td></tr>
<tr><td>TCELL36:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES72</td></tr>
<tr><td>TCELL36:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES71</td></tr>
<tr><td>TCELL36:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES70</td></tr>
<tr><td>TCELL36:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES69</td></tr>
<tr><td>TCELL36:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES68</td></tr>
<tr><td>TCELL36:OUT_F2</td><td>SERDES.Q0P_HALMSTRBVLD4</td></tr>
<tr><td>TCELL36:OUT_F3</td><td>SERDES.Q0P_HALMSTRBVLD3</td></tr>
<tr><td>TCELL36:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES85</td></tr>
<tr><td>TCELL36:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES120</td></tr>
<tr><td>TCELL36:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES84</td></tr>
<tr><td>TCELL36:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES87</td></tr>
<tr><td>TCELL36:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES86</td></tr>
<tr><td>TCELL36:OUT_Q3</td><td>SERDES.Q0P_HALMSTRBVLD1</td></tr>
<tr><td>TCELL36:OUT_Q4</td><td>SERDES.Q0P_HALMSTRBVLD7</td></tr>
<tr><td>TCELL36:OUT_Q5</td><td>SERDES.Q0P_HALMSTRBVLD6</td></tr>
<tr><td>TCELL36:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPVLD</td></tr>
<tr><td>TCELL36:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPSOP</td></tr>
<tr><td>TCELL37:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES82</td></tr>
<tr><td>TCELL37:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES67</td></tr>
<tr><td>TCELL37:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES66</td></tr>
<tr><td>TCELL37:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES65</td></tr>
<tr><td>TCELL37:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES64</td></tr>
<tr><td>TCELL37:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES63</td></tr>
<tr><td>TCELL37:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES62</td></tr>
<tr><td>TCELL37:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES83</td></tr>
<tr><td>TCELL37:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES61</td></tr>
<tr><td>TCELL37:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES60</td></tr>
<tr><td>TCELL37:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES95</td></tr>
<tr><td>TCELL37:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES59</td></tr>
<tr><td>TCELL37:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES58</td></tr>
<tr><td>TCELL37:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES57</td></tr>
<tr><td>TCELL37:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES56</td></tr>
<tr><td>TCELL37:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES55</td></tr>
<tr><td>TCELL37:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES54</td></tr>
<tr><td>TCELL37:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES53</td></tr>
<tr><td>TCELL37:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES52</td></tr>
<tr><td>TCELL37:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES100</td></tr>
<tr><td>TCELL37:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES51</td></tr>
<tr><td>TCELL37:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES50</td></tr>
<tr><td>TCELL37:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES49</td></tr>
<tr><td>TCELL37:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES48</td></tr>
<tr><td>TCELL37:OUT_F0</td><td>SERDES.Q0P_HALMSTRBVLD0</td></tr>
<tr><td>TCELL37:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES0</td></tr>
<tr><td>TCELL37:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES83</td></tr>
<tr><td>TCELL37:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPEOP</td></tr>
<tr><td>TCELL37:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES1</td></tr>
<tr><td>TCELL37:OUT_F5</td><td>SERDES.Q0P_HALMSTRBVLD5</td></tr>
<tr><td>TCELL37:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES80</td></tr>
<tr><td>TCELL37:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES100</td></tr>
<tr><td>TCELL37:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES2</td></tr>
<tr><td>TCELL37:OUT_Q1</td><td>SERDES.Q0P_SCANO6</td></tr>
<tr><td>TCELL37:OUT_Q2</td><td>SERDES.Q0P_HALMSTRBVLD2</td></tr>
<tr><td>TCELL37:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES81</td></tr>
<tr><td>TCELL37:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES99</td></tr>
<tr><td>TCELL37:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES30</td></tr>
<tr><td>TCELL37:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES96</td></tr>
<tr><td>TCELL37:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES38</td></tr>
<tr><td>TCELL38:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES81</td></tr>
<tr><td>TCELL38:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES101</td></tr>
<tr><td>TCELL38:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES47</td></tr>
<tr><td>TCELL38:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES46</td></tr>
<tr><td>TCELL38:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES45</td></tr>
<tr><td>TCELL38:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES44</td></tr>
<tr><td>TCELL38:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES43</td></tr>
<tr><td>TCELL38:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES42</td></tr>
<tr><td>TCELL38:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES41</td></tr>
<tr><td>TCELL38:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES40</td></tr>
<tr><td>TCELL38:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES39</td></tr>
<tr><td>TCELL38:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES38</td></tr>
<tr><td>TCELL38:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES37</td></tr>
<tr><td>TCELL38:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES102</td></tr>
<tr><td>TCELL38:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES103</td></tr>
<tr><td>TCELL38:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES36</td></tr>
<tr><td>TCELL38:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES35</td></tr>
<tr><td>TCELL38:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES34</td></tr>
<tr><td>TCELL38:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES33</td></tr>
<tr><td>TCELL38:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES32</td></tr>
<tr><td>TCELL38:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES31</td></tr>
<tr><td>TCELL38:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES30</td></tr>
<tr><td>TCELL38:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES29</td></tr>
<tr><td>TCELL38:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES28</td></tr>
<tr><td>TCELL38:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES97</td></tr>
<tr><td>TCELL38:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES98</td></tr>
<tr><td>TCELL38:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES82</td></tr>
<tr><td>TCELL38:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES32</td></tr>
<tr><td>TCELL38:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES55</td></tr>
<tr><td>TCELL38:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES37</td></tr>
<tr><td>TCELL38:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES123</td></tr>
<tr><td>TCELL38:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES33</td></tr>
<tr><td>TCELL38:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES11</td></tr>
<tr><td>TCELL38:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES3</td></tr>
<tr><td>TCELL38:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES5</td></tr>
<tr><td>TCELL38:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES34</td></tr>
<tr><td>TCELL38:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES48</td></tr>
<tr><td>TCELL38:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES122</td></tr>
<tr><td>TCELL38:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES4</td></tr>
<tr><td>TCELL38:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES14</td></tr>
<tr><td>TCELL39:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES27</td></tr>
<tr><td>TCELL39:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES26</td></tr>
<tr><td>TCELL39:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES25</td></tr>
<tr><td>TCELL39:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES24</td></tr>
<tr><td>TCELL39:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES23</td></tr>
<tr><td>TCELL39:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES22</td></tr>
<tr><td>TCELL39:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES21</td></tr>
<tr><td>TCELL39:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES20</td></tr>
<tr><td>TCELL39:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES19</td></tr>
<tr><td>TCELL39:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES18</td></tr>
<tr><td>TCELL39:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES17</td></tr>
<tr><td>TCELL39:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES16</td></tr>
<tr><td>TCELL39:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES15</td></tr>
<tr><td>TCELL39:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES14</td></tr>
<tr><td>TCELL39:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES13</td></tr>
<tr><td>TCELL39:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES12</td></tr>
<tr><td>TCELL39:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES6</td></tr>
<tr><td>TCELL39:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES121</td></tr>
<tr><td>TCELL39:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES63</td></tr>
<tr><td>TCELL39:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES60</td></tr>
<tr><td>TCELL39:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES50</td></tr>
<tr><td>TCELL39:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES51</td></tr>
<tr><td>TCELL39:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES59</td></tr>
<tr><td>TCELL39:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES36</td></tr>
<tr><td>TCELL39:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES47</td></tr>
<tr><td>TCELL39:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES35</td></tr>
<tr><td>TCELL39:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES15</td></tr>
<tr><td>TCELL39:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES13</td></tr>
<tr><td>TCELL40:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES11</td></tr>
<tr><td>TCELL40:IMUX_A1</td><td>SERDES.Q0P_HALTGTCAREQDES10</td></tr>
<tr><td>TCELL40:IMUX_A2</td><td>SERDES.Q0P_HALTGTCAREQDES9</td></tr>
<tr><td>TCELL40:IMUX_A3</td><td>SERDES.Q0P_HALTGTCAREQDES8</td></tr>
<tr><td>TCELL40:IMUX_A4</td><td>SERDES.Q0P_HALTGTCAREQDES7</td></tr>
<tr><td>TCELL40:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES6</td></tr>
<tr><td>TCELL40:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES5</td></tr>
<tr><td>TCELL40:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES4</td></tr>
<tr><td>TCELL40:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES3</td></tr>
<tr><td>TCELL40:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES2</td></tr>
<tr><td>TCELL40:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES1</td></tr>
<tr><td>TCELL40:IMUX_B5</td><td>SERDES.Q0P_HALTGTACK</td></tr>
<tr><td>TCELL40:IMUX_C0</td><td>SERDES.Q0P_HALTGTWRDY</td></tr>
<tr><td>TCELL40:IMUX_C1</td><td>SERDES.Q0P_HALTGTCAREQDES0</td></tr>
<tr><td>TCELL40:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES124</td></tr>
<tr><td>TCELL40:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES123</td></tr>
<tr><td>TCELL40:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES125</td></tr>
<tr><td>TCELL40:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES122</td></tr>
<tr><td>TCELL40:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES121</td></tr>
<tr><td>TCELL40:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES120</td></tr>
<tr><td>TCELL40:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES120</td></tr>
<tr><td>TCELL40:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES119</td></tr>
<tr><td>TCELL40:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES118</td></tr>
<tr><td>TCELL40:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES117</td></tr>
<tr><td>TCELL40:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES31</td></tr>
<tr><td>TCELL40:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES17</td></tr>
<tr><td>TCELL40:OUT_F2</td><td>SERDES.Q0P_MAXREADREQSIZE1</td></tr>
<tr><td>TCELL40:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES53</td></tr>
<tr><td>TCELL40:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES49</td></tr>
<tr><td>TCELL40:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES61</td></tr>
<tr><td>TCELL40:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES46</td></tr>
<tr><td>TCELL40:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES45</td></tr>
<tr><td>TCELL40:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES58</td></tr>
<tr><td>TCELL40:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES40</td></tr>
<tr><td>TCELL40:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES20</td></tr>
<tr><td>TCELL40:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES44</td></tr>
<tr><td>TCELL40:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES8</td></tr>
<tr><td>TCELL40:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES23</td></tr>
<tr><td>TCELL40:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES54</td></tr>
<tr><td>TCELL40:OUT_Q7</td><td>SERDES.Q0P_HALMSTCOMPDES56</td></tr>
<tr><td>TCELL41:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES116</td></tr>
<tr><td>TCELL41:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES113</td></tr>
<tr><td>TCELL41:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES112</td></tr>
<tr><td>TCELL41:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES111</td></tr>
<tr><td>TCELL41:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES109</td></tr>
<tr><td>TCELL41:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES108</td></tr>
<tr><td>TCELL41:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES114</td></tr>
<tr><td>TCELL41:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES106</td></tr>
<tr><td>TCELL41:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES105</td></tr>
<tr><td>TCELL41:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES104</td></tr>
<tr><td>TCELL41:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES103</td></tr>
<tr><td>TCELL41:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES102</td></tr>
<tr><td>TCELL41:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES126</td></tr>
<tr><td>TCELL41:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES107</td></tr>
<tr><td>TCELL41:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES115</td></tr>
<tr><td>TCELL41:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES110</td></tr>
<tr><td>TCELL41:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES101</td></tr>
<tr><td>TCELL41:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES100</td></tr>
<tr><td>TCELL41:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES99</td></tr>
<tr><td>TCELL41:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES98</td></tr>
<tr><td>TCELL41:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES97</td></tr>
<tr><td>TCELL41:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES96</td></tr>
<tr><td>TCELL41:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES95</td></tr>
<tr><td>TCELL41:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES94</td></tr>
<tr><td>TCELL41:OUT_F0</td><td>SERDES.Q0P_HALMSTCOMPDES52</td></tr>
<tr><td>TCELL41:OUT_F1</td><td>SERDES.Q0P_HALMSTCOMPDES9</td></tr>
<tr><td>TCELL41:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES10</td></tr>
<tr><td>TCELL41:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES43</td></tr>
<tr><td>TCELL41:OUT_F4</td><td>SERDES.Q0P_HALMSTCOMPDES7</td></tr>
<tr><td>TCELL41:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES29</td></tr>
<tr><td>TCELL41:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES12</td></tr>
<tr><td>TCELL41:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES41</td></tr>
<tr><td>TCELL41:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES16</td></tr>
<tr><td>TCELL41:OUT_Q1</td><td>SERDES.Q0P_HALMSTCOMPDES62</td></tr>
<tr><td>TCELL41:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES57</td></tr>
<tr><td>TCELL41:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES42</td></tr>
<tr><td>TCELL41:OUT_Q4</td><td>SERDES.Q0P_HALMSTCOMPDES22</td></tr>
<tr><td>TCELL41:OUT_Q5</td><td>SERDES.Q0P_HALMSTCOMPDES19</td></tr>
<tr><td>TCELL41:OUT_Q6</td><td>SERDES.Q0P_HALMSTCOMPDES39</td></tr>
<tr><td>TCELL41:OUT_Q7</td><td>SERDES.Q0P_RCBSTS</td></tr>
<tr><td>TCELL42:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES93</td></tr>
<tr><td>TCELL42:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES92</td></tr>
<tr><td>TCELL42:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES91</td></tr>
<tr><td>TCELL42:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES90</td></tr>
<tr><td>TCELL42:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES89</td></tr>
<tr><td>TCELL42:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES88</td></tr>
<tr><td>TCELL42:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES87</td></tr>
<tr><td>TCELL42:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES85</td></tr>
<tr><td>TCELL42:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES84</td></tr>
<tr><td>TCELL42:IMUX_C3</td><td>SERDES.Q0P_HALTGTCOMPERR</td></tr>
<tr><td>TCELL42:IMUX_C4</td><td>SERDES.Q0P_HALTGTCOMPVLD</td></tr>
<tr><td>TCELL42:IMUX_C5</td><td>SERDES.Q0P_HALTGTCOMPSOP</td></tr>
<tr><td>TCELL42:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES83</td></tr>
<tr><td>TCELL42:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES82</td></tr>
<tr><td>TCELL42:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES81</td></tr>
<tr><td>TCELL42:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES79</td></tr>
<tr><td>TCELL42:OUT_F2</td><td>SERDES.Q0P_HALMSTCOMPDES28</td></tr>
<tr><td>TCELL42:OUT_F3</td><td>SERDES.Q0P_HALMSTCOMPDES26</td></tr>
<tr><td>TCELL42:OUT_F4</td><td>SERDES.Q0P_MSIXMASK</td></tr>
<tr><td>TCELL42:OUT_F5</td><td>SERDES.Q0P_HALMSTCOMPDES27</td></tr>
<tr><td>TCELL42:OUT_F6</td><td>SERDES.Q0P_HALMSTCOMPDES25</td></tr>
<tr><td>TCELL42:OUT_F7</td><td>SERDES.Q0P_HALMSTCOMPDES24</td></tr>
<tr><td>TCELL42:OUT_Q2</td><td>SERDES.Q0P_HALMSTCOMPDES18</td></tr>
<tr><td>TCELL42:OUT_Q3</td><td>SERDES.Q0P_HALMSTCOMPDES21</td></tr>
<tr><td>TCELL42:OUT_Q4</td><td>SERDES.Q0P_FTLERROUT</td></tr>
<tr><td>TCELL42:OUT_Q5</td><td>SERDES.Q0P_MAXREADREQSIZE2</td></tr>
<tr><td>TCELL42:OUT_Q6</td><td>SERDES.Q0P_TPHSTMODE2</td></tr>
<tr><td>TCELL42:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS2</td></tr>
<tr><td>TCELL43:IMUX_A0</td><td>SERDES.Q0P_HALTGTCOMPEOP</td></tr>
<tr><td>TCELL43:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES75</td></tr>
<tr><td>TCELL43:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES74</td></tr>
<tr><td>TCELL43:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES72</td></tr>
<tr><td>TCELL43:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES127</td></tr>
<tr><td>TCELL43:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQ</td></tr>
<tr><td>TCELL43:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES71</td></tr>
<tr><td>TCELL43:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES77</td></tr>
<tr><td>TCELL43:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES80</td></tr>
<tr><td>TCELL43:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES70</td></tr>
<tr><td>TCELL43:IMUX_B4</td><td>SERDES.Q0P_HALTGTNPREJ</td></tr>
<tr><td>TCELL43:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES76</td></tr>
<tr><td>TCELL43:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES64</td></tr>
<tr><td>TCELL43:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES65</td></tr>
<tr><td>TCELL43:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES78</td></tr>
<tr><td>TCELL43:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES63</td></tr>
<tr><td>TCELL43:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES62</td></tr>
<tr><td>TCELL43:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES66</td></tr>
<tr><td>TCELL43:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES57</td></tr>
<tr><td>TCELL43:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES58</td></tr>
<tr><td>TCELL43:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES60</td></tr>
<tr><td>TCELL43:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES61</td></tr>
<tr><td>TCELL43:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES69</td></tr>
<tr><td>TCELL43:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES68</td></tr>
<tr><td>TCELL43:OUT_F1</td><td>SERDES.Q0P_FUNCPWRSTATE1</td></tr>
<tr><td>TCELL43:OUT_F2</td><td>SERDES.Q0P_TPHSTMODE0</td></tr>
<tr><td>TCELL43:OUT_F3</td><td>SERDES.Q0P_FUNCPWRSTATE0</td></tr>
<tr><td>TCELL43:OUT_F5</td><td>SERDES.Q0P_CORERROUT</td></tr>
<tr><td>TCELL43:OUT_F6</td><td>SERDES.Q0P_FUNCSTS1</td></tr>
<tr><td>TCELL43:OUT_F7</td><td>SERDES.Q0P_NFTLERROUT</td></tr>
<tr><td>TCELL43:OUT_Q0</td><td>SERDES.Q0P_FUNCPWRSTATE2</td></tr>
<tr><td>TCELL43:OUT_Q1</td><td>SERDES.Q0P_HALMSTREJ</td></tr>
<tr><td>TCELL43:OUT_Q2</td><td>SERDES.Q0P_SCANO10</td></tr>
<tr><td>TCELL43:OUT_Q3</td><td>SERDES.Q0P_FUNCSTS0</td></tr>
<tr><td>TCELL43:OUT_Q4</td><td>SERDES.Q0P_HALMSTACK</td></tr>
<tr><td>TCELL43:OUT_Q5</td><td>SERDES.Q0P_MSIXEN</td></tr>
<tr><td>TCELL43:OUT_Q6</td><td>SERDES.Q0P_MAXREADREQSIZE0</td></tr>
<tr><td>TCELL43:OUT_Q7</td><td>SERDES.Q0P_FUNCSTS3</td></tr>
<tr><td>TCELL44:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES59</td></tr>
<tr><td>TCELL44:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES56</td></tr>
<tr><td>TCELL44:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES73</td></tr>
<tr><td>TCELL44:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES54</td></tr>
<tr><td>TCELL44:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES55</td></tr>
<tr><td>TCELL44:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQDES67</td></tr>
<tr><td>TCELL44:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES53</td></tr>
<tr><td>TCELL44:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES50</td></tr>
<tr><td>TCELL44:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES46</td></tr>
<tr><td>TCELL44:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES47</td></tr>
<tr><td>TCELL44:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES51</td></tr>
<tr><td>TCELL44:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQDES52</td></tr>
<tr><td>TCELL44:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES49</td></tr>
<tr><td>TCELL44:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES48</td></tr>
<tr><td>TCELL44:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES45</td></tr>
<tr><td>TCELL44:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES43</td></tr>
<tr><td>TCELL44:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES42</td></tr>
<tr><td>TCELL44:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES44</td></tr>
<tr><td>TCELL44:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES40</td></tr>
<tr><td>TCELL44:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES7</td></tr>
<tr><td>TCELL44:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES39</td></tr>
<tr><td>TCELL44:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES23</td></tr>
<tr><td>TCELL44:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES37</td></tr>
<tr><td>TCELL44:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES41</td></tr>
<tr><td>TCELL44:OUT_F0</td><td>SERDES.Q0P_TPHSTMODE1</td></tr>
<tr><td>TCELL44:OUT_F1</td><td>SERDES.Q0P_HALMSTTAG2</td></tr>
<tr><td>TCELL44:OUT_F2</td><td>SERDES.Q0P_LCLINT</td></tr>
<tr><td>TCELL44:OUT_F3</td><td>SERDES.Q0P_HALMSTTAG1</td></tr>
<tr><td>TCELL44:OUT_F4</td><td>SERDES.Q0P_HALMSTTAG3</td></tr>
<tr><td>TCELL44:OUT_F5</td><td>SERDES.Q0P_HALMSTTAG4</td></tr>
<tr><td>TCELL44:OUT_F6</td><td>SERDES.Q0P_HALMSTTAG0</td></tr>
<tr><td>TCELL44:OUT_F7</td><td>SERDES.Q0P_MSIMSGABRT</td></tr>
<tr><td>TCELL44:OUT_Q0</td><td>SERDES.Q0P_TPHREQENABLE</td></tr>
<tr><td>TCELL44:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT5</td></tr>
<tr><td>TCELL44:OUT_Q2</td><td>SERDES.Q0P_MSIMSGSENT</td></tr>
<tr><td>TCELL44:OUT_Q3</td><td>SERDES.Q0P_DBGDATOUT7</td></tr>
<tr><td>TCELL44:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT8</td></tr>
<tr><td>TCELL44:OUT_Q5</td><td>SERDES.Q0P_SCANO12</td></tr>
<tr><td>TCELL44:OUT_Q6</td><td>SERDES.Q0P_DBGDATOUT12</td></tr>
<tr><td>TCELL44:OUT_Q7</td><td>SERDES.Q0P_DBGDATOUT6</td></tr>
<tr><td>TCELL45:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES38</td></tr>
<tr><td>TCELL45:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES20</td></tr>
<tr><td>TCELL45:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQDES36</td></tr>
<tr><td>TCELL45:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES9</td></tr>
<tr><td>TCELL45:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES19</td></tr>
<tr><td>TCELL45:IMUX_A5</td><td>SERDES.Q0P_HALMSTWBVLD1</td></tr>
<tr><td>TCELL45:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES8</td></tr>
<tr><td>TCELL45:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES17</td></tr>
<tr><td>TCELL45:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES21</td></tr>
<tr><td>TCELL45:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES22</td></tr>
<tr><td>TCELL45:IMUX_B4</td><td>SERDES.Q0P_HALMSTREQDES12</td></tr>
<tr><td>TCELL45:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD2</td></tr>
<tr><td>TCELL45:IMUX_C0</td><td>SERDES.Q0P_HALMSTREQDES34</td></tr>
<tr><td>TCELL45:IMUX_C1</td><td>SERDES.Q0P_HALMSTREQDES1</td></tr>
<tr><td>TCELL45:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQDES10</td></tr>
<tr><td>TCELL45:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES11</td></tr>
<tr><td>TCELL45:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES16</td></tr>
<tr><td>TCELL45:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES35</td></tr>
<tr><td>TCELL45:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES6</td></tr>
<tr><td>TCELL45:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES5</td></tr>
<tr><td>TCELL45:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES18</td></tr>
<tr><td>TCELL45:IMUX_D3</td><td>SERDES.Q0P_HALMSTREQDES4</td></tr>
<tr><td>TCELL45:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES3</td></tr>
<tr><td>TCELL45:IMUX_D5</td><td>SERDES.Q0P_HALMSTREQDES2</td></tr>
<tr><td>TCELL45:OUT_F0</td><td>SERDES.Q0P_SCANO4</td></tr>
<tr><td>TCELL45:OUT_F1</td><td>SERDES.Q0P_DBGDATOUT14</td></tr>
<tr><td>TCELL45:OUT_F2</td><td>SERDES.Q0P_DBGDATOUT4</td></tr>
<tr><td>TCELL45:OUT_F3</td><td>SERDES.Q0P_DBGDATOUT9</td></tr>
<tr><td>TCELL45:OUT_F4</td><td>SERDES.Q0P_DBGDATOUT0</td></tr>
<tr><td>TCELL45:OUT_F5</td><td>SERDES.Q0P_DBGDATOUT2</td></tr>
<tr><td>TCELL45:OUT_F6</td><td>SERDES.Q0P_DBGDATOUT13</td></tr>
<tr><td>TCELL45:OUT_F7</td><td>SERDES.Q0P_DBGDATOUT1</td></tr>
<tr><td>TCELL45:OUT_Q0</td><td>SERDES.Q0P_HALMSTCOMPDES124</td></tr>
<tr><td>TCELL45:OUT_Q1</td><td>SERDES.Q0P_DBGDATOUT3</td></tr>
<tr><td>TCELL45:OUT_Q2</td><td>SERDES.Q0P_DBGDATOUT11</td></tr>
<tr><td>TCELL45:OUT_Q3</td><td>SERDES.Q0P_LTSSMSTATE5</td></tr>
<tr><td>TCELL45:OUT_Q4</td><td>SERDES.Q0P_DBGDATOUT10</td></tr>
<tr><td>TCELL45:OUT_Q5</td><td>SERDES.Q0P_DBGDATOUT15</td></tr>
<tr><td>TCELL45:OUT_Q6</td><td>SERDES.Q0P_LNKSTS0</td></tr>
<tr><td>TCELL45:OUT_Q7</td><td>SERDES.Q0P_LTSSMSTATE0</td></tr>
<tr><td>TCELL46:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQDES15</td></tr>
<tr><td>TCELL46:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQDES33</td></tr>
<tr><td>TCELL46:IMUX_A2</td><td>SERDES.Q0P_HALMSTWEOP</td></tr>
<tr><td>TCELL46:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQDES32</td></tr>
<tr><td>TCELL46:IMUX_A4</td><td>SERDES.Q0P_HALMSTWBVLD0</td></tr>
<tr><td>TCELL46:IMUX_A5</td><td>SERDES.Q0P_HALMSTWDATVLD</td></tr>
<tr><td>TCELL46:IMUX_B0</td><td>SERDES.Q0P_HALMSTREQDES0</td></tr>
<tr><td>TCELL46:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQDES31</td></tr>
<tr><td>TCELL46:IMUX_B2</td><td>SERDES.Q0P_HALMSTREQDES14</td></tr>
<tr><td>TCELL46:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQDES13</td></tr>
<tr><td>TCELL46:IMUX_B4</td><td>SERDES.Q0P_HALMSTWERR</td></tr>
<tr><td>TCELL46:IMUX_B5</td><td>SERDES.Q0P_HALMSTWBVLD6</td></tr>
<tr><td>TCELL46:IMUX_C0</td><td>SERDES.Q0P_HALMSTWBVLD7</td></tr>
<tr><td>TCELL46:IMUX_C1</td><td>SERDES.Q0P_HALMSTWBVLD3</td></tr>
<tr><td>TCELL46:IMUX_C2</td><td>SERDES.Q0P_HALMSTWBVLD4</td></tr>
<tr><td>TCELL46:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQDES25</td></tr>
<tr><td>TCELL46:IMUX_C4</td><td>SERDES.Q0P_HALMSTREQDES28</td></tr>
<tr><td>TCELL46:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQDES30</td></tr>
<tr><td>TCELL46:IMUX_D0</td><td>SERDES.Q0P_HALMSTREQDES29</td></tr>
<tr><td>TCELL46:IMUX_D1</td><td>SERDES.Q0P_HALMSTREQDES27</td></tr>
<tr><td>TCELL46:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQDES24</td></tr>
<tr><td>TCELL46:IMUX_D3</td><td>SERDES.Q0P_HALMSTWBVLD5</td></tr>
<tr><td>TCELL46:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQDES26</td></tr>
<tr><td>TCELL46:IMUX_D5</td><td>SERDES.Q0P_INTAI</td></tr>
<tr><td>TCELL46:OUT_F0</td><td>SERDES.Q0P_LTSSMSTATE4</td></tr>
<tr><td>TCELL46:OUT_F1</td><td>SERDES.Q0P_LTSSMSTATE1</td></tr>
<tr><td>TCELL46:OUT_F2</td><td>SERDES.Q0P_SCANO3</td></tr>
<tr><td>TCELL46:OUT_F3</td><td>SERDES.Q0P_LTSSMSTATE2</td></tr>
<tr><td>TCELL46:OUT_F4</td><td>SERDES.Q0P_HALMSTRERR</td></tr>
<tr><td>TCELL46:OUT_F5</td><td>SERDES.Q0P_SCANO13</td></tr>
<tr><td>TCELL46:OUT_F6</td><td>SERDES.Q0P_LTSSMSTATE3</td></tr>
<tr><td>TCELL46:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE3</td></tr>
<tr><td>TCELL46:OUT_Q0</td><td>SERDES.Q0P_SCANO17</td></tr>
<tr><td>TCELL46:OUT_Q1</td><td>SERDES.Q0P_HALTGTREQDES118</td></tr>
<tr><td>TCELL46:OUT_Q2</td><td>SERDES.Q0P_HALTGTREQDES119</td></tr>
<tr><td>TCELL46:OUT_Q3</td><td>SERDES.Q0P_HALTGTREQDES117</td></tr>
<tr><td>TCELL46:OUT_Q4</td><td>SERDES.Q0P_HALTGTREQDES116</td></tr>
<tr><td>TCELL46:OUT_Q5</td><td>SERDES.Q0P_HALTGTREQDES114</td></tr>
<tr><td>TCELL46:OUT_Q6</td><td>SERDES.Q0P_HALTGTREQDES113</td></tr>
<tr><td>TCELL46:OUT_Q7</td><td>SERDES.Q0P_HALTGTREQDES115</td></tr>
<tr><td>TCELL47:IMUX_A0</td><td>SERDES.Q0P_HALMSTREQATTR0</td></tr>
<tr><td>TCELL47:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQATTR1</td></tr>
<tr><td>TCELL47:IMUX_A2</td><td>SERDES.Q0P_HALMSTCOMPRDY</td></tr>
<tr><td>TCELL47:IMUX_A3</td><td>SERDES.Q0P_MSIATTRIN2</td></tr>
<tr><td>TCELL47:IMUX_A4</td><td>SERDES.Q0P_HALMSTREQDES86</td></tr>
<tr><td>TCELL47:IMUX_A5</td><td>SERDES.Q0P_HALTGTCAREQDES108</td></tr>
<tr><td>TCELL47:IMUX_B0</td><td>SERDES.Q0P_HALTGTCAREQDES110</td></tr>
<tr><td>TCELL47:IMUX_B1</td><td>SERDES.Q0P_HALTGTCAREQDES112</td></tr>
<tr><td>TCELL47:IMUX_B2</td><td>SERDES.Q0P_HALTGTCAREQDES113</td></tr>
<tr><td>TCELL47:IMUX_B3</td><td>SERDES.Q0P_HALTGTCAREQDES116</td></tr>
<tr><td>TCELL47:IMUX_B4</td><td>SERDES.Q0P_HALTGTCAREQDES118</td></tr>
<tr><td>TCELL47:IMUX_B5</td><td>SERDES.Q0P_HALTGTCAREQDES124</td></tr>
<tr><td>TCELL47:IMUX_C0</td><td>SERDES.Q0P_HALTGTCAREQDES126</td></tr>
<tr><td>TCELL47:IMUX_C1</td><td>SERDES.Q0P_HALTGTCOMPDES119</td></tr>
<tr><td>TCELL47:IMUX_C2</td><td>SERDES.Q0P_HALTGTCAREQDES127</td></tr>
<tr><td>TCELL47:IMUX_C3</td><td>SERDES.Q0P_HALTGTCAREQDES125</td></tr>
<tr><td>TCELL47:IMUX_C4</td><td>SERDES.Q0P_HALTGTCAREQDES123</td></tr>
<tr><td>TCELL47:IMUX_C5</td><td>SERDES.Q0P_HALTGTCAREQDES122</td></tr>
<tr><td>TCELL47:IMUX_D0</td><td>SERDES.Q0P_HALTGTCAREQDES119</td></tr>
<tr><td>TCELL47:IMUX_D1</td><td>SERDES.Q0P_HALTGTCAREQDES117</td></tr>
<tr><td>TCELL47:IMUX_D2</td><td>SERDES.Q0P_HALTGTCAREQDES115</td></tr>
<tr><td>TCELL47:IMUX_D3</td><td>SERDES.Q0P_HALTGTCAREQDES114</td></tr>
<tr><td>TCELL47:IMUX_D4</td><td>SERDES.Q0P_HALTGTCAREQDES111</td></tr>
<tr><td>TCELL47:IMUX_D5</td><td>SERDES.Q0P_HALTGTCAREQDES109</td></tr>
<tr><td>TCELL47:OUT_F0</td><td>SERDES.Q0P_HALTGTREQDES108</td></tr>
<tr><td>TCELL47:OUT_F1</td><td>SERDES.Q0P_HALTGTREQDES112</td></tr>
<tr><td>TCELL47:OUT_F2</td><td>SERDES.Q0P_HALTGTREQDES107</td></tr>
<tr><td>TCELL47:OUT_F3</td><td>SERDES.Q0P_NEGLNKWIDTH0</td></tr>
<tr><td>TCELL47:OUT_F4</td><td>SERDES.Q0P_LNKSTS1</td></tr>
<tr><td>TCELL47:OUT_F5</td><td>SERDES.Q0P_NEGLNKWIDTH1</td></tr>
<tr><td>TCELL47:OUT_F6</td><td>SERDES.Q0P_MAXPYLDSIZE0</td></tr>
<tr><td>TCELL47:OUT_F7</td><td>SERDES.Q0P_LNKPWRSTATE2</td></tr>
<tr><td>TCELL47:OUT_Q0</td><td>SERDES.Q0P_MAXPYLDSIZE2</td></tr>
<tr><td>TCELL47:OUT_Q1</td><td>SERDES.Q0P_LNKDWNRSTOUT</td></tr>
<tr><td>TCELL47:OUT_Q2</td><td>SERDES.Q0P_NEGSPEED</td></tr>
<tr><td>TCELL47:OUT_Q3</td><td>SERDES.Q0P_LNKPWRSTATE1</td></tr>
<tr><td>TCELL47:OUT_Q4</td><td>SERDES.Q0P_SCANO0</td></tr>
<tr><td>TCELL47:OUT_Q5</td><td>SERDES.Q0P_SCANO16</td></tr>
<tr><td>TCELL47:OUT_Q6</td><td>SERDES.Q0P_SCANO15</td></tr>
<tr><td>TCELL47:OUT_Q7</td><td>SERDES.Q0P_MAXPYLDSIZE1</td></tr>
<tr><td>TCELL48:IMUX_A0</td><td>SERDES.Q0P_HALTGTCAREQDES107</td></tr>
<tr><td>TCELL48:IMUX_A1</td><td>SERDES.Q0P_HALMSTREQATTR2</td></tr>
<tr><td>TCELL48:IMUX_A2</td><td>SERDES.Q0P_MSIXATTRIN2</td></tr>
<tr><td>TCELL48:IMUX_A3</td><td>SERDES.Q0P_CORERRIN</td></tr>
<tr><td>TCELL48:IMUX_A4</td><td>SERDES.Q0P_PWRSTATECHNGACK</td></tr>
<tr><td>TCELL48:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGDAT10</td></tr>
<tr><td>TCELL48:IMUX_B0</td><td>SERDES.Q0P_MSIXMSGDAT27</td></tr>
<tr><td>TCELL48:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGDAT30</td></tr>
<tr><td>TCELL48:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT28</td></tr>
<tr><td>TCELL48:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT23</td></tr>
<tr><td>TCELL48:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT4</td></tr>
<tr><td>TCELL48:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT18</td></tr>
<tr><td>TCELL48:IMUX_C0</td><td>SERDES.Q0P_MSIXMSGDAT21</td></tr>
<tr><td>TCELL48:IMUX_C1</td><td>SERDES.Q0P_MSIXMSGDAT29</td></tr>
<tr><td>TCELL48:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGDAT11</td></tr>
<tr><td>TCELL48:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGDAT20</td></tr>
<tr><td>TCELL48:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGDAT22</td></tr>
<tr><td>TCELL48:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGDAT31</td></tr>
<tr><td>TCELL48:IMUX_D0</td><td>SERDES.Q0P_MSIXMSGDAT24</td></tr>
<tr><td>TCELL48:IMUX_D1</td><td>SERDES.Q0P_MSIXMSGDAT25</td></tr>
<tr><td>TCELL48:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGDAT17</td></tr>
<tr><td>TCELL48:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGDAT16</td></tr>
<tr><td>TCELL48:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGDAT15</td></tr>
<tr><td>TCELL48:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGDAT26</td></tr>
<tr><td>TCELL48:OUT_F0</td><td>SERDES.Q0P_SCANO24</td></tr>
<tr><td>TCELL48:OUT_F1</td><td>SERDES.Q0P_LNKPWRSTATE0</td></tr>
<tr><td>TCELL48:OUT_F2</td><td>SERDES.Q0P_MSIXMSGSENT</td></tr>
<tr><td>TCELL48:OUT_F3</td><td>SERDES.Q0P_HOTRSTOUT</td></tr>
<tr><td>TCELL48:OUT_F4</td><td>SERDES.Q0P_SCANO23</td></tr>
<tr><td>TCELL49:IMUX_A0</td><td>SERDES.Q0P_MSIXMSGDAT19</td></tr>
<tr><td>TCELL49:IMUX_A1</td><td>SERDES.Q0P_MSIXMSGDAT14</td></tr>
<tr><td>TCELL49:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGDAT13</td></tr>
<tr><td>TCELL49:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGDAT1</td></tr>
<tr><td>TCELL49:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGDAT0</td></tr>
<tr><td>TCELL49:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGDAT12</td></tr>
<tr><td>TCELL49:IMUX_B0</td><td>SERDES.Q0P_MSIXMSGDAT6</td></tr>
<tr><td>TCELL49:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGDAT2</td></tr>
<tr><td>TCELL49:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGDAT7</td></tr>
<tr><td>TCELL49:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGDAT5</td></tr>
<tr><td>TCELL49:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGDAT3</td></tr>
<tr><td>TCELL49:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGDAT9</td></tr>
<tr><td>TCELL49:IMUX_C0</td><td>SERDES.Q0P_MSIXMSGDAT8</td></tr>
<tr><td>TCELL49:IMUX_C1</td><td>SERDES.Q0P_INTBI</td></tr>
<tr><td>TCELL49:IMUX_C2</td><td>SERDES.Q0P_INTCI</td></tr>
<tr><td>TCELL49:IMUX_C3</td><td>SERDES.Q0P_INTDI</td></tr>
<tr><td>TCELL49:IMUX_C4</td><td>SERDES.Q0P_INTPENDSTS</td></tr>
<tr><td>TCELL49:IMUX_C5</td><td>SERDES.Q0P_HALMSTREQTPHPRESENT</td></tr>
<tr><td>TCELL49:IMUX_D0</td><td>SERDES.Q0P_MSIXATTRIN1</td></tr>
<tr><td>TCELL49:IMUX_D1</td><td>SERDES.Q0P_MSIXATTRIN0</td></tr>
<tr><td>TCELL49:IMUX_D2</td><td>SERDES.Q0P_HALMSTREQTPHTYPE1</td></tr>
<tr><td>TCELL49:IMUX_D3</td><td>SERDES.Q0P_MSIXREQTPHTYPE1</td></tr>
<tr><td>TCELL49:IMUX_D4</td><td>SERDES.Q0P_HALMSTREQTPHTYPE0</td></tr>
<tr><td>TCELL49:IMUX_D5</td><td>SERDES.Q0P_MSIXREQTPHTYPE0</td></tr>
<tr><td>TCELL50:IMUX_A0</td><td>SERDES.Q0P_MSIXREQTPHPRESENT</td></tr>
<tr><td>TCELL50:IMUX_A1</td><td>SERDES.Q0P_MSIXREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_A2</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_A3</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_A4</td><td>SERDES.Q0P_MSIXREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_A5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_B0</td><td>SERDES.Q0P_MSIXREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_B1</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG6</td></tr>
<tr><td>TCELL50:IMUX_B2</td><td>SERDES.Q0P_MSIXREQTPHSTTAG6</td></tr>
<tr><td>TCELL50:IMUX_B3</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG7</td></tr>
<tr><td>TCELL50:IMUX_B4</td><td>SERDES.Q0P_MSIXREQTPHSTTAG7</td></tr>
<tr><td>TCELL50:IMUX_B5</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG3</td></tr>
<tr><td>TCELL50:IMUX_C0</td><td>SERDES.Q0P_MSIXREQTPHSTTAG3</td></tr>
<tr><td>TCELL50:IMUX_C1</td><td>SERDES.Q0P_MSIXREQTPHSTTAG0</td></tr>
<tr><td>TCELL50:IMUX_C2</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG0</td></tr>
<tr><td>TCELL50:IMUX_C3</td><td>SERDES.Q0P_HALMSTREQTPHSTTAG5</td></tr>
<tr><td>TCELL50:IMUX_C4</td><td>SERDES.Q0P_MSIXREQTPHSTTAG5</td></tr>
<tr><td>TCELL50:IMUX_C5</td><td>SERDES.Q0P_MSIREQTPHSTTAG2</td></tr>
<tr><td>TCELL50:IMUX_D0</td><td>SERDES.Q0P_MSIREQTPHSTTAG1</td></tr>
<tr><td>TCELL50:IMUX_D1</td><td>SERDES.Q0P_MSIREQTPHPRESENT</td></tr>
<tr><td>TCELL50:IMUX_D2</td><td>SERDES.Q0P_MSIREQTPHSTTAG4</td></tr>
<tr><td>TCELL50:IMUX_D3</td><td>SERDES.Q0P_UNCORRERRIN</td></tr>
<tr><td>TCELL50:IMUX_D4</td><td>SERDES.Q0P_MSIREQTPHTYPE1</td></tr>
<tr><td>TCELL50:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR0</td></tr>
<tr><td>TCELL51:IMUX_A0</td><td>SERDES.Q0P_MSIXMSGADDR1</td></tr>
<tr><td>TCELL51:IMUX_A1</td><td>SERDES.Q0P_MSIXMSGADDR2</td></tr>
<tr><td>TCELL51:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR3</td></tr>
<tr><td>TCELL51:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR4</td></tr>
<tr><td>TCELL51:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR5</td></tr>
<tr><td>TCELL51:IMUX_A5</td><td>SERDES.Q0P_MSIREQTPHSTTAG3</td></tr>
<tr><td>TCELL51:IMUX_B0</td><td>SERDES.Q0P_MSIREQTPHSTTAG6</td></tr>
<tr><td>TCELL51:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGADDR8</td></tr>
<tr><td>TCELL51:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR6</td></tr>
<tr><td>TCELL51:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR9</td></tr>
<tr><td>TCELL51:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR18</td></tr>
<tr><td>TCELL51:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR15</td></tr>
<tr><td>TCELL51:IMUX_C0</td><td>SERDES.Q0P_MSIXMSGADDR7</td></tr>
<tr><td>TCELL51:IMUX_C1</td><td>SERDES.Q0P_MSIXMSGADDR10</td></tr>
<tr><td>TCELL51:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGVLD</td></tr>
<tr><td>TCELL51:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR14</td></tr>
<tr><td>TCELL51:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR11</td></tr>
<tr><td>TCELL51:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR13</td></tr>
<tr><td>TCELL51:IMUX_D0</td><td>SERDES.Q0P_MSIATTRIN1</td></tr>
<tr><td>TCELL51:IMUX_D1</td><td>SERDES.Q0P_MSIATTRIN0</td></tr>
<tr><td>TCELL51:IMUX_D2</td><td>SERDES.Q0P_MSIREQTPHTYPE0</td></tr>
<tr><td>TCELL51:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR26</td></tr>
<tr><td>TCELL51:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGADDR20</td></tr>
<tr><td>TCELL51:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR17</td></tr>
<tr><td>TCELL52:IMUX_A0</td><td>SERDES.Q0P_MSIXMSGADDR30</td></tr>
<tr><td>TCELL52:IMUX_A1</td><td>SERDES.Q0P_MSIXMSGADDR19</td></tr>
<tr><td>TCELL52:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR16</td></tr>
<tr><td>TCELL52:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR25</td></tr>
<tr><td>TCELL52:IMUX_A4</td><td>SERDES.Q0P_MSIREQTPHSTTAG7</td></tr>
<tr><td>TCELL52:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR28</td></tr>
<tr><td>TCELL52:IMUX_B0</td><td>SERDES.Q0P_MSIREQTPHSTTAG5</td></tr>
<tr><td>TCELL52:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGADDR12</td></tr>
<tr><td>TCELL52:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR29</td></tr>
<tr><td>TCELL52:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR27</td></tr>
<tr><td>TCELL52:IMUX_B4</td><td>SERDES.Q0P_MSIREQTPHSTTAG0</td></tr>
<tr><td>TCELL52:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR21</td></tr>
<tr><td>TCELL52:IMUX_C0</td><td>SERDES.Q0P_MSIXMSGADDR24</td></tr>
<tr><td>TCELL52:IMUX_C1</td><td>SERDES.Q0P_MSIXMSGADDR31</td></tr>
<tr><td>TCELL52:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR22</td></tr>
<tr><td>TCELL52:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR23</td></tr>
<tr><td>TCELL52:IMUX_C4</td><td>SERDES.Q0P_MSIASRTINT0</td></tr>
<tr><td>TCELL52:IMUX_C5</td><td>SERDES.Q0P_MSIASRTINT10</td></tr>
<tr><td>TCELL52:IMUX_D0</td><td>SERDES.Q0P_MSIASRTINT14</td></tr>
<tr><td>TCELL52:IMUX_D1</td><td>SERDES.Q0P_MSIASRTINT18</td></tr>
<tr><td>TCELL52:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT17</td></tr>
<tr><td>TCELL52:IMUX_D3</td><td>SERDES.Q0P_MSIASRTINT4</td></tr>
<tr><td>TCELL52:IMUX_D4</td><td>SERDES.Q0P_MSIASRTINT30</td></tr>
<tr><td>TCELL52:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT31</td></tr>
<tr><td>TCELL53:IMUX_A0</td><td>SERDES.Q0P_MSIASRTINT11</td></tr>
<tr><td>TCELL53:IMUX_A1</td><td>SERDES.Q0P_MSIASRTINT29</td></tr>
<tr><td>TCELL53:IMUX_A2</td><td>SERDES.Q0P_MSIASRTINT16</td></tr>
<tr><td>TCELL53:IMUX_A3</td><td>SERDES.Q0P_MSIASRTINT15</td></tr>
<tr><td>TCELL53:IMUX_A4</td><td>SERDES.Q0P_MSIASRTINT13</td></tr>
<tr><td>TCELL53:IMUX_A5</td><td>SERDES.Q0P_MSIASRTINT8</td></tr>
<tr><td>TCELL53:IMUX_B0</td><td>SERDES.Q0P_MSIASRTINT1</td></tr>
<tr><td>TCELL53:IMUX_B1</td><td>SERDES.Q0P_MSIASRTINT28</td></tr>
<tr><td>TCELL53:IMUX_B2</td><td>SERDES.Q0P_MSIASRTINT12</td></tr>
<tr><td>TCELL53:IMUX_B3</td><td>SERDES.Q0P_MSIASRTINT27</td></tr>
<tr><td>TCELL53:IMUX_B4</td><td>SERDES.Q0P_MSIASRTINT6</td></tr>
<tr><td>TCELL53:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR63</td></tr>
<tr><td>TCELL53:IMUX_C0</td><td>SERDES.Q0P_MSIASRTINT9</td></tr>
<tr><td>TCELL53:IMUX_C1</td><td>SERDES.Q0P_MSIASRTINT7</td></tr>
<tr><td>TCELL53:IMUX_C2</td><td>SERDES.Q0P_MSIASRTINT3</td></tr>
<tr><td>TCELL53:IMUX_C3</td><td>SERDES.Q0P_MSIASRTINT5</td></tr>
<tr><td>TCELL53:IMUX_C4</td><td>SERDES.Q0P_MSIASRTINT26</td></tr>
<tr><td>TCELL53:IMUX_C5</td><td>SERDES.Q0P_MSIASRTINT24</td></tr>
<tr><td>TCELL53:IMUX_D0</td><td>SERDES.Q0P_MSIASRTINT2</td></tr>
<tr><td>TCELL53:IMUX_D1</td><td>SERDES.Q0P_MSIXMSGADDR60</td></tr>
<tr><td>TCELL53:IMUX_D2</td><td>SERDES.Q0P_MSIASRTINT19</td></tr>
<tr><td>TCELL53:IMUX_D3</td><td>SERDES.Q0P_MSIASRTINT21</td></tr>
<tr><td>TCELL53:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGADDR62</td></tr>
<tr><td>TCELL53:IMUX_D5</td><td>SERDES.Q0P_MSIASRTINT25</td></tr>
<tr><td>TCELL54:IMUX_A0</td><td>SERDES.Q0P_MSIXMSGADDR61</td></tr>
<tr><td>TCELL54:IMUX_A1</td><td>SERDES.Q0P_MSIASRTINT23</td></tr>
<tr><td>TCELL54:IMUX_A2</td><td>SERDES.Q0P_MSIASRTINT22</td></tr>
<tr><td>TCELL54:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR59</td></tr>
<tr><td>TCELL54:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR56</td></tr>
<tr><td>TCELL54:IMUX_A5</td><td>SERDES.Q0P_MSIASRTINT20</td></tr>
<tr><td>TCELL54:IMUX_B0</td><td>SERDES.Q0P_MSIXMSGADDR58</td></tr>
<tr><td>TCELL54:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGADDR57</td></tr>
<tr><td>TCELL54:IMUX_B2</td><td>SERDES.Q0P_MSIXMSGADDR37</td></tr>
<tr><td>TCELL54:IMUX_B3</td><td>SERDES.Q0P_MSIXMSGADDR40</td></tr>
<tr><td>TCELL54:IMUX_B4</td><td>SERDES.Q0P_MSIXMSGADDR49</td></tr>
<tr><td>TCELL54:IMUX_B5</td><td>SERDES.Q0P_MSIXMSGADDR45</td></tr>
<tr><td>TCELL54:IMUX_C0</td><td>SERDES.Q0P_MSIXMSGADDR53</td></tr>
<tr><td>TCELL54:IMUX_C1</td><td>SERDES.Q0P_MSIXMSGADDR51</td></tr>
<tr><td>TCELL54:IMUX_C2</td><td>SERDES.Q0P_MSIXMSGADDR47</td></tr>
<tr><td>TCELL54:IMUX_C3</td><td>SERDES.Q0P_MSIXMSGADDR44</td></tr>
<tr><td>TCELL54:IMUX_C4</td><td>SERDES.Q0P_MSIXMSGADDR46</td></tr>
<tr><td>TCELL54:IMUX_C5</td><td>SERDES.Q0P_MSIXMSGADDR52</td></tr>
<tr><td>TCELL54:IMUX_D0</td><td>SERDES.Q0P_MSIXMSGADDR55</td></tr>
<tr><td>TCELL54:IMUX_D1</td><td>SERDES.Q0P_MSIXMSGADDR50</td></tr>
<tr><td>TCELL54:IMUX_D2</td><td>SERDES.Q0P_MSIXMSGADDR54</td></tr>
<tr><td>TCELL54:IMUX_D3</td><td>SERDES.Q0P_MSIXMSGADDR42</td></tr>
<tr><td>TCELL54:IMUX_D4</td><td>SERDES.Q0P_MSIXMSGADDR43</td></tr>
<tr><td>TCELL54:IMUX_D5</td><td>SERDES.Q0P_MSIXMSGADDR48</td></tr>
<tr><td>TCELL55:IMUX_A0</td><td>SERDES.Q0P_MSIXMSGADDR39</td></tr>
<tr><td>TCELL55:IMUX_A1</td><td>SERDES.Q0P_MSIXMSGADDR38</td></tr>
<tr><td>TCELL55:IMUX_A2</td><td>SERDES.Q0P_MSIXMSGADDR35</td></tr>
<tr><td>TCELL55:IMUX_A3</td><td>SERDES.Q0P_MSIXMSGADDR36</td></tr>
<tr><td>TCELL55:IMUX_A4</td><td>SERDES.Q0P_MSIXMSGADDR41</td></tr>
<tr><td>TCELL55:IMUX_A5</td><td>SERDES.Q0P_MSIXMSGADDR33</td></tr>
<tr><td>TCELL55:IMUX_B0</td><td>SERDES.Q0P_MSIXMSGADDR34</td></tr>
<tr><td>TCELL55:IMUX_B1</td><td>SERDES.Q0P_MSIXMSGADDR32</td></tr>
<tr><td>TCELL57:OUT_F0</td><td>SERDES.Q1EA1_COTXREAD</td></tr>
<tr><td>TCELL57:OUT_F1</td><td>SERDES.Q1EA0_COTXREAD</td></tr>
<tr><td>TCELL57:OUT_F2</td><td>SERDES.Q1S_TISCANO13</td></tr>
<tr><td>TCELL57:OUT_F3</td><td>SERDES.Q1EA3_GOTXMACWR</td></tr>
<tr><td>TCELL57:OUT_F4</td><td>SERDES.Q1EA0_COTXDISCFRM</td></tr>
<tr><td>TCELL57:OUT_F5</td><td>SERDES.Q1EA1_COTXDISCFRM</td></tr>
<tr><td>TCELL57:OUT_F6</td><td>SERDES.Q1EA0_COTXSTATVEC7</td></tr>
<tr><td>TCELL57:OUT_F7</td><td>SERDES.Q1EA0_COTXSTATVEC6</td></tr>
<tr><td>TCELL57:OUT_Q6</td><td>SERDES.Q1S_TISCANO9</td></tr>
<tr><td>TCELL57:OUT_Q7</td><td>SERDES.Q1EA3_COTXREAD</td></tr>
<tr><td>TCELL58:OUT_F0</td><td>SERDES.Q1EA1_COTXSTATVEC2</td></tr>
<tr><td>TCELL58:OUT_F1</td><td>SERDES.Q1EA0_COTXSTATVEC0</td></tr>
<tr><td>TCELL58:OUT_F2</td><td>SERDES.Q1EA0_COTXSTATVEC4</td></tr>
<tr><td>TCELL58:OUT_F3</td><td>SERDES.Q1EA1_COTXSTATVEC3</td></tr>
<tr><td>TCELL58:OUT_F4</td><td>SERDES.Q1EA1_COTXSTATVEC5</td></tr>
<tr><td>TCELL58:OUT_F5</td><td>SERDES.Q1EA1_COTXSTATVEC0</td></tr>
<tr><td>TCELL58:OUT_F6</td><td>SERDES.Q1EA0_COTXDONE</td></tr>
<tr><td>TCELL58:OUT_F7</td><td>SERDES.Q1EA1_GOTXMACDATA6</td></tr>
<tr><td>TCELL58:OUT_Q0</td><td>SERDES.Q1EA1_COTXSTATEN</td></tr>
<tr><td>TCELL58:OUT_Q1</td><td>SERDES.Q1EA0_COTXSTATEN</td></tr>
<tr><td>TCELL58:OUT_Q2</td><td>SERDES.Q1EA1_COTXDONE</td></tr>
<tr><td>TCELL58:OUT_Q3</td><td>SERDES.Q1EA0_COTXSTATVEC3</td></tr>
<tr><td>TCELL58:OUT_Q4</td><td>SERDES.Q1EA1_GOTXMACERR</td></tr>
<tr><td>TCELL58:OUT_Q5</td><td>SERDES.Q1EA0_COTXSTATVEC1</td></tr>
<tr><td>TCELL58:OUT_Q6</td><td>SERDES.Q1EA1_COTXSTATVEC1</td></tr>
<tr><td>TCELL58:OUT_Q7</td><td>SERDES.Q1EA1_COTXSTATVEC7</td></tr>
<tr><td>TCELL59:IMUX_A2</td><td>SERDES.Q1EA3_CITXEOF</td></tr>
<tr><td>TCELL59:IMUX_A3</td><td>SERDES.Q1EA1_CITXEOF</td></tr>
<tr><td>TCELL59:IMUX_A4</td><td>SERDES.Q1EA0_CITXEOF</td></tr>
<tr><td>TCELL59:IMUX_A5</td><td>SERDES.Q1EA3_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL59:OUT_F0</td><td>SERDES.Q1EA1_GOTXMACDATA7</td></tr>
<tr><td>TCELL59:OUT_F1</td><td>SERDES.Q1EA0_GOTXMACERR</td></tr>
<tr><td>TCELL59:OUT_F2</td><td>SERDES.Q1EA1_GOTXMACDATA4</td></tr>
<tr><td>TCELL59:OUT_F3</td><td>SERDES.Q1EA1_GOTXMACWR</td></tr>
<tr><td>TCELL59:OUT_F4</td><td>SERDES.Q1EA1_GOTXMACDATA2</td></tr>
<tr><td>TCELL59:OUT_F5</td><td>SERDES.Q1EA1_GOTXMACDATA0</td></tr>
<tr><td>TCELL59:OUT_F6</td><td>SERDES.Q1EA0_GOTXMACDATA5</td></tr>
<tr><td>TCELL59:OUT_F7</td><td>SERDES.Q1EA2_GOTXMACDATA3</td></tr>
<tr><td>TCELL59:OUT_Q0</td><td>SERDES.Q1EA0_COTXSTATVEC2</td></tr>
<tr><td>TCELL59:OUT_Q1</td><td>SERDES.Q1EA1_COTXSTATVEC4</td></tr>
<tr><td>TCELL59:OUT_Q2</td><td>SERDES.Q1EA1_COTXSTATVEC6</td></tr>
<tr><td>TCELL59:OUT_Q3</td><td>SERDES.Q1EA3_GOTXMACDATA2</td></tr>
<tr><td>TCELL59:OUT_Q4</td><td>SERDES.Q1EA0_COTXSTATVEC5</td></tr>
<tr><td>TCELL59:OUT_Q5</td><td>SERDES.Q1EA3_GODISCARDFCS</td></tr>
<tr><td>TCELL59:OUT_Q6</td><td>SERDES.Q1EA0_GOTXMACDATA4</td></tr>
<tr><td>TCELL59:OUT_Q7</td><td>SERDES.Q1EA3_KORXMACCLKEN</td></tr>
<tr><td>TCELL60:IMUX_A0</td><td>SERDES.Q1EA2_CITXDATA12</td></tr>
<tr><td>TCELL60:IMUX_A1</td><td>SERDES.Q1EA1_CITXDATA15</td></tr>
<tr><td>TCELL60:IMUX_A2</td><td>SERDES.Q1EA1_CITXDATA14</td></tr>
<tr><td>TCELL60:IMUX_A3</td><td>SERDES.Q1EA1_CITXDATA13</td></tr>
<tr><td>TCELL60:IMUX_A4</td><td>SERDES.Q1EA1_CITXDATA12</td></tr>
<tr><td>TCELL60:IMUX_A5</td><td>SERDES.Q1EA1_CITXDATA11</td></tr>
<tr><td>TCELL60:IMUX_B0</td><td>SERDES.Q1EA3_CITXDATA5</td></tr>
<tr><td>TCELL60:IMUX_B1</td><td>SERDES.Q1EA3_CITXDATA4</td></tr>
<tr><td>TCELL60:IMUX_B2</td><td>SERDES.Q1EA3_CITXDATA2</td></tr>
<tr><td>TCELL60:IMUX_B3</td><td>SERDES.Q1EA3_CITXDATA3</td></tr>
<tr><td>TCELL60:IMUX_B4</td><td>SERDES.Q1EA3_CITXDATA1</td></tr>
<tr><td>TCELL60:IMUX_B5</td><td>SERDES.Q1EA3_CITXDATA0</td></tr>
<tr><td>TCELL60:IMUX_C0</td><td>SERDES.Q1EA3_CITXDATA11</td></tr>
<tr><td>TCELL60:IMUX_C1</td><td>SERDES.Q1EA3_CITXDATA10</td></tr>
<tr><td>TCELL60:IMUX_C2</td><td>SERDES.Q1EA3_CITXDATA9</td></tr>
<tr><td>TCELL60:IMUX_C3</td><td>SERDES.Q1EA3_CITXDATA8</td></tr>
<tr><td>TCELL60:IMUX_C4</td><td>SERDES.Q1EA3_CITXDATA7</td></tr>
<tr><td>TCELL60:IMUX_C5</td><td>SERDES.Q1EA3_CITXDATA6</td></tr>
<tr><td>TCELL60:IMUX_D0</td><td>SERDES.Q1EA1_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL60:IMUX_D1</td><td>SERDES.Q1EA0_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL60:IMUX_D2</td><td>SERDES.Q1EA3_CITXDATA15</td></tr>
<tr><td>TCELL60:IMUX_D3</td><td>SERDES.Q1EA3_CITXDATA14</td></tr>
<tr><td>TCELL60:IMUX_D4</td><td>SERDES.Q1EA3_CITXDATA13</td></tr>
<tr><td>TCELL60:IMUX_D5</td><td>SERDES.Q1EA3_CITXDATA12</td></tr>
<tr><td>TCELL60:OUT_F0</td><td>SERDES.Q1EA2_GOTXMACWR</td></tr>
<tr><td>TCELL60:OUT_F1</td><td>SERDES.Q1EA0_GOTXMACDATA1</td></tr>
<tr><td>TCELL60:OUT_F2</td><td>SERDES.Q1EA0_GOTXMACDATA7</td></tr>
<tr><td>TCELL60:OUT_F3</td><td>SERDES.Q1EA0_GOTXMACDATA3</td></tr>
<tr><td>TCELL60:OUT_F4</td><td>SERDES.Q1EA2_GOTXMACDATA0</td></tr>
<tr><td>TCELL60:OUT_F5</td><td>SERDES.Q1EA0_GOTXMACDATA6</td></tr>
<tr><td>TCELL60:OUT_F6</td><td>SERDES.Q1EA3_GOTXMACDATA1</td></tr>
<tr><td>TCELL60:OUT_F7</td><td>SERDES.Q1EA3_COTXDONE</td></tr>
<tr><td>TCELL60:OUT_Q0</td><td>SERDES.Q1EA1_GOTXMACDATA3</td></tr>
<tr><td>TCELL60:OUT_Q1</td><td>SERDES.Q1EA1_GOTXMACDATA5</td></tr>
<tr><td>TCELL60:OUT_Q2</td><td>SERDES.Q1EA0_GOTXMACDATA2</td></tr>
<tr><td>TCELL60:OUT_Q3</td><td>SERDES.Q1EA2_GOTXMACDATA1</td></tr>
<tr><td>TCELL60:OUT_Q4</td><td>SERDES.Q1EA2_GOTXMACDATA2</td></tr>
<tr><td>TCELL60:OUT_Q5</td><td>SERDES.Q1EA0_GOTXMACWR</td></tr>
<tr><td>TCELL60:OUT_Q6</td><td>SERDES.Q1EA2_GOTXMACDATA7</td></tr>
<tr><td>TCELL60:OUT_Q7</td><td>SERDES.Q1EA2_GOTXMACERR</td></tr>
<tr><td>TCELL61:IMUX_A0</td><td>SERDES.Q1EA0_CITXDATA8</td></tr>
<tr><td>TCELL61:IMUX_A1</td><td>SERDES.Q1EA0_CITXDATA7</td></tr>
<tr><td>TCELL61:IMUX_A2</td><td>SERDES.Q1EA0_CITXDATA6</td></tr>
<tr><td>TCELL61:IMUX_A3</td><td>SERDES.Q1EA0_CITXDATA5</td></tr>
<tr><td>TCELL61:IMUX_A4</td><td>SERDES.Q1EA0_CITXDATA4</td></tr>
<tr><td>TCELL61:IMUX_A5</td><td>SERDES.Q1EA0_CITXDATA3</td></tr>
<tr><td>TCELL61:IMUX_B0</td><td>SERDES.Q1EA0_CITXDATA14</td></tr>
<tr><td>TCELL61:IMUX_B1</td><td>SERDES.Q1EA0_CITXDATA13</td></tr>
<tr><td>TCELL61:IMUX_B2</td><td>SERDES.Q1EA0_CITXDATA12</td></tr>
<tr><td>TCELL61:IMUX_B3</td><td>SERDES.Q1EA0_CITXDATA11</td></tr>
<tr><td>TCELL61:IMUX_B4</td><td>SERDES.Q1EA0_CITXDATA10</td></tr>
<tr><td>TCELL61:IMUX_B5</td><td>SERDES.Q1EA0_CITXDATA9</td></tr>
<tr><td>TCELL61:IMUX_C0</td><td>SERDES.Q1EA1_CITXDATA4</td></tr>
<tr><td>TCELL61:IMUX_C1</td><td>SERDES.Q1EA1_CITXDATA3</td></tr>
<tr><td>TCELL61:IMUX_C2</td><td>SERDES.Q1EA1_CITXDATA2</td></tr>
<tr><td>TCELL61:IMUX_C3</td><td>SERDES.Q1EA1_CITXDATA1</td></tr>
<tr><td>TCELL61:IMUX_C4</td><td>SERDES.Q1EA1_CITXDATA0</td></tr>
<tr><td>TCELL61:IMUX_C5</td><td>SERDES.Q1EA0_CITXDATA15</td></tr>
<tr><td>TCELL61:IMUX_D0</td><td>SERDES.Q1EA1_CITXDATA10</td></tr>
<tr><td>TCELL61:IMUX_D1</td><td>SERDES.Q1EA1_CITXDATA9</td></tr>
<tr><td>TCELL61:IMUX_D2</td><td>SERDES.Q1EA1_CITXDATA8</td></tr>
<tr><td>TCELL61:IMUX_D3</td><td>SERDES.Q1EA1_CITXDATA7</td></tr>
<tr><td>TCELL61:IMUX_D4</td><td>SERDES.Q1EA1_CITXDATA6</td></tr>
<tr><td>TCELL61:IMUX_D5</td><td>SERDES.Q1EA1_CITXDATA5</td></tr>
<tr><td>TCELL61:OUT_F0</td><td>SERDES.Q1EA2_KORXMACCLKEN</td></tr>
<tr><td>TCELL61:OUT_F1</td><td>SERDES.Q1EA3_GOTXMACDATA3</td></tr>
<tr><td>TCELL61:OUT_F2</td><td>SERDES.Q1EA3_COTXSTATEN</td></tr>
<tr><td>TCELL61:OUT_F3</td><td>SERDES.Q1EA0_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL61:OUT_F4</td><td>SERDES.Q1EA1_KOGBITEN</td></tr>
<tr><td>TCELL61:OUT_F5</td><td>SERDES.Q1EA3_GOTXMACDATA0</td></tr>
<tr><td>TCELL61:OUT_F6</td><td>SERDES.Q1EA3_COTXSTATVEC7</td></tr>
<tr><td>TCELL61:OUT_F7</td><td>SERDES.Q1EA3_COTXSTATVEC5</td></tr>
<tr><td>TCELL61:OUT_Q0</td><td>SERDES.Q1EA0_GOTXMACDATA0</td></tr>
<tr><td>TCELL61:OUT_Q1</td><td>SERDES.Q1EA3_GOTXMACERR</td></tr>
<tr><td>TCELL61:OUT_Q2</td><td>SERDES.Q1EA1_GOTXMACDATA1</td></tr>
<tr><td>TCELL61:OUT_Q3</td><td>SERDES.Q1EA3_COTXDISCFRM</td></tr>
<tr><td>TCELL61:OUT_Q4</td><td>SERDES.Q1EA0_GODISCARDFCS</td></tr>
<tr><td>TCELL61:OUT_Q5</td><td>SERDES.Q1EA1_GODISCARDFCS</td></tr>
<tr><td>TCELL61:OUT_Q6</td><td>SERDES.Q1S_TISCANO12</td></tr>
<tr><td>TCELL61:OUT_Q7</td><td>SERDES.Q1EA2_COTXREAD</td></tr>
<tr><td>TCELL62:IMUX_A0</td><td>SERDES.Q1EA1_CITXPAUSTIM8</td></tr>
<tr><td>TCELL62:IMUX_A1</td><td>SERDES.Q1EA1_CITXEMPTY</td></tr>
<tr><td>TCELL62:IMUX_A2</td><td>SERDES.Q1EA1_CITXPAUSTIM11</td></tr>
<tr><td>TCELL62:IMUX_A3</td><td>SERDES.Q1EA1_CITXPAUSTIM4</td></tr>
<tr><td>TCELL62:IMUX_A4</td><td>SERDES.Q1EA1_CITXPAUSTIM14</td></tr>
<tr><td>TCELL62:IMUX_A5</td><td>SERDES.Q1EA2_CITXDATA5</td></tr>
<tr><td>TCELL62:IMUX_B0</td><td>SERDES.Q1EA1_CITXPAUSTIM3</td></tr>
<tr><td>TCELL62:IMUX_B1</td><td>SERDES.Q1EA1_CITXPAUSTIM6</td></tr>
<tr><td>TCELL62:IMUX_B2</td><td>SERDES.Q1EA2_CITXDATA7</td></tr>
<tr><td>TCELL62:IMUX_B3</td><td>SERDES.Q1EA2_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL62:IMUX_B4</td><td>SERDES.Q1EA0_CITXDATAAVAIL</td></tr>
<tr><td>TCELL62:IMUX_B5</td><td>SERDES.Q1EA1_CITXPAUSTIM9</td></tr>
<tr><td>TCELL62:IMUX_C0</td><td>SERDES.Q1EA2_CITXDATA14</td></tr>
<tr><td>TCELL62:IMUX_C1</td><td>SERDES.Q1EA2_CITXEOF</td></tr>
<tr><td>TCELL62:IMUX_C2</td><td>SERDES.Q1EA2_CITXDATA15</td></tr>
<tr><td>TCELL62:IMUX_C3</td><td>SERDES.Q1EA2_CITXDATA10</td></tr>
<tr><td>TCELL62:IMUX_C4</td><td>SERDES.Q1EA2_CITXDATA9</td></tr>
<tr><td>TCELL62:IMUX_C5</td><td>SERDES.Q1EA1_CITXPAUSTIM5</td></tr>
<tr><td>TCELL62:IMUX_D0</td><td>SERDES.Q1EA0_CITXDATA2</td></tr>
<tr><td>TCELL62:IMUX_D1</td><td>SERDES.Q1EA0_CITXDATA1</td></tr>
<tr><td>TCELL62:IMUX_D2</td><td>SERDES.Q1EA0_CITXDATA0</td></tr>
<tr><td>TCELL62:IMUX_D3</td><td>SERDES.Q1EA2_CITXDATA13</td></tr>
<tr><td>TCELL62:IMUX_D4</td><td>SERDES.Q1EA2_CITXDATAAVAIL</td></tr>
<tr><td>TCELL62:IMUX_D5</td><td>SERDES.Q1EA2_CITXDATA11</td></tr>
<tr><td>TCELL62:OUT_F0</td><td>SERDES.Q1EA3_COTXSTATVEC6</td></tr>
<tr><td>TCELL62:OUT_F1</td><td>SERDES.Q1EA3_COTXSTATVEC3</td></tr>
<tr><td>TCELL62:OUT_F2</td><td>SERDES.Q1EA3_COTXSTATVEC0</td></tr>
<tr><td>TCELL62:OUT_F3</td><td>SERDES.Q1EA3_GOTXMACDATA6</td></tr>
<tr><td>TCELL62:OUT_F4</td><td>SERDES.Q1EA0_CORXWRITE</td></tr>
<tr><td>TCELL62:OUT_F5</td><td>SERDES.Q1EA2_COTXDISCFRM</td></tr>
<tr><td>TCELL62:OUT_F6</td><td>SERDES.Q1EA3_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL62:OUT_F7</td><td>SERDES.Q1EA2_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL62:OUT_Q0</td><td>SERDES.Q1EA1_KORXMACCLKEN</td></tr>
<tr><td>TCELL62:OUT_Q1</td><td>SERDES.Q1EA1_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL62:OUT_Q2</td><td>SERDES.Q1EA3_GOTXMACDATA5</td></tr>
<tr><td>TCELL62:OUT_Q3</td><td>SERDES.Q1EA2_KOGBITEN</td></tr>
<tr><td>TCELL62:OUT_Q4</td><td>SERDES.Q1EA0_KOGBITEN</td></tr>
<tr><td>TCELL62:OUT_Q5</td><td>SERDES.Q1EA3_COTXSTATVEC1</td></tr>
<tr><td>TCELL62:OUT_Q6</td><td>SERDES.Q1EA3_COTXSTATVEC4</td></tr>
<tr><td>TCELL62:OUT_Q7</td><td>SERDES.Q1EA3_KOGBITEN</td></tr>
<tr><td>TCELL63:IMUX_A0</td><td>SERDES.Q1EA1_CITXPAUSREQ</td></tr>
<tr><td>TCELL63:IMUX_A1</td><td>SERDES.Q1EA0_CITXPAUSREQ</td></tr>
<tr><td>TCELL63:IMUX_A2</td><td>SERDES.Q1EA1_CITXFIFOCTRL</td></tr>
<tr><td>TCELL63:IMUX_A3</td><td>SERDES.Q1EA0_CITXPAUSTIM13</td></tr>
<tr><td>TCELL63:IMUX_A4</td><td>SERDES.Q1EA0_CITXPAUSTIM5</td></tr>
<tr><td>TCELL63:IMUX_A5</td><td>SERDES.Q1EA0_CITXPAUSTIM15</td></tr>
<tr><td>TCELL63:IMUX_B0</td><td>SERDES.Q1EA1_CITXPAUSTIM13</td></tr>
<tr><td>TCELL63:IMUX_B1</td><td>SERDES.Q1EA1_CITXPAUSTIM10</td></tr>
<tr><td>TCELL63:IMUX_B2</td><td>SERDES.Q1EA2_CITXDATA2</td></tr>
<tr><td>TCELL63:IMUX_B3</td><td>SERDES.Q1EA2_CITXDATA0</td></tr>
<tr><td>TCELL63:IMUX_B4</td><td>SERDES.Q1EA2_CITXDATA3</td></tr>
<tr><td>TCELL63:IMUX_B5</td><td>SERDES.Q1EA0_CITXPAUSTIM2</td></tr>
<tr><td>TCELL63:IMUX_C0</td><td>SERDES.Q1EA1_CITXPAUSTIM15</td></tr>
<tr><td>TCELL63:IMUX_C1</td><td>SERDES.Q1EA1_CITXPAUSTIM1</td></tr>
<tr><td>TCELL63:IMUX_C2</td><td>SERDES.Q1EA0_CITXEMPTY</td></tr>
<tr><td>TCELL63:IMUX_C3</td><td>SERDES.Q1EA1_CITXPAUSTIM0</td></tr>
<tr><td>TCELL63:IMUX_C4</td><td>SERDES.Q1EA2_CITXDATA1</td></tr>
<tr><td>TCELL63:IMUX_C5</td><td>SERDES.Q1EA2_CITXDATA4</td></tr>
<tr><td>TCELL63:IMUX_D0</td><td>SERDES.Q1EA2_CITXDATA6</td></tr>
<tr><td>TCELL63:IMUX_D1</td><td>SERDES.Q1EA2_CITXDATA8</td></tr>
<tr><td>TCELL63:IMUX_D2</td><td>SERDES.Q1EA1_CITXDATAAVAIL</td></tr>
<tr><td>TCELL63:IMUX_D3</td><td>SERDES.Q1EA1_CITXPAUSTIM7</td></tr>
<tr><td>TCELL63:IMUX_D4</td><td>SERDES.Q1EA1_CITXPAUSTIM2</td></tr>
<tr><td>TCELL63:IMUX_D5</td><td>SERDES.Q1EA1_CITXPAUSTIM12</td></tr>
<tr><td>TCELL63:OUT_F0</td><td>SERDES.Q1EA2_COTXSTATEN</td></tr>
<tr><td>TCELL63:OUT_F1</td><td>SERDES.Q1EA0_CORXEOF</td></tr>
<tr><td>TCELL63:OUT_F2</td><td>SERDES.Q1EA2_COTXDONE</td></tr>
<tr><td>TCELL63:OUT_F3</td><td>SERDES.Q1S_TISCANO0</td></tr>
<tr><td>TCELL63:OUT_F4</td><td>SERDES.Q1EA0_KORXMACCLKEN</td></tr>
<tr><td>TCELL63:OUT_F5</td><td>SERDES.Q1EA2_COTXSTATVEC3</td></tr>
<tr><td>TCELL63:OUT_F6</td><td>SERDES.Q1S_TOMBISTDO8</td></tr>
<tr><td>TCELL63:OUT_F7</td><td>SERDES.Q1EA2_GOTXMACDATA5</td></tr>
<tr><td>TCELL63:OUT_Q0</td><td>SERDES.Q1EA3_GOTXMACDATA7</td></tr>
<tr><td>TCELL63:OUT_Q1</td><td>SERDES.Q1EA0_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL63:OUT_Q2</td><td>SERDES.Q1EA3_GOTXMACDATA4</td></tr>
<tr><td>TCELL63:OUT_Q3</td><td>SERDES.Q1S_TISCANO14</td></tr>
<tr><td>TCELL63:OUT_Q4</td><td>SERDES.Q1EA3_COTXSTATVEC2</td></tr>
<tr><td>TCELL63:OUT_Q5</td><td>SERDES.Q1EA2_GOTXMACDATA4</td></tr>
<tr><td>TCELL63:OUT_Q6</td><td>SERDES.Q1EA2_COTXSTATVEC6</td></tr>
<tr><td>TCELL63:OUT_Q7</td><td>SERDES.Q1EA0_CORXERROR</td></tr>
<tr><td>TCELL64:IMUX_A0</td><td>SERDES.Q1EA1_GISYNCCRS</td></tr>
<tr><td>TCELL64:IMUX_A1</td><td>SERDES.Q1EA0_GISYNCCRS</td></tr>
<tr><td>TCELL64:IMUX_A2</td><td>SERDES.Q1EA3_CITXDATAAVAIL</td></tr>
<tr><td>TCELL64:IMUX_A3</td><td>SERDES.Q1EA3_CITXEMPTY</td></tr>
<tr><td>TCELL64:IMUX_A4</td><td>SERDES.Q1EA3_CITXPAUSREQ</td></tr>
<tr><td>TCELL64:IMUX_A5</td><td>SERDES.Q1EA3_CITXPAUSTIM13</td></tr>
<tr><td>TCELL64:IMUX_B0</td><td>SERDES.Q1EA0_CITXPAUSTIM0</td></tr>
<tr><td>TCELL64:IMUX_B1</td><td>SERDES.Q1EA0_CITXPAUSTIM14</td></tr>
<tr><td>TCELL64:IMUX_B2</td><td>SERDES.Q1EA1_CIRXFULL</td></tr>
<tr><td>TCELL64:IMUX_B3</td><td>SERDES.Q1EA0_CITXFIFOCTRL</td></tr>
<tr><td>TCELL64:IMUX_B4</td><td>SERDES.Q1EA0_GISYNCCOL</td></tr>
<tr><td>TCELL64:IMUX_B5</td><td>SERDES.Q1EA1_GISYNCCOL</td></tr>
<tr><td>TCELL64:IMUX_C0</td><td>SERDES.Q1EA0_CITXPAUSTIM10</td></tr>
<tr><td>TCELL64:IMUX_C1</td><td>SERDES.Q1EA0_CITXPAUSTIM4</td></tr>
<tr><td>TCELL64:IMUX_C2</td><td>SERDES.Q1EA0_CITXPAUSTIM8</td></tr>
<tr><td>TCELL64:IMUX_C3</td><td>SERDES.Q1EA0_CITXFORCEERR</td></tr>
<tr><td>TCELL64:IMUX_C4</td><td>SERDES.Q1EA0_CITXPAUSTIM11</td></tr>
<tr><td>TCELL64:IMUX_C5</td><td>SERDES.Q1EA0_CITXPAUSTIM12</td></tr>
<tr><td>TCELL64:IMUX_D0</td><td>SERDES.Q1EA1_CITXFORCEERR</td></tr>
<tr><td>TCELL64:IMUX_D1</td><td>SERDES.Q1EA0_CITXPAUSTIM3</td></tr>
<tr><td>TCELL64:IMUX_D2</td><td>SERDES.Q1EA0_CITXPAUSTIM6</td></tr>
<tr><td>TCELL64:IMUX_D3</td><td>SERDES.Q1EA0_CITXPAUSTIM1</td></tr>
<tr><td>TCELL64:IMUX_D4</td><td>SERDES.Q1EA0_CITXPAUSTIM7</td></tr>
<tr><td>TCELL64:IMUX_D5</td><td>SERDES.Q1EA0_CITXPAUSTIM9</td></tr>
<tr><td>TCELL64:OUT_F0</td><td>SERDES.Q1EA2_COTXSTATVEC0</td></tr>
<tr><td>TCELL64:OUT_F1</td><td>SERDES.Q1EA2_GOTXMACDATA6</td></tr>
<tr><td>TCELL64:OUT_F2</td><td>SERDES.Q1EA2_COTXSTATVEC7</td></tr>
<tr><td>TCELL64:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO6</td></tr>
<tr><td>TCELL64:OUT_F4</td><td>SERDES.Q1S_TOMBISTDO9</td></tr>
<tr><td>TCELL64:OUT_F5</td><td>SERDES.Q1EA2_COTXSTATVEC5</td></tr>
<tr><td>TCELL64:OUT_Q0</td><td>SERDES.Q1EA0_CORXSTATEN</td></tr>
<tr><td>TCELL64:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO7</td></tr>
<tr><td>TCELL64:OUT_Q2</td><td>SERDES.Q1EA2_COTXSTATVEC4</td></tr>
<tr><td>TCELL64:OUT_Q3</td><td>SERDES.Q1EA2_COTXSTATVEC2</td></tr>
<tr><td>TCELL64:OUT_Q4</td><td>SERDES.Q1EA0_CORXDATA14</td></tr>
<tr><td>TCELL64:OUT_Q5</td><td>SERDES.Q1EA2_COTXSTATVEC1</td></tr>
<tr><td>TCELL65:IMUX_A2</td><td>SERDES.Q1EA3_CITXFIFOCTRL</td></tr>
<tr><td>TCELL65:IMUX_A3</td><td>SERDES.Q1EA2_CITXPAUSREQ</td></tr>
<tr><td>TCELL65:IMUX_A4</td><td>SERDES.Q1EA1_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL65:IMUX_A5</td><td>SERDES.Q1EA0_CIRXFULL</td></tr>
<tr><td>TCELL65:IMUX_A6</td><td>SERDES.Q1EA3_GISYNCCOL</td></tr>
<tr><td>TCELL65:IMUX_A7</td><td>SERDES.Q1EA3_GISYNCCRS</td></tr>
<tr><td>TCELL65:IMUX_B2</td><td>SERDES.Q1EA3_CITXPAUSTIM15</td></tr>
<tr><td>TCELL65:IMUX_B3</td><td>SERDES.Q1EA3_CITXPAUSTIM11</td></tr>
<tr><td>TCELL65:IMUX_B4</td><td>SERDES.Q1EA3_CITXPAUSTIM1</td></tr>
<tr><td>TCELL65:IMUX_B5</td><td>SERDES.Q1EA3_CITXPAUSTIM3</td></tr>
<tr><td>TCELL65:IMUX_B6</td><td>SERDES.Q1EA3_CITXPAUSTIM0</td></tr>
<tr><td>TCELL65:IMUX_B7</td><td>SERDES.Q1EA2_CITXEMPTY</td></tr>
<tr><td>TCELL65:IMUX_C2</td><td>SERDES.Q1EA3_CITXPAUSTIM9</td></tr>
<tr><td>TCELL65:IMUX_C3</td><td>SERDES.Q1EA3_CITXPAUSTIM7</td></tr>
<tr><td>TCELL65:IMUX_C4</td><td>SERDES.Q1EA3_CITXPAUSTIM2</td></tr>
<tr><td>TCELL65:IMUX_C5</td><td>SERDES.Q1EA3_CITXPAUSTIM8</td></tr>
<tr><td>TCELL65:IMUX_C6</td><td>SERDES.Q1EA3_CITXPAUSTIM14</td></tr>
<tr><td>TCELL65:IMUX_C7</td><td>SERDES.Q1EA3_CITXFORCEERR</td></tr>
<tr><td>TCELL65:IMUX_D2</td><td>SERDES.Q1EA3_CITXPAUSTIM6</td></tr>
<tr><td>TCELL65:IMUX_D3</td><td>SERDES.Q1EA3_CITXPAUSTIM12</td></tr>
<tr><td>TCELL65:IMUX_D4</td><td>SERDES.Q1EA3_CITXPAUSTIM5</td></tr>
<tr><td>TCELL65:IMUX_D5</td><td>SERDES.Q1EA3_CITXPAUSTIM4</td></tr>
<tr><td>TCELL65:IMUX_D6</td><td>SERDES.Q1EA3_CITXPAUSTIM10</td></tr>
<tr><td>TCELL65:IMUX_D7</td><td>SERDES.Q1EA0_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL65:OUT_F0</td><td>SERDES.Q1EA0_CORXDATA9</td></tr>
<tr><td>TCELL65:OUT_F1</td><td>SERDES.Q1EA0_CORXDATA8</td></tr>
<tr><td>TCELL65:OUT_F2</td><td>SERDES.Q1S_TOMBISTDO12</td></tr>
<tr><td>TCELL65:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO13</td></tr>
<tr><td>TCELL65:OUT_F4</td><td>SERDES.Q1EA0_CORXDATA3</td></tr>
<tr><td>TCELL65:OUT_F5</td><td>SERDES.Q1EA0_CORXDATA0</td></tr>
<tr><td>TCELL65:OUT_F6</td><td>SERDES.Q1EA0_CORXDATA2</td></tr>
<tr><td>TCELL65:OUT_F7</td><td>SERDES.Q1EA0_CORXDATA4</td></tr>
<tr><td>TCELL65:OUT_Q0</td><td>SERDES.Q1EA0_CORXDATA13</td></tr>
<tr><td>TCELL65:OUT_Q1</td><td>SERDES.Q1EA0_CORXDATA10</td></tr>
<tr><td>TCELL65:OUT_Q2</td><td>SERDES.Q1EA0_CORXDATA15</td></tr>
<tr><td>TCELL65:OUT_Q3</td><td>SERDES.Q1EA0_CORXDATA11</td></tr>
<tr><td>TCELL65:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO11</td></tr>
<tr><td>TCELL65:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO10</td></tr>
<tr><td>TCELL65:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO5</td></tr>
<tr><td>TCELL65:OUT_Q7</td><td>SERDES.Q1EA0_CORXDATA12</td></tr>
<tr><td>TCELL66:IMUX_A2</td><td>SERDES.Q1EA0_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL66:IMUX_A3</td><td>SERDES.Q1EA0_GISYNCRXD0</td></tr>
<tr><td>TCELL66:IMUX_A4</td><td>SERDES.Q1EA0_GINONPADRXDV</td></tr>
<tr><td>TCELL66:IMUX_A5</td><td>SERDES.Q1EA3_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL66:IMUX_A6</td><td>SERDES.Q1EA0_GISYNCRXDV</td></tr>
<tr><td>TCELL66:IMUX_A7</td><td>SERDES.Q1EA2_CITXPAUSTIM0</td></tr>
<tr><td>TCELL66:IMUX_B2</td><td>SERDES.Q1EA3_KITXGMIILPBK</td></tr>
<tr><td>TCELL66:IMUX_B3</td><td>SERDES.Q1EA2_CITXFORCEERR</td></tr>
<tr><td>TCELL66:IMUX_B4</td><td>SERDES.Q1EA0_GISYNCRXER</td></tr>
<tr><td>TCELL66:IMUX_B5</td><td>SERDES.Q1EA0_GISYNCRXD3</td></tr>
<tr><td>TCELL66:IMUX_B6</td><td>SERDES.Q1EA0_GISYNCRXD7</td></tr>
<tr><td>TCELL66:IMUX_B7</td><td>SERDES.Q1EA2_CITXFIFOCTRL</td></tr>
<tr><td>TCELL66:IMUX_C2</td><td>SERDES.Q1EA0_GISYNCRXD4</td></tr>
<tr><td>TCELL66:IMUX_C3</td><td>SERDES.Q1EA0_GIIPGSHRINK</td></tr>
<tr><td>TCELL66:IMUX_C4</td><td>SERDES.Q1EA0_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL66:IMUX_C5</td><td>SERDES.Q1EA0_GISYNCRXD6</td></tr>
<tr><td>TCELL66:IMUX_C6</td><td>SERDES.Q1EA0_GISYNCRXD2</td></tr>
<tr><td>TCELL66:IMUX_C7</td><td>SERDES.Q1EA0_GISYNCRXD5</td></tr>
<tr><td>TCELL66:IMUX_D2</td><td>SERDES.Q1EA3_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL66:IMUX_D3</td><td>SERDES.Q1EA1_KITXGMIILPBK</td></tr>
<tr><td>TCELL66:IMUX_D4</td><td>SERDES.Q1EA0_KITXGMIILPBK</td></tr>
<tr><td>TCELL66:IMUX_D5</td><td>SERDES.Q1EA0_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL66:IMUX_D6</td><td>SERDES.Q1EA1_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL66:IMUX_D7</td><td>SERDES.Q1EA0_GISYNCRXD1</td></tr>
<tr><td>TCELL66:OUT_F0</td><td>SERDES.Q1EA0_CORXSTATVEC2</td></tr>
<tr><td>TCELL66:OUT_F1</td><td>SERDES.Q1EA0_CORXSTATVEC3</td></tr>
<tr><td>TCELL66:OUT_F2</td><td>SERDES.Q1EA0_CORXSTATVEC4</td></tr>
<tr><td>TCELL66:OUT_F3</td><td>SERDES.Q1EA0_CORXSTATVEC5</td></tr>
<tr><td>TCELL66:OUT_F4</td><td>SERDES.Q1EA0_CORXSTATVEC6</td></tr>
<tr><td>TCELL66:OUT_F5</td><td>SERDES.Q1S_TOMBISTDO16</td></tr>
<tr><td>TCELL66:OUT_F6</td><td>SERDES.Q1EA0_CORXSTATVEC7</td></tr>
<tr><td>TCELL66:OUT_F7</td><td>SERDES.Q1S_TOMBISTDO3</td></tr>
<tr><td>TCELL66:OUT_Q0</td><td>SERDES.Q1S_TOMBISTDO4</td></tr>
<tr><td>TCELL66:OUT_Q1</td><td>SERDES.Q1EA0_CORXDATA6</td></tr>
<tr><td>TCELL66:OUT_Q2</td><td>SERDES.Q1EA0_CORXDATA1</td></tr>
<tr><td>TCELL66:OUT_Q3</td><td>SERDES.Q1S_TOMBISTDO14</td></tr>
<tr><td>TCELL66:OUT_Q4</td><td>SERDES.Q1EA0_CORXDATA7</td></tr>
<tr><td>TCELL66:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO15</td></tr>
<tr><td>TCELL66:OUT_Q6</td><td>SERDES.Q1EA0_CORXDATA5</td></tr>
<tr><td>TCELL66:OUT_Q7</td><td>SERDES.Q1EA0_CORXSTATVEC1</td></tr>
<tr><td>TCELL67:IMUX_A2</td><td>SERDES.Q1EA2_KITXGMIILPBK</td></tr>
<tr><td>TCELL67:IMUX_A3</td><td>SERDES.Q1EA3_GISYNCRXD3</td></tr>
<tr><td>TCELL67:IMUX_A4</td><td>SERDES.Q1EA3_GISYNCRXD5</td></tr>
<tr><td>TCELL67:IMUX_A5</td><td>SERDES.Q1EA2_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_A6</td><td>SERDES.Q1EA3_CIRXFULL</td></tr>
<tr><td>TCELL67:IMUX_A7</td><td>SERDES.Q1EA3_GISYNCRXD7</td></tr>
<tr><td>TCELL67:IMUX_B2</td><td>SERDES.Q1EA2_CITXPAUSTIM6</td></tr>
<tr><td>TCELL67:IMUX_B3</td><td>SERDES.Q1EA2_CITXPAUSTIM4</td></tr>
<tr><td>TCELL67:IMUX_B4</td><td>SERDES.Q1EA2_CITXPAUSTIM14</td></tr>
<tr><td>TCELL67:IMUX_B5</td><td>SERDES.Q1EA2_GISYNCCRS</td></tr>
<tr><td>TCELL67:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCCOL</td></tr>
<tr><td>TCELL67:IMUX_B7</td><td>SERDES.Q1EA2_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL67:IMUX_C2</td><td>SERDES.Q1EA2_CITXPAUSTIM12</td></tr>
<tr><td>TCELL67:IMUX_C3</td><td>SERDES.Q1EA2_CITXPAUSTIM9</td></tr>
<tr><td>TCELL67:IMUX_C4</td><td>SERDES.Q1EA2_CITXPAUSTIM10</td></tr>
<tr><td>TCELL67:IMUX_C5</td><td>SERDES.Q1EA2_CITXPAUSTIM5</td></tr>
<tr><td>TCELL67:IMUX_C6</td><td>SERDES.Q1EA2_CITXPAUSTIM2</td></tr>
<tr><td>TCELL67:IMUX_C7</td><td>SERDES.Q1EA2_CITXPAUSTIM13</td></tr>
<tr><td>TCELL67:IMUX_D2</td><td>SERDES.Q1EA2_CITXPAUSTIM1</td></tr>
<tr><td>TCELL67:IMUX_D3</td><td>SERDES.Q1EA2_CITXPAUSTIM8</td></tr>
<tr><td>TCELL67:IMUX_D4</td><td>SERDES.Q1EA2_CITXPAUSTIM3</td></tr>
<tr><td>TCELL67:IMUX_D5</td><td>SERDES.Q1EA2_CITXPAUSTIM15</td></tr>
<tr><td>TCELL67:IMUX_D6</td><td>SERDES.Q1EA2_CITXPAUSTIM7</td></tr>
<tr><td>TCELL67:IMUX_D7</td><td>SERDES.Q1EA2_CITXPAUSTIM11</td></tr>
<tr><td>TCELL67:OUT_F0</td><td>SERDES.Q1S_TOMBISTDO22</td></tr>
<tr><td>TCELL67:OUT_F1</td><td>SERDES.Q1S_TOMBISTDO21</td></tr>
<tr><td>TCELL67:OUT_F2</td><td>SERDES.Q1S_TOMBISTDO23</td></tr>
<tr><td>TCELL67:OUT_F3</td><td>SERDES.Q1EA3_CORXWRITE</td></tr>
<tr><td>TCELL67:OUT_F4</td><td>SERDES.Q1EA3_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL67:OUT_F5</td><td>SERDES.Q1S_TOMBISTDO24</td></tr>
<tr><td>TCELL67:OUT_F6</td><td>SERDES.Q1EA3_CORXEOF</td></tr>
<tr><td>TCELL67:OUT_F7</td><td>SERDES.Q1EA3_CORXSTATEN</td></tr>
<tr><td>TCELL67:OUT_Q0</td><td>SERDES.Q1S_TOMBISTDO17</td></tr>
<tr><td>TCELL67:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO18</td></tr>
<tr><td>TCELL67:OUT_Q2</td><td>SERDES.Q1S_TISCANO5</td></tr>
<tr><td>TCELL67:OUT_Q3</td><td>SERDES.Q1EA2_GODISCARDFCS</td></tr>
<tr><td>TCELL67:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO20</td></tr>
<tr><td>TCELL67:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO19</td></tr>
<tr><td>TCELL67:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO2</td></tr>
<tr><td>TCELL67:OUT_Q7</td><td>SERDES.Q1EA0_CORXSTATVEC0</td></tr>
<tr><td>TCELL68:IMUX_A2</td><td>SERDES.Q1EA2_GISYNCRXD4</td></tr>
<tr><td>TCELL68:IMUX_A3</td><td>SERDES.Q1EA2_GISYNCRXD2</td></tr>
<tr><td>TCELL68:IMUX_A4</td><td>SERDES.Q1EA2_GISYNCRXD3</td></tr>
<tr><td>TCELL68:IMUX_A5</td><td>SERDES.Q1EA1_GIIPGSHRINK</td></tr>
<tr><td>TCELL68:IMUX_A6</td><td>SERDES.Q1EA1_GISYNCRXDV</td></tr>
<tr><td>TCELL68:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI6</td></tr>
<tr><td>TCELL68:IMUX_B2</td><td>SERDES.Q1EA1_GISYNCRXD3</td></tr>
<tr><td>TCELL68:IMUX_B3</td><td>SERDES.Q1EA1_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL68:IMUX_B4</td><td>SERDES.Q1EA2_GIIPGSHRINK</td></tr>
<tr><td>TCELL68:IMUX_B5</td><td>SERDES.Q1EA2_GISYNCRXD6</td></tr>
<tr><td>TCELL68:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCRXD7</td></tr>
<tr><td>TCELL68:IMUX_B7</td><td>SERDES.Q1EA2_GISYNCRXD5</td></tr>
<tr><td>TCELL68:IMUX_C2</td><td>SERDES.Q1EA3_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL68:IMUX_C3</td><td>SERDES.Q1EA3_GISYNCRXER</td></tr>
<tr><td>TCELL68:IMUX_C4</td><td>SERDES.Q1EA3_GISYNCRXDV</td></tr>
<tr><td>TCELL68:IMUX_C5</td><td>SERDES.Q1EA3_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL68:IMUX_C6</td><td>SERDES.Q1EA3_GINONPADRXDV</td></tr>
<tr><td>TCELL68:IMUX_C7</td><td>SERDES.Q1EA3_GISYNCRXD0</td></tr>
<tr><td>TCELL68:IMUX_D2</td><td>SERDES.Q1EA3_GISYNCRXD6</td></tr>
<tr><td>TCELL68:IMUX_D3</td><td>SERDES.Q1EA3_GISYNCRXD4</td></tr>
<tr><td>TCELL68:IMUX_D4</td><td>SERDES.Q1EA3_GISYNCRXD2</td></tr>
<tr><td>TCELL68:IMUX_D5</td><td>SERDES.Q1EA3_GIIPGSHRINK</td></tr>
<tr><td>TCELL68:IMUX_D6</td><td>SERDES.Q1EA3_GISYNCRXD1</td></tr>
<tr><td>TCELL68:IMUX_D7</td><td>SERDES.Q1EA2_CIRXFULL</td></tr>
<tr><td>TCELL68:OUT_F0</td><td>SERDES.Q1EA3_CORXDATA0</td></tr>
<tr><td>TCELL68:OUT_F1</td><td>SERDES.Q1EA3_CORXSTATVEC3</td></tr>
<tr><td>TCELL68:OUT_F2</td><td>SERDES.Q1EA3_CORXDATA2</td></tr>
<tr><td>TCELL68:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO1</td></tr>
<tr><td>TCELL68:OUT_F4</td><td>SERDES.Q1EA3_CORXDATA6</td></tr>
<tr><td>TCELL68:OUT_F5</td><td>SERDES.Q1EA3_CORXDATA15</td></tr>
<tr><td>TCELL68:OUT_F6</td><td>SERDES.Q1EA3_CORXDATA7</td></tr>
<tr><td>TCELL68:OUT_F7</td><td>SERDES.Q1EA3_CORXDATA9</td></tr>
<tr><td>TCELL68:OUT_Q0</td><td>SERDES.Q1EA3_CORXERROR</td></tr>
<tr><td>TCELL68:OUT_Q1</td><td>SERDES.Q1EA3_CORXDATA1</td></tr>
<tr><td>TCELL68:OUT_Q2</td><td>SERDES.Q1EA3_CORXDATA4</td></tr>
<tr><td>TCELL68:OUT_Q3</td><td>SERDES.Q1EA1_CORXSTATEN</td></tr>
<tr><td>TCELL68:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO25</td></tr>
<tr><td>TCELL68:OUT_Q5</td><td>SERDES.Q1EA3_CORXSTATVEC7</td></tr>
<tr><td>TCELL68:OUT_Q6</td><td>SERDES.Q1EA3_CORXDATA3</td></tr>
<tr><td>TCELL68:OUT_Q7</td><td>SERDES.Q1EA3_CORXDATA5</td></tr>
<tr><td>TCELL69:IMUX_A2</td><td>SERDES.Q1EA1_GISYNCRXER</td></tr>
<tr><td>TCELL69:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI2</td></tr>
<tr><td>TCELL69:IMUX_A4</td><td>SERDES.Q1EA2_GISYNCRXDV</td></tr>
<tr><td>TCELL69:IMUX_A5</td><td>SERDES.Q1S_TIMBISTSDI1</td></tr>
<tr><td>TCELL69:IMUX_A6</td><td>SERDES.Q1S_TIMBISTSDI8</td></tr>
<tr><td>TCELL69:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI9</td></tr>
<tr><td>TCELL69:IMUX_B2</td><td>SERDES.Q1S_TIMBISTSDI4</td></tr>
<tr><td>TCELL69:IMUX_B3</td><td>SERDES.Q1EA1_GISYNCRXD6</td></tr>
<tr><td>TCELL69:IMUX_B4</td><td>SERDES.Q1EA1_GISYNCRXD5</td></tr>
<tr><td>TCELL69:IMUX_B5</td><td>SERDES.Q1S_TIMBISTSDI3</td></tr>
<tr><td>TCELL69:IMUX_B6</td><td>SERDES.Q1EA2_GISYNCRXER</td></tr>
<tr><td>TCELL69:IMUX_B7</td><td>SERDES.Q1EA2_GISYNCRXD1</td></tr>
<tr><td>TCELL69:IMUX_C2</td><td>SERDES.Q1EA1_GISYNCRXD7</td></tr>
<tr><td>TCELL69:IMUX_C3</td><td>SERDES.Q1S_TIMBISTSDI7</td></tr>
<tr><td>TCELL69:IMUX_C4</td><td>SERDES.Q1EA1_GISYNCRXD1</td></tr>
<tr><td>TCELL69:IMUX_C5</td><td>SERDES.Q1EA2_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL69:IMUX_C6</td><td>SERDES.Q1EA1_GISYNCRXD4</td></tr>
<tr><td>TCELL69:IMUX_C7</td><td>SERDES.Q1EA2_GISYNCRXD0</td></tr>
<tr><td>TCELL69:IMUX_D2</td><td>SERDES.Q1S_TIMBISTSDI5</td></tr>
<tr><td>TCELL69:IMUX_D3</td><td>SERDES.Q1EA1_GISYNCRXD0</td></tr>
<tr><td>TCELL69:IMUX_D4</td><td>SERDES.Q1EA1_GISYNCRXD2</td></tr>
<tr><td>TCELL69:IMUX_D5</td><td>SERDES.Q1EA1_GINONPADRXDV</td></tr>
<tr><td>TCELL69:IMUX_D6</td><td>SERDES.Q1EA2_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL69:IMUX_D7</td><td>SERDES.Q1EA1_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL69:OUT_F0</td><td>SERDES.Q1EA3_CORXDATA8</td></tr>
<tr><td>TCELL69:OUT_F1</td><td>SERDES.Q1EA1_CORXSTATVEC4</td></tr>
<tr><td>TCELL69:OUT_F2</td><td>SERDES.Q1EA1_CORXSTATVEC3</td></tr>
<tr><td>TCELL69:OUT_F3</td><td>SERDES.Q1EA3_CORXDATA11</td></tr>
<tr><td>TCELL69:OUT_F4</td><td>SERDES.Q1EA3_CORXSTATVEC1</td></tr>
<tr><td>TCELL69:OUT_F5</td><td>SERDES.Q1EA3_CORXDATA13</td></tr>
<tr><td>TCELL69:OUT_F6</td><td>SERDES.Q1EA3_CORXSTATVEC5</td></tr>
<tr><td>TCELL69:OUT_F7</td><td>SERDES.Q1EA3_CORXSTATVEC0</td></tr>
<tr><td>TCELL69:OUT_Q0</td><td>SERDES.Q1EA2_CORXSTATEN</td></tr>
<tr><td>TCELL69:OUT_Q1</td><td>SERDES.Q1EA3_CORXDATA12</td></tr>
<tr><td>TCELL69:OUT_Q2</td><td>SERDES.Q1S_TISCANO11</td></tr>
<tr><td>TCELL69:OUT_Q3</td><td>SERDES.Q1EA3_CORXSTATVEC6</td></tr>
<tr><td>TCELL69:OUT_Q4</td><td>SERDES.Q1EA3_CORXSTATVEC4</td></tr>
<tr><td>TCELL69:OUT_Q5</td><td>SERDES.Q1EA3_CORXDATA14</td></tr>
<tr><td>TCELL69:OUT_Q6</td><td>SERDES.Q1EA3_CORXSTATVEC2</td></tr>
<tr><td>TCELL69:OUT_Q7</td><td>SERDES.Q1EA3_CORXDATA10</td></tr>
<tr><td>TCELL70:IMUX_A2</td><td>SERDES.Q1S_TIMBISTRA5</td></tr>
<tr><td>TCELL70:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI12</td></tr>
<tr><td>TCELL70:IMUX_A4</td><td>SERDES.Q1S_TIMBISTWA6</td></tr>
<tr><td>TCELL70:IMUX_A5</td><td>SERDES.Q1S_TIMBISTRA4</td></tr>
<tr><td>TCELL70:IMUX_B2</td><td>SERDES.Q1S_TIMBISTWA5</td></tr>
<tr><td>TCELL70:IMUX_B3</td><td>SERDES.Q1S_TIMBISTWA3</td></tr>
<tr><td>TCELL70:IMUX_B4</td><td>SERDES.Q1S_TIMBISTRA6</td></tr>
<tr><td>TCELL70:IMUX_B5</td><td>SERDES.Q1S_TIMBISTSDI11</td></tr>
<tr><td>TCELL70:IMUX_C2</td><td>SERDES.Q1S_TIMBISTWA1</td></tr>
<tr><td>TCELL70:IMUX_C3</td><td>SERDES.Q1S_TIMBISTWA2</td></tr>
<tr><td>TCELL70:IMUX_C4</td><td>SERDES.Q1S_TIMBISTWA0</td></tr>
<tr><td>TCELL70:IMUX_C5</td><td>SERDES.Q1S_TIMBISTRA7</td></tr>
<tr><td>TCELL70:IMUX_D2</td><td>SERDES.Q1EA2_GINONPADRXDV</td></tr>
<tr><td>TCELL70:IMUX_D3</td><td>SERDES.Q1S_TIMBISTSDI0</td></tr>
<tr><td>TCELL70:IMUX_D4</td><td>SERDES.Q1S_TIMBISTWA4</td></tr>
<tr><td>TCELL70:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI10</td></tr>
<tr><td>TCELL70:OUT_F0</td><td>SERDES.Q1EA1_CORXSTATVEC1</td></tr>
<tr><td>TCELL70:OUT_F1</td><td>SERDES.Q1EA2_CORXSTATVEC1</td></tr>
<tr><td>TCELL70:OUT_F2</td><td>SERDES.Q1EA2_CORXEOF</td></tr>
<tr><td>TCELL70:OUT_F3</td><td>SERDES.Q1EA2_CORXERROR</td></tr>
<tr><td>TCELL70:OUT_F4</td><td>SERDES.Q1EA2_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL70:OUT_F5</td><td>SERDES.Q1EA1_CORXSTATVEC0</td></tr>
<tr><td>TCELL70:OUT_Q0</td><td>SERDES.Q1EA1_CORXSTATVEC5</td></tr>
<tr><td>TCELL70:OUT_Q1</td><td>SERDES.Q1EA2_CORXSTATVEC0</td></tr>
<tr><td>TCELL70:OUT_Q2</td><td>SERDES.Q1EA2_CORXSTATVEC7</td></tr>
<tr><td>TCELL70:OUT_Q3</td><td>SERDES.Q1EA1_CORXSTATVEC2</td></tr>
<tr><td>TCELL70:OUT_Q4</td><td>SERDES.Q1S_TISCANO10</td></tr>
<tr><td>TCELL70:OUT_Q5</td><td>SERDES.Q1EA2_CORXWRITE</td></tr>
<tr><td>TCELL71:IMUX_A2</td><td>SERDES.Q1S_TIMBISTSDI33</td></tr>
<tr><td>TCELL71:IMUX_A3</td><td>SERDES.Q1S_TIMBISTSDI17</td></tr>
<tr><td>TCELL71:IMUX_A4</td><td>SERDES.Q1S_TIMBISTSDI32</td></tr>
<tr><td>TCELL71:IMUX_A5</td><td>SERDES.Q1S_BAUDSUPPORT4</td></tr>
<tr><td>TCELL71:IMUX_A6</td><td>SERDES.Q1S_TIMBISTSDI31</td></tr>
<tr><td>TCELL71:IMUX_A7</td><td>SERDES.Q1S_TIMBISTSDI30</td></tr>
<tr><td>TCELL71:IMUX_B2</td><td>SERDES.Q1S_TIMBISTRE</td></tr>
<tr><td>TCELL71:IMUX_B3</td><td>SERDES.Q1S_TIMBISTWE</td></tr>
<tr><td>TCELL71:IMUX_B4</td><td>SERDES.Q1S_TIMBISTSDI16</td></tr>
<tr><td>TCELL71:IMUX_B5</td><td>SERDES.Q1S_TIMBISTMODE</td></tr>
<tr><td>TCELL71:IMUX_B6</td><td>SERDES.Q1S_TIMBISTSDI35</td></tr>
<tr><td>TCELL71:IMUX_B7</td><td>SERDES.Q1S_TIMBISTSDI34</td></tr>
<tr><td>TCELL71:IMUX_C2</td><td>SERDES.Q1S_TIMBISTBANKSEL2</td></tr>
<tr><td>TCELL71:IMUX_C3</td><td>SERDES.Q1S_TIMBISTRA0</td></tr>
<tr><td>TCELL71:IMUX_C4</td><td>SERDES.Q1S_TIMBISTRA1</td></tr>
<tr><td>TCELL71:IMUX_C5</td><td>SERDES.Q1S_TIMBISTBANKSEL1</td></tr>
<tr><td>TCELL71:IMUX_C6</td><td>SERDES.Q1S_TIMBISTSDI14</td></tr>
<tr><td>TCELL71:IMUX_C7</td><td>SERDES.Q1S_TIMBISTSDI15</td></tr>
<tr><td>TCELL71:IMUX_D2</td><td>SERDES.Q1S_TIMBISTWA7</td></tr>
<tr><td>TCELL71:IMUX_D3</td><td>SERDES.Q1S_TIMBISTRA3</td></tr>
<tr><td>TCELL71:IMUX_D4</td><td>SERDES.Q1S_TIMBISTRA2</td></tr>
<tr><td>TCELL71:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI13</td></tr>
<tr><td>TCELL71:IMUX_D6</td><td>SERDES.Q1S_TIMBISTBANKSEL0</td></tr>
<tr><td>TCELL71:IMUX_D7</td><td>SERDES.Q1S_TIMBISTBANKSEL3</td></tr>
<tr><td>TCELL71:OUT_F0</td><td>SERDES.Q1EA1_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL71:OUT_F1</td><td>SERDES.Q1EA1_CORXDATA2</td></tr>
<tr><td>TCELL71:OUT_F2</td><td>SERDES.Q1EA2_CORXDATA11</td></tr>
<tr><td>TCELL71:OUT_F3</td><td>SERDES.Q1EA2_CORXSTATVEC2</td></tr>
<tr><td>TCELL71:OUT_F4</td><td>SERDES.Q1EA2_CORXDATA3</td></tr>
<tr><td>TCELL71:OUT_F5</td><td>SERDES.Q1EA1_CORXWRITE</td></tr>
<tr><td>TCELL71:OUT_F6</td><td>SERDES.Q1EA1_CORXDATA4</td></tr>
<tr><td>TCELL71:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA7</td></tr>
<tr><td>TCELL71:OUT_Q0</td><td>SERDES.Q1EA1_CORXSTATVEC7</td></tr>
<tr><td>TCELL71:OUT_Q1</td><td>SERDES.Q1EA2_CORXSTATVEC6</td></tr>
<tr><td>TCELL71:OUT_Q2</td><td>SERDES.Q1EA1_CORXSTATVEC6</td></tr>
<tr><td>TCELL71:OUT_Q3</td><td>SERDES.Q1EA2_CORXSTATVEC5</td></tr>
<tr><td>TCELL71:OUT_Q4</td><td>SERDES.Q1EA2_CORXDATA10</td></tr>
<tr><td>TCELL71:OUT_Q5</td><td>SERDES.Q1EA1_CORXDATA3</td></tr>
<tr><td>TCELL71:OUT_Q6</td><td>SERDES.Q1EA1_CORXERROR</td></tr>
<tr><td>TCELL71:OUT_Q7</td><td>SERDES.Q1EA1_CORXDATA8</td></tr>
<tr><td>TCELL72:IMUX_A2</td><td>SERDES.Q1S_TPORTTDI18</td></tr>
<tr><td>TCELL72:IMUX_A3</td><td>SERDES.Q1S_TPORTTDI3</td></tr>
<tr><td>TCELL72:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI10</td></tr>
<tr><td>TCELL72:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI12</td></tr>
<tr><td>TCELL72:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI2</td></tr>
<tr><td>TCELL72:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI4</td></tr>
<tr><td>TCELL72:IMUX_B2</td><td>SERDES.Q1S_RECOVERRSTN</td></tr>
<tr><td>TCELL72:IMUX_B3</td><td>SERDES.Q1S_RXPFORCERETRYN</td></tr>
<tr><td>TCELL72:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI19</td></tr>
<tr><td>TCELL72:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI50</td></tr>
<tr><td>TCELL72:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI20</td></tr>
<tr><td>TCELL72:IMUX_B7</td><td>SERDES.Q1S_MGTA18</td></tr>
<tr><td>TCELL72:IMUX_C2</td><td>SERDES.Q1S_TIMBISTSDI22</td></tr>
<tr><td>TCELL72:IMUX_C3</td><td>SERDES.Q1S_TIMBISTSDI23</td></tr>
<tr><td>TCELL72:IMUX_C4</td><td>SERDES.Q1S_TIMBISTSDI24</td></tr>
<tr><td>TCELL72:IMUX_C5</td><td>SERDES.Q1S_TIMBISTSDI27</td></tr>
<tr><td>TCELL72:IMUX_C6</td><td>SERDES.Q1S_TIMBISTSDI25</td></tr>
<tr><td>TCELL72:IMUX_C7</td><td>SERDES.Q1S_TIMBISTSDI26</td></tr>
<tr><td>TCELL72:IMUX_D2</td><td>SERDES.Q1S_TIMBISTSDI18</td></tr>
<tr><td>TCELL72:IMUX_D3</td><td>SERDES.Q1S_TIMBISTSDI19</td></tr>
<tr><td>TCELL72:IMUX_D4</td><td>SERDES.Q1S_TIMBISTSDI29</td></tr>
<tr><td>TCELL72:IMUX_D5</td><td>SERDES.Q1S_TIMBISTSDI20</td></tr>
<tr><td>TCELL72:IMUX_D6</td><td>SERDES.Q1S_TIMBISTSDI21</td></tr>
<tr><td>TCELL72:IMUX_D7</td><td>SERDES.Q1S_TIMBISTSDI28</td></tr>
<tr><td>TCELL72:OUT_F0</td><td>SERDES.Q1EA2_CORXDATA5</td></tr>
<tr><td>TCELL72:OUT_F1</td><td>SERDES.Q1EA2_CORXSTATVEC3</td></tr>
<tr><td>TCELL72:OUT_F2</td><td>SERDES.Q1EA1_CORXDATA1</td></tr>
<tr><td>TCELL72:OUT_F3</td><td>SERDES.Q1EA2_CORXDATA2</td></tr>
<tr><td>TCELL72:OUT_F4</td><td>SERDES.Q1S_TOMBISTDO26</td></tr>
<tr><td>TCELL72:OUT_F5</td><td>SERDES.Q1EA2_CORXDATA4</td></tr>
<tr><td>TCELL72:OUT_F6</td><td>SERDES.Q1EA2_CORXDATA1</td></tr>
<tr><td>TCELL72:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA12</td></tr>
<tr><td>TCELL72:OUT_Q0</td><td>SERDES.Q1EA1_CORXDATA6</td></tr>
<tr><td>TCELL72:OUT_Q1</td><td>SERDES.Q1EA1_CORXDATA9</td></tr>
<tr><td>TCELL72:OUT_Q2</td><td>SERDES.Q1EA1_CORXEOF</td></tr>
<tr><td>TCELL72:OUT_Q3</td><td>SERDES.Q1EA1_CORXDATA0</td></tr>
<tr><td>TCELL72:OUT_Q4</td><td>SERDES.Q1EA2_CORXDATA6</td></tr>
<tr><td>TCELL72:OUT_Q5</td><td>SERDES.Q1EA2_CORXSTATVEC4</td></tr>
<tr><td>TCELL72:OUT_Q6</td><td>SERDES.Q1EA1_CORXDATA5</td></tr>
<tr><td>TCELL72:OUT_Q7</td><td>SERDES.Q1EA2_CORXDATA0</td></tr>
<tr><td>TCELL73:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI42</td></tr>
<tr><td>TCELL73:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI36</td></tr>
<tr><td>TCELL73:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI26</td></tr>
<tr><td>TCELL73:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI58</td></tr>
<tr><td>TCELL73:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI24</td></tr>
<tr><td>TCELL73:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI59</td></tr>
<tr><td>TCELL73:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI35</td></tr>
<tr><td>TCELL73:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI27</td></tr>
<tr><td>TCELL73:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI52</td></tr>
<tr><td>TCELL73:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI28</td></tr>
<tr><td>TCELL73:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI43</td></tr>
<tr><td>TCELL73:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI49</td></tr>
<tr><td>TCELL73:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI0</td></tr>
<tr><td>TCELL73:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI11</td></tr>
<tr><td>TCELL73:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI16</td></tr>
<tr><td>TCELL73:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI48</td></tr>
<tr><td>TCELL73:OUT_F0</td><td>SERDES.Q1EA2_CORXDATA12</td></tr>
<tr><td>TCELL73:OUT_F1</td><td>SERDES.Q1EA2_CORXDATA8</td></tr>
<tr><td>TCELL73:OUT_F4</td><td>SERDES.Q1EA1_CORXDATA13</td></tr>
<tr><td>TCELL73:OUT_F5</td><td>SERDES.Q1EA2_CORXDATA15</td></tr>
<tr><td>TCELL73:OUT_F6</td><td>SERDES.Q1EA2_CORXDATA14</td></tr>
<tr><td>TCELL73:OUT_F7</td><td>SERDES.Q1EA1_CORXDATA14</td></tr>
<tr><td>TCELL73:OUT_Q0</td><td>SERDES.Q1EA2_CORXDATA7</td></tr>
<tr><td>TCELL73:OUT_Q1</td><td>SERDES.Q1EA1_CORXDATA15</td></tr>
<tr><td>TCELL73:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO35</td></tr>
<tr><td>TCELL73:OUT_Q5</td><td>SERDES.Q1EA1_CORXDATA11</td></tr>
<tr><td>TCELL73:OUT_Q6</td><td>SERDES.Q1EA2_CORXDATA9</td></tr>
<tr><td>TCELL73:OUT_Q7</td><td>SERDES.Q1EA1_CORXDATA10</td></tr>
<tr><td>TCELL74:IMUX_A2</td><td>SERDES.Q1S_TPORTTDI45</td></tr>
<tr><td>TCELL74:IMUX_A3</td><td>SERDES.Q1S_TPORTTDI21</td></tr>
<tr><td>TCELL74:IMUX_A4</td><td>SERDES.Q1S_TPORTTDI30</td></tr>
<tr><td>TCELL74:IMUX_A5</td><td>SERDES.Q1S_TPORTTDI5</td></tr>
<tr><td>TCELL74:IMUX_A6</td><td>SERDES.Q1S_TPORTTDI33</td></tr>
<tr><td>TCELL74:IMUX_A7</td><td>SERDES.Q1S_TPORTTDI23</td></tr>
<tr><td>TCELL74:IMUX_B2</td><td>SERDES.Q1S_TPORTTDI46</td></tr>
<tr><td>TCELL74:IMUX_B3</td><td>SERDES.Q1S_TPORTTDI47</td></tr>
<tr><td>TCELL74:IMUX_B4</td><td>SERDES.Q1S_TPORTTDI17</td></tr>
<tr><td>TCELL74:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI1</td></tr>
<tr><td>TCELL74:IMUX_B6</td><td>SERDES.Q1S_TPORTTDI25</td></tr>
<tr><td>TCELL74:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI62</td></tr>
<tr><td>TCELL74:IMUX_C2</td><td>SERDES.Q1S_TPORTTDI55</td></tr>
<tr><td>TCELL74:IMUX_C3</td><td>SERDES.Q1S_TPORTTDI60</td></tr>
<tr><td>TCELL74:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI29</td></tr>
<tr><td>TCELL74:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI54</td></tr>
<tr><td>TCELL74:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI61</td></tr>
<tr><td>TCELL74:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI57</td></tr>
<tr><td>TCELL74:IMUX_D2</td><td>SERDES.Q1S_TPORTTDI51</td></tr>
<tr><td>TCELL74:IMUX_D3</td><td>SERDES.Q1S_TPORTTDI40</td></tr>
<tr><td>TCELL74:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI56</td></tr>
<tr><td>TCELL74:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI8</td></tr>
<tr><td>TCELL74:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI34</td></tr>
<tr><td>TCELL74:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI44</td></tr>
<tr><td>TCELL74:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA0_KITXMACCLK</td></tr>
<tr><td>TCELL74:OUT_F0</td><td>SERDES.Q1S_TOMBISTDO29</td></tr>
<tr><td>TCELL74:OUT_F1</td><td>SERDES.Q1S_TISCANO15</td></tr>
<tr><td>TCELL74:OUT_F2</td><td>SERDES.Q1S_TISCANO19</td></tr>
<tr><td>TCELL74:OUT_F3</td><td>SERDES.Q1S_TOMBISTDO0</td></tr>
<tr><td>TCELL74:OUT_F4</td><td>SERDES.Q1S_STATUS11</td></tr>
<tr><td>TCELL74:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI16</td></tr>
<tr><td>TCELL74:OUT_F6</td><td>SERDES.Q1S_OLLMMGTDI29</td></tr>
<tr><td>TCELL74:OUT_F7</td><td>SERDES.Q1S_OLLMMGTDI21</td></tr>
<tr><td>TCELL74:OUT_Q0</td><td>SERDES.Q1EA2_CORXDATA13</td></tr>
<tr><td>TCELL74:OUT_Q1</td><td>SERDES.Q1S_TOMBISTDO27</td></tr>
<tr><td>TCELL74:OUT_Q2</td><td>SERDES.Q1S_TOMBISTDO34</td></tr>
<tr><td>TCELL74:OUT_Q3</td><td>SERDES.Q1S_TOMBISTDO28</td></tr>
<tr><td>TCELL74:OUT_Q4</td><td>SERDES.Q1S_TOMBISTDO33</td></tr>
<tr><td>TCELL74:OUT_Q5</td><td>SERDES.Q1S_TOMBISTDO32</td></tr>
<tr><td>TCELL74:OUT_Q6</td><td>SERDES.Q1S_TOMBISTDO30</td></tr>
<tr><td>TCELL74:OUT_Q7</td><td>SERDES.Q1S_TOMBISTDO31</td></tr>
<tr><td>TCELL75:IMUX_A2</td><td>SERDES.Q1S_TPORTCHARISK1</td></tr>
<tr><td>TCELL75:IMUX_A3</td><td>SERDES.Q1S_TPORTCHARISK2</td></tr>
<tr><td>TCELL75:IMUX_A4</td><td>SERDES.Q1S_MGTA15</td></tr>
<tr><td>TCELL75:IMUX_A5</td><td>SERDES.Q1S_MGTA12</td></tr>
<tr><td>TCELL75:IMUX_A6</td><td>SERDES.Q1S_MGTA10</td></tr>
<tr><td>TCELL75:IMUX_A7</td><td>SERDES.Q1S_MGTA8</td></tr>
<tr><td>TCELL75:IMUX_B2</td><td>SERDES.Q1S_TPORTTDI31</td></tr>
<tr><td>TCELL75:IMUX_B3</td><td>SERDES.Q1S_MGTA14</td></tr>
<tr><td>TCELL75:IMUX_B4</td><td>SERDES.Q1S_MGTA17</td></tr>
<tr><td>TCELL75:IMUX_B5</td><td>SERDES.Q1S_TPORTTDI53</td></tr>
<tr><td>TCELL75:IMUX_B6</td><td>SERDES.Q1S_TPORTCHARISK4</td></tr>
<tr><td>TCELL75:IMUX_B7</td><td>SERDES.Q1S_TPORTTDI15</td></tr>
<tr><td>TCELL75:IMUX_C2</td><td>SERDES.Q1S_TPORTTDI13</td></tr>
<tr><td>TCELL75:IMUX_C3</td><td>SERDES.Q1S_TPORTTDI63</td></tr>
<tr><td>TCELL75:IMUX_C4</td><td>SERDES.Q1S_TPORTTDI39</td></tr>
<tr><td>TCELL75:IMUX_C5</td><td>SERDES.Q1S_TPORTTDI22</td></tr>
<tr><td>TCELL75:IMUX_C6</td><td>SERDES.Q1S_TPORTTDI38</td></tr>
<tr><td>TCELL75:IMUX_C7</td><td>SERDES.Q1S_TPORTTDI9</td></tr>
<tr><td>TCELL75:IMUX_D2</td><td>SERDES.Q1S_TPORTTDI14</td></tr>
<tr><td>TCELL75:IMUX_D3</td><td>SERDES.Q1S_TPORTTDI6</td></tr>
<tr><td>TCELL75:IMUX_D4</td><td>SERDES.Q1S_TPORTTDI37</td></tr>
<tr><td>TCELL75:IMUX_D5</td><td>SERDES.Q1S_TPORTTDI41</td></tr>
<tr><td>TCELL75:IMUX_D6</td><td>SERDES.Q1S_TPORTTDI32</td></tr>
<tr><td>TCELL75:IMUX_D7</td><td>SERDES.Q1S_TPORTTDI7</td></tr>
<tr><td>TCELL75:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA3_KITXMACCLK</td></tr>
<tr><td>TCELL75:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA0_KIRXTXFECLK</td></tr>
<tr><td>TCELL75:OUT_F0</td><td>SERDES.Q1S_OLLMMGTDI23</td></tr>
<tr><td>TCELL75:OUT_F1</td><td>SERDES.Q1S_OLLMMGTINTN</td></tr>
<tr><td>TCELL75:OUT_F2</td><td>SERDES.Q1S_OLLMMGTDI7</td></tr>
<tr><td>TCELL75:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI15</td></tr>
<tr><td>TCELL75:OUT_F4</td><td>SERDES.Q1S_OLLMMGTDI30</td></tr>
<tr><td>TCELL75:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI25</td></tr>
<tr><td>TCELL75:OUT_F6</td><td>SERDES.Q1S_OLLMMGTDI24</td></tr>
<tr><td>TCELL75:OUT_F7</td><td>SERDES.Q1S_OLLMMGTDI20</td></tr>
<tr><td>TCELL75:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI13</td></tr>
<tr><td>TCELL75:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI5</td></tr>
<tr><td>TCELL75:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI3</td></tr>
<tr><td>TCELL75:OUT_Q3</td><td>SERDES.Q1S_OLLMMGTDI12</td></tr>
<tr><td>TCELL75:OUT_Q4</td><td>SERDES.Q1S_OLLMMGTDI0</td></tr>
<tr><td>TCELL75:OUT_Q5</td><td>SERDES.Q1S_STATUS10</td></tr>
<tr><td>TCELL75:OUT_Q6</td><td>SERDES.Q1S_OLLMMGTDI22</td></tr>
<tr><td>TCELL75:OUT_Q7</td><td>SERDES.Q1S_OLLMMGTDI6</td></tr>
<tr><td>TCELL76:IMUX_A2</td><td>SERDES.Q1S_MGTA21</td></tr>
<tr><td>TCELL76:IMUX_A3</td><td>SERDES.Q1S_MGTA3</td></tr>
<tr><td>TCELL76:IMUX_A4</td><td>SERDES.Q1S_MGTA0</td></tr>
<tr><td>TCELL76:IMUX_A5</td><td>SERDES.Q1S_MGTA2</td></tr>
<tr><td>TCELL76:IMUX_B2</td><td>SERDES.Q1S_TPORTCHARISK5</td></tr>
<tr><td>TCELL76:IMUX_B3</td><td>SERDES.Q1S_TPORTCHARISK7</td></tr>
<tr><td>TCELL76:IMUX_B4</td><td>SERDES.Q1S_MGTA1</td></tr>
<tr><td>TCELL76:IMUX_B5</td><td>SERDES.Q1S_MGTWRN3</td></tr>
<tr><td>TCELL76:IMUX_C2</td><td>SERDES.Q1S_TPORTCHARISK0</td></tr>
<tr><td>TCELL76:IMUX_C3</td><td>SERDES.Q1S_TPORTCHARISK6</td></tr>
<tr><td>TCELL76:IMUX_C4</td><td>SERDES.Q1S_MGTA9</td></tr>
<tr><td>TCELL76:IMUX_C5</td><td>SERDES.Q1S_TPORTCHARISK3</td></tr>
<tr><td>TCELL76:IMUX_D2</td><td>SERDES.Q1S_MGTA11</td></tr>
<tr><td>TCELL76:IMUX_D3</td><td>SERDES.Q1S_MGTA16</td></tr>
<tr><td>TCELL76:IMUX_D4</td><td>SERDES.Q1S_MGTA13</td></tr>
<tr><td>TCELL76:IMUX_D5</td><td>SERDES.Q1S_MGTA7</td></tr>
<tr><td>TCELL76:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA3_KIRXTXFECLK</td></tr>
<tr><td>TCELL76:IMUX_CE1</td><td>SERDES.Q1S_TISCANI2</td></tr>
<tr><td>TCELL76:IMUX_CE2</td><td>SERDES.Q1S_TISCANI0</td></tr>
<tr><td>TCELL76:OUT_F0</td><td>SERDES.Q1S_OLLMMGTDI10</td></tr>
<tr><td>TCELL76:OUT_F1</td><td>SERDES.Q1S_OLLMMGTDI27</td></tr>
<tr><td>TCELL76:OUT_F2</td><td>SERDES.Q1S_OLLMMGTDI31</td></tr>
<tr><td>TCELL76:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI4</td></tr>
<tr><td>TCELL76:OUT_F4</td><td>SERDES.Q1S_TXLANESILENCECH2</td></tr>
<tr><td>TCELL76:OUT_F5</td><td>SERDES.Q1S_STATUS17</td></tr>
<tr><td>TCELL76:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI19</td></tr>
<tr><td>TCELL76:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI18</td></tr>
<tr><td>TCELL76:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI2</td></tr>
<tr><td>TCELL76:OUT_Q3</td><td>SERDES.Q1S_OLLMMGTDI14</td></tr>
<tr><td>TCELL76:OUT_Q4</td><td>SERDES.Q1S_TXLANESILENCECH1</td></tr>
<tr><td>TCELL76:OUT_Q5</td><td>SERDES.Q1S_TXLANESILENCECH3</td></tr>
<tr><td>TCELL77:IMUX_A2</td><td>SERDES.Q1S_BAUDSUPPORT0</td></tr>
<tr><td>TCELL77:IMUX_A3</td><td>SERDES.Q1S_MGTDI7</td></tr>
<tr><td>TCELL77:IMUX_A4</td><td>SERDES.Q1S_PHYUSTB</td></tr>
<tr><td>TCELL77:IMUX_A5</td><td>SERDES.Q1S_RCVCLKSEL1</td></tr>
<tr><td>TCELL77:IMUX_A6</td><td>SERDES.Q1S_MGTDI15</td></tr>
<tr><td>TCELL77:IMUX_A7</td><td>SERDES.Q1S_MGTDI27</td></tr>
<tr><td>TCELL77:IMUX_B2</td><td>SERDES.Q1S_MGTDI24</td></tr>
<tr><td>TCELL77:IMUX_B3</td><td>SERDES.Q1S_MGTDI25</td></tr>
<tr><td>TCELL77:IMUX_B4</td><td>SERDES.Q1S_MGTDI29</td></tr>
<tr><td>TCELL77:IMUX_B5</td><td>SERDES.Q1S_MGTDI28</td></tr>
<tr><td>TCELL77:IMUX_B6</td><td>SERDES.Q1S_MGTDI31</td></tr>
<tr><td>TCELL77:IMUX_B7</td><td>SERDES.Q1S_MGTDI30</td></tr>
<tr><td>TCELL77:IMUX_C2</td><td>SERDES.Q1S_RCVCLKSEL3</td></tr>
<tr><td>TCELL77:IMUX_C3</td><td>SERDES.Q1S_PHYTINITN</td></tr>
<tr><td>TCELL77:IMUX_C4</td><td>SERDES.Q1S_MGTWRN1</td></tr>
<tr><td>TCELL77:IMUX_C5</td><td>SERDES.Q1S_MGTWRN0</td></tr>
<tr><td>TCELL77:IMUX_C6</td><td>SERDES.Q1S_MGTRDN</td></tr>
<tr><td>TCELL77:IMUX_C7</td><td>SERDES.Q1S_PHYRINITN</td></tr>
<tr><td>TCELL77:IMUX_D2</td><td>SERDES.Q1S_MGTA6</td></tr>
<tr><td>TCELL77:IMUX_D3</td><td>SERDES.Q1S_MGTA20</td></tr>
<tr><td>TCELL77:IMUX_D4</td><td>SERDES.Q1S_MGTA5</td></tr>
<tr><td>TCELL77:IMUX_D5</td><td>SERDES.Q1S_MGTA4</td></tr>
<tr><td>TCELL77:IMUX_D6</td><td>SERDES.Q1S_MGTWRN2</td></tr>
<tr><td>TCELL77:IMUX_D7</td><td>SERDES.Q1S_MGTA19</td></tr>
<tr><td>TCELL77:IMUX_LSR0</td><td>SERDES.Q1S_TISCANRSTN</td></tr>
<tr><td>TCELL77:IMUX_LSR1</td><td>SERDES.Q1S_TISCANMODE</td></tr>
<tr><td>TCELL77:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA1_KIRXTXFECLK</td></tr>
<tr><td>TCELL77:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA2_KIRXTXFECLK</td></tr>
<tr><td>TCELL77:IMUX_CE0</td><td>SERDES.Q1S_TISCANI9</td></tr>
<tr><td>TCELL77:IMUX_CE1</td><td>SERDES.Q1S_TISCANI10</td></tr>
<tr><td>TCELL77:IMUX_CE2</td><td>SERDES.Q1S_TISCANI13</td></tr>
<tr><td>TCELL77:IMUX_CE3</td><td>SERDES.Q1S_TISCANI6</td></tr>
<tr><td>TCELL77:OUT_F0</td><td>SERDES.Q1S_STATUS20</td></tr>
<tr><td>TCELL77:OUT_F1</td><td>SERDES.Q1S_TISCANO4</td></tr>
<tr><td>TCELL77:OUT_F2</td><td>SERDES.Q1S_TISCANO17</td></tr>
<tr><td>TCELL77:OUT_F3</td><td>SERDES.Q1S_OLLMMGTDI9</td></tr>
<tr><td>TCELL77:OUT_F4</td><td>SERDES.Q1S_LNKMCERXREQN</td></tr>
<tr><td>TCELL77:OUT_F5</td><td>SERDES.Q1S_OLLMMGTDI8</td></tr>
<tr><td>TCELL77:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT0</td></tr>
<tr><td>TCELL77:OUT_F7</td><td>SERDES.Q1S_PHYEMEVENTREQN</td></tr>
<tr><td>TCELL77:OUT_Q0</td><td>SERDES.Q1S_OLLMMGTDI26</td></tr>
<tr><td>TCELL77:OUT_Q1</td><td>SERDES.Q1S_OLLMMGTDI28</td></tr>
<tr><td>TCELL77:OUT_Q2</td><td>SERDES.Q1S_OLLMMGTDI1</td></tr>
<tr><td>TCELL77:OUT_Q3</td><td>SERDES.Q1S_TISCANO3</td></tr>
<tr><td>TCELL77:OUT_Q4</td><td>SERDES.Q1S_TXLANESILENCECH0</td></tr>
<tr><td>TCELL77:OUT_Q5</td><td>SERDES.Q1S_OLLMMGTDI17</td></tr>
<tr><td>TCELL77:OUT_Q6</td><td>SERDES.Q1S_OLLMMGTRDYN</td></tr>
<tr><td>TCELL77:OUT_Q7</td><td>SERDES.Q1S_OLLMMGTDI11</td></tr>
<tr><td>TCELL78:IMUX_A2</td><td>SERDES.Q1S_MGTDI14</td></tr>
<tr><td>TCELL78:IMUX_A3</td><td>SERDES.Q1S_OLLMEFPTR10</td></tr>
<tr><td>TCELL78:IMUX_A4</td><td>SERDES.Q1S_ENABLETXFLOWCONTROLN</td></tr>
<tr><td>TCELL78:IMUX_A5</td><td>SERDES.Q1S_OLLMEFPTR15</td></tr>
<tr><td>TCELL78:IMUX_A6</td><td>SERDES.Q1S_MGTDI12</td></tr>
<tr><td>TCELL78:IMUX_A7</td><td>SERDES.Q1S_MGTDI18</td></tr>
<tr><td>TCELL78:IMUX_B2</td><td>SERDES.Q1S_MGTDI22</td></tr>
<tr><td>TCELL78:IMUX_B3</td><td>SERDES.Q1S_MGTDI20</td></tr>
<tr><td>TCELL78:IMUX_B4</td><td>SERDES.Q1S_MGTDI19</td></tr>
<tr><td>TCELL78:IMUX_B5</td><td>SERDES.Q1S_MGTDI11</td></tr>
<tr><td>TCELL78:IMUX_B6</td><td>SERDES.Q1S_OLLMEFPTR7</td></tr>
<tr><td>TCELL78:IMUX_B7</td><td>SERDES.Q1S_OLLMEFPTR6</td></tr>
<tr><td>TCELL78:IMUX_C2</td><td>SERDES.Q1S_MGTDI10</td></tr>
<tr><td>TCELL78:IMUX_C3</td><td>SERDES.Q1S_MGTDI6</td></tr>
<tr><td>TCELL78:IMUX_C4</td><td>SERDES.Q1S_MGTDI4</td></tr>
<tr><td>TCELL78:IMUX_C5</td><td>SERDES.Q1S_MGTDI3</td></tr>
<tr><td>TCELL78:IMUX_C6</td><td>SERDES.Q1S_MGTDI21</td></tr>
<tr><td>TCELL78:IMUX_C7</td><td>SERDES.Q1S_MGTDI23</td></tr>
<tr><td>TCELL78:IMUX_D2</td><td>SERDES.Q1S_BAUDSUPPORT2</td></tr>
<tr><td>TCELL78:IMUX_D3</td><td>SERDES.Q1S_BAUDSUPPORT1</td></tr>
<tr><td>TCELL78:IMUX_D4</td><td>SERDES.Q1S_MGTDI26</td></tr>
<tr><td>TCELL78:IMUX_D5</td><td>SERDES.Q1S_BAUDSUPPORT3</td></tr>
<tr><td>TCELL78:IMUX_D6</td><td>SERDES.Q1S_MGTDI5</td></tr>
<tr><td>TCELL78:IMUX_D7</td><td>SERDES.Q1S_OLLMEFPTR0</td></tr>
<tr><td>TCELL78:IMUX_LSR0</td><td>SERDES.Q1EA3_KIRSTN</td></tr>
<tr><td>TCELL78:IMUX_LSR1</td><td>SERDES.Q1EA0_KIRSTN</td></tr>
<tr><td>TCELL78:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA2_KITXMACCLK</td></tr>
<tr><td>TCELL78:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA1_KITXMACCLK</td></tr>
<tr><td>TCELL78:IMUX_CE0</td><td>SERDES.Q1S_TISCANI12</td></tr>
<tr><td>TCELL78:IMUX_CE1</td><td>SERDES.Q1S_TISCANI11</td></tr>
<tr><td>TCELL78:IMUX_CE2</td><td>SERDES.Q1S_TISCANI3</td></tr>
<tr><td>TCELL78:IMUX_CE3</td><td>SERDES.Q1S_TISCANI21</td></tr>
<tr><td>TCELL78:OUT_F0</td><td>SERDES.Q1S_RESPTIMEOUT23</td></tr>
<tr><td>TCELL78:OUT_F1</td><td>SERDES.Q1S_RESPTIMEOUT22</td></tr>
<tr><td>TCELL78:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT27</td></tr>
<tr><td>TCELL78:OUT_F3</td><td>SERDES.Q1S_RESPTIMEOUT17</td></tr>
<tr><td>TCELL78:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT11</td></tr>
<tr><td>TCELL78:OUT_F5</td><td>SERDES.Q1S_RESPTIMEOUT2</td></tr>
<tr><td>TCELL78:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT21</td></tr>
<tr><td>TCELL78:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT9</td></tr>
<tr><td>TCELL78:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT28</td></tr>
<tr><td>TCELL78:OUT_Q1</td><td>SERDES.Q1S_PORTNERRORDETECT10</td></tr>
<tr><td>TCELL78:OUT_Q2</td><td>SERDES.Q1S_PORTNERRORDETECT30</td></tr>
<tr><td>TCELL78:OUT_Q3</td><td>SERDES.Q1S_PORTNERRORDETECT29</td></tr>
<tr><td>TCELL78:OUT_Q4</td><td>SERDES.Q1S_PORTNERRORDETECT26</td></tr>
<tr><td>TCELL78:OUT_Q5</td><td>SERDES.Q1S_OUTPUTUNRECOVERREVENTREQN</td></tr>
<tr><td>TCELL78:OUT_Q6</td><td>SERDES.Q1S_PORTNERRORDETECT31</td></tr>
<tr><td>TCELL78:OUT_Q7</td><td>SERDES.Q1S_RESPTIMEOUT1</td></tr>
<tr><td>TCELL79:IMUX_A2</td><td>SERDES.Q1S_MGTDI9</td></tr>
<tr><td>TCELL79:IMUX_A3</td><td>SERDES.Q1S_OUTPUTUNRECOVERREVENTACKN</td></tr>
<tr><td>TCELL79:IMUX_A4</td><td>SERDES.Q1S_LNKMCERXACKN</td></tr>
<tr><td>TCELL79:IMUX_A5</td><td>SERDES.Q1S_PHYMSTB</td></tr>
<tr><td>TCELL79:IMUX_A6</td><td>SERDES.Q1S_PHYEMEVENTACKN</td></tr>
<tr><td>TCELL79:IMUX_A7</td><td>SERDES.Q1S_LOOPBACK0</td></tr>
<tr><td>TCELL79:IMUX_B2</td><td>SERDES.Q1S_OLLMEFPTR12</td></tr>
<tr><td>TCELL79:IMUX_B3</td><td>SERDES.Q1S_MGTDI2</td></tr>
<tr><td>TCELL79:IMUX_B4</td><td>SERDES.Q1S_MGTDI13</td></tr>
<tr><td>TCELL79:IMUX_B5</td><td>SERDES.Q1S_MGTDI0</td></tr>
<tr><td>TCELL79:IMUX_B6</td><td>SERDES.Q1S_MGTDI1</td></tr>
<tr><td>TCELL79:IMUX_B7</td><td>SERDES.Q1S_MGTDI8</td></tr>
<tr><td>TCELL79:IMUX_C2</td><td>SERDES.Q1S_OLLMEFPTR4</td></tr>
<tr><td>TCELL79:IMUX_C3</td><td>SERDES.Q1S_OLLMEFPTR14</td></tr>
<tr><td>TCELL79:IMUX_C4</td><td>SERDES.Q1S_OLLMEFPTR13</td></tr>
<tr><td>TCELL79:IMUX_C5</td><td>SERDES.Q1S_OLLMEFPTR3</td></tr>
<tr><td>TCELL79:IMUX_C6</td><td>SERDES.Q1S_OLLMEFPTR9</td></tr>
<tr><td>TCELL79:IMUX_C7</td><td>SERDES.Q1S_OLLMEFPTR11</td></tr>
<tr><td>TCELL79:IMUX_D2</td><td>SERDES.Q1S_OLLMEFPTR5</td></tr>
<tr><td>TCELL79:IMUX_D3</td><td>SERDES.Q1S_OLLMEFPTR8</td></tr>
<tr><td>TCELL79:IMUX_D4</td><td>SERDES.Q1S_MGTDI17</td></tr>
<tr><td>TCELL79:IMUX_D5</td><td>SERDES.Q1S_OLLMEFPTR2</td></tr>
<tr><td>TCELL79:IMUX_D6</td><td>SERDES.Q1S_MGTDI16</td></tr>
<tr><td>TCELL79:IMUX_D7</td><td>SERDES.Q1S_OLLMEFPTR1</td></tr>
<tr><td>TCELL79:IMUX_LSR0</td><td>SERDES.Q1EA2_KIRSTN</td></tr>
<tr><td>TCELL79:IMUX_LSR1</td><td>SERDES.Q1EA1_KIRSTN</td></tr>
<tr><td>TCELL79:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA1_KIRXMACCLK</td></tr>
<tr><td>TCELL79:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA0_KIRXMACCLK</td></tr>
<tr><td>TCELL79:IMUX_CE0</td><td>SERDES.Q1S_TISCANI23</td></tr>
<tr><td>TCELL79:IMUX_CE1</td><td>SERDES.Q1S_TISCANI25</td></tr>
<tr><td>TCELL79:IMUX_CE2</td><td>SERDES.Q1S_TISCANI28</td></tr>
<tr><td>TCELL79:IMUX_CE3</td><td>SERDES.Q1S_TISCANI29</td></tr>
<tr><td>TCELL79:OUT_F0</td><td>SERDES.Q1S_RESPTIMEOUT6</td></tr>
<tr><td>TCELL79:OUT_F1</td><td>SERDES.Q1S_RESPTIMEOUT5</td></tr>
<tr><td>TCELL79:OUT_F2</td><td>SERDES.Q1S_STATUS16</td></tr>
<tr><td>TCELL79:OUT_F3</td><td>SERDES.Q1S_RESPTIMEOUT16</td></tr>
<tr><td>TCELL79:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT13</td></tr>
<tr><td>TCELL79:OUT_F5</td><td>SERDES.Q1S_RESPTIMEOUT4</td></tr>
<tr><td>TCELL79:OUT_F6</td><td>SERDES.Q1S_RESPTIMEOUT8</td></tr>
<tr><td>TCELL79:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT14</td></tr>
<tr><td>TCELL79:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT12</td></tr>
<tr><td>TCELL79:OUT_Q1</td><td>SERDES.Q1S_RESPTIMEOUT20</td></tr>
<tr><td>TCELL79:OUT_Q2</td><td>SERDES.Q1S_RESPTIMEOUT19</td></tr>
<tr><td>TCELL79:OUT_Q3</td><td>SERDES.Q1S_RESPTIMEOUT18</td></tr>
<tr><td>TCELL79:OUT_Q4</td><td>SERDES.Q1S_SYSRSTON</td></tr>
<tr><td>TCELL79:OUT_Q5</td><td>SERDES.Q1S_RESPTIMEOUT3</td></tr>
<tr><td>TCELL79:OUT_Q6</td><td>SERDES.Q1S_RESPTIMEOUT7</td></tr>
<tr><td>TCELL79:OUT_Q7</td><td>SERDES.Q1S_PORTNERRORDETECT8</td></tr>
<tr><td>TCELL80:IMUX_A2</td><td>SERDES.Q1S_WM11</td></tr>
<tr><td>TCELL80:IMUX_A3</td><td>SERDES.Q1S_WM03</td></tr>
<tr><td>TCELL80:IMUX_A4</td><td>SERDES.Q1S_WM22</td></tr>
<tr><td>TCELL80:IMUX_A5</td><td>SERDES.Q1S_WM21</td></tr>
<tr><td>TCELL80:IMUX_A6</td><td>SERDES.Q1S_GEAR</td></tr>
<tr><td>TCELL80:IMUX_A7</td><td>SERDES.Q1S_TLNKD63</td></tr>
<tr><td>TCELL80:IMUX_B2</td><td>SERDES.Q1S_WM13</td></tr>
<tr><td>TCELL80:IMUX_B3</td><td>SERDES.Q1S_WM10</td></tr>
<tr><td>TCELL80:IMUX_B4</td><td>SERDES.Q1S_WM00</td></tr>
<tr><td>TCELL80:IMUX_B5</td><td>SERDES.Q1S_WM01</td></tr>
<tr><td>TCELL80:IMUX_B6</td><td>SERDES.Q1S_WM12</td></tr>
<tr><td>TCELL80:IMUX_B7</td><td>SERDES.Q1S_WM23</td></tr>
<tr><td>TCELL80:IMUX_C2</td><td>SERDES.Q1S_TXSYNCCTRL0</td></tr>
<tr><td>TCELL80:IMUX_C3</td><td>SERDES.Q1S_RCVCLKSEL0</td></tr>
<tr><td>TCELL80:IMUX_C4</td><td>SERDES.Q1S_RCVCLKSEL2</td></tr>
<tr><td>TCELL80:IMUX_C5</td><td>SERDES.Q1S_TPORTENABLEN</td></tr>
<tr><td>TCELL80:IMUX_C6</td><td>SERDES.Q1S_WM20</td></tr>
<tr><td>TCELL80:IMUX_C7</td><td>SERDES.Q1S_WM02</td></tr>
<tr><td>TCELL80:IMUX_D2</td><td>SERDES.Q1S_RXSYNCCTRL1</td></tr>
<tr><td>TCELL80:IMUX_D3</td><td>SERDES.Q1S_LOOPBACK1</td></tr>
<tr><td>TCELL80:IMUX_D4</td><td>SERDES.Q1S_LOOPBACK2</td></tr>
<tr><td>TCELL80:IMUX_D5</td><td>SERDES.Q1S_RXSYNCCTRL0</td></tr>
<tr><td>TCELL80:IMUX_D6</td><td>SERDES.Q1S_LNKMCETXREQN</td></tr>
<tr><td>TCELL80:IMUX_D7</td><td>SERDES.Q1S_TXSYNCCTRL1</td></tr>
<tr><td>TCELL80:IMUX_LSR0</td><td>SERDES.Q1S_TISCANENA</td></tr>
<tr><td>TCELL80:IMUX_LSR1</td><td>SERDES.Q1S_PHYRSTN</td></tr>
<tr><td>TCELL80:IMUX_CLK0_DELAY</td><td>SERDES.Q1EA2_KIRXMACCLK</td></tr>
<tr><td>TCELL80:IMUX_CLK1_DELAY</td><td>SERDES.Q1EA3_KIRXMACCLK</td></tr>
<tr><td>TCELL80:IMUX_CE0</td><td>SERDES.Q1S_TISCANI27</td></tr>
<tr><td>TCELL80:IMUX_CE1</td><td>SERDES.Q1S_TISCANI26</td></tr>
<tr><td>TCELL80:IMUX_CE2</td><td>SERDES.Q1S_TISCANI24</td></tr>
<tr><td>TCELL80:IMUX_CE3</td><td>SERDES.Q1S_TISCANI22</td></tr>
<tr><td>TCELL80:OUT_F0</td><td>SERDES.Q1S_STATUS14</td></tr>
<tr><td>TCELL80:OUT_F1</td><td>SERDES.Q1S_FLOWFIFOACKON3</td></tr>
<tr><td>TCELL80:OUT_F2</td><td>SERDES.Q1S_TISCANO6</td></tr>
<tr><td>TCELL80:OUT_F3</td><td>SERDES.Q1S_BUFFDEQACKADVPTRN</td></tr>
<tr><td>TCELL80:OUT_F4</td><td>SERDES.Q1S_FLOWFIFOACKON1</td></tr>
<tr><td>TCELL80:OUT_F5</td><td>SERDES.Q1S_LNKMCETXACKN</td></tr>
<tr><td>TCELL80:OUT_F6</td><td>SERDES.Q1S_TISCANO7</td></tr>
<tr><td>TCELL80:OUT_F7</td><td>SERDES.Q1S_FLOWFIFOACKON2</td></tr>
<tr><td>TCELL80:OUT_Q0</td><td>SERDES.Q1S_RESPTIMEOUT15</td></tr>
<tr><td>TCELL80:OUT_Q1</td><td>SERDES.Q1S_LNKTOUTPUTPORTENABLE</td></tr>
<tr><td>TCELL80:OUT_Q2</td><td>SERDES.Q1S_RESPTIMEOUT9</td></tr>
<tr><td>TCELL80:OUT_Q3</td><td>SERDES.Q1S_RESPTIMEOUT14</td></tr>
<tr><td>TCELL80:OUT_Q4</td><td>SERDES.Q1S_RESPTIMEOUT10</td></tr>
<tr><td>TCELL80:OUT_Q5</td><td>SERDES.Q1S_RESPTIMEOUT13</td></tr>
<tr><td>TCELL80:OUT_Q6</td><td>SERDES.Q1S_RESPTIMEOUT11</td></tr>
<tr><td>TCELL80:OUT_Q7</td><td>SERDES.Q1S_RESPTIMEOUT12</td></tr>
<tr><td>TCELL81:IMUX_A2</td><td>SERDES.Q1S_TLNKD44</td></tr>
<tr><td>TCELL81:IMUX_A3</td><td>SERDES.Q1S_TLNKD43</td></tr>
<tr><td>TCELL81:IMUX_A4</td><td>SERDES.Q1S_TLNKD42</td></tr>
<tr><td>TCELL81:IMUX_A5</td><td>SERDES.Q1S_TLNKD41</td></tr>
<tr><td>TCELL81:IMUX_A6</td><td>SERDES.Q1S_TLNKD40</td></tr>
<tr><td>TCELL81:IMUX_A7</td><td>SERDES.Q1S_TLNKD39</td></tr>
<tr><td>TCELL81:IMUX_B2</td><td>SERDES.Q1S_TLNKD50</td></tr>
<tr><td>TCELL81:IMUX_B3</td><td>SERDES.Q1S_TLNKD49</td></tr>
<tr><td>TCELL81:IMUX_B4</td><td>SERDES.Q1S_TLNKD48</td></tr>
<tr><td>TCELL81:IMUX_B5</td><td>SERDES.Q1S_TLNKD47</td></tr>
<tr><td>TCELL81:IMUX_B6</td><td>SERDES.Q1S_TLNKD46</td></tr>
<tr><td>TCELL81:IMUX_B7</td><td>SERDES.Q1S_TLNKD45</td></tr>
<tr><td>TCELL81:IMUX_C2</td><td>SERDES.Q1S_TLNKD56</td></tr>
<tr><td>TCELL81:IMUX_C3</td><td>SERDES.Q1S_TLNKD55</td></tr>
<tr><td>TCELL81:IMUX_C4</td><td>SERDES.Q1S_TLNKD54</td></tr>
<tr><td>TCELL81:IMUX_C5</td><td>SERDES.Q1S_TLNKD53</td></tr>
<tr><td>TCELL81:IMUX_C6</td><td>SERDES.Q1S_TLNKD52</td></tr>
<tr><td>TCELL81:IMUX_C7</td><td>SERDES.Q1S_TLNKD51</td></tr>
<tr><td>TCELL81:IMUX_D2</td><td>SERDES.Q1S_TLNKD62</td></tr>
<tr><td>TCELL81:IMUX_D3</td><td>SERDES.Q1S_TLNKD61</td></tr>
<tr><td>TCELL81:IMUX_D4</td><td>SERDES.Q1S_TLNKD60</td></tr>
<tr><td>TCELL81:IMUX_D5</td><td>SERDES.Q1S_TLNKD59</td></tr>
<tr><td>TCELL81:IMUX_D6</td><td>SERDES.Q1S_TLNKD58</td></tr>
<tr><td>TCELL81:IMUX_D7</td><td>SERDES.Q1S_TLNKD57</td></tr>
<tr><td>TCELL81:IMUX_LSR0</td><td>SERDES.Q1S_SOFTRSTN</td></tr>
<tr><td>TCELL81:IMUX_LSR1</td><td>SERDES.Q1S_SYSRSTIN</td></tr>
<tr><td>TCELL81:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_PHYCLK</td></tr>
<tr><td>TCELL81:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_TISCANCLK</td></tr>
<tr><td>TCELL81:IMUX_CE0</td><td>SERDES.Q1S_TISCANI20</td></tr>
<tr><td>TCELL81:IMUX_CE1</td><td>SERDES.Q1S_TISCANI14</td></tr>
<tr><td>TCELL81:IMUX_CE2</td><td>SERDES.Q1S_TISCANI17</td></tr>
<tr><td>TCELL81:IMUX_CE3</td><td>SERDES.Q1S_TISCANI5</td></tr>
<tr><td>TCELL81:OUT_F0</td><td>SERDES.Q1S_TISCANO21</td></tr>
<tr><td>TCELL81:OUT_F1</td><td>SERDES.Q1S_TISCANO22</td></tr>
<tr><td>TCELL81:OUT_F2</td><td>SERDES.Q1S_STATUS6</td></tr>
<tr><td>TCELL81:OUT_F3</td><td>SERDES.Q1S_STATUS8</td></tr>
<tr><td>TCELL81:OUT_F4</td><td>SERDES.Q1S_STATUS3</td></tr>
<tr><td>TCELL81:OUT_F5</td><td>SERDES.Q1S_STATUS12</td></tr>
<tr><td>TCELL81:OUT_F6</td><td>SERDES.Q1S_TISCANO23</td></tr>
<tr><td>TCELL81:OUT_F7</td><td>SERDES.Q1S_TXFLOWCTRLSTATE0</td></tr>
<tr><td>TCELL81:OUT_Q0</td><td>SERDES.Q1S_TXENQUEUEFLOWN2</td></tr>
<tr><td>TCELL81:OUT_Q1</td><td>SERDES.Q1S_TXENQUEUEFLOWN3</td></tr>
<tr><td>TCELL81:OUT_Q2</td><td>SERDES.Q1S_TISCANO8</td></tr>
<tr><td>TCELL81:OUT_Q3</td><td>SERDES.Q1S_FLOWFIFOACKON0</td></tr>
<tr><td>TCELL81:OUT_Q4</td><td>SERDES.Q1S_TXENQUEUEFLOWN1</td></tr>
<tr><td>TCELL81:OUT_Q5</td><td>SERDES.Q1S_MGTCLKRSTN</td></tr>
<tr><td>TCELL81:OUT_Q6</td><td>SERDES.Q1S_TXENQUEUEFLOWN0</td></tr>
<tr><td>TCELL81:OUT_Q7</td><td>SERDES.Q1S_TISCANO20</td></tr>
<tr><td>TCELL82:IMUX_A2</td><td>SERDES.Q1S_TLNKD17</td></tr>
<tr><td>TCELL82:IMUX_A3</td><td>SERDES.Q1S_TLNKD6</td></tr>
<tr><td>TCELL82:IMUX_A4</td><td>SERDES.Q1S_TLNKD32</td></tr>
<tr><td>TCELL82:IMUX_A5</td><td>SERDES.Q1S_TLNKD30</td></tr>
<tr><td>TCELL82:IMUX_A6</td><td>SERDES.Q1S_TLNKD21</td></tr>
<tr><td>TCELL82:IMUX_A7</td><td>SERDES.Q1S_RLNKDSTRDYN</td></tr>
<tr><td>TCELL82:IMUX_B2</td><td>SERDES.Q1S_TLNKD19</td></tr>
<tr><td>TCELL82:IMUX_B3</td><td>SERDES.Q1S_TLNKD31</td></tr>
<tr><td>TCELL82:IMUX_B4</td><td>SERDES.Q1S_TLNKD34</td></tr>
<tr><td>TCELL82:IMUX_B5</td><td>SERDES.Q1S_TLNKD26</td></tr>
<tr><td>TCELL82:IMUX_B6</td><td>SERDES.Q1S_TLNKD33</td></tr>
<tr><td>TCELL82:IMUX_B7</td><td>SERDES.Q1S_TLNKD29</td></tr>
<tr><td>TCELL82:IMUX_C2</td><td>SERDES.Q1S_TLNKD24</td></tr>
<tr><td>TCELL82:IMUX_C3</td><td>SERDES.Q1S_TLNKD23</td></tr>
<tr><td>TCELL82:IMUX_C4</td><td>SERDES.Q1S_TLNKD28</td></tr>
<tr><td>TCELL82:IMUX_C5</td><td>SERDES.Q1S_TLNKD22</td></tr>
<tr><td>TCELL82:IMUX_C6</td><td>SERDES.Q1S_TLNKD14</td></tr>
<tr><td>TCELL82:IMUX_C7</td><td>SERDES.Q1S_TLNKREM2</td></tr>
<tr><td>TCELL82:IMUX_D2</td><td>SERDES.Q1S_TLNKD38</td></tr>
<tr><td>TCELL82:IMUX_D3</td><td>SERDES.Q1S_TLNKD37</td></tr>
<tr><td>TCELL82:IMUX_D4</td><td>SERDES.Q1S_TLNKD36</td></tr>
<tr><td>TCELL82:IMUX_D5</td><td>SERDES.Q1S_TLNKD35</td></tr>
<tr><td>TCELL82:IMUX_D6</td><td>SERDES.Q1S_TLNKD27</td></tr>
<tr><td>TCELL82:IMUX_D7</td><td>SERDES.Q1S_TLNKD25</td></tr>
<tr><td>TCELL82:IMUX_LSR0</td><td>SERDES.Q1S_MGTRSTN</td></tr>
<tr><td>TCELL82:IMUX_LSR1</td><td>SERDES.Q1S_RIORSTN</td></tr>
<tr><td>TCELL82:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_RIOCLK</td></tr>
<tr><td>TCELL82:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_MGTCLK</td></tr>
<tr><td>TCELL82:IMUX_CE0</td><td>SERDES.Q1S_TISCANI4</td></tr>
<tr><td>TCELL82:IMUX_CE1</td><td>SERDES.Q1S_TISCANI8</td></tr>
<tr><td>TCELL82:IMUX_CE2</td><td>SERDES.Q1S_TISCANI18</td></tr>
<tr><td>TCELL82:IMUX_CE3</td><td>SERDES.Q1S_TISCANI7</td></tr>
<tr><td>TCELL82:OUT_F0</td><td>SERDES.Q1S_STATUS5</td></tr>
<tr><td>TCELL82:OUT_F1</td><td>SERDES.Q1S_STATUS0</td></tr>
<tr><td>TCELL82:OUT_F2</td><td>SERDES.Q1S_STATUS7</td></tr>
<tr><td>TCELL82:OUT_F3</td><td>SERDES.Q1S_STATUS19</td></tr>
<tr><td>TCELL82:OUT_F4</td><td>SERDES.Q1S_TXFLOWCTRLSTATE3</td></tr>
<tr><td>TCELL82:OUT_F5</td><td>SERDES.Q1S_TISCANO27</td></tr>
<tr><td>TCELL82:OUT_F6</td><td>SERDES.Q1S_RXINITN</td></tr>
<tr><td>TCELL82:OUT_F7</td><td>SERDES.Q1S_TXINITN</td></tr>
<tr><td>TCELL82:OUT_Q0</td><td>SERDES.Q1S_STATUS1</td></tr>
<tr><td>TCELL82:OUT_Q1</td><td>SERDES.Q1S_TXFLOWCTRLSTATE1</td></tr>
<tr><td>TCELL82:OUT_Q2</td><td>SERDES.Q1S_STATUS4</td></tr>
<tr><td>TCELL82:OUT_Q3</td><td>SERDES.Q1S_TISCANO24</td></tr>
<tr><td>TCELL82:OUT_Q4</td><td>SERDES.Q1S_STATUS2</td></tr>
<tr><td>TCELL82:OUT_Q5</td><td>SERDES.Q1S_TISCANO25</td></tr>
<tr><td>TCELL82:OUT_Q6</td><td>SERDES.Q1S_TISCANO26</td></tr>
<tr><td>TCELL82:OUT_Q7</td><td>SERDES.Q1S_STATUS18</td></tr>
<tr><td>TCELL83:IMUX_A2</td><td>SERDES.Q1S_TLNKREM1</td></tr>
<tr><td>TCELL83:IMUX_A3</td><td>SERDES.Q1S_TLNKREM0</td></tr>
<tr><td>TCELL83:IMUX_A4</td><td>SERDES.Q1S_TLNKD0</td></tr>
<tr><td>TCELL83:IMUX_A5</td><td>SERDES.Q1S_TLNKD3</td></tr>
<tr><td>TCELL83:IMUX_A6</td><td>SERDES.Q1S_TLNKD4</td></tr>
<tr><td>TCELL83:IMUX_A7</td><td>SERDES.Q1S_TLNKD11</td></tr>
<tr><td>TCELL83:IMUX_B2</td><td>SERDES.Q1S_TLNKD10</td></tr>
<tr><td>TCELL83:IMUX_B3</td><td>SERDES.Q1S_TLNKD9</td></tr>
<tr><td>TCELL83:IMUX_B4</td><td>SERDES.Q1S_TLNKD8</td></tr>
<tr><td>TCELL83:IMUX_B5</td><td>SERDES.Q1S_TLNKD7</td></tr>
<tr><td>TCELL83:IMUX_B6</td><td>SERDES.Q1S_TLNKSRCRDYN</td></tr>
<tr><td>TCELL83:IMUX_B7</td><td>SERDES.Q1S_TLNKD2</td></tr>
<tr><td>TCELL83:IMUX_C2</td><td>SERDES.Q1S_TLNKD20</td></tr>
<tr><td>TCELL83:IMUX_C3</td><td>SERDES.Q1S_TLNKD18</td></tr>
<tr><td>TCELL83:IMUX_C4</td><td>SERDES.Q1S_TLNKSRCDSCN</td></tr>
<tr><td>TCELL83:IMUX_C5</td><td>SERDES.Q1S_TLNKD12</td></tr>
<tr><td>TCELL83:IMUX_C6</td><td>SERDES.Q1S_TLNKD16</td></tr>
<tr><td>TCELL83:IMUX_C7</td><td>SERDES.Q1S_TLNKD1</td></tr>
<tr><td>TCELL83:IMUX_D2</td><td>SERDES.Q1S_TLNKD15</td></tr>
<tr><td>TCELL83:IMUX_D3</td><td>SERDES.Q1S_TLNKD13</td></tr>
<tr><td>TCELL83:IMUX_D4</td><td>SERDES.Q1S_TLNKD5</td></tr>
<tr><td>TCELL83:IMUX_D5</td><td>SERDES.Q1S_TLNKEOFN</td></tr>
<tr><td>TCELL83:IMUX_D6</td><td>SERDES.Q1S_RLNKDSTDSCN</td></tr>
<tr><td>TCELL83:IMUX_D7</td><td>SERDES.Q1S_TLNKSOFN</td></tr>
<tr><td>TCELL83:IMUX_LSR0</td><td>SERDES.Q1S_LNKDIV2RSTN</td></tr>
<tr><td>TCELL83:IMUX_LSR1</td><td>SERDES.Q1S_LNKRSTN</td></tr>
<tr><td>TCELL83:IMUX_CLK0_DELAY</td><td>SERDES.Q1S_LNKCLKDIV2</td></tr>
<tr><td>TCELL83:IMUX_CLK1_DELAY</td><td>SERDES.Q1S_LNKCLK</td></tr>
<tr><td>TCELL83:IMUX_CE0</td><td>SERDES.Q1S_TISCANI19</td></tr>
<tr><td>TCELL83:IMUX_CE1</td><td>SERDES.Q1S_TISCANI16</td></tr>
<tr><td>TCELL83:IMUX_CE2</td><td>SERDES.Q1S_TISCANI1</td></tr>
<tr><td>TCELL83:IMUX_CE3</td><td>SERDES.Q1S_TISCANI15</td></tr>
<tr><td>TCELL83:OUT_F0</td><td>SERDES.Q1S_STATUS21</td></tr>
<tr><td>TCELL83:OUT_F1</td><td>SERDES.Q1S_PORTNERRORDETECT23</td></tr>
<tr><td>TCELL83:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT24</td></tr>
<tr><td>TCELL83:OUT_F3</td><td>SERDES.Q1S_PORTNERRORDETECT25</td></tr>
<tr><td>TCELL83:OUT_F4</td><td>SERDES.Q1S_PORTNERRORDETECT20</td></tr>
<tr><td>TCELL83:OUT_F5</td><td>SERDES.Q1S_PORTNERRORDETECT21</td></tr>
<tr><td>TCELL83:OUT_F6</td><td>SERDES.Q1S_PORTNERRORDETECT18</td></tr>
<tr><td>TCELL83:OUT_F7</td><td>SERDES.Q1S_PORTNERRORDETECT19</td></tr>
<tr><td>TCELL83:OUT_Q0</td><td>SERDES.Q1S_TXFLOWCTRLSTATE2</td></tr>
<tr><td>TCELL83:OUT_Q1</td><td>SERDES.Q1S_TISCANO28</td></tr>
<tr><td>TCELL83:OUT_Q2</td><td>SERDES.Q1S_MASTERENABLE</td></tr>
<tr><td>TCELL83:OUT_Q3</td><td>SERDES.Q1S_TISCANO18</td></tr>
<tr><td>TCELL83:OUT_Q4</td><td>SERDES.Q1S_STATUS13</td></tr>
<tr><td>TCELL83:OUT_Q5</td><td>SERDES.Q1S_TXFLOWCTRLSTATE4</td></tr>
<tr><td>TCELL83:OUT_Q6</td><td>SERDES.Q1S_TISCANO29</td></tr>
<tr><td>TCELL83:OUT_Q7</td><td>SERDES.Q1S_PORTDISABLE</td></tr>
<tr><td>TCELL86:OUT_F0</td><td>SERDES.Q1S_PORTNERRORDETECT3</td></tr>
<tr><td>TCELL86:OUT_F1</td><td>SERDES.Q1S_PORTNERRORDETECT2</td></tr>
<tr><td>TCELL86:OUT_F2</td><td>SERDES.Q1S_PORTNERRORDETECT1</td></tr>
<tr><td>TCELL86:OUT_F3</td><td>SERDES.Q1S_PORTNERRORDETECT0</td></tr>
<tr><td>TCELL86:OUT_F4</td><td>SERDES.Q1S_DECRBUFCNTVECTOR9</td></tr>
<tr><td>TCELL86:OUT_F5</td><td>SERDES.Q1S_DECRBUFCNTVECTOR8</td></tr>
<tr><td>TCELL86:OUT_F6</td><td>SERDES.Q1S_DECRBUFCNTVECTOR7</td></tr>
<tr><td>TCELL86:OUT_F7</td><td>SERDES.Q1S_DECRBUFCNTVECTOR5</td></tr>
<tr><td>TCELL86:OUT_Q0</td><td>SERDES.Q1S_PORTNERRORDETECT17</td></tr>
<tr><td>TCELL86:OUT_Q1</td><td>SERDES.Q1S_PORTNERRORDETECT15</td></tr>
<tr><td>TCELL86:OUT_Q2</td><td>SERDES.Q1S_PORTNERRORDETECT7</td></tr>
<tr><td>TCELL86:OUT_Q3</td><td>SERDES.Q1S_PORTNERRORDETECT5</td></tr>
<tr><td>TCELL86:OUT_Q4</td><td>SERDES.Q1S_PORTNERRORDETECT16</td></tr>
<tr><td>TCELL86:OUT_Q5</td><td>SERDES.Q1S_PORTNERRORDETECT22</td></tr>
<tr><td>TCELL86:OUT_Q6</td><td>SERDES.Q1S_PORTNERRORDETECT4</td></tr>
<tr><td>TCELL86:OUT_Q7</td><td>SERDES.Q1S_PORTNERRORDETECT6</td></tr>
<tr><td>TCELL87:OUT_F0</td><td>SERDES.Q1S_RLNKBEATS4</td></tr>
<tr><td>TCELL87:OUT_F1</td><td>SERDES.Q1S_RLNKBEATS3</td></tr>
<tr><td>TCELL87:OUT_F2</td><td>SERDES.Q1S_RLNKBEATS2</td></tr>
<tr><td>TCELL87:OUT_F3</td><td>SERDES.Q1S_RLNKBEATS1</td></tr>
<tr><td>TCELL87:OUT_F4</td><td>SERDES.Q1S_RLNKBEATS0</td></tr>
<tr><td>TCELL87:OUT_F5</td><td>SERDES.Q1S_RLNKD63</td></tr>
<tr><td>TCELL87:OUT_F6</td><td>SERDES.Q1S_RLNKD62</td></tr>
<tr><td>TCELL87:OUT_F7</td><td>SERDES.Q1S_RLNKD61</td></tr>
<tr><td>TCELL87:OUT_Q0</td><td>SERDES.Q1S_DECRBUFCNTVECTOR4</td></tr>
<tr><td>TCELL87:OUT_Q1</td><td>SERDES.Q1S_DECRBUFCNTVECTOR3</td></tr>
<tr><td>TCELL87:OUT_Q2</td><td>SERDES.Q1S_DECRBUFCNTVECTOR2</td></tr>
<tr><td>TCELL87:OUT_Q3</td><td>SERDES.Q1S_DECRBUFCNTVECTOR1</td></tr>
<tr><td>TCELL87:OUT_Q4</td><td>SERDES.Q1S_DECRBUFCNTVECTOR0</td></tr>
<tr><td>TCELL87:OUT_Q5</td><td>SERDES.Q1S_RLNKBEATS7</td></tr>
<tr><td>TCELL87:OUT_Q6</td><td>SERDES.Q1S_RLNKBEATS6</td></tr>
<tr><td>TCELL87:OUT_Q7</td><td>SERDES.Q1S_RLNKBEATS5</td></tr>
<tr><td>TCELL88:OUT_F0</td><td>SERDES.Q1S_RLNKD53</td></tr>
<tr><td>TCELL88:OUT_F1</td><td>SERDES.Q1S_RLNKD52</td></tr>
<tr><td>TCELL88:OUT_F2</td><td>SERDES.Q1S_RLNKD51</td></tr>
<tr><td>TCELL88:OUT_F3</td><td>SERDES.Q1S_RLNKD50</td></tr>
<tr><td>TCELL88:OUT_F4</td><td>SERDES.Q1S_RLNKD49</td></tr>
<tr><td>TCELL88:OUT_F5</td><td>SERDES.Q1S_RLNKD48</td></tr>
<tr><td>TCELL88:OUT_F6</td><td>SERDES.Q1S_RLNKD47</td></tr>
<tr><td>TCELL88:OUT_F7</td><td>SERDES.Q1S_RLNKD46</td></tr>
<tr><td>TCELL88:OUT_Q0</td><td>SERDES.Q1S_RLNKD60</td></tr>
<tr><td>TCELL88:OUT_Q1</td><td>SERDES.Q1S_RLNKD59</td></tr>
<tr><td>TCELL88:OUT_Q2</td><td>SERDES.Q1S_RLNKD58</td></tr>
<tr><td>TCELL88:OUT_Q3</td><td>SERDES.Q1S_RLNKD57</td></tr>
<tr><td>TCELL88:OUT_Q4</td><td>SERDES.Q1S_RLNKD56</td></tr>
<tr><td>TCELL88:OUT_Q5</td><td>SERDES.Q1S_RLNKD55</td></tr>
<tr><td>TCELL88:OUT_Q6</td><td>SERDES.Q1S_TISCANO16</td></tr>
<tr><td>TCELL88:OUT_Q7</td><td>SERDES.Q1S_RLNKD54</td></tr>
<tr><td>TCELL89:OUT_F0</td><td>SERDES.Q1S_RLNKD37</td></tr>
<tr><td>TCELL89:OUT_F1</td><td>SERDES.Q1S_RLNKD36</td></tr>
<tr><td>TCELL89:OUT_F2</td><td>SERDES.Q1S_RLNKD35</td></tr>
<tr><td>TCELL89:OUT_F3</td><td>SERDES.Q1S_RLNKD34</td></tr>
<tr><td>TCELL89:OUT_F4</td><td>SERDES.Q1S_RLNKD33</td></tr>
<tr><td>TCELL89:OUT_F5</td><td>SERDES.Q1S_RLNKD32</td></tr>
<tr><td>TCELL89:OUT_F6</td><td>SERDES.Q1S_RLNKD31</td></tr>
<tr><td>TCELL89:OUT_F7</td><td>SERDES.Q1S_LNKCLKDIV2RSTN</td></tr>
<tr><td>TCELL89:OUT_Q0</td><td>SERDES.Q1S_RLNKD45</td></tr>
<tr><td>TCELL89:OUT_Q1</td><td>SERDES.Q1S_RLNKD44</td></tr>
<tr><td>TCELL89:OUT_Q2</td><td>SERDES.Q1S_RLNKD43</td></tr>
<tr><td>TCELL89:OUT_Q3</td><td>SERDES.Q1S_RLNKD42</td></tr>
<tr><td>TCELL89:OUT_Q4</td><td>SERDES.Q1S_RLNKD41</td></tr>
<tr><td>TCELL89:OUT_Q5</td><td>SERDES.Q1S_RLNKD40</td></tr>
<tr><td>TCELL89:OUT_Q6</td><td>SERDES.Q1S_RLNKD39</td></tr>
<tr><td>TCELL89:OUT_Q7</td><td>SERDES.Q1S_RLNKD38</td></tr>
<tr><td>TCELL90:OUT_F0</td><td>SERDES.Q1S_RLNKD23</td></tr>
<tr><td>TCELL90:OUT_F1</td><td>SERDES.Q1S_RLNKD22</td></tr>
<tr><td>TCELL90:OUT_F2</td><td>SERDES.Q1S_RLNKD21</td></tr>
<tr><td>TCELL90:OUT_F3</td><td>SERDES.Q1S_RLNKD20</td></tr>
<tr><td>TCELL90:OUT_F4</td><td>SERDES.Q1S_RLNKD19</td></tr>
<tr><td>TCELL90:OUT_F5</td><td>SERDES.Q1S_RLNKD18</td></tr>
<tr><td>TCELL90:OUT_F6</td><td>SERDES.Q1S_RLNKD17</td></tr>
<tr><td>TCELL90:OUT_F7</td><td>SERDES.Q1S_RLNKD16</td></tr>
<tr><td>TCELL90:OUT_Q0</td><td>SERDES.Q1S_STATUS9</td></tr>
<tr><td>TCELL90:OUT_Q1</td><td>SERDES.Q1S_RLNKD30</td></tr>
<tr><td>TCELL90:OUT_Q2</td><td>SERDES.Q1S_RLNKD29</td></tr>
<tr><td>TCELL90:OUT_Q3</td><td>SERDES.Q1S_RLNKD28</td></tr>
<tr><td>TCELL90:OUT_Q4</td><td>SERDES.Q1S_RLNKD27</td></tr>
<tr><td>TCELL90:OUT_Q5</td><td>SERDES.Q1S_RLNKD26</td></tr>
<tr><td>TCELL90:OUT_Q6</td><td>SERDES.Q1S_RLNKD25</td></tr>
<tr><td>TCELL90:OUT_Q7</td><td>SERDES.Q1S_RLNKD24</td></tr>
<tr><td>TCELL91:OUT_F2</td><td>SERDES.Q1S_RLNKD10</td></tr>
<tr><td>TCELL91:OUT_F3</td><td>SERDES.Q1S_RLNKD9</td></tr>
<tr><td>TCELL91:OUT_F4</td><td>SERDES.Q1S_RLNKD8</td></tr>
<tr><td>TCELL91:OUT_F5</td><td>SERDES.Q1S_RLNKD7</td></tr>
<tr><td>TCELL91:OUT_F6</td><td>SERDES.Q1S_RLNKD6</td></tr>
<tr><td>TCELL91:OUT_F7</td><td>SERDES.Q1S_RLNKD5</td></tr>
<tr><td>TCELL91:OUT_Q2</td><td>SERDES.Q1S_RLNKD15</td></tr>
<tr><td>TCELL91:OUT_Q3</td><td>SERDES.Q1S_LNKCLKRSTN</td></tr>
<tr><td>TCELL91:OUT_Q4</td><td>SERDES.Q1S_RLNKD14</td></tr>
<tr><td>TCELL91:OUT_Q5</td><td>SERDES.Q1S_RLNKD13</td></tr>
<tr><td>TCELL91:OUT_Q6</td><td>SERDES.Q1S_RLNKD12</td></tr>
<tr><td>TCELL91:OUT_Q7</td><td>SERDES.Q1S_RLNKD11</td></tr>
<tr><td>TCELL92:OUT_F0</td><td>SERDES.Q1S_STATUS15</td></tr>
<tr><td>TCELL92:OUT_F1</td><td>SERDES.Q1S_TISCANO1</td></tr>
<tr><td>TCELL92:OUT_F2</td><td>SERDES.Q1S_TLNKDSTRDYN</td></tr>
<tr><td>TCELL92:OUT_F3</td><td>SERDES.Q1S_RLNKEOFN</td></tr>
<tr><td>TCELL92:OUT_F4</td><td>SERDES.Q1S_RLNKSOFN</td></tr>
<tr><td>TCELL92:OUT_F5</td><td>SERDES.Q1S_RLNKSRCRDYN</td></tr>
<tr><td>TCELL92:OUT_F6</td><td>SERDES.Q1S_TISCANO2</td></tr>
<tr><td>TCELL92:OUT_F7</td><td>SERDES.Q1S_DECRBUFCNTVECTOR6</td></tr>
<tr><td>TCELL92:OUT_Q0</td><td>SERDES.Q1S_RLNKD4</td></tr>
<tr><td>TCELL92:OUT_Q1</td><td>SERDES.Q1S_RLNKD3</td></tr>
<tr><td>TCELL92:OUT_Q2</td><td>SERDES.Q1S_RLNKD2</td></tr>
<tr><td>TCELL92:OUT_Q3</td><td>SERDES.Q1S_RLNKD1</td></tr>
<tr><td>TCELL92:OUT_Q4</td><td>SERDES.Q1S_RLNKD0</td></tr>
<tr><td>TCELL92:OUT_Q5</td><td>SERDES.Q1S_RLNKREM2</td></tr>
<tr><td>TCELL92:OUT_Q6</td><td>SERDES.Q1S_RLNKREM1</td></tr>
<tr><td>TCELL92:OUT_Q7</td><td>SERDES.Q1S_RLNKREM0</td></tr>
<tr><td>TCELL93:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FITXTESTCLK</td></tr>
<tr><td>TCELL93:OUT_F0</td><td>SERDES.Q1CH0_FDRX8</td></tr>
<tr><td>TCELL93:OUT_F1</td><td>SERDES.Q1CH0_FDRX9</td></tr>
<tr><td>TCELL93:OUT_F2</td><td>SERDES.Q1CH0_FDRX10</td></tr>
<tr><td>TCELL93:OUT_F3</td><td>SERDES.Q1CH0_FDRX11</td></tr>
<tr><td>TCELL93:OUT_F4</td><td>SERDES.Q1CH0_FDRX12</td></tr>
<tr><td>TCELL93:OUT_F5</td><td>SERDES.Q1CH0_FDRX13</td></tr>
<tr><td>TCELL93:OUT_F6</td><td>SERDES.Q1CH0_FDRX14</td></tr>
<tr><td>TCELL93:OUT_F7</td><td>SERDES.Q1CH0_FDRX15</td></tr>
<tr><td>TCELL93:OUT_Q0</td><td>SERDES.Q1CH0_FDRX0</td></tr>
<tr><td>TCELL93:OUT_Q1</td><td>SERDES.Q1CH0_FDRX1</td></tr>
<tr><td>TCELL93:OUT_Q2</td><td>SERDES.Q1CH0_FDRX2</td></tr>
<tr><td>TCELL93:OUT_Q3</td><td>SERDES.Q1CH0_FDRX3</td></tr>
<tr><td>TCELL93:OUT_Q4</td><td>SERDES.Q1CH0_FDRX4</td></tr>
<tr><td>TCELL93:OUT_Q5</td><td>SERDES.Q1CH0_FDRX5</td></tr>
<tr><td>TCELL93:OUT_Q6</td><td>SERDES.Q1CH0_FDRX6</td></tr>
<tr><td>TCELL93:OUT_Q7</td><td>SERDES.Q1CH0_FDRX7</td></tr>
<tr><td>TCELL94:IMUX_A2</td><td>SERDES.Q1CH1_FCPLLLOL</td></tr>
<tr><td>TCELL94:IMUX_A3</td><td>SERDES.Q1CH0_FCPLLLOL</td></tr>
<tr><td>TCELL94:IMUX_A4</td><td>SERDES.Q1CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL94:IMUX_A5</td><td>SERDES.Q1CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL94:IMUX_A6</td><td>SERDES.Q1CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL94:IMUX_A7</td><td>SERDES.Q1CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL94:IMUX_B2</td><td>SERDES.Q1CH3_FDLDRTX</td></tr>
<tr><td>TCELL94:IMUX_B3</td><td>SERDES.Q1CH2_FDLDRTX</td></tr>
<tr><td>TCELL94:IMUX_B4</td><td>SERDES.Q1CH1_FDLDRTX</td></tr>
<tr><td>TCELL94:IMUX_B5</td><td>SERDES.Q1CH0_FDLDRTX</td></tr>
<tr><td>TCELL94:IMUX_B6</td><td>SERDES.Q1CH3_FCPLLLOL</td></tr>
<tr><td>TCELL94:IMUX_B7</td><td>SERDES.Q1CH2_FCPLLLOL</td></tr>
<tr><td>TCELL94:IMUX_C2</td><td>SERDES.Q1CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL94:IMUX_C3</td><td>SERDES.Q1CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL94:IMUX_C4</td><td>SERDES.Q1CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL94:IMUX_C5</td><td>SERDES.Q1CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL94:IMUX_C6</td><td>SERDES.Q1CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL94:IMUX_C7</td><td>SERDES.Q1CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL94:IMUX_D2</td><td>SERDES.Q1CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL94:IMUX_D3</td><td>SERDES.Q1CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL94:IMUX_D4</td><td>SERDES.Q1CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL94:IMUX_D5</td><td>SERDES.Q1CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL94:IMUX_D6</td><td>SERDES.Q1CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL94:IMUX_D7</td><td>SERDES.Q1CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL94:IMUX_LSR0</td><td>SERDES.Q1CH1_FCTRST</td></tr>
<tr><td>TCELL94:IMUX_LSR1</td><td>SERDES.Q1CH0_FCTRST</td></tr>
<tr><td>TCELL94:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FISYNCCLK</td></tr>
<tr><td>TCELL94:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIRXTESTCLK</td></tr>
<tr><td>TCELL94:OUT_F0</td><td>SERDES.Q1CH0_FDRX24</td></tr>
<tr><td>TCELL94:OUT_F1</td><td>SERDES.Q1CH0_FDRX25</td></tr>
<tr><td>TCELL94:OUT_F2</td><td>SERDES.Q1CH0_FDRX26</td></tr>
<tr><td>TCELL94:OUT_F3</td><td>SERDES.Q1CH0_FDRX27</td></tr>
<tr><td>TCELL94:OUT_F4</td><td>SERDES.Q1CH0_FDRX28</td></tr>
<tr><td>TCELL94:OUT_F5</td><td>SERDES.Q1CH0_FDRX29</td></tr>
<tr><td>TCELL94:OUT_F6</td><td>SERDES.Q1CH0_FDRX30</td></tr>
<tr><td>TCELL94:OUT_F7</td><td>SERDES.Q1CH0_FDRX31</td></tr>
<tr><td>TCELL94:OUT_Q0</td><td>SERDES.Q1CH0_FDRX16</td></tr>
<tr><td>TCELL94:OUT_Q1</td><td>SERDES.Q1CH0_FDRX17</td></tr>
<tr><td>TCELL94:OUT_Q2</td><td>SERDES.Q1CH0_FDRX18</td></tr>
<tr><td>TCELL94:OUT_Q3</td><td>SERDES.Q1CH0_FDRX19</td></tr>
<tr><td>TCELL94:OUT_Q4</td><td>SERDES.Q1CH0_FDRX20</td></tr>
<tr><td>TCELL94:OUT_Q5</td><td>SERDES.Q1CH0_FDRX21</td></tr>
<tr><td>TCELL94:OUT_Q6</td><td>SERDES.Q1CH0_FDRX22</td></tr>
<tr><td>TCELL94:OUT_Q7</td><td>SERDES.Q1CH0_FDRX23</td></tr>
<tr><td>TCELL95:IMUX_A2</td><td>SERDES.Q1CH0_FDTX2</td></tr>
<tr><td>TCELL95:IMUX_A3</td><td>SERDES.Q1CH0_FDTX3</td></tr>
<tr><td>TCELL95:IMUX_A4</td><td>SERDES.Q1CH0_FDTX4</td></tr>
<tr><td>TCELL95:IMUX_A5</td><td>SERDES.Q1CH0_FDTX5</td></tr>
<tr><td>TCELL95:IMUX_A6</td><td>SERDES.Q1CH0_FDTX6</td></tr>
<tr><td>TCELL95:IMUX_A7</td><td>SERDES.Q1CH0_FDTX7</td></tr>
<tr><td>TCELL95:IMUX_B2</td><td>SERDES.Q1CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL95:IMUX_B3</td><td>SERDES.Q1CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL95:IMUX_B4</td><td>SERDES.Q1CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL95:IMUX_B5</td><td>SERDES.Q1CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL95:IMUX_B6</td><td>SERDES.Q1CH0_FDTX0</td></tr>
<tr><td>TCELL95:IMUX_B7</td><td>SERDES.Q1CH0_FDTX1</td></tr>
<tr><td>TCELL95:IMUX_C2</td><td>SERDES.Q1CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL95:IMUX_C3</td><td>SERDES.Q1CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL95:IMUX_C4</td><td>SERDES.Q1CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL95:IMUX_C5</td><td>SERDES.Q1CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL95:IMUX_C6</td><td>SERDES.Q1CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL95:IMUX_C7</td><td>SERDES.Q1CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL95:IMUX_D2</td><td>SERDES.Q1CH3_FCLSMEN</td></tr>
<tr><td>TCELL95:IMUX_D3</td><td>SERDES.Q1CH2_FCLSMEN</td></tr>
<tr><td>TCELL95:IMUX_D4</td><td>SERDES.Q1CH1_FCLSMEN</td></tr>
<tr><td>TCELL95:IMUX_D5</td><td>SERDES.Q1CH0_FCLSMEN</td></tr>
<tr><td>TCELL95:IMUX_D6</td><td>SERDES.Q1CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL95:IMUX_D7</td><td>SERDES.Q1CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL95:IMUX_LSR0</td><td>SERDES.Q1CH3_FCRRST</td></tr>
<tr><td>TCELL95:IMUX_LSR1</td><td>SERDES.Q1CH2_FCRRST</td></tr>
<tr><td>TCELL95:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL95:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL95:OUT_F0</td><td>SERDES.Q1CH0_FDRX40</td></tr>
<tr><td>TCELL95:OUT_F1</td><td>SERDES.Q1CH0_FDRX41</td></tr>
<tr><td>TCELL95:OUT_F2</td><td>SERDES.Q1CH0_FDRX42</td></tr>
<tr><td>TCELL95:OUT_F3</td><td>SERDES.Q1CH0_FDRX43</td></tr>
<tr><td>TCELL95:OUT_F4</td><td>SERDES.Q1CH0_FDRX44</td></tr>
<tr><td>TCELL95:OUT_F5</td><td>SERDES.Q1CH0_FDRX45</td></tr>
<tr><td>TCELL95:OUT_F6</td><td>SERDES.Q1CH0_FDRX46</td></tr>
<tr><td>TCELL95:OUT_F7</td><td>SERDES.Q1CH0_FDRX47</td></tr>
<tr><td>TCELL95:OUT_Q0</td><td>SERDES.Q1CH0_FDRX32</td></tr>
<tr><td>TCELL95:OUT_Q1</td><td>SERDES.Q1CH0_FDRX33</td></tr>
<tr><td>TCELL95:OUT_Q2</td><td>SERDES.Q1CH0_FDRX34</td></tr>
<tr><td>TCELL95:OUT_Q3</td><td>SERDES.Q1CH0_FDRX35</td></tr>
<tr><td>TCELL95:OUT_Q4</td><td>SERDES.Q1CH0_FDRX36</td></tr>
<tr><td>TCELL95:OUT_Q5</td><td>SERDES.Q1CH0_FDRX37</td></tr>
<tr><td>TCELL95:OUT_Q6</td><td>SERDES.Q1CH0_FDRX38</td></tr>
<tr><td>TCELL95:OUT_Q7</td><td>SERDES.Q1CH0_FDRX39</td></tr>
<tr><td>TCELL96:IMUX_A2</td><td>SERDES.Q1CH0_FDTX26</td></tr>
<tr><td>TCELL96:IMUX_A3</td><td>SERDES.Q1CH0_FDTX27</td></tr>
<tr><td>TCELL96:IMUX_A4</td><td>SERDES.Q1CH0_FDTX28</td></tr>
<tr><td>TCELL96:IMUX_A5</td><td>SERDES.Q1CH0_FDTX29</td></tr>
<tr><td>TCELL96:IMUX_A6</td><td>SERDES.Q1CH0_FDTX30</td></tr>
<tr><td>TCELL96:IMUX_A7</td><td>SERDES.Q1CH0_FDTX31</td></tr>
<tr><td>TCELL96:IMUX_B2</td><td>SERDES.Q1CH0_FDTX20</td></tr>
<tr><td>TCELL96:IMUX_B3</td><td>SERDES.Q1CH0_FDTX21</td></tr>
<tr><td>TCELL96:IMUX_B4</td><td>SERDES.Q1CH0_FDTX22</td></tr>
<tr><td>TCELL96:IMUX_B5</td><td>SERDES.Q1CH0_FDTX23</td></tr>
<tr><td>TCELL96:IMUX_B6</td><td>SERDES.Q1CH0_FDTX24</td></tr>
<tr><td>TCELL96:IMUX_B7</td><td>SERDES.Q1CH0_FDTX25</td></tr>
<tr><td>TCELL96:IMUX_C2</td><td>SERDES.Q1CH0_FDTX14</td></tr>
<tr><td>TCELL96:IMUX_C3</td><td>SERDES.Q1CH0_FDTX15</td></tr>
<tr><td>TCELL96:IMUX_C4</td><td>SERDES.Q1CH0_FDTX16</td></tr>
<tr><td>TCELL96:IMUX_C5</td><td>SERDES.Q1CH0_FDTX17</td></tr>
<tr><td>TCELL96:IMUX_C6</td><td>SERDES.Q1CH0_FDTX18</td></tr>
<tr><td>TCELL96:IMUX_C7</td><td>SERDES.Q1CH0_FDTX19</td></tr>
<tr><td>TCELL96:IMUX_D2</td><td>SERDES.Q1CH0_FDTX8</td></tr>
<tr><td>TCELL96:IMUX_D3</td><td>SERDES.Q1CH0_FDTX9</td></tr>
<tr><td>TCELL96:IMUX_D4</td><td>SERDES.Q1CH0_FDTX10</td></tr>
<tr><td>TCELL96:IMUX_D5</td><td>SERDES.Q1CH0_FDTX11</td></tr>
<tr><td>TCELL96:IMUX_D6</td><td>SERDES.Q1CH0_FDTX12</td></tr>
<tr><td>TCELL96:IMUX_D7</td><td>SERDES.Q1CH0_FDTX13</td></tr>
<tr><td>TCELL96:IMUX_LSR0</td><td>SERDES.Q1CH1_FCRRST</td></tr>
<tr><td>TCELL96:IMUX_LSR1</td><td>SERDES.Q1CH0_FCRRST</td></tr>
<tr><td>TCELL96:IMUX_CLK0_DELAY</td><td>SERDES.Q1_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL96:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL96:OUT_F0</td><td>SERDES.Q1CH1_FDRX8</td></tr>
<tr><td>TCELL96:OUT_F1</td><td>SERDES.Q1CH1_FDRX9</td></tr>
<tr><td>TCELL96:OUT_F2</td><td>SERDES.Q1CH1_FDRX10</td></tr>
<tr><td>TCELL96:OUT_F3</td><td>SERDES.Q1CH1_FDRX11</td></tr>
<tr><td>TCELL96:OUT_F4</td><td>SERDES.Q1CH1_FDRX12</td></tr>
<tr><td>TCELL96:OUT_F5</td><td>SERDES.Q1CH1_FDRX13</td></tr>
<tr><td>TCELL96:OUT_F6</td><td>SERDES.Q1CH1_FDRX14</td></tr>
<tr><td>TCELL96:OUT_F7</td><td>SERDES.Q1CH1_FDRX15</td></tr>
<tr><td>TCELL96:OUT_Q0</td><td>SERDES.Q1CH1_FDRX0</td></tr>
<tr><td>TCELL96:OUT_Q1</td><td>SERDES.Q1CH1_FDRX1</td></tr>
<tr><td>TCELL96:OUT_Q2</td><td>SERDES.Q1CH1_FDRX2</td></tr>
<tr><td>TCELL96:OUT_Q3</td><td>SERDES.Q1CH1_FDRX3</td></tr>
<tr><td>TCELL96:OUT_Q4</td><td>SERDES.Q1CH1_FDRX4</td></tr>
<tr><td>TCELL96:OUT_Q5</td><td>SERDES.Q1CH1_FDRX5</td></tr>
<tr><td>TCELL96:OUT_Q6</td><td>SERDES.Q1CH1_FDRX6</td></tr>
<tr><td>TCELL96:OUT_Q7</td><td>SERDES.Q1CH1_FDRX7</td></tr>
<tr><td>TCELL97:IMUX_A2</td><td>SERDES.Q1CH1_FDTX0</td></tr>
<tr><td>TCELL97:IMUX_A3</td><td>SERDES.Q1CH1_FDTX1</td></tr>
<tr><td>TCELL97:IMUX_A4</td><td>SERDES.Q1CH1_FDTX2</td></tr>
<tr><td>TCELL97:IMUX_A5</td><td>SERDES.Q1CH1_FDTX3</td></tr>
<tr><td>TCELL97:IMUX_A6</td><td>SERDES.Q1CH1_FDTX4</td></tr>
<tr><td>TCELL97:IMUX_A7</td><td>SERDES.Q1CH1_FDTX5</td></tr>
<tr><td>TCELL97:IMUX_B2</td><td>SERDES.Q1CH0_FDTX44</td></tr>
<tr><td>TCELL97:IMUX_B3</td><td>SERDES.Q1CH0_FDTX45</td></tr>
<tr><td>TCELL97:IMUX_B4</td><td>SERDES.Q1CH0_FDTX46</td></tr>
<tr><td>TCELL97:IMUX_B5</td><td>SERDES.Q1CH0_FDTX47</td></tr>
<tr><td>TCELL97:IMUX_B6</td><td>SERDES.Q1CH0_FDTX48</td></tr>
<tr><td>TCELL97:IMUX_B7</td><td>SERDES.Q1CH0_FDTX49</td></tr>
<tr><td>TCELL97:IMUX_C2</td><td>SERDES.Q1CH0_FDTX38</td></tr>
<tr><td>TCELL97:IMUX_C3</td><td>SERDES.Q1CH0_FDTX39</td></tr>
<tr><td>TCELL97:IMUX_C4</td><td>SERDES.Q1CH0_FDTX40</td></tr>
<tr><td>TCELL97:IMUX_C5</td><td>SERDES.Q1CH0_FDTX41</td></tr>
<tr><td>TCELL97:IMUX_C6</td><td>SERDES.Q1CH0_FDTX42</td></tr>
<tr><td>TCELL97:IMUX_C7</td><td>SERDES.Q1CH0_FDTX43</td></tr>
<tr><td>TCELL97:IMUX_D2</td><td>SERDES.Q1CH0_FDTX32</td></tr>
<tr><td>TCELL97:IMUX_D3</td><td>SERDES.Q1CH0_FDTX33</td></tr>
<tr><td>TCELL97:IMUX_D4</td><td>SERDES.Q1CH0_FDTX34</td></tr>
<tr><td>TCELL97:IMUX_D5</td><td>SERDES.Q1CH0_FDTX35</td></tr>
<tr><td>TCELL97:IMUX_D6</td><td>SERDES.Q1CH0_FDTX36</td></tr>
<tr><td>TCELL97:IMUX_D7</td><td>SERDES.Q1CH0_FDTX37</td></tr>
<tr><td>TCELL97:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL97:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL97:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FITCLK</td></tr>
<tr><td>TCELL97:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FITCLK</td></tr>
<tr><td>TCELL97:OUT_F0</td><td>SERDES.Q1CH1_FDRX24</td></tr>
<tr><td>TCELL97:OUT_F1</td><td>SERDES.Q1CH1_FDRX25</td></tr>
<tr><td>TCELL97:OUT_F2</td><td>SERDES.Q1CH1_FDRX26</td></tr>
<tr><td>TCELL97:OUT_F3</td><td>SERDES.Q1CH1_FDRX27</td></tr>
<tr><td>TCELL97:OUT_F4</td><td>SERDES.Q1CH1_FDRX28</td></tr>
<tr><td>TCELL97:OUT_F5</td><td>SERDES.Q1CH1_FDRX29</td></tr>
<tr><td>TCELL97:OUT_F6</td><td>SERDES.Q1CH1_FDRX30</td></tr>
<tr><td>TCELL97:OUT_F7</td><td>SERDES.Q1CH1_FDRX31</td></tr>
<tr><td>TCELL97:OUT_Q0</td><td>SERDES.Q1CH1_FDRX16</td></tr>
<tr><td>TCELL97:OUT_Q1</td><td>SERDES.Q1CH1_FDRX17</td></tr>
<tr><td>TCELL97:OUT_Q2</td><td>SERDES.Q1CH1_FDRX18</td></tr>
<tr><td>TCELL97:OUT_Q3</td><td>SERDES.Q1CH1_FDRX19</td></tr>
<tr><td>TCELL97:OUT_Q4</td><td>SERDES.Q1CH1_FDRX20</td></tr>
<tr><td>TCELL97:OUT_Q5</td><td>SERDES.Q1CH1_FDRX21</td></tr>
<tr><td>TCELL97:OUT_Q6</td><td>SERDES.Q1CH1_FDRX22</td></tr>
<tr><td>TCELL97:OUT_Q7</td><td>SERDES.Q1CH1_FDRX23</td></tr>
<tr><td>TCELL98:IMUX_A2</td><td>SERDES.Q1CH1_FDTX24</td></tr>
<tr><td>TCELL98:IMUX_A3</td><td>SERDES.Q1CH1_FDTX25</td></tr>
<tr><td>TCELL98:IMUX_A4</td><td>SERDES.Q1CH1_FDTX26</td></tr>
<tr><td>TCELL98:IMUX_A5</td><td>SERDES.Q1CH1_FDTX27</td></tr>
<tr><td>TCELL98:IMUX_A6</td><td>SERDES.Q1CH1_FDTX28</td></tr>
<tr><td>TCELL98:IMUX_A7</td><td>SERDES.Q1CH1_FDTX29</td></tr>
<tr><td>TCELL98:IMUX_B2</td><td>SERDES.Q1CH1_FDTX18</td></tr>
<tr><td>TCELL98:IMUX_B3</td><td>SERDES.Q1CH1_FDTX19</td></tr>
<tr><td>TCELL98:IMUX_B4</td><td>SERDES.Q1CH1_FDTX20</td></tr>
<tr><td>TCELL98:IMUX_B5</td><td>SERDES.Q1CH1_FDTX21</td></tr>
<tr><td>TCELL98:IMUX_B6</td><td>SERDES.Q1CH1_FDTX22</td></tr>
<tr><td>TCELL98:IMUX_B7</td><td>SERDES.Q1CH1_FDTX23</td></tr>
<tr><td>TCELL98:IMUX_C2</td><td>SERDES.Q1CH1_FDTX12</td></tr>
<tr><td>TCELL98:IMUX_C3</td><td>SERDES.Q1CH1_FDTX13</td></tr>
<tr><td>TCELL98:IMUX_C4</td><td>SERDES.Q1CH1_FDTX14</td></tr>
<tr><td>TCELL98:IMUX_C5</td><td>SERDES.Q1CH1_FDTX15</td></tr>
<tr><td>TCELL98:IMUX_C6</td><td>SERDES.Q1CH1_FDTX16</td></tr>
<tr><td>TCELL98:IMUX_C7</td><td>SERDES.Q1CH1_FDTX17</td></tr>
<tr><td>TCELL98:IMUX_D2</td><td>SERDES.Q1CH1_FDTX6</td></tr>
<tr><td>TCELL98:IMUX_D3</td><td>SERDES.Q1CH1_FDTX7</td></tr>
<tr><td>TCELL98:IMUX_D4</td><td>SERDES.Q1CH1_FDTX8</td></tr>
<tr><td>TCELL98:IMUX_D5</td><td>SERDES.Q1CH1_FDTX9</td></tr>
<tr><td>TCELL98:IMUX_D6</td><td>SERDES.Q1CH1_FDTX10</td></tr>
<tr><td>TCELL98:IMUX_D7</td><td>SERDES.Q1CH1_FDTX11</td></tr>
<tr><td>TCELL98:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL98:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL98:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FITCLK</td></tr>
<tr><td>TCELL98:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FITCLK</td></tr>
<tr><td>TCELL98:OUT_F0</td><td>SERDES.Q1CH1_FDRX40</td></tr>
<tr><td>TCELL98:OUT_F1</td><td>SERDES.Q1CH1_FDRX41</td></tr>
<tr><td>TCELL98:OUT_F2</td><td>SERDES.Q1CH1_FDRX42</td></tr>
<tr><td>TCELL98:OUT_F3</td><td>SERDES.Q1CH1_FDRX43</td></tr>
<tr><td>TCELL98:OUT_F4</td><td>SERDES.Q1CH1_FDRX44</td></tr>
<tr><td>TCELL98:OUT_F5</td><td>SERDES.Q1CH1_FDRX45</td></tr>
<tr><td>TCELL98:OUT_F6</td><td>SERDES.Q1CH1_FDRX46</td></tr>
<tr><td>TCELL98:OUT_F7</td><td>SERDES.Q1CH1_FDRX47</td></tr>
<tr><td>TCELL98:OUT_Q0</td><td>SERDES.Q1CH1_FDRX32</td></tr>
<tr><td>TCELL98:OUT_Q1</td><td>SERDES.Q1CH1_FDRX33</td></tr>
<tr><td>TCELL98:OUT_Q2</td><td>SERDES.Q1CH1_FDRX34</td></tr>
<tr><td>TCELL98:OUT_Q3</td><td>SERDES.Q1CH1_FDRX35</td></tr>
<tr><td>TCELL98:OUT_Q4</td><td>SERDES.Q1CH1_FDRX36</td></tr>
<tr><td>TCELL98:OUT_Q5</td><td>SERDES.Q1CH1_FDRX37</td></tr>
<tr><td>TCELL98:OUT_Q6</td><td>SERDES.Q1CH1_FDRX38</td></tr>
<tr><td>TCELL98:OUT_Q7</td><td>SERDES.Q1CH1_FDRX39</td></tr>
<tr><td>TCELL99:IMUX_A4</td><td>SERDES.Q1CH1_FDTX48</td></tr>
<tr><td>TCELL99:IMUX_A5</td><td>SERDES.Q1CH1_FDTX49</td></tr>
<tr><td>TCELL99:IMUX_A6</td><td>SERDES.Q1CH2_FDTX0</td></tr>
<tr><td>TCELL99:IMUX_A7</td><td>SERDES.Q1CH2_FDTX1</td></tr>
<tr><td>TCELL99:IMUX_B4</td><td>SERDES.Q1CH1_FDTX42</td></tr>
<tr><td>TCELL99:IMUX_B5</td><td>SERDES.Q1CH1_FDTX43</td></tr>
<tr><td>TCELL99:IMUX_B6</td><td>SERDES.Q1CH1_FDTX44</td></tr>
<tr><td>TCELL99:IMUX_B7</td><td>SERDES.Q1CH1_FDTX45</td></tr>
<tr><td>TCELL99:IMUX_C4</td><td>SERDES.Q1CH1_FDTX36</td></tr>
<tr><td>TCELL99:IMUX_C5</td><td>SERDES.Q1CH1_FDTX37</td></tr>
<tr><td>TCELL99:IMUX_C6</td><td>SERDES.Q1CH1_FDTX38</td></tr>
<tr><td>TCELL99:IMUX_C7</td><td>SERDES.Q1CH1_FDTX39</td></tr>
<tr><td>TCELL99:IMUX_D4</td><td>SERDES.Q1CH1_FDTX30</td></tr>
<tr><td>TCELL99:IMUX_D5</td><td>SERDES.Q1CH1_FDTX31</td></tr>
<tr><td>TCELL99:IMUX_D6</td><td>SERDES.Q1CH1_FDTX32</td></tr>
<tr><td>TCELL99:IMUX_D7</td><td>SERDES.Q1CH1_FDTX33</td></tr>
<tr><td>TCELL99:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH3_FIRCLK</td></tr>
<tr><td>TCELL99:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH2_FIRCLK</td></tr>
<tr><td>TCELL99:OUT_F2</td><td>SERDES.Q1CH2_FDRX8</td></tr>
<tr><td>TCELL99:OUT_F3</td><td>SERDES.Q1CH2_FDRX9</td></tr>
<tr><td>TCELL99:OUT_F4</td><td>SERDES.Q1CH2_FDRX10</td></tr>
<tr><td>TCELL99:OUT_F5</td><td>SERDES.Q1CH2_FDRX11</td></tr>
<tr><td>TCELL99:OUT_F6</td><td>SERDES.Q1CH2_FDRX12</td></tr>
<tr><td>TCELL99:OUT_F7</td><td>SERDES.Q1CH2_FDRX13</td></tr>
<tr><td>TCELL99:OUT_Q2</td><td>SERDES.Q1CH2_FDRX0</td></tr>
<tr><td>TCELL99:OUT_Q3</td><td>SERDES.Q1CH2_FDRX1</td></tr>
<tr><td>TCELL99:OUT_Q4</td><td>SERDES.Q1CH2_FDRX2</td></tr>
<tr><td>TCELL99:OUT_Q5</td><td>SERDES.Q1CH2_FDRX3</td></tr>
<tr><td>TCELL99:OUT_Q6</td><td>SERDES.Q1CH2_FDRX4</td></tr>
<tr><td>TCELL99:OUT_Q7</td><td>SERDES.Q1CH2_FDRX5</td></tr>
<tr><td>TCELL100:IMUX_A0</td><td>SERDES.Q1CH2_FDTX2</td></tr>
<tr><td>TCELL100:IMUX_A1</td><td>SERDES.Q1CH2_FDTX3</td></tr>
<tr><td>TCELL100:IMUX_A4</td><td>SERDES.Q1CH2_FDTX22</td></tr>
<tr><td>TCELL100:IMUX_A5</td><td>SERDES.Q1CH2_FDTX23</td></tr>
<tr><td>TCELL100:IMUX_A6</td><td>SERDES.Q1CH2_FDTX24</td></tr>
<tr><td>TCELL100:IMUX_A7</td><td>SERDES.Q1CH2_FDTX25</td></tr>
<tr><td>TCELL100:IMUX_B0</td><td>SERDES.Q1CH1_FDTX46</td></tr>
<tr><td>TCELL100:IMUX_B1</td><td>SERDES.Q1CH1_FDTX47</td></tr>
<tr><td>TCELL100:IMUX_B4</td><td>SERDES.Q1CH2_FDTX16</td></tr>
<tr><td>TCELL100:IMUX_B5</td><td>SERDES.Q1CH2_FDTX17</td></tr>
<tr><td>TCELL100:IMUX_B6</td><td>SERDES.Q1CH2_FDTX18</td></tr>
<tr><td>TCELL100:IMUX_B7</td><td>SERDES.Q1CH2_FDTX19</td></tr>
<tr><td>TCELL100:IMUX_C0</td><td>SERDES.Q1CH1_FDTX40</td></tr>
<tr><td>TCELL100:IMUX_C1</td><td>SERDES.Q1CH1_FDTX41</td></tr>
<tr><td>TCELL100:IMUX_C4</td><td>SERDES.Q1CH2_FDTX10</td></tr>
<tr><td>TCELL100:IMUX_C5</td><td>SERDES.Q1CH2_FDTX11</td></tr>
<tr><td>TCELL100:IMUX_C6</td><td>SERDES.Q1CH2_FDTX12</td></tr>
<tr><td>TCELL100:IMUX_C7</td><td>SERDES.Q1CH2_FDTX13</td></tr>
<tr><td>TCELL100:IMUX_D0</td><td>SERDES.Q1CH1_FDTX34</td></tr>
<tr><td>TCELL100:IMUX_D1</td><td>SERDES.Q1CH1_FDTX35</td></tr>
<tr><td>TCELL100:IMUX_D4</td><td>SERDES.Q1CH2_FDTX4</td></tr>
<tr><td>TCELL100:IMUX_D5</td><td>SERDES.Q1CH2_FDTX5</td></tr>
<tr><td>TCELL100:IMUX_D6</td><td>SERDES.Q1CH2_FDTX6</td></tr>
<tr><td>TCELL100:IMUX_D7</td><td>SERDES.Q1CH2_FDTX7</td></tr>
<tr><td>TCELL100:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL100:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL100:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH1_FIRCLK</td></tr>
<tr><td>TCELL100:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH0_FIRCLK</td></tr>
<tr><td>TCELL100:OUT_F0</td><td>SERDES.Q1CH2_FDRX14</td></tr>
<tr><td>TCELL100:OUT_F1</td><td>SERDES.Q1CH2_FDRX15</td></tr>
<tr><td>TCELL100:OUT_F2</td><td>SERDES.Q1CH2_FDRX24</td></tr>
<tr><td>TCELL100:OUT_F3</td><td>SERDES.Q1CH2_FDRX25</td></tr>
<tr><td>TCELL100:OUT_F4</td><td>SERDES.Q1CH2_FDRX26</td></tr>
<tr><td>TCELL100:OUT_F5</td><td>SERDES.Q1CH2_FDRX27</td></tr>
<tr><td>TCELL100:OUT_F6</td><td>SERDES.Q1CH2_FDRX28</td></tr>
<tr><td>TCELL100:OUT_F7</td><td>SERDES.Q1CH2_FDRX29</td></tr>
<tr><td>TCELL100:OUT_Q0</td><td>SERDES.Q1CH2_FDRX6</td></tr>
<tr><td>TCELL100:OUT_Q1</td><td>SERDES.Q1CH2_FDRX7</td></tr>
<tr><td>TCELL100:OUT_Q2</td><td>SERDES.Q1CH2_FDRX16</td></tr>
<tr><td>TCELL100:OUT_Q3</td><td>SERDES.Q1CH2_FDRX17</td></tr>
<tr><td>TCELL100:OUT_Q4</td><td>SERDES.Q1CH2_FDRX18</td></tr>
<tr><td>TCELL100:OUT_Q5</td><td>SERDES.Q1CH2_FDRX19</td></tr>
<tr><td>TCELL100:OUT_Q6</td><td>SERDES.Q1CH2_FDRX20</td></tr>
<tr><td>TCELL100:OUT_Q7</td><td>SERDES.Q1CH2_FDRX21</td></tr>
<tr><td>TCELL101:IMUX_A0</td><td>SERDES.Q1CH2_FDTX26</td></tr>
<tr><td>TCELL101:IMUX_A1</td><td>SERDES.Q1CH2_FDTX27</td></tr>
<tr><td>TCELL101:IMUX_A4</td><td>SERDES.Q1CH2_FDTX46</td></tr>
<tr><td>TCELL101:IMUX_A5</td><td>SERDES.Q1CH2_FDTX47</td></tr>
<tr><td>TCELL101:IMUX_A6</td><td>SERDES.Q1CH2_FDTX48</td></tr>
<tr><td>TCELL101:IMUX_A7</td><td>SERDES.Q1CH2_FDTX49</td></tr>
<tr><td>TCELL101:IMUX_B0</td><td>SERDES.Q1CH2_FDTX20</td></tr>
<tr><td>TCELL101:IMUX_B1</td><td>SERDES.Q1CH2_FDTX21</td></tr>
<tr><td>TCELL101:IMUX_B4</td><td>SERDES.Q1CH2_FDTX40</td></tr>
<tr><td>TCELL101:IMUX_B5</td><td>SERDES.Q1CH2_FDTX41</td></tr>
<tr><td>TCELL101:IMUX_B6</td><td>SERDES.Q1CH2_FDTX42</td></tr>
<tr><td>TCELL101:IMUX_B7</td><td>SERDES.Q1CH2_FDTX43</td></tr>
<tr><td>TCELL101:IMUX_C0</td><td>SERDES.Q1CH2_FDTX14</td></tr>
<tr><td>TCELL101:IMUX_C1</td><td>SERDES.Q1CH2_FDTX15</td></tr>
<tr><td>TCELL101:IMUX_C4</td><td>SERDES.Q1CH2_FDTX34</td></tr>
<tr><td>TCELL101:IMUX_C5</td><td>SERDES.Q1CH2_FDTX35</td></tr>
<tr><td>TCELL101:IMUX_C6</td><td>SERDES.Q1CH2_FDTX36</td></tr>
<tr><td>TCELL101:IMUX_C7</td><td>SERDES.Q1CH2_FDTX37</td></tr>
<tr><td>TCELL101:IMUX_D0</td><td>SERDES.Q1CH2_FDTX8</td></tr>
<tr><td>TCELL101:IMUX_D1</td><td>SERDES.Q1CH2_FDTX9</td></tr>
<tr><td>TCELL101:IMUX_D4</td><td>SERDES.Q1CH2_FDTX28</td></tr>
<tr><td>TCELL101:IMUX_D5</td><td>SERDES.Q1CH2_FDTX29</td></tr>
<tr><td>TCELL101:IMUX_D6</td><td>SERDES.Q1CH2_FDTX30</td></tr>
<tr><td>TCELL101:IMUX_D7</td><td>SERDES.Q1CH2_FDTX31</td></tr>
<tr><td>TCELL101:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL101:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL101:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL101:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL101:OUT_F0</td><td>SERDES.Q1CH2_FDRX30</td></tr>
<tr><td>TCELL101:OUT_F1</td><td>SERDES.Q1CH2_FDRX31</td></tr>
<tr><td>TCELL101:OUT_F2</td><td>SERDES.Q1CH2_FDRX40</td></tr>
<tr><td>TCELL101:OUT_F3</td><td>SERDES.Q1CH2_FDRX41</td></tr>
<tr><td>TCELL101:OUT_F4</td><td>SERDES.Q1CH2_FDRX42</td></tr>
<tr><td>TCELL101:OUT_F5</td><td>SERDES.Q1CH2_FDRX43</td></tr>
<tr><td>TCELL101:OUT_F6</td><td>SERDES.Q1CH2_FDRX44</td></tr>
<tr><td>TCELL101:OUT_F7</td><td>SERDES.Q1CH2_FDRX45</td></tr>
<tr><td>TCELL101:OUT_Q0</td><td>SERDES.Q1CH2_FDRX22</td></tr>
<tr><td>TCELL101:OUT_Q1</td><td>SERDES.Q1CH2_FDRX23</td></tr>
<tr><td>TCELL101:OUT_Q2</td><td>SERDES.Q1CH2_FDRX32</td></tr>
<tr><td>TCELL101:OUT_Q3</td><td>SERDES.Q1CH2_FDRX33</td></tr>
<tr><td>TCELL101:OUT_Q4</td><td>SERDES.Q1CH2_FDRX34</td></tr>
<tr><td>TCELL101:OUT_Q5</td><td>SERDES.Q1CH2_FDRX35</td></tr>
<tr><td>TCELL101:OUT_Q6</td><td>SERDES.Q1CH2_FDRX36</td></tr>
<tr><td>TCELL101:OUT_Q7</td><td>SERDES.Q1CH2_FDRX37</td></tr>
<tr><td>TCELL102:IMUX_A0</td><td>SERDES.Q1CH3_FDTX0</td></tr>
<tr><td>TCELL102:IMUX_A1</td><td>SERDES.Q1CH3_FDTX1</td></tr>
<tr><td>TCELL102:IMUX_A4</td><td>SERDES.Q1CH3_FDTX20</td></tr>
<tr><td>TCELL102:IMUX_A5</td><td>SERDES.Q1CH3_FDTX21</td></tr>
<tr><td>TCELL102:IMUX_A6</td><td>SERDES.Q1CH3_FDTX22</td></tr>
<tr><td>TCELL102:IMUX_A7</td><td>SERDES.Q1CH3_FDTX23</td></tr>
<tr><td>TCELL102:IMUX_B0</td><td>SERDES.Q1CH2_FDTX44</td></tr>
<tr><td>TCELL102:IMUX_B1</td><td>SERDES.Q1CH2_FDTX45</td></tr>
<tr><td>TCELL102:IMUX_B4</td><td>SERDES.Q1CH3_FDTX14</td></tr>
<tr><td>TCELL102:IMUX_B5</td><td>SERDES.Q1CH3_FDTX15</td></tr>
<tr><td>TCELL102:IMUX_B6</td><td>SERDES.Q1CH3_FDTX16</td></tr>
<tr><td>TCELL102:IMUX_B7</td><td>SERDES.Q1CH3_FDTX17</td></tr>
<tr><td>TCELL102:IMUX_C0</td><td>SERDES.Q1CH2_FDTX38</td></tr>
<tr><td>TCELL102:IMUX_C1</td><td>SERDES.Q1CH2_FDTX39</td></tr>
<tr><td>TCELL102:IMUX_C4</td><td>SERDES.Q1CH3_FDTX8</td></tr>
<tr><td>TCELL102:IMUX_C5</td><td>SERDES.Q1CH3_FDTX9</td></tr>
<tr><td>TCELL102:IMUX_C6</td><td>SERDES.Q1CH3_FDTX10</td></tr>
<tr><td>TCELL102:IMUX_C7</td><td>SERDES.Q1CH3_FDTX11</td></tr>
<tr><td>TCELL102:IMUX_D0</td><td>SERDES.Q1CH2_FDTX32</td></tr>
<tr><td>TCELL102:IMUX_D1</td><td>SERDES.Q1CH2_FDTX33</td></tr>
<tr><td>TCELL102:IMUX_D4</td><td>SERDES.Q1CH3_FDTX2</td></tr>
<tr><td>TCELL102:IMUX_D5</td><td>SERDES.Q1CH3_FDTX3</td></tr>
<tr><td>TCELL102:IMUX_D6</td><td>SERDES.Q1CH3_FDTX4</td></tr>
<tr><td>TCELL102:IMUX_D7</td><td>SERDES.Q1CH3_FDTX5</td></tr>
<tr><td>TCELL102:IMUX_LSR0</td><td>SERDES.Q1D1_FCDERST</td></tr>
<tr><td>TCELL102:IMUX_LSR1</td><td>SERDES.Q1D0_FCDERST</td></tr>
<tr><td>TCELL102:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL102:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL102:IMUX_CE1</td><td>SERDES.Q1CH3_FCDFEUPD</td></tr>
<tr><td>TCELL102:IMUX_CE2</td><td>SERDES.Q1CH2_FCDFEUPD</td></tr>
<tr><td>TCELL102:IMUX_CE3</td><td>SERDES.Q1CH1_FCDFEUPD</td></tr>
<tr><td>TCELL102:OUT_F0</td><td>SERDES.Q1CH2_FDRX46</td></tr>
<tr><td>TCELL102:OUT_F1</td><td>SERDES.Q1CH2_FDRX47</td></tr>
<tr><td>TCELL102:OUT_F2</td><td>SERDES.Q1CH3_FDRX8</td></tr>
<tr><td>TCELL102:OUT_F3</td><td>SERDES.Q1CH3_FDRX9</td></tr>
<tr><td>TCELL102:OUT_F4</td><td>SERDES.Q1CH3_FDRX10</td></tr>
<tr><td>TCELL102:OUT_F5</td><td>SERDES.Q1CH3_FDRX11</td></tr>
<tr><td>TCELL102:OUT_F6</td><td>SERDES.Q1CH3_FDRX12</td></tr>
<tr><td>TCELL102:OUT_F7</td><td>SERDES.Q1CH3_FDRX13</td></tr>
<tr><td>TCELL102:OUT_Q0</td><td>SERDES.Q1CH2_FDRX38</td></tr>
<tr><td>TCELL102:OUT_Q1</td><td>SERDES.Q1CH2_FDRX39</td></tr>
<tr><td>TCELL102:OUT_Q2</td><td>SERDES.Q1CH3_FDRX0</td></tr>
<tr><td>TCELL102:OUT_Q3</td><td>SERDES.Q1CH3_FDRX1</td></tr>
<tr><td>TCELL102:OUT_Q4</td><td>SERDES.Q1CH3_FDRX2</td></tr>
<tr><td>TCELL102:OUT_Q5</td><td>SERDES.Q1CH3_FDRX3</td></tr>
<tr><td>TCELL102:OUT_Q6</td><td>SERDES.Q1CH3_FDRX4</td></tr>
<tr><td>TCELL102:OUT_Q7</td><td>SERDES.Q1CH3_FDRX5</td></tr>
<tr><td>TCELL103:IMUX_A0</td><td>SERDES.Q1CH3_FDTX24</td></tr>
<tr><td>TCELL103:IMUX_A1</td><td>SERDES.Q1CH3_FDTX25</td></tr>
<tr><td>TCELL103:IMUX_A4</td><td>SERDES.Q1CH3_FDTX44</td></tr>
<tr><td>TCELL103:IMUX_A5</td><td>SERDES.Q1CH3_FDTX45</td></tr>
<tr><td>TCELL103:IMUX_A6</td><td>SERDES.Q1CH3_FDTX46</td></tr>
<tr><td>TCELL103:IMUX_A7</td><td>SERDES.Q1CH3_FDTX47</td></tr>
<tr><td>TCELL103:IMUX_B0</td><td>SERDES.Q1CH3_FDTX18</td></tr>
<tr><td>TCELL103:IMUX_B1</td><td>SERDES.Q1CH3_FDTX19</td></tr>
<tr><td>TCELL103:IMUX_B4</td><td>SERDES.Q1CH3_FDTX38</td></tr>
<tr><td>TCELL103:IMUX_B5</td><td>SERDES.Q1CH3_FDTX39</td></tr>
<tr><td>TCELL103:IMUX_B6</td><td>SERDES.Q1CH3_FDTX40</td></tr>
<tr><td>TCELL103:IMUX_B7</td><td>SERDES.Q1CH3_FDTX41</td></tr>
<tr><td>TCELL103:IMUX_C0</td><td>SERDES.Q1CH3_FDTX12</td></tr>
<tr><td>TCELL103:IMUX_C1</td><td>SERDES.Q1CH3_FDTX13</td></tr>
<tr><td>TCELL103:IMUX_C4</td><td>SERDES.Q1CH3_FDTX32</td></tr>
<tr><td>TCELL103:IMUX_C5</td><td>SERDES.Q1CH3_FDTX33</td></tr>
<tr><td>TCELL103:IMUX_C6</td><td>SERDES.Q1CH3_FDTX34</td></tr>
<tr><td>TCELL103:IMUX_C7</td><td>SERDES.Q1CH3_FDTX35</td></tr>
<tr><td>TCELL103:IMUX_D0</td><td>SERDES.Q1CH3_FDTX6</td></tr>
<tr><td>TCELL103:IMUX_D1</td><td>SERDES.Q1CH3_FDTX7</td></tr>
<tr><td>TCELL103:IMUX_D4</td><td>SERDES.Q1CH3_FDTX26</td></tr>
<tr><td>TCELL103:IMUX_D5</td><td>SERDES.Q1CH3_FDTX27</td></tr>
<tr><td>TCELL103:IMUX_D6</td><td>SERDES.Q1CH3_FDTX28</td></tr>
<tr><td>TCELL103:IMUX_D7</td><td>SERDES.Q1CH3_FDTX29</td></tr>
<tr><td>TCELL103:IMUX_LSR0</td><td>SERDES.Q1CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL103:IMUX_LSR1</td><td>SERDES.Q1CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL103:IMUX_CLK0_DELAY</td><td>SERDES.Q1_LSPLLREFCLKI</td></tr>
<tr><td>TCELL103:IMUX_CLK1_DELAY</td><td>SERDES.Q1_HSPLLREFCLKI</td></tr>
<tr><td>TCELL103:IMUX_CE0</td><td>SERDES.Q1CH0_FCDFEUPD</td></tr>
<tr><td>TCELL103:IMUX_CE1</td><td>SERDES.Q1CH3_FCDFERDEN</td></tr>
<tr><td>TCELL103:IMUX_CE2</td><td>SERDES.Q1CH2_FCDFERDEN</td></tr>
<tr><td>TCELL103:IMUX_CE3</td><td>SERDES.Q1CH1_FCDFERDEN</td></tr>
<tr><td>TCELL103:OUT_F0</td><td>SERDES.Q1CH3_FDRX14</td></tr>
<tr><td>TCELL103:OUT_F1</td><td>SERDES.Q1CH3_FDRX15</td></tr>
<tr><td>TCELL103:OUT_F2</td><td>SERDES.Q1CH3_FDRX24</td></tr>
<tr><td>TCELL103:OUT_F3</td><td>SERDES.Q1CH3_FDRX25</td></tr>
<tr><td>TCELL103:OUT_F4</td><td>SERDES.Q1CH3_FDRX26</td></tr>
<tr><td>TCELL103:OUT_F5</td><td>SERDES.Q1CH3_FDRX27</td></tr>
<tr><td>TCELL103:OUT_F6</td><td>SERDES.Q1CH3_FDRX28</td></tr>
<tr><td>TCELL103:OUT_F7</td><td>SERDES.Q1CH3_FDRX29</td></tr>
<tr><td>TCELL103:OUT_Q0</td><td>SERDES.Q1CH3_FDRX6</td></tr>
<tr><td>TCELL103:OUT_Q1</td><td>SERDES.Q1CH3_FDRX7</td></tr>
<tr><td>TCELL103:OUT_Q2</td><td>SERDES.Q1CH3_FDRX16</td></tr>
<tr><td>TCELL103:OUT_Q3</td><td>SERDES.Q1CH3_FDRX17</td></tr>
<tr><td>TCELL103:OUT_Q4</td><td>SERDES.Q1CH3_FDRX18</td></tr>
<tr><td>TCELL103:OUT_Q5</td><td>SERDES.Q1CH3_FDRX19</td></tr>
<tr><td>TCELL103:OUT_Q6</td><td>SERDES.Q1CH3_FDRX20</td></tr>
<tr><td>TCELL103:OUT_Q7</td><td>SERDES.Q1CH3_FDRX21</td></tr>
<tr><td>TCELL104:IMUX_A0</td><td>SERDES.Q1CH3_FDTX48</td></tr>
<tr><td>TCELL104:IMUX_A1</td><td>SERDES.Q1CH3_FDTX49</td></tr>
<tr><td>TCELL104:IMUX_B0</td><td>SERDES.Q1CH3_FDTX42</td></tr>
<tr><td>TCELL104:IMUX_B1</td><td>SERDES.Q1CH3_FDTX43</td></tr>
<tr><td>TCELL104:IMUX_C0</td><td>SERDES.Q1CH3_FDTX36</td></tr>
<tr><td>TCELL104:IMUX_C1</td><td>SERDES.Q1CH3_FDTX37</td></tr>
<tr><td>TCELL104:IMUX_D0</td><td>SERDES.Q1CH3_FDTX30</td></tr>
<tr><td>TCELL104:IMUX_D1</td><td>SERDES.Q1CH3_FDTX31</td></tr>
<tr><td>TCELL104:IMUX_LSR0</td><td>SERDES.Q1CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL104:IMUX_LSR1</td><td>SERDES.Q1CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL104:IMUX_CE0</td><td>SERDES.Q1CH0_FCDFERDEN</td></tr>
<tr><td>TCELL104:OUT_F0</td><td>SERDES.Q1CH3_FDRX30</td></tr>
<tr><td>TCELL104:OUT_F1</td><td>SERDES.Q1CH3_FDRX31</td></tr>
<tr><td>TCELL104:OUT_Q0</td><td>SERDES.Q1CH3_FDRX22</td></tr>
<tr><td>TCELL104:OUT_Q1</td><td>SERDES.Q1CH3_FDRX23</td></tr>
<tr><td>TCELL105:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL105:OUT_F2</td><td>SERDES.Q1_FDDFEERR3</td></tr>
<tr><td>TCELL105:OUT_F3</td><td>SERDES.Q1_FDDFEERR4</td></tr>
<tr><td>TCELL105:OUT_F4</td><td>SERDES.Q1_FDDFEERR5</td></tr>
<tr><td>TCELL105:OUT_F5</td><td>SERDES.Q1_FDDFEERR6</td></tr>
<tr><td>TCELL105:OUT_F6</td><td>SERDES.Q1_FDDFEERR7</td></tr>
<tr><td>TCELL105:OUT_F7</td><td>SERDES.Q1_FDDFEERR8</td></tr>
<tr><td>TCELL105:OUT_Q3</td><td>SERDES.Q1CH3_FSDFEVLD</td></tr>
<tr><td>TCELL105:OUT_Q4</td><td>SERDES.Q1CH2_FSDFEVLD</td></tr>
<tr><td>TCELL105:OUT_Q5</td><td>SERDES.Q1CH1_FSDFEVLD</td></tr>
<tr><td>TCELL105:OUT_Q6</td><td>SERDES.Q1CH0_FSDFEVLD</td></tr>
<tr><td>TCELL105:OUT_Q7</td><td>SERDES.Q1_FDDFEERR0</td></tr>
<tr><td>TCELL106:IMUX_A4</td><td>SERDES.Q1CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL106:IMUX_A5</td><td>SERDES.Q1CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL106:IMUX_A6</td><td>SERDES.Q1CH3_FCTMRSTART</td></tr>
<tr><td>TCELL106:IMUX_A7</td><td>SERDES.Q1CH2_FCTMRSTART</td></tr>
<tr><td>TCELL106:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL106:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL106:OUT_F0</td><td>SERDES.Q1_FDDFEERR9</td></tr>
<tr><td>TCELL106:OUT_F1</td><td>SERDES.Q1_FDDFEDATA0</td></tr>
<tr><td>TCELL106:OUT_F2</td><td>SERDES.Q1_FDDFEDATA9</td></tr>
<tr><td>TCELL106:OUT_F3</td><td>SERDES.Q1CH3_FSRCDONE</td></tr>
<tr><td>TCELL106:OUT_F4</td><td>SERDES.Q1CH2_FSRCDONE</td></tr>
<tr><td>TCELL106:OUT_F5</td><td>SERDES.Q1CH1_FSRCDONE</td></tr>
<tr><td>TCELL106:OUT_F6</td><td>SERDES.Q1CH0_FSRCDONE</td></tr>
<tr><td>TCELL106:OUT_F7</td><td>SERDES.Q1_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL106:OUT_Q0</td><td>SERDES.Q1_FDDFEERR1</td></tr>
<tr><td>TCELL106:OUT_Q1</td><td>SERDES.Q1_FDDFEERR2</td></tr>
<tr><td>TCELL106:OUT_Q2</td><td>SERDES.Q1_FDDFEDATA1</td></tr>
<tr><td>TCELL106:OUT_Q3</td><td>SERDES.Q1_FDDFEDATA2</td></tr>
<tr><td>TCELL106:OUT_Q4</td><td>SERDES.Q1_FDDFEDATA3</td></tr>
<tr><td>TCELL106:OUT_Q5</td><td>SERDES.Q1_FDDFEDATA4</td></tr>
<tr><td>TCELL106:OUT_Q6</td><td>SERDES.Q1_FDDFEDATA5</td></tr>
<tr><td>TCELL106:OUT_Q7</td><td>SERDES.Q1_FDDFEDATA6</td></tr>
<tr><td>TCELL107:IMUX_A0</td><td>SERDES.Q1CH1_FCTMRSTART</td></tr>
<tr><td>TCELL107:IMUX_A1</td><td>SERDES.Q1CH0_FCTMRSTART</td></tr>
<tr><td>TCELL107:IMUX_A4</td><td>SERDES.Q1_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL107:IMUX_A5</td><td>SERDES.Q1_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL107:IMUX_A6</td><td>SERDES.Q1_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL107:IMUX_A7</td><td>SERDES.Q1_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL107:IMUX_B0</td><td>SERDES.Q1CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL107:IMUX_B1</td><td>SERDES.Q1CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL107:IMUX_B4</td><td>SERDES.Q1_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL107:IMUX_B5</td><td>SERDES.Q1_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL107:IMUX_B6</td><td>SERDES.Q1_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL107:IMUX_B7</td><td>SERDES.Q1_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL107:IMUX_C4</td><td>SERDES.Q1_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL107:IMUX_C5</td><td>SERDES.Q1_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL107:IMUX_C6</td><td>SERDES.Q1_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL107:IMUX_C7</td><td>SERDES.Q1_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL107:IMUX_D4</td><td>SERDES.Q1_FCDFESIGN1</td></tr>
<tr><td>TCELL107:IMUX_D5</td><td>SERDES.Q1_FCDFESIGN2</td></tr>
<tr><td>TCELL107:IMUX_D6</td><td>SERDES.Q1_FCDFESIGN3</td></tr>
<tr><td>TCELL107:IMUX_D7</td><td>SERDES.Q1_FCDFESIGN4</td></tr>
<tr><td>TCELL107:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL107:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL107:OUT_F0</td><td>SERDES.Q1D1_FSDM</td></tr>
<tr><td>TCELL107:OUT_F1</td><td>SERDES.Q1D0_FSDM</td></tr>
<tr><td>TCELL107:OUT_F2</td><td>SERDES.Q1CH1_FSSKPADDED</td></tr>
<tr><td>TCELL107:OUT_F3</td><td>SERDES.Q1CH0_FSSKPADDED</td></tr>
<tr><td>TCELL107:OUT_F4</td><td>SERDES.Q1CH3_FDLDRRX</td></tr>
<tr><td>TCELL107:OUT_F5</td><td>SERDES.Q1CH2_FDLDRRX</td></tr>
<tr><td>TCELL107:OUT_F6</td><td>SERDES.Q1CH1_FDLDRRX</td></tr>
<tr><td>TCELL107:OUT_F7</td><td>SERDES.Q1CH0_FDLDRRX</td></tr>
<tr><td>TCELL107:OUT_Q0</td><td>SERDES.Q1_FDDFEDATA7</td></tr>
<tr><td>TCELL107:OUT_Q1</td><td>SERDES.Q1_FDDFEDATA8</td></tr>
<tr><td>TCELL107:OUT_Q2</td><td>SERDES.Q1D1_FSDE</td></tr>
<tr><td>TCELL107:OUT_Q3</td><td>SERDES.Q1D0_FSDE</td></tr>
<tr><td>TCELL107:OUT_Q4</td><td>SERDES.Q1CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL107:OUT_Q5</td><td>SERDES.Q1CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL107:OUT_Q6</td><td>SERDES.Q1CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL107:OUT_Q7</td><td>SERDES.Q1CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL108:IMUX_A0</td><td>SERDES.Q1_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL108:IMUX_A1</td><td>SERDES.Q1_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL108:IMUX_A4</td><td>SERDES.Q1_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL108:IMUX_A5</td><td>SERDES.Q1_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL108:IMUX_A6</td><td>SERDES.Q1_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL108:IMUX_A7</td><td>SERDES.Q1_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL108:IMUX_B0</td><td>SERDES.Q1_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL108:IMUX_B1</td><td>SERDES.Q1_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL108:IMUX_B4</td><td>SERDES.Q1_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL108:IMUX_B5</td><td>SERDES.Q1_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL108:IMUX_B6</td><td>SERDES.Q1_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL108:IMUX_B7</td><td>SERDES.Q1_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL108:IMUX_C0</td><td>SERDES.Q1_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL108:IMUX_C1</td><td>SERDES.Q1_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL108:IMUX_C4</td><td>SERDES.Q1_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL108:IMUX_C5</td><td>SERDES.Q1_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL108:IMUX_C6</td><td>SERDES.Q1_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL108:IMUX_C7</td><td>SERDES.Q1_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL108:IMUX_D0</td><td>SERDES.Q1_FCDFESIGN5</td></tr>
<tr><td>TCELL108:IMUX_D1</td><td>SERDES.Q1_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL108:IMUX_D4</td><td>SERDES.Q1_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL108:IMUX_D5</td><td>SERDES.Q1_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL108:IMUX_D6</td><td>SERDES.Q1_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL108:IMUX_D7</td><td>SERDES.Q1_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL108:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL108:IMUX_CLK1_DELAY</td><td>SERDES.Q1CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL108:OUT_F0</td><td>SERDES.Q1_LSPLLLOL</td></tr>
<tr><td>TCELL108:OUT_F1</td><td>SERDES.Q1_HSPLLLOL</td></tr>
<tr><td>TCELL108:OUT_F2</td><td>SERDES.Q1CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL108:OUT_F3</td><td>SERDES.Q1CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL108:OUT_F4</td><td>SERDES.Q1CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL108:OUT_F5</td><td>SERDES.Q1CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL108:OUT_F6</td><td>SERDES.Q1CH3_FSLSM</td></tr>
<tr><td>TCELL108:OUT_F7</td><td>SERDES.Q1CH2_FSLSM</td></tr>
<tr><td>TCELL108:OUT_Q0</td><td>SERDES.Q1CH3_FSSKPADDED</td></tr>
<tr><td>TCELL108:OUT_Q1</td><td>SERDES.Q1CH2_FSSKPADDED</td></tr>
<tr><td>TCELL108:OUT_Q2</td><td>SERDES.Q1CH3_FSRLOL</td></tr>
<tr><td>TCELL108:OUT_Q3</td><td>SERDES.Q1CH2_FSRLOL</td></tr>
<tr><td>TCELL108:OUT_Q4</td><td>SERDES.Q1CH1_FSRLOL</td></tr>
<tr><td>TCELL108:OUT_Q5</td><td>SERDES.Q1CH0_FSRLOL</td></tr>
<tr><td>TCELL108:OUT_Q6</td><td>SERDES.Q1CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL108:OUT_Q7</td><td>SERDES.Q1CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL109:IMUX_A0</td><td>SERDES.Q1_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL109:IMUX_A1</td><td>SERDES.Q1_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL109:IMUX_A4</td><td>SERDES.Q1CH0_FCRATE1</td></tr>
<tr><td>TCELL109:IMUX_A5</td><td>SERDES.Q1CH0_FCRATE2</td></tr>
<tr><td>TCELL109:IMUX_A6</td><td>SERDES.Q1_LSPLLPWRUP</td></tr>
<tr><td>TCELL109:IMUX_A7</td><td>SERDES.Q1_HSPLLPWRUP</td></tr>
<tr><td>TCELL109:IMUX_B0</td><td>SERDES.Q1_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL109:IMUX_B1</td><td>SERDES.Q1_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL109:IMUX_B4</td><td>SERDES.Q1CH2_FCRATE1</td></tr>
<tr><td>TCELL109:IMUX_B5</td><td>SERDES.Q1CH2_FCRATE2</td></tr>
<tr><td>TCELL109:IMUX_B6</td><td>SERDES.Q1CH1_FCRATE0</td></tr>
<tr><td>TCELL109:IMUX_B7</td><td>SERDES.Q1CH1_FCRATE1</td></tr>
<tr><td>TCELL109:IMUX_C0</td><td>SERDES.Q1_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL109:IMUX_C1</td><td>SERDES.Q1_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL109:IMUX_C4</td><td>SERDES.Q1_FDDFECHSEL1</td></tr>
<tr><td>TCELL109:IMUX_C5</td><td>SERDES.Q1_FCSCANMODE</td></tr>
<tr><td>TCELL109:IMUX_C6</td><td>SERDES.Q1CH3_FCRATE0</td></tr>
<tr><td>TCELL109:IMUX_C7</td><td>SERDES.Q1CH3_FCRATE1</td></tr>
<tr><td>TCELL109:IMUX_D0</td><td>SERDES.Q1_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL109:IMUX_D1</td><td>SERDES.Q1_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL109:IMUX_D4</td><td>SERDES.Q1_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL109:IMUX_D5</td><td>SERDES.Q1_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL109:IMUX_D6</td><td>SERDES.Q1_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL109:IMUX_D7</td><td>SERDES.Q1_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL109:IMUX_LSR0</td><td>SERDES.Q1_HSPLLRST</td></tr>
<tr><td>TCELL109:IMUX_LSR1</td><td>SERDES.Q1_LSPLLRST</td></tr>
<tr><td>TCELL109:IMUX_CLK0_DELAY</td><td>SERDES.Q1CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL109:IMUX_CLK1_DELAY</td><td>SERDES.Q1_FITMRCLK</td></tr>
<tr><td>TCELL109:OUT_F0</td><td>SERDES.Q1CH1_FSLSM</td></tr>
<tr><td>TCELL109:OUT_F1</td><td>SERDES.Q1CH0_FSLSM</td></tr>
<tr><td>TCELL109:OUT_F2</td><td>SERDES.Q1CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL109:OUT_F3</td><td>SERDES.Q1CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL109:OUT_F4</td><td>SERDES.Q1CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL109:OUT_F5</td><td>SERDES.Q1CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL109:OUT_F6</td><td>SERDES.Q1CH3_FDRX32</td></tr>
<tr><td>TCELL109:OUT_F7</td><td>SERDES.Q1CH3_FDRX33</td></tr>
<tr><td>TCELL109:OUT_Q0</td><td>SERDES.Q1CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL109:OUT_Q1</td><td>SERDES.Q1CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL109:OUT_Q2</td><td>SERDES.Q1CH3_FSRLOS</td></tr>
<tr><td>TCELL109:OUT_Q3</td><td>SERDES.Q1CH2_FSRLOS</td></tr>
<tr><td>TCELL109:OUT_Q4</td><td>SERDES.Q1CH1_FSRLOS</td></tr>
<tr><td>TCELL109:OUT_Q5</td><td>SERDES.Q1CH0_FSRLOS</td></tr>
<tr><td>TCELL109:OUT_Q6</td><td>SERDES.Q1CH3_FSPCIECON</td></tr>
<tr><td>TCELL109:OUT_Q7</td><td>SERDES.Q1CH2_FSPCIECON</td></tr>
<tr><td>TCELL110:IMUX_A0</td><td>SERDES.Q1_FCMPWRUP</td></tr>
<tr><td>TCELL110:IMUX_A1</td><td>SERDES.Q1CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_A4</td><td>SERDES.Q1CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL110:IMUX_A5</td><td>SERDES.Q1CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL110:IMUX_A6</td><td>SERDES.Q1CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL110:IMUX_A7</td><td>SERDES.Q1CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL110:IMUX_B0</td><td>SERDES.Q1CH1_FCRATE2</td></tr>
<tr><td>TCELL110:IMUX_B1</td><td>SERDES.Q1CH0_FCRATE0</td></tr>
<tr><td>TCELL110:IMUX_B4</td><td>SERDES.Q1CH3_FCALIGNEN</td></tr>
<tr><td>TCELL110:IMUX_B5</td><td>SERDES.Q1CH2_FCALIGNEN</td></tr>
<tr><td>TCELL110:IMUX_B6</td><td>SERDES.Q1CH1_FCALIGNEN</td></tr>
<tr><td>TCELL110:IMUX_B7</td><td>SERDES.Q1CH0_FCALIGNEN</td></tr>
<tr><td>TCELL110:IMUX_C0</td><td>SERDES.Q1CH3_FCRATE2</td></tr>
<tr><td>TCELL110:IMUX_C1</td><td>SERDES.Q1CH2_FCRATE0</td></tr>
<tr><td>TCELL110:IMUX_C4</td><td>SERDES.Q1CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_C5</td><td>SERDES.Q1CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_C6</td><td>SERDES.Q1CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_C7</td><td>SERDES.Q1_FCMRST</td></tr>
<tr><td>TCELL110:IMUX_D0</td><td>SERDES.Q1_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL110:IMUX_D1</td><td>SERDES.Q1_FDDFECHSEL0</td></tr>
<tr><td>TCELL110:IMUX_D4</td><td>SERDES.Q1CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_D5</td><td>SERDES.Q1CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_D6</td><td>SERDES.Q1CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_D7</td><td>SERDES.Q1CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL110:IMUX_LSR0</td><td>SERDES.Q1CH3_FCTRST</td></tr>
<tr><td>TCELL110:IMUX_LSR1</td><td>SERDES.Q1CH2_FCTRST</td></tr>
<tr><td>TCELL110:OUT_F0</td><td>SERDES.Q1CH3_FDRX34</td></tr>
<tr><td>TCELL110:OUT_F1</td><td>SERDES.Q1CH3_FDRX35</td></tr>
<tr><td>TCELL110:OUT_F2</td><td>SERDES.Q1CH3_FDRX42</td></tr>
<tr><td>TCELL110:OUT_F3</td><td>SERDES.Q1CH3_FDRX43</td></tr>
<tr><td>TCELL110:OUT_F4</td><td>SERDES.Q1CH3_FDRX44</td></tr>
<tr><td>TCELL110:OUT_F5</td><td>SERDES.Q1CH3_FDRX45</td></tr>
<tr><td>TCELL110:OUT_F6</td><td>SERDES.Q1CH3_FDRX46</td></tr>
<tr><td>TCELL110:OUT_F7</td><td>SERDES.Q1CH3_FDRX47</td></tr>
<tr><td>TCELL110:OUT_Q0</td><td>SERDES.Q1CH1_FSPCIECON</td></tr>
<tr><td>TCELL110:OUT_Q1</td><td>SERDES.Q1CH0_FSPCIECON</td></tr>
<tr><td>TCELL110:OUT_Q2</td><td>SERDES.Q1CH3_FDRX36</td></tr>
<tr><td>TCELL110:OUT_Q3</td><td>SERDES.Q1CH3_FDRX37</td></tr>
<tr><td>TCELL110:OUT_Q4</td><td>SERDES.Q1CH3_FDRX38</td></tr>
<tr><td>TCELL110:OUT_Q5</td><td>SERDES.Q1CH3_FDRX39</td></tr>
<tr><td>TCELL110:OUT_Q6</td><td>SERDES.Q1CH3_FDRX40</td></tr>
<tr><td>TCELL110:OUT_Q7</td><td>SERDES.Q1CH3_FDRX41</td></tr>
<tr><td>TCELL116:IMUX_A2</td><td>SERDES.Q2CH0_FCLDRTXEN</td></tr>
<tr><td>TCELL116:IMUX_A3</td><td>SERDES.Q2CH1_FCLDRTXEN</td></tr>
<tr><td>TCELL116:IMUX_A4</td><td>SERDES.Q2CH2_FCLDRTXEN</td></tr>
<tr><td>TCELL116:IMUX_A5</td><td>SERDES.Q2CH3_FCLDRTXEN</td></tr>
<tr><td>TCELL116:IMUX_B2</td><td>SERDES.Q2CH0_FCALIGNEN</td></tr>
<tr><td>TCELL116:IMUX_B3</td><td>SERDES.Q2CH1_FCALIGNEN</td></tr>
<tr><td>TCELL116:IMUX_B4</td><td>SERDES.Q2CH2_FCALIGNEN</td></tr>
<tr><td>TCELL116:IMUX_B5</td><td>SERDES.Q2CH3_FCALIGNEN</td></tr>
<tr><td>TCELL116:IMUX_C2</td><td>SERDES.Q2_FCMRST</td></tr>
<tr><td>TCELL116:IMUX_C3</td><td>SERDES.Q2CH0_FCTXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_C4</td><td>SERDES.Q2CH1_FCTXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_C5</td><td>SERDES.Q2CH2_FCTXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_D2</td><td>SERDES.Q2CH3_FCTXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_D3</td><td>SERDES.Q2CH0_FCRXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_D4</td><td>SERDES.Q2CH1_FCRXPWRUP</td></tr>
<tr><td>TCELL116:IMUX_D5</td><td>SERDES.Q2CH2_FCRXPWRUP</td></tr>
<tr><td>TCELL116:OUT_F2</td><td>SERDES.Q2CH3_FDRX47</td></tr>
<tr><td>TCELL116:OUT_F3</td><td>SERDES.Q2CH3_FDRX46</td></tr>
<tr><td>TCELL116:OUT_F4</td><td>SERDES.Q2CH3_FDRX45</td></tr>
<tr><td>TCELL116:OUT_F5</td><td>SERDES.Q2CH3_FDRX44</td></tr>
<tr><td>TCELL116:OUT_F6</td><td>SERDES.Q2CH3_FDRX43</td></tr>
<tr><td>TCELL116:OUT_F7</td><td>SERDES.Q2CH3_FDRX42</td></tr>
<tr><td>TCELL116:OUT_Q2</td><td>SERDES.Q2CH3_FDRX41</td></tr>
<tr><td>TCELL116:OUT_Q3</td><td>SERDES.Q2CH3_FDRX40</td></tr>
<tr><td>TCELL116:OUT_Q4</td><td>SERDES.Q2CH3_FDRX39</td></tr>
<tr><td>TCELL116:OUT_Q5</td><td>SERDES.Q2CH3_FDRX38</td></tr>
<tr><td>TCELL116:OUT_Q6</td><td>SERDES.Q2CH3_FDRX37</td></tr>
<tr><td>TCELL116:OUT_Q7</td><td>SERDES.Q2CH3_FDRX36</td></tr>
<tr><td>TCELL117:IMUX_A0</td><td>SERDES.Q2CH3_FCRXPWRUP</td></tr>
<tr><td>TCELL117:IMUX_A1</td><td>SERDES.Q2_FCMPWRUP</td></tr>
<tr><td>TCELL117:IMUX_A2</td><td>SERDES.Q2_HSPLLPWRUP</td></tr>
<tr><td>TCELL117:IMUX_A3</td><td>SERDES.Q2_LSPLLPWRUP</td></tr>
<tr><td>TCELL117:IMUX_A4</td><td>SERDES.Q2CH0_FCRATE2</td></tr>
<tr><td>TCELL117:IMUX_A5</td><td>SERDES.Q2CH0_FCRATE1</td></tr>
<tr><td>TCELL117:IMUX_B0</td><td>SERDES.Q2CH0_FCRATE0</td></tr>
<tr><td>TCELL117:IMUX_B1</td><td>SERDES.Q2CH1_FCRATE2</td></tr>
<tr><td>TCELL117:IMUX_B2</td><td>SERDES.Q2CH1_FCRATE1</td></tr>
<tr><td>TCELL117:IMUX_B3</td><td>SERDES.Q2CH1_FCRATE0</td></tr>
<tr><td>TCELL117:IMUX_B4</td><td>SERDES.Q2CH2_FCRATE2</td></tr>
<tr><td>TCELL117:IMUX_B5</td><td>SERDES.Q2CH2_FCRATE1</td></tr>
<tr><td>TCELL117:IMUX_C0</td><td>SERDES.Q2CH2_FCRATE0</td></tr>
<tr><td>TCELL117:IMUX_C1</td><td>SERDES.Q2CH3_FCRATE2</td></tr>
<tr><td>TCELL117:IMUX_C2</td><td>SERDES.Q2CH3_FCRATE1</td></tr>
<tr><td>TCELL117:IMUX_C3</td><td>SERDES.Q2CH3_FCRATE0</td></tr>
<tr><td>TCELL117:IMUX_C4</td><td>SERDES.Q2_FCSCANMODE</td></tr>
<tr><td>TCELL117:IMUX_C5</td><td>SERDES.Q2_FDDFECHSEL1</td></tr>
<tr><td>TCELL117:IMUX_D0</td><td>SERDES.Q2_FDDFECHSEL0</td></tr>
<tr><td>TCELL117:IMUX_D1</td><td>SERDES.Q2_FCDFECOEFF0_7</td></tr>
<tr><td>TCELL117:IMUX_D2</td><td>SERDES.Q2_FCDFECOEFF0_6</td></tr>
<tr><td>TCELL117:IMUX_D3</td><td>SERDES.Q2_FCDFECOEFF0_5</td></tr>
<tr><td>TCELL117:IMUX_D4</td><td>SERDES.Q2_FCDFECOEFF0_4</td></tr>
<tr><td>TCELL117:IMUX_D5</td><td>SERDES.Q2_FCDFECOEFF0_3</td></tr>
<tr><td>TCELL117:IMUX_LSR0</td><td>SERDES.Q2CH2_FCTRST</td></tr>
<tr><td>TCELL117:IMUX_LSR1</td><td>SERDES.Q2CH3_FCTRST</td></tr>
<tr><td>TCELL117:IMUX_CLK0_DELAY</td><td>SERDES.Q2_FITMRCLK</td></tr>
<tr><td>TCELL117:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH0_FITMRSTARTCLK</td></tr>
<tr><td>TCELL117:OUT_F0</td><td>SERDES.Q2CH3_FDRX35</td></tr>
<tr><td>TCELL117:OUT_F1</td><td>SERDES.Q2CH3_FDRX34</td></tr>
<tr><td>TCELL117:OUT_F2</td><td>SERDES.Q2CH3_FDRX33</td></tr>
<tr><td>TCELL117:OUT_F3</td><td>SERDES.Q2CH3_FDRX32</td></tr>
<tr><td>TCELL117:OUT_F4</td><td>SERDES.Q2CH0_FSPCIEDONE</td></tr>
<tr><td>TCELL117:OUT_F5</td><td>SERDES.Q2CH1_FSPCIEDONE</td></tr>
<tr><td>TCELL117:OUT_F6</td><td>SERDES.Q2CH2_FSPCIEDONE</td></tr>
<tr><td>TCELL117:OUT_F7</td><td>SERDES.Q2CH3_FSPCIEDONE</td></tr>
<tr><td>TCELL117:OUT_Q0</td><td>SERDES.Q2CH0_FSPCIECON</td></tr>
<tr><td>TCELL117:OUT_Q1</td><td>SERDES.Q2CH1_FSPCIECON</td></tr>
<tr><td>TCELL117:OUT_Q2</td><td>SERDES.Q2CH2_FSPCIECON</td></tr>
<tr><td>TCELL117:OUT_Q3</td><td>SERDES.Q2CH3_FSPCIECON</td></tr>
<tr><td>TCELL117:OUT_Q4</td><td>SERDES.Q2CH0_FSRLOS</td></tr>
<tr><td>TCELL117:OUT_Q5</td><td>SERDES.Q2CH1_FSRLOS</td></tr>
<tr><td>TCELL117:OUT_Q6</td><td>SERDES.Q2CH2_FSRLOS</td></tr>
<tr><td>TCELL117:OUT_Q7</td><td>SERDES.Q2CH3_FSRLOS</td></tr>
<tr><td>TCELL118:IMUX_A0</td><td>SERDES.Q2_FCDFECOEFF0_2</td></tr>
<tr><td>TCELL118:IMUX_A1</td><td>SERDES.Q2_FCDFECOEFF0_1</td></tr>
<tr><td>TCELL118:IMUX_A2</td><td>SERDES.Q2_FCDFECOEFF0_0</td></tr>
<tr><td>TCELL118:IMUX_A3</td><td>SERDES.Q2_FCDFECOEFF1_7</td></tr>
<tr><td>TCELL118:IMUX_A4</td><td>SERDES.Q2_FCDFECOEFF1_6</td></tr>
<tr><td>TCELL118:IMUX_A5</td><td>SERDES.Q2_FCDFECOEFF1_5</td></tr>
<tr><td>TCELL118:IMUX_B0</td><td>SERDES.Q2_FCDFECOEFF1_4</td></tr>
<tr><td>TCELL118:IMUX_B1</td><td>SERDES.Q2_FCDFECOEFF1_3</td></tr>
<tr><td>TCELL118:IMUX_B2</td><td>SERDES.Q2_FCDFECOEFF1_2</td></tr>
<tr><td>TCELL118:IMUX_B3</td><td>SERDES.Q2_FCDFECOEFF1_1</td></tr>
<tr><td>TCELL118:IMUX_B4</td><td>SERDES.Q2_FCDFECOEFF1_0</td></tr>
<tr><td>TCELL118:IMUX_B5</td><td>SERDES.Q2_FCDFECOEFF2_7</td></tr>
<tr><td>TCELL118:IMUX_C0</td><td>SERDES.Q2_FCDFECOEFF2_6</td></tr>
<tr><td>TCELL118:IMUX_C1</td><td>SERDES.Q2_FCDFECOEFF2_5</td></tr>
<tr><td>TCELL118:IMUX_C2</td><td>SERDES.Q2_FCDFECOEFF2_4</td></tr>
<tr><td>TCELL118:IMUX_C3</td><td>SERDES.Q2_FCDFECOEFF2_3</td></tr>
<tr><td>TCELL118:IMUX_C4</td><td>SERDES.Q2_FCDFECOEFF2_2</td></tr>
<tr><td>TCELL118:IMUX_C5</td><td>SERDES.Q2_FCDFECOEFF2_1</td></tr>
<tr><td>TCELL118:IMUX_D0</td><td>SERDES.Q2_FCDFECOEFF2_0</td></tr>
<tr><td>TCELL118:IMUX_D1</td><td>SERDES.Q2_FCDFECOEFF3_7</td></tr>
<tr><td>TCELL118:IMUX_D2</td><td>SERDES.Q2_FCDFECOEFF3_6</td></tr>
<tr><td>TCELL118:IMUX_D3</td><td>SERDES.Q2_FCDFECOEFF3_5</td></tr>
<tr><td>TCELL118:IMUX_D4</td><td>SERDES.Q2_FCDFECOEFF3_4</td></tr>
<tr><td>TCELL118:IMUX_D5</td><td>SERDES.Q2_FCDFECOEFF3_3</td></tr>
<tr><td>TCELL118:IMUX_LSR0</td><td>SERDES.Q2_LSPLLRST</td></tr>
<tr><td>TCELL118:IMUX_LSR1</td><td>SERDES.Q2_HSPLLRST</td></tr>
<tr><td>TCELL118:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH1_FITMRSTARTCLK</td></tr>
<tr><td>TCELL118:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH2_FITMRSTARTCLK</td></tr>
<tr><td>TCELL118:OUT_F0</td><td>SERDES.Q2CH0_FSLSM</td></tr>
<tr><td>TCELL118:OUT_F1</td><td>SERDES.Q2CH1_FSLSM</td></tr>
<tr><td>TCELL118:OUT_F2</td><td>SERDES.Q2CH2_FSLSM</td></tr>
<tr><td>TCELL118:OUT_F3</td><td>SERDES.Q2CH3_FSLSM</td></tr>
<tr><td>TCELL118:OUT_F4</td><td>SERDES.Q2CH0_FSCCUNDERRUN</td></tr>
<tr><td>TCELL118:OUT_F5</td><td>SERDES.Q2CH1_FSCCUNDERRUN</td></tr>
<tr><td>TCELL118:OUT_F6</td><td>SERDES.Q2CH2_FSCCUNDERRUN</td></tr>
<tr><td>TCELL118:OUT_F7</td><td>SERDES.Q2CH3_FSCCUNDERRUN</td></tr>
<tr><td>TCELL118:OUT_Q0</td><td>SERDES.Q2CH0_FSCCOVERRUN</td></tr>
<tr><td>TCELL118:OUT_Q1</td><td>SERDES.Q2CH1_FSCCOVERRUN</td></tr>
<tr><td>TCELL118:OUT_Q2</td><td>SERDES.Q2CH2_FSCCOVERRUN</td></tr>
<tr><td>TCELL118:OUT_Q3</td><td>SERDES.Q2CH3_FSCCOVERRUN</td></tr>
<tr><td>TCELL118:OUT_Q4</td><td>SERDES.Q2CH0_FSRLOL</td></tr>
<tr><td>TCELL118:OUT_Q5</td><td>SERDES.Q2CH1_FSRLOL</td></tr>
<tr><td>TCELL118:OUT_Q6</td><td>SERDES.Q2CH2_FSRLOL</td></tr>
<tr><td>TCELL118:OUT_Q7</td><td>SERDES.Q2CH3_FSRLOL</td></tr>
<tr><td>TCELL119:IMUX_A0</td><td>SERDES.Q2_FCDFECOEFF3_2</td></tr>
<tr><td>TCELL119:IMUX_A1</td><td>SERDES.Q2_FCDFECOEFF3_1</td></tr>
<tr><td>TCELL119:IMUX_A2</td><td>SERDES.Q2_FCDFECOEFF3_0</td></tr>
<tr><td>TCELL119:IMUX_A3</td><td>SERDES.Q2_FCDFECOEFF4_7</td></tr>
<tr><td>TCELL119:IMUX_A4</td><td>SERDES.Q2_FCDFECOEFF4_6</td></tr>
<tr><td>TCELL119:IMUX_A5</td><td>SERDES.Q2_FCDFECOEFF4_5</td></tr>
<tr><td>TCELL119:IMUX_B0</td><td>SERDES.Q2_FCDFECOEFF4_4</td></tr>
<tr><td>TCELL119:IMUX_B1</td><td>SERDES.Q2_FCDFECOEFF4_3</td></tr>
<tr><td>TCELL119:IMUX_B2</td><td>SERDES.Q2_FCDFECOEFF4_2</td></tr>
<tr><td>TCELL119:IMUX_B3</td><td>SERDES.Q2_FCDFECOEFF4_1</td></tr>
<tr><td>TCELL119:IMUX_B4</td><td>SERDES.Q2_FCDFECOEFF4_0</td></tr>
<tr><td>TCELL119:IMUX_B5</td><td>SERDES.Q2_FCDFECOEFF5_7</td></tr>
<tr><td>TCELL119:IMUX_C0</td><td>SERDES.Q2_FCDFECOEFF5_6</td></tr>
<tr><td>TCELL119:IMUX_C1</td><td>SERDES.Q2_FCDFECOEFF5_5</td></tr>
<tr><td>TCELL119:IMUX_C2</td><td>SERDES.Q2_FCDFECOEFF5_4</td></tr>
<tr><td>TCELL119:IMUX_C3</td><td>SERDES.Q2_FCDFECOEFF5_3</td></tr>
<tr><td>TCELL119:IMUX_C4</td><td>SERDES.Q2_FCDFECOEFF5_2</td></tr>
<tr><td>TCELL119:IMUX_C5</td><td>SERDES.Q2_FCDFECOEFF5_1</td></tr>
<tr><td>TCELL119:IMUX_D0</td><td>SERDES.Q2_FCDFECOEFF5_0</td></tr>
<tr><td>TCELL119:IMUX_D1</td><td>SERDES.Q2_FCDFESIGN5</td></tr>
<tr><td>TCELL119:IMUX_D2</td><td>SERDES.Q2_FCDFESIGN4</td></tr>
<tr><td>TCELL119:IMUX_D3</td><td>SERDES.Q2_FCDFESIGN3</td></tr>
<tr><td>TCELL119:IMUX_D4</td><td>SERDES.Q2_FCDFESIGN2</td></tr>
<tr><td>TCELL119:IMUX_D5</td><td>SERDES.Q2_FCDFESIGN1</td></tr>
<tr><td>TCELL119:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH3_FITMRSTARTCLK</td></tr>
<tr><td>TCELL119:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH0_FITMRSTOPCLK</td></tr>
<tr><td>TCELL119:OUT_F0</td><td>SERDES.Q2_HSPLLLOL</td></tr>
<tr><td>TCELL119:OUT_F1</td><td>SERDES.Q2_LSPLLLOL</td></tr>
<tr><td>TCELL119:OUT_F2</td><td>SERDES.Q2CH0_FDLDRRX</td></tr>
<tr><td>TCELL119:OUT_F3</td><td>SERDES.Q2CH1_FDLDRRX</td></tr>
<tr><td>TCELL119:OUT_F4</td><td>SERDES.Q2CH2_FDLDRRX</td></tr>
<tr><td>TCELL119:OUT_F5</td><td>SERDES.Q2CH3_FDLDRRX</td></tr>
<tr><td>TCELL119:OUT_F6</td><td>SERDES.Q2CH0_FSSKPADDED</td></tr>
<tr><td>TCELL119:OUT_F7</td><td>SERDES.Q2CH1_FSSKPADDED</td></tr>
<tr><td>TCELL119:OUT_Q0</td><td>SERDES.Q2CH2_FSSKPADDED</td></tr>
<tr><td>TCELL119:OUT_Q1</td><td>SERDES.Q2CH3_FSSKPADDED</td></tr>
<tr><td>TCELL119:OUT_Q2</td><td>SERDES.Q2CH0_FSSKPDELETED</td></tr>
<tr><td>TCELL119:OUT_Q3</td><td>SERDES.Q2CH1_FSSKPDELETED</td></tr>
<tr><td>TCELL119:OUT_Q4</td><td>SERDES.Q2CH2_FSSKPDELETED</td></tr>
<tr><td>TCELL119:OUT_Q5</td><td>SERDES.Q2CH3_FSSKPDELETED</td></tr>
<tr><td>TCELL119:OUT_Q6</td><td>SERDES.Q2D0_FSDE</td></tr>
<tr><td>TCELL119:OUT_Q7</td><td>SERDES.Q2D1_FSDE</td></tr>
<tr><td>TCELL120:IMUX_A0</td><td>SERDES.Q2CH0_FCTMRSTART</td></tr>
<tr><td>TCELL120:IMUX_A1</td><td>SERDES.Q2CH1_FCTMRSTART</td></tr>
<tr><td>TCELL120:IMUX_A2</td><td>SERDES.Q2CH2_FCTMRSTART</td></tr>
<tr><td>TCELL120:IMUX_A3</td><td>SERDES.Q2CH3_FCTMRSTART</td></tr>
<tr><td>TCELL120:IMUX_A4</td><td>SERDES.Q2CH0_FCTMRSTOP</td></tr>
<tr><td>TCELL120:IMUX_A5</td><td>SERDES.Q2CH1_FCTMRSTOP</td></tr>
<tr><td>TCELL120:IMUX_B0</td><td>SERDES.Q2CH2_FCTMRSTOP</td></tr>
<tr><td>TCELL120:IMUX_B1</td><td>SERDES.Q2CH3_FCTMRSTOP</td></tr>
<tr><td>TCELL120:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH1_FITMRSTOPCLK</td></tr>
<tr><td>TCELL120:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH2_FITMRSTOPCLK</td></tr>
<tr><td>TCELL120:OUT_F0</td><td>SERDES.Q2D0_FSDM</td></tr>
<tr><td>TCELL120:OUT_F1</td><td>SERDES.Q2D1_FSDM</td></tr>
<tr><td>TCELL120:OUT_F2</td><td>SERDES.Q2_FOREFCLK2FPGA</td></tr>
<tr><td>TCELL120:OUT_F3</td><td>SERDES.Q2CH0_FSRCDONE</td></tr>
<tr><td>TCELL120:OUT_F4</td><td>SERDES.Q2CH1_FSRCDONE</td></tr>
<tr><td>TCELL120:OUT_F5</td><td>SERDES.Q2CH2_FSRCDONE</td></tr>
<tr><td>TCELL120:OUT_F6</td><td>SERDES.Q2CH3_FSRCDONE</td></tr>
<tr><td>TCELL120:OUT_F7</td><td>SERDES.Q2_FDDFEDATA9</td></tr>
<tr><td>TCELL120:OUT_Q0</td><td>SERDES.Q2_FDDFEDATA8</td></tr>
<tr><td>TCELL120:OUT_Q1</td><td>SERDES.Q2_FDDFEDATA7</td></tr>
<tr><td>TCELL120:OUT_Q2</td><td>SERDES.Q2_FDDFEDATA6</td></tr>
<tr><td>TCELL120:OUT_Q3</td><td>SERDES.Q2_FDDFEDATA5</td></tr>
<tr><td>TCELL120:OUT_Q4</td><td>SERDES.Q2_FDDFEDATA4</td></tr>
<tr><td>TCELL120:OUT_Q5</td><td>SERDES.Q2_FDDFEDATA3</td></tr>
<tr><td>TCELL120:OUT_Q6</td><td>SERDES.Q2_FDDFEDATA2</td></tr>
<tr><td>TCELL120:OUT_Q7</td><td>SERDES.Q2_FDDFEDATA1</td></tr>
<tr><td>TCELL121:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH3_FITMRSTOPCLK</td></tr>
<tr><td>TCELL121:OUT_F0</td><td>SERDES.Q2_FDDFEDATA0</td></tr>
<tr><td>TCELL121:OUT_F1</td><td>SERDES.Q2_FDDFEERR9</td></tr>
<tr><td>TCELL121:OUT_F2</td><td>SERDES.Q2_FDDFEERR8</td></tr>
<tr><td>TCELL121:OUT_F3</td><td>SERDES.Q2_FDDFEERR7</td></tr>
<tr><td>TCELL121:OUT_F4</td><td>SERDES.Q2_FDDFEERR6</td></tr>
<tr><td>TCELL121:OUT_F5</td><td>SERDES.Q2_FDDFEERR5</td></tr>
<tr><td>TCELL121:OUT_F6</td><td>SERDES.Q2_FDDFEERR4</td></tr>
<tr><td>TCELL121:OUT_F7</td><td>SERDES.Q2_FDDFEERR3</td></tr>
<tr><td>TCELL121:OUT_Q0</td><td>SERDES.Q2_FDDFEERR2</td></tr>
<tr><td>TCELL121:OUT_Q1</td><td>SERDES.Q2_FDDFEERR1</td></tr>
<tr><td>TCELL121:OUT_Q2</td><td>SERDES.Q2_FDDFEERR0</td></tr>
<tr><td>TCELL121:OUT_Q3</td><td>SERDES.Q2CH0_FSDFEVLD</td></tr>
<tr><td>TCELL121:OUT_Q4</td><td>SERDES.Q2CH1_FSDFEVLD</td></tr>
<tr><td>TCELL121:OUT_Q5</td><td>SERDES.Q2CH2_FSDFEVLD</td></tr>
<tr><td>TCELL121:OUT_Q6</td><td>SERDES.Q2CH3_FSDFEVLD</td></tr>
<tr><td>TCELL122:IMUX_A6</td><td>SERDES.Q2CH3_FDTX49</td></tr>
<tr><td>TCELL122:IMUX_A7</td><td>SERDES.Q2CH3_FDTX48</td></tr>
<tr><td>TCELL122:IMUX_B6</td><td>SERDES.Q2CH3_FDTX43</td></tr>
<tr><td>TCELL122:IMUX_B7</td><td>SERDES.Q2CH3_FDTX42</td></tr>
<tr><td>TCELL122:IMUX_C6</td><td>SERDES.Q2CH3_FDTX37</td></tr>
<tr><td>TCELL122:IMUX_C7</td><td>SERDES.Q2CH3_FDTX36</td></tr>
<tr><td>TCELL122:IMUX_D6</td><td>SERDES.Q2CH3_FDTX31</td></tr>
<tr><td>TCELL122:IMUX_D7</td><td>SERDES.Q2CH3_FDTX30</td></tr>
<tr><td>TCELL122:IMUX_LSR0</td><td>SERDES.Q2CH0_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL122:IMUX_LSR1</td><td>SERDES.Q2CH1_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL122:IMUX_CE3</td><td>SERDES.Q2CH0_FCDFERDEN</td></tr>
<tr><td>TCELL122:OUT_F6</td><td>SERDES.Q2CH3_FDRX31</td></tr>
<tr><td>TCELL122:OUT_F7</td><td>SERDES.Q2CH3_FDRX30</td></tr>
<tr><td>TCELL122:OUT_Q6</td><td>SERDES.Q2CH3_FDRX23</td></tr>
<tr><td>TCELL122:OUT_Q7</td><td>SERDES.Q2CH3_FDRX22</td></tr>
<tr><td>TCELL123:IMUX_A0</td><td>SERDES.Q2CH3_FDTX47</td></tr>
<tr><td>TCELL123:IMUX_A1</td><td>SERDES.Q2CH3_FDTX46</td></tr>
<tr><td>TCELL123:IMUX_A2</td><td>SERDES.Q2CH3_FDTX45</td></tr>
<tr><td>TCELL123:IMUX_A3</td><td>SERDES.Q2CH3_FDTX44</td></tr>
<tr><td>TCELL123:IMUX_A6</td><td>SERDES.Q2CH3_FDTX25</td></tr>
<tr><td>TCELL123:IMUX_A7</td><td>SERDES.Q2CH3_FDTX24</td></tr>
<tr><td>TCELL123:IMUX_B0</td><td>SERDES.Q2CH3_FDTX41</td></tr>
<tr><td>TCELL123:IMUX_B1</td><td>SERDES.Q2CH3_FDTX40</td></tr>
<tr><td>TCELL123:IMUX_B2</td><td>SERDES.Q2CH3_FDTX39</td></tr>
<tr><td>TCELL123:IMUX_B3</td><td>SERDES.Q2CH3_FDTX38</td></tr>
<tr><td>TCELL123:IMUX_B6</td><td>SERDES.Q2CH3_FDTX19</td></tr>
<tr><td>TCELL123:IMUX_B7</td><td>SERDES.Q2CH3_FDTX18</td></tr>
<tr><td>TCELL123:IMUX_C0</td><td>SERDES.Q2CH3_FDTX35</td></tr>
<tr><td>TCELL123:IMUX_C1</td><td>SERDES.Q2CH3_FDTX34</td></tr>
<tr><td>TCELL123:IMUX_C2</td><td>SERDES.Q2CH3_FDTX33</td></tr>
<tr><td>TCELL123:IMUX_C3</td><td>SERDES.Q2CH3_FDTX32</td></tr>
<tr><td>TCELL123:IMUX_C6</td><td>SERDES.Q2CH3_FDTX13</td></tr>
<tr><td>TCELL123:IMUX_C7</td><td>SERDES.Q2CH3_FDTX12</td></tr>
<tr><td>TCELL123:IMUX_D0</td><td>SERDES.Q2CH3_FDTX29</td></tr>
<tr><td>TCELL123:IMUX_D1</td><td>SERDES.Q2CH3_FDTX28</td></tr>
<tr><td>TCELL123:IMUX_D2</td><td>SERDES.Q2CH3_FDTX27</td></tr>
<tr><td>TCELL123:IMUX_D3</td><td>SERDES.Q2CH3_FDTX26</td></tr>
<tr><td>TCELL123:IMUX_D6</td><td>SERDES.Q2CH3_FDTX7</td></tr>
<tr><td>TCELL123:IMUX_D7</td><td>SERDES.Q2CH3_FDTX6</td></tr>
<tr><td>TCELL123:IMUX_LSR0</td><td>SERDES.Q2CH2_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL123:IMUX_LSR1</td><td>SERDES.Q2CH3_FCPIPEPHYRESETN</td></tr>
<tr><td>TCELL123:IMUX_CLK0_DELAY</td><td>SERDES.Q2_LSPLLREFCLKI</td></tr>
<tr><td>TCELL123:IMUX_CLK1_DELAY</td><td>SERDES.Q2_HSPLLREFCLKI</td></tr>
<tr><td>TCELL123:IMUX_CE0</td><td>SERDES.Q2CH1_FCDFERDEN</td></tr>
<tr><td>TCELL123:IMUX_CE1</td><td>SERDES.Q2CH2_FCDFERDEN</td></tr>
<tr><td>TCELL123:IMUX_CE2</td><td>SERDES.Q2CH3_FCDFERDEN</td></tr>
<tr><td>TCELL123:IMUX_CE3</td><td>SERDES.Q2CH0_FCDFEUPD</td></tr>
<tr><td>TCELL123:OUT_F0</td><td>SERDES.Q2CH3_FDRX29</td></tr>
<tr><td>TCELL123:OUT_F1</td><td>SERDES.Q2CH3_FDRX28</td></tr>
<tr><td>TCELL123:OUT_F2</td><td>SERDES.Q2CH3_FDRX27</td></tr>
<tr><td>TCELL123:OUT_F3</td><td>SERDES.Q2CH3_FDRX26</td></tr>
<tr><td>TCELL123:OUT_F4</td><td>SERDES.Q2CH3_FDRX25</td></tr>
<tr><td>TCELL123:OUT_F5</td><td>SERDES.Q2CH3_FDRX24</td></tr>
<tr><td>TCELL123:OUT_F6</td><td>SERDES.Q2CH3_FDRX15</td></tr>
<tr><td>TCELL123:OUT_F7</td><td>SERDES.Q2CH3_FDRX14</td></tr>
<tr><td>TCELL123:OUT_Q0</td><td>SERDES.Q2CH3_FDRX21</td></tr>
<tr><td>TCELL123:OUT_Q1</td><td>SERDES.Q2CH3_FDRX20</td></tr>
<tr><td>TCELL123:OUT_Q2</td><td>SERDES.Q2CH3_FDRX19</td></tr>
<tr><td>TCELL123:OUT_Q3</td><td>SERDES.Q2CH3_FDRX18</td></tr>
<tr><td>TCELL123:OUT_Q4</td><td>SERDES.Q2CH3_FDRX17</td></tr>
<tr><td>TCELL123:OUT_Q5</td><td>SERDES.Q2CH3_FDRX16</td></tr>
<tr><td>TCELL123:OUT_Q6</td><td>SERDES.Q2CH3_FDRX7</td></tr>
<tr><td>TCELL123:OUT_Q7</td><td>SERDES.Q2CH3_FDRX6</td></tr>
<tr><td>TCELL124:IMUX_A0</td><td>SERDES.Q2CH3_FDTX23</td></tr>
<tr><td>TCELL124:IMUX_A1</td><td>SERDES.Q2CH3_FDTX22</td></tr>
<tr><td>TCELL124:IMUX_A2</td><td>SERDES.Q2CH3_FDTX21</td></tr>
<tr><td>TCELL124:IMUX_A3</td><td>SERDES.Q2CH3_FDTX20</td></tr>
<tr><td>TCELL124:IMUX_A6</td><td>SERDES.Q2CH3_FDTX1</td></tr>
<tr><td>TCELL124:IMUX_A7</td><td>SERDES.Q2CH3_FDTX0</td></tr>
<tr><td>TCELL124:IMUX_B0</td><td>SERDES.Q2CH3_FDTX17</td></tr>
<tr><td>TCELL124:IMUX_B1</td><td>SERDES.Q2CH3_FDTX16</td></tr>
<tr><td>TCELL124:IMUX_B2</td><td>SERDES.Q2CH3_FDTX15</td></tr>
<tr><td>TCELL124:IMUX_B3</td><td>SERDES.Q2CH3_FDTX14</td></tr>
<tr><td>TCELL124:IMUX_B6</td><td>SERDES.Q2CH2_FDTX45</td></tr>
<tr><td>TCELL124:IMUX_B7</td><td>SERDES.Q2CH2_FDTX44</td></tr>
<tr><td>TCELL124:IMUX_C0</td><td>SERDES.Q2CH3_FDTX11</td></tr>
<tr><td>TCELL124:IMUX_C1</td><td>SERDES.Q2CH3_FDTX10</td></tr>
<tr><td>TCELL124:IMUX_C2</td><td>SERDES.Q2CH3_FDTX9</td></tr>
<tr><td>TCELL124:IMUX_C3</td><td>SERDES.Q2CH3_FDTX8</td></tr>
<tr><td>TCELL124:IMUX_C6</td><td>SERDES.Q2CH2_FDTX39</td></tr>
<tr><td>TCELL124:IMUX_C7</td><td>SERDES.Q2CH2_FDTX38</td></tr>
<tr><td>TCELL124:IMUX_D0</td><td>SERDES.Q2CH3_FDTX5</td></tr>
<tr><td>TCELL124:IMUX_D1</td><td>SERDES.Q2CH3_FDTX4</td></tr>
<tr><td>TCELL124:IMUX_D2</td><td>SERDES.Q2CH3_FDTX3</td></tr>
<tr><td>TCELL124:IMUX_D3</td><td>SERDES.Q2CH3_FDTX2</td></tr>
<tr><td>TCELL124:IMUX_D6</td><td>SERDES.Q2CH2_FDTX33</td></tr>
<tr><td>TCELL124:IMUX_D7</td><td>SERDES.Q2CH2_FDTX32</td></tr>
<tr><td>TCELL124:IMUX_LSR0</td><td>SERDES.Q2D0_FCDERST</td></tr>
<tr><td>TCELL124:IMUX_LSR1</td><td>SERDES.Q2D1_FCDERST</td></tr>
<tr><td>TCELL124:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH1_FIREFRXCLK</td></tr>
<tr><td>TCELL124:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH0_FIREFRXCLK</td></tr>
<tr><td>TCELL124:IMUX_CE0</td><td>SERDES.Q2CH1_FCDFEUPD</td></tr>
<tr><td>TCELL124:IMUX_CE1</td><td>SERDES.Q2CH2_FCDFEUPD</td></tr>
<tr><td>TCELL124:IMUX_CE2</td><td>SERDES.Q2CH3_FCDFEUPD</td></tr>
<tr><td>TCELL124:OUT_F0</td><td>SERDES.Q2CH3_FDRX13</td></tr>
<tr><td>TCELL124:OUT_F1</td><td>SERDES.Q2CH3_FDRX12</td></tr>
<tr><td>TCELL124:OUT_F2</td><td>SERDES.Q2CH3_FDRX11</td></tr>
<tr><td>TCELL124:OUT_F3</td><td>SERDES.Q2CH3_FDRX10</td></tr>
<tr><td>TCELL124:OUT_F4</td><td>SERDES.Q2CH3_FDRX9</td></tr>
<tr><td>TCELL124:OUT_F5</td><td>SERDES.Q2CH3_FDRX8</td></tr>
<tr><td>TCELL124:OUT_F6</td><td>SERDES.Q2CH2_FDRX47</td></tr>
<tr><td>TCELL124:OUT_F7</td><td>SERDES.Q2CH2_FDRX46</td></tr>
<tr><td>TCELL124:OUT_Q0</td><td>SERDES.Q2CH3_FDRX5</td></tr>
<tr><td>TCELL124:OUT_Q1</td><td>SERDES.Q2CH3_FDRX4</td></tr>
<tr><td>TCELL124:OUT_Q2</td><td>SERDES.Q2CH3_FDRX3</td></tr>
<tr><td>TCELL124:OUT_Q3</td><td>SERDES.Q2CH3_FDRX2</td></tr>
<tr><td>TCELL124:OUT_Q4</td><td>SERDES.Q2CH3_FDRX1</td></tr>
<tr><td>TCELL124:OUT_Q5</td><td>SERDES.Q2CH3_FDRX0</td></tr>
<tr><td>TCELL124:OUT_Q6</td><td>SERDES.Q2CH2_FDRX39</td></tr>
<tr><td>TCELL124:OUT_Q7</td><td>SERDES.Q2CH2_FDRX38</td></tr>
<tr><td>TCELL125:IMUX_A0</td><td>SERDES.Q2CH2_FDTX49</td></tr>
<tr><td>TCELL125:IMUX_A1</td><td>SERDES.Q2CH2_FDTX48</td></tr>
<tr><td>TCELL125:IMUX_A2</td><td>SERDES.Q2CH2_FDTX47</td></tr>
<tr><td>TCELL125:IMUX_A3</td><td>SERDES.Q2CH2_FDTX46</td></tr>
<tr><td>TCELL125:IMUX_A6</td><td>SERDES.Q2CH2_FDTX27</td></tr>
<tr><td>TCELL125:IMUX_A7</td><td>SERDES.Q2CH2_FDTX26</td></tr>
<tr><td>TCELL125:IMUX_B0</td><td>SERDES.Q2CH2_FDTX43</td></tr>
<tr><td>TCELL125:IMUX_B1</td><td>SERDES.Q2CH2_FDTX42</td></tr>
<tr><td>TCELL125:IMUX_B2</td><td>SERDES.Q2CH2_FDTX41</td></tr>
<tr><td>TCELL125:IMUX_B3</td><td>SERDES.Q2CH2_FDTX40</td></tr>
<tr><td>TCELL125:IMUX_B6</td><td>SERDES.Q2CH2_FDTX21</td></tr>
<tr><td>TCELL125:IMUX_B7</td><td>SERDES.Q2CH2_FDTX20</td></tr>
<tr><td>TCELL125:IMUX_C0</td><td>SERDES.Q2CH2_FDTX37</td></tr>
<tr><td>TCELL125:IMUX_C1</td><td>SERDES.Q2CH2_FDTX36</td></tr>
<tr><td>TCELL125:IMUX_C2</td><td>SERDES.Q2CH2_FDTX35</td></tr>
<tr><td>TCELL125:IMUX_C3</td><td>SERDES.Q2CH2_FDTX34</td></tr>
<tr><td>TCELL125:IMUX_C6</td><td>SERDES.Q2CH2_FDTX15</td></tr>
<tr><td>TCELL125:IMUX_C7</td><td>SERDES.Q2CH2_FDTX14</td></tr>
<tr><td>TCELL125:IMUX_D0</td><td>SERDES.Q2CH2_FDTX31</td></tr>
<tr><td>TCELL125:IMUX_D1</td><td>SERDES.Q2CH2_FDTX30</td></tr>
<tr><td>TCELL125:IMUX_D2</td><td>SERDES.Q2CH2_FDTX29</td></tr>
<tr><td>TCELL125:IMUX_D3</td><td>SERDES.Q2CH2_FDTX28</td></tr>
<tr><td>TCELL125:IMUX_D6</td><td>SERDES.Q2CH2_FDTX9</td></tr>
<tr><td>TCELL125:IMUX_D7</td><td>SERDES.Q2CH2_FDTX8</td></tr>
<tr><td>TCELL125:IMUX_LSR0</td><td>SERDES.Q2CH0_FCPCSTXRST</td></tr>
<tr><td>TCELL125:IMUX_LSR1</td><td>SERDES.Q2CH1_FCPCSTXRST</td></tr>
<tr><td>TCELL125:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH3_FIREFRXCLK</td></tr>
<tr><td>TCELL125:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH2_FIREFRXCLK</td></tr>
<tr><td>TCELL125:OUT_F0</td><td>SERDES.Q2CH2_FDRX45</td></tr>
<tr><td>TCELL125:OUT_F1</td><td>SERDES.Q2CH2_FDRX44</td></tr>
<tr><td>TCELL125:OUT_F2</td><td>SERDES.Q2CH2_FDRX43</td></tr>
<tr><td>TCELL125:OUT_F3</td><td>SERDES.Q2CH2_FDRX42</td></tr>
<tr><td>TCELL125:OUT_F4</td><td>SERDES.Q2CH2_FDRX41</td></tr>
<tr><td>TCELL125:OUT_F5</td><td>SERDES.Q2CH2_FDRX40</td></tr>
<tr><td>TCELL125:OUT_F6</td><td>SERDES.Q2CH2_FDRX31</td></tr>
<tr><td>TCELL125:OUT_F7</td><td>SERDES.Q2CH2_FDRX30</td></tr>
<tr><td>TCELL125:OUT_Q0</td><td>SERDES.Q2CH2_FDRX37</td></tr>
<tr><td>TCELL125:OUT_Q1</td><td>SERDES.Q2CH2_FDRX36</td></tr>
<tr><td>TCELL125:OUT_Q2</td><td>SERDES.Q2CH2_FDRX35</td></tr>
<tr><td>TCELL125:OUT_Q3</td><td>SERDES.Q2CH2_FDRX34</td></tr>
<tr><td>TCELL125:OUT_Q4</td><td>SERDES.Q2CH2_FDRX33</td></tr>
<tr><td>TCELL125:OUT_Q5</td><td>SERDES.Q2CH2_FDRX32</td></tr>
<tr><td>TCELL125:OUT_Q6</td><td>SERDES.Q2CH2_FDRX23</td></tr>
<tr><td>TCELL125:OUT_Q7</td><td>SERDES.Q2CH2_FDRX22</td></tr>
<tr><td>TCELL126:IMUX_A0</td><td>SERDES.Q2CH2_FDTX25</td></tr>
<tr><td>TCELL126:IMUX_A1</td><td>SERDES.Q2CH2_FDTX24</td></tr>
<tr><td>TCELL126:IMUX_A2</td><td>SERDES.Q2CH2_FDTX23</td></tr>
<tr><td>TCELL126:IMUX_A3</td><td>SERDES.Q2CH2_FDTX22</td></tr>
<tr><td>TCELL126:IMUX_A6</td><td>SERDES.Q2CH2_FDTX3</td></tr>
<tr><td>TCELL126:IMUX_A7</td><td>SERDES.Q2CH2_FDTX2</td></tr>
<tr><td>TCELL126:IMUX_B0</td><td>SERDES.Q2CH2_FDTX19</td></tr>
<tr><td>TCELL126:IMUX_B1</td><td>SERDES.Q2CH2_FDTX18</td></tr>
<tr><td>TCELL126:IMUX_B2</td><td>SERDES.Q2CH2_FDTX17</td></tr>
<tr><td>TCELL126:IMUX_B3</td><td>SERDES.Q2CH2_FDTX16</td></tr>
<tr><td>TCELL126:IMUX_B6</td><td>SERDES.Q2CH1_FDTX47</td></tr>
<tr><td>TCELL126:IMUX_B7</td><td>SERDES.Q2CH1_FDTX46</td></tr>
<tr><td>TCELL126:IMUX_C0</td><td>SERDES.Q2CH2_FDTX13</td></tr>
<tr><td>TCELL126:IMUX_C1</td><td>SERDES.Q2CH2_FDTX12</td></tr>
<tr><td>TCELL126:IMUX_C2</td><td>SERDES.Q2CH2_FDTX11</td></tr>
<tr><td>TCELL126:IMUX_C3</td><td>SERDES.Q2CH2_FDTX10</td></tr>
<tr><td>TCELL126:IMUX_C6</td><td>SERDES.Q2CH1_FDTX41</td></tr>
<tr><td>TCELL126:IMUX_C7</td><td>SERDES.Q2CH1_FDTX40</td></tr>
<tr><td>TCELL126:IMUX_D0</td><td>SERDES.Q2CH2_FDTX7</td></tr>
<tr><td>TCELL126:IMUX_D1</td><td>SERDES.Q2CH2_FDTX6</td></tr>
<tr><td>TCELL126:IMUX_D2</td><td>SERDES.Q2CH2_FDTX5</td></tr>
<tr><td>TCELL126:IMUX_D3</td><td>SERDES.Q2CH2_FDTX4</td></tr>
<tr><td>TCELL126:IMUX_D6</td><td>SERDES.Q2CH1_FDTX35</td></tr>
<tr><td>TCELL126:IMUX_D7</td><td>SERDES.Q2CH1_FDTX34</td></tr>
<tr><td>TCELL126:IMUX_LSR0</td><td>SERDES.Q2CH2_FCPCSTXRST</td></tr>
<tr><td>TCELL126:IMUX_LSR1</td><td>SERDES.Q2CH3_FCPCSTXRST</td></tr>
<tr><td>TCELL126:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH1_FIRCLK</td></tr>
<tr><td>TCELL126:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH0_FIRCLK</td></tr>
<tr><td>TCELL126:OUT_F0</td><td>SERDES.Q2CH2_FDRX29</td></tr>
<tr><td>TCELL126:OUT_F1</td><td>SERDES.Q2CH2_FDRX28</td></tr>
<tr><td>TCELL126:OUT_F2</td><td>SERDES.Q2CH2_FDRX27</td></tr>
<tr><td>TCELL126:OUT_F3</td><td>SERDES.Q2CH2_FDRX26</td></tr>
<tr><td>TCELL126:OUT_F4</td><td>SERDES.Q2CH2_FDRX25</td></tr>
<tr><td>TCELL126:OUT_F5</td><td>SERDES.Q2CH2_FDRX24</td></tr>
<tr><td>TCELL126:OUT_F6</td><td>SERDES.Q2CH2_FDRX15</td></tr>
<tr><td>TCELL126:OUT_F7</td><td>SERDES.Q2CH2_FDRX14</td></tr>
<tr><td>TCELL126:OUT_Q0</td><td>SERDES.Q2CH2_FDRX21</td></tr>
<tr><td>TCELL126:OUT_Q1</td><td>SERDES.Q2CH2_FDRX20</td></tr>
<tr><td>TCELL126:OUT_Q2</td><td>SERDES.Q2CH2_FDRX19</td></tr>
<tr><td>TCELL126:OUT_Q3</td><td>SERDES.Q2CH2_FDRX18</td></tr>
<tr><td>TCELL126:OUT_Q4</td><td>SERDES.Q2CH2_FDRX17</td></tr>
<tr><td>TCELL126:OUT_Q5</td><td>SERDES.Q2CH2_FDRX16</td></tr>
<tr><td>TCELL126:OUT_Q6</td><td>SERDES.Q2CH2_FDRX7</td></tr>
<tr><td>TCELL126:OUT_Q7</td><td>SERDES.Q2CH2_FDRX6</td></tr>
<tr><td>TCELL127:IMUX_A0</td><td>SERDES.Q2CH2_FDTX1</td></tr>
<tr><td>TCELL127:IMUX_A1</td><td>SERDES.Q2CH2_FDTX0</td></tr>
<tr><td>TCELL127:IMUX_A2</td><td>SERDES.Q2CH1_FDTX49</td></tr>
<tr><td>TCELL127:IMUX_A3</td><td>SERDES.Q2CH1_FDTX48</td></tr>
<tr><td>TCELL127:IMUX_B0</td><td>SERDES.Q2CH1_FDTX45</td></tr>
<tr><td>TCELL127:IMUX_B1</td><td>SERDES.Q2CH1_FDTX44</td></tr>
<tr><td>TCELL127:IMUX_B2</td><td>SERDES.Q2CH1_FDTX43</td></tr>
<tr><td>TCELL127:IMUX_B3</td><td>SERDES.Q2CH1_FDTX42</td></tr>
<tr><td>TCELL127:IMUX_C0</td><td>SERDES.Q2CH1_FDTX39</td></tr>
<tr><td>TCELL127:IMUX_C1</td><td>SERDES.Q2CH1_FDTX38</td></tr>
<tr><td>TCELL127:IMUX_C2</td><td>SERDES.Q2CH1_FDTX37</td></tr>
<tr><td>TCELL127:IMUX_C3</td><td>SERDES.Q2CH1_FDTX36</td></tr>
<tr><td>TCELL127:IMUX_D0</td><td>SERDES.Q2CH1_FDTX33</td></tr>
<tr><td>TCELL127:IMUX_D1</td><td>SERDES.Q2CH1_FDTX32</td></tr>
<tr><td>TCELL127:IMUX_D2</td><td>SERDES.Q2CH1_FDTX31</td></tr>
<tr><td>TCELL127:IMUX_D3</td><td>SERDES.Q2CH1_FDTX30</td></tr>
<tr><td>TCELL127:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH3_FIRCLK</td></tr>
<tr><td>TCELL127:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH2_FIRCLK</td></tr>
<tr><td>TCELL127:OUT_F0</td><td>SERDES.Q2CH2_FDRX13</td></tr>
<tr><td>TCELL127:OUT_F1</td><td>SERDES.Q2CH2_FDRX12</td></tr>
<tr><td>TCELL127:OUT_F2</td><td>SERDES.Q2CH2_FDRX11</td></tr>
<tr><td>TCELL127:OUT_F3</td><td>SERDES.Q2CH2_FDRX10</td></tr>
<tr><td>TCELL127:OUT_F4</td><td>SERDES.Q2CH2_FDRX9</td></tr>
<tr><td>TCELL127:OUT_F5</td><td>SERDES.Q2CH2_FDRX8</td></tr>
<tr><td>TCELL127:OUT_Q0</td><td>SERDES.Q2CH2_FDRX5</td></tr>
<tr><td>TCELL127:OUT_Q1</td><td>SERDES.Q2CH2_FDRX4</td></tr>
<tr><td>TCELL127:OUT_Q2</td><td>SERDES.Q2CH2_FDRX3</td></tr>
<tr><td>TCELL127:OUT_Q3</td><td>SERDES.Q2CH2_FDRX2</td></tr>
<tr><td>TCELL127:OUT_Q4</td><td>SERDES.Q2CH2_FDRX1</td></tr>
<tr><td>TCELL127:OUT_Q5</td><td>SERDES.Q2CH2_FDRX0</td></tr>
<tr><td>TCELL128:IMUX_A0</td><td>SERDES.Q2CH1_FDTX29</td></tr>
<tr><td>TCELL128:IMUX_A1</td><td>SERDES.Q2CH1_FDTX28</td></tr>
<tr><td>TCELL128:IMUX_A2</td><td>SERDES.Q2CH1_FDTX27</td></tr>
<tr><td>TCELL128:IMUX_A3</td><td>SERDES.Q2CH1_FDTX26</td></tr>
<tr><td>TCELL128:IMUX_A4</td><td>SERDES.Q2CH1_FDTX25</td></tr>
<tr><td>TCELL128:IMUX_A5</td><td>SERDES.Q2CH1_FDTX24</td></tr>
<tr><td>TCELL128:IMUX_B0</td><td>SERDES.Q2CH1_FDTX23</td></tr>
<tr><td>TCELL128:IMUX_B1</td><td>SERDES.Q2CH1_FDTX22</td></tr>
<tr><td>TCELL128:IMUX_B2</td><td>SERDES.Q2CH1_FDTX21</td></tr>
<tr><td>TCELL128:IMUX_B3</td><td>SERDES.Q2CH1_FDTX20</td></tr>
<tr><td>TCELL128:IMUX_B4</td><td>SERDES.Q2CH1_FDTX19</td></tr>
<tr><td>TCELL128:IMUX_B5</td><td>SERDES.Q2CH1_FDTX18</td></tr>
<tr><td>TCELL128:IMUX_C0</td><td>SERDES.Q2CH1_FDTX17</td></tr>
<tr><td>TCELL128:IMUX_C1</td><td>SERDES.Q2CH1_FDTX16</td></tr>
<tr><td>TCELL128:IMUX_C2</td><td>SERDES.Q2CH1_FDTX15</td></tr>
<tr><td>TCELL128:IMUX_C3</td><td>SERDES.Q2CH1_FDTX14</td></tr>
<tr><td>TCELL128:IMUX_C4</td><td>SERDES.Q2CH1_FDTX13</td></tr>
<tr><td>TCELL128:IMUX_C5</td><td>SERDES.Q2CH1_FDTX12</td></tr>
<tr><td>TCELL128:IMUX_D0</td><td>SERDES.Q2CH1_FDTX11</td></tr>
<tr><td>TCELL128:IMUX_D1</td><td>SERDES.Q2CH1_FDTX10</td></tr>
<tr><td>TCELL128:IMUX_D2</td><td>SERDES.Q2CH1_FDTX9</td></tr>
<tr><td>TCELL128:IMUX_D3</td><td>SERDES.Q2CH1_FDTX8</td></tr>
<tr><td>TCELL128:IMUX_D4</td><td>SERDES.Q2CH1_FDTX7</td></tr>
<tr><td>TCELL128:IMUX_D5</td><td>SERDES.Q2CH1_FDTX6</td></tr>
<tr><td>TCELL128:IMUX_LSR0</td><td>SERDES.Q2CH0_FCPCSRXRST</td></tr>
<tr><td>TCELL128:IMUX_LSR1</td><td>SERDES.Q2CH1_FCPCSRXRST</td></tr>
<tr><td>TCELL128:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH0_FITCLK</td></tr>
<tr><td>TCELL128:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH1_FITCLK</td></tr>
<tr><td>TCELL128:OUT_F0</td><td>SERDES.Q2CH1_FDRX47</td></tr>
<tr><td>TCELL128:OUT_F1</td><td>SERDES.Q2CH1_FDRX46</td></tr>
<tr><td>TCELL128:OUT_F2</td><td>SERDES.Q2CH1_FDRX45</td></tr>
<tr><td>TCELL128:OUT_F3</td><td>SERDES.Q2CH1_FDRX44</td></tr>
<tr><td>TCELL128:OUT_F4</td><td>SERDES.Q2CH1_FDRX43</td></tr>
<tr><td>TCELL128:OUT_F5</td><td>SERDES.Q2CH1_FDRX42</td></tr>
<tr><td>TCELL128:OUT_F6</td><td>SERDES.Q2CH1_FDRX41</td></tr>
<tr><td>TCELL128:OUT_F7</td><td>SERDES.Q2CH1_FDRX40</td></tr>
<tr><td>TCELL128:OUT_Q0</td><td>SERDES.Q2CH1_FDRX39</td></tr>
<tr><td>TCELL128:OUT_Q1</td><td>SERDES.Q2CH1_FDRX38</td></tr>
<tr><td>TCELL128:OUT_Q2</td><td>SERDES.Q2CH1_FDRX37</td></tr>
<tr><td>TCELL128:OUT_Q3</td><td>SERDES.Q2CH1_FDRX36</td></tr>
<tr><td>TCELL128:OUT_Q4</td><td>SERDES.Q2CH1_FDRX35</td></tr>
<tr><td>TCELL128:OUT_Q5</td><td>SERDES.Q2CH1_FDRX34</td></tr>
<tr><td>TCELL128:OUT_Q6</td><td>SERDES.Q2CH1_FDRX33</td></tr>
<tr><td>TCELL128:OUT_Q7</td><td>SERDES.Q2CH1_FDRX32</td></tr>
<tr><td>TCELL129:IMUX_A0</td><td>SERDES.Q2CH1_FDTX5</td></tr>
<tr><td>TCELL129:IMUX_A1</td><td>SERDES.Q2CH1_FDTX4</td></tr>
<tr><td>TCELL129:IMUX_A2</td><td>SERDES.Q2CH1_FDTX3</td></tr>
<tr><td>TCELL129:IMUX_A3</td><td>SERDES.Q2CH1_FDTX2</td></tr>
<tr><td>TCELL129:IMUX_A4</td><td>SERDES.Q2CH1_FDTX1</td></tr>
<tr><td>TCELL129:IMUX_A5</td><td>SERDES.Q2CH1_FDTX0</td></tr>
<tr><td>TCELL129:IMUX_B0</td><td>SERDES.Q2CH0_FDTX49</td></tr>
<tr><td>TCELL129:IMUX_B1</td><td>SERDES.Q2CH0_FDTX48</td></tr>
<tr><td>TCELL129:IMUX_B2</td><td>SERDES.Q2CH0_FDTX47</td></tr>
<tr><td>TCELL129:IMUX_B3</td><td>SERDES.Q2CH0_FDTX46</td></tr>
<tr><td>TCELL129:IMUX_B4</td><td>SERDES.Q2CH0_FDTX45</td></tr>
<tr><td>TCELL129:IMUX_B5</td><td>SERDES.Q2CH0_FDTX44</td></tr>
<tr><td>TCELL129:IMUX_C0</td><td>SERDES.Q2CH0_FDTX43</td></tr>
<tr><td>TCELL129:IMUX_C1</td><td>SERDES.Q2CH0_FDTX42</td></tr>
<tr><td>TCELL129:IMUX_C2</td><td>SERDES.Q2CH0_FDTX41</td></tr>
<tr><td>TCELL129:IMUX_C3</td><td>SERDES.Q2CH0_FDTX40</td></tr>
<tr><td>TCELL129:IMUX_C4</td><td>SERDES.Q2CH0_FDTX39</td></tr>
<tr><td>TCELL129:IMUX_C5</td><td>SERDES.Q2CH0_FDTX38</td></tr>
<tr><td>TCELL129:IMUX_D0</td><td>SERDES.Q2CH0_FDTX37</td></tr>
<tr><td>TCELL129:IMUX_D1</td><td>SERDES.Q2CH0_FDTX36</td></tr>
<tr><td>TCELL129:IMUX_D2</td><td>SERDES.Q2CH0_FDTX35</td></tr>
<tr><td>TCELL129:IMUX_D3</td><td>SERDES.Q2CH0_FDTX34</td></tr>
<tr><td>TCELL129:IMUX_D4</td><td>SERDES.Q2CH0_FDTX33</td></tr>
<tr><td>TCELL129:IMUX_D5</td><td>SERDES.Q2CH0_FDTX32</td></tr>
<tr><td>TCELL129:IMUX_LSR0</td><td>SERDES.Q2CH2_FCPCSRXRST</td></tr>
<tr><td>TCELL129:IMUX_LSR1</td><td>SERDES.Q2CH3_FCPCSRXRST</td></tr>
<tr><td>TCELL129:IMUX_CLK0_DELAY</td><td>SERDES.Q2CH2_FITCLK</td></tr>
<tr><td>TCELL129:IMUX_CLK1_DELAY</td><td>SERDES.Q2CH3_FITCLK</td></tr>
<tr><td>TCELL129:OUT_F0</td><td>SERDES.Q2CH1_FDRX31</td></tr>
<tr><td>TCELL129:OUT_F1</td><td>SERDES.Q2CH1_FDRX30</td></tr>
<tr><td>TCELL129:OUT_F2</td><td>SERDES.Q2CH1_FDRX29</td></tr>
<tr><td>TCELL129:OUT_F3</td><td>SERDES.Q2CH1_FDRX28</td></tr>
<tr><td>TCELL129:OUT_F4</td><td>SERDES.Q2CH1_FDRX27</td></tr>
<tr><td>TCELL129:OUT_F5</td><td>SERDES.Q2CH1_FDRX26</td></tr>
<tr><td>TCELL129:OUT_F6</td><td>SERDES.Q2CH1_FDRX25</td></tr>
<tr><td>TCELL129:OUT_F7</td><td>SERDES.Q2CH1_FDRX24</td></tr>
<tr><td>TCELL129:OUT_Q0</td><td>SERDES.Q2CH1_FDRX23</td></tr>
<tr><td>TCELL129:OUT_Q1</td><td>SERDES.Q2CH1_FDRX22</td></tr>
<tr><td>TCELL129:OUT_Q2</td><td>SERDES.Q2CH1_FDRX21</td></tr>
<tr><td>TCELL129:OUT_Q3</td><td>SERDES.Q2CH1_FDRX20</td></tr>
<tr><td>TCELL129:OUT_Q4</td><td>SERDES.Q2CH1_FDRX19</td></tr>
<tr><td>TCELL129:OUT_Q5</td><td>SERDES.Q2CH1_FDRX18</td></tr>
<tr><td>TCELL129:OUT_Q6</td><td>SERDES.Q2CH1_FDRX17</td></tr>
<tr><td>TCELL129:OUT_Q7</td><td>SERDES.Q2CH1_FDRX16</td></tr>
<tr><td>TCELL130:IMUX_A0</td><td>SERDES.Q2CH0_FDTX31</td></tr>
<tr><td>TCELL130:IMUX_A1</td><td>SERDES.Q2CH0_FDTX30</td></tr>
<tr><td>TCELL130:IMUX_A2</td><td>SERDES.Q2CH0_FDTX29</td></tr>
<tr><td>TCELL130:IMUX_A3</td><td>SERDES.Q2CH0_FDTX28</td></tr>
<tr><td>TCELL130:IMUX_A4</td><td>SERDES.Q2CH0_FDTX27</td></tr>
<tr><td>TCELL130:IMUX_A5</td><td>SERDES.Q2CH0_FDTX26</td></tr>
<tr><td>TCELL130:IMUX_B0</td><td>SERDES.Q2CH0_FDTX25</td></tr>
<tr><td>TCELL130:IMUX_B1</td><td>SERDES.Q2CH0_FDTX24</td></tr>
<tr><td>TCELL130:IMUX_B2</td><td>SERDES.Q2CH0_FDTX23</td></tr>
<tr><td>TCELL130:IMUX_B3</td><td>SERDES.Q2CH0_FDTX22</td></tr>
<tr><td>TCELL130:IMUX_B4</td><td>SERDES.Q2CH0_FDTX21</td></tr>
<tr><td>TCELL130:IMUX_B5</td><td>SERDES.Q2CH0_FDTX20</td></tr>
<tr><td>TCELL130:IMUX_C0</td><td>SERDES.Q2CH0_FDTX19</td></tr>
<tr><td>TCELL130:IMUX_C1</td><td>SERDES.Q2CH0_FDTX18</td></tr>
<tr><td>TCELL130:IMUX_C2</td><td>SERDES.Q2CH0_FDTX17</td></tr>
<tr><td>TCELL130:IMUX_C3</td><td>SERDES.Q2CH0_FDTX16</td></tr>
<tr><td>TCELL130:IMUX_C4</td><td>SERDES.Q2CH0_FDTX15</td></tr>
<tr><td>TCELL130:IMUX_C5</td><td>SERDES.Q2CH0_FDTX14</td></tr>
<tr><td>TCELL130:IMUX_D0</td><td>SERDES.Q2CH0_FDTX13</td></tr>
<tr><td>TCELL130:IMUX_D1</td><td>SERDES.Q2CH0_FDTX12</td></tr>
<tr><td>TCELL130:IMUX_D2</td><td>SERDES.Q2CH0_FDTX11</td></tr>
<tr><td>TCELL130:IMUX_D3</td><td>SERDES.Q2CH0_FDTX10</td></tr>
<tr><td>TCELL130:IMUX_D4</td><td>SERDES.Q2CH0_FDTX9</td></tr>
<tr><td>TCELL130:IMUX_D5</td><td>SERDES.Q2CH0_FDTX8</td></tr>
<tr><td>TCELL130:IMUX_LSR0</td><td>SERDES.Q2CH0_FCRRST</td></tr>
<tr><td>TCELL130:IMUX_LSR1</td><td>SERDES.Q2CH1_FCRRST</td></tr>
<tr><td>TCELL130:IMUX_CLK0_DELAY</td><td>SERDES.Q2_FIGRPFBRRCLK1</td></tr>
<tr><td>TCELL130:IMUX_CLK1_DELAY</td><td>SERDES.Q2_FIGRPFBRRCLK0</td></tr>
<tr><td>TCELL130:OUT_F0</td><td>SERDES.Q2CH1_FDRX15</td></tr>
<tr><td>TCELL130:OUT_F1</td><td>SERDES.Q2CH1_FDRX14</td></tr>
<tr><td>TCELL130:OUT_F2</td><td>SERDES.Q2CH1_FDRX13</td></tr>
<tr><td>TCELL130:OUT_F3</td><td>SERDES.Q2CH1_FDRX12</td></tr>
<tr><td>TCELL130:OUT_F4</td><td>SERDES.Q2CH1_FDRX11</td></tr>
<tr><td>TCELL130:OUT_F5</td><td>SERDES.Q2CH1_FDRX10</td></tr>
<tr><td>TCELL130:OUT_F6</td><td>SERDES.Q2CH1_FDRX9</td></tr>
<tr><td>TCELL130:OUT_F7</td><td>SERDES.Q2CH1_FDRX8</td></tr>
<tr><td>TCELL130:OUT_Q0</td><td>SERDES.Q2CH1_FDRX7</td></tr>
<tr><td>TCELL130:OUT_Q1</td><td>SERDES.Q2CH1_FDRX6</td></tr>
<tr><td>TCELL130:OUT_Q2</td><td>SERDES.Q2CH1_FDRX5</td></tr>
<tr><td>TCELL130:OUT_Q3</td><td>SERDES.Q2CH1_FDRX4</td></tr>
<tr><td>TCELL130:OUT_Q4</td><td>SERDES.Q2CH1_FDRX3</td></tr>
<tr><td>TCELL130:OUT_Q5</td><td>SERDES.Q2CH1_FDRX2</td></tr>
<tr><td>TCELL130:OUT_Q6</td><td>SERDES.Q2CH1_FDRX1</td></tr>
<tr><td>TCELL130:OUT_Q7</td><td>SERDES.Q2CH1_FDRX0</td></tr>
<tr><td>TCELL131:IMUX_A0</td><td>SERDES.Q2CH0_FDTX7</td></tr>
<tr><td>TCELL131:IMUX_A1</td><td>SERDES.Q2CH0_FDTX6</td></tr>
<tr><td>TCELL131:IMUX_A2</td><td>SERDES.Q2CH0_FDTX5</td></tr>
<tr><td>TCELL131:IMUX_A3</td><td>SERDES.Q2CH0_FDTX4</td></tr>
<tr><td>TCELL131:IMUX_A4</td><td>SERDES.Q2CH0_FDTX3</td></tr>
<tr><td>TCELL131:IMUX_A5</td><td>SERDES.Q2CH0_FDTX2</td></tr>
<tr><td>TCELL131:IMUX_B0</td><td>SERDES.Q2CH0_FDTX1</td></tr>
<tr><td>TCELL131:IMUX_B1</td><td>SERDES.Q2CH0_FDTX0</td></tr>
<tr><td>TCELL131:IMUX_B2</td><td>SERDES.Q2CH0_FCPCIEDETEN</td></tr>
<tr><td>TCELL131:IMUX_B3</td><td>SERDES.Q2CH1_FCPCIEDETEN</td></tr>
<tr><td>TCELL131:IMUX_B4</td><td>SERDES.Q2CH2_FCPCIEDETEN</td></tr>
<tr><td>TCELL131:IMUX_B5</td><td>SERDES.Q2CH3_FCPCIEDETEN</td></tr>
<tr><td>TCELL131:IMUX_C0</td><td>SERDES.Q2CH0_FCRXPOLARITY</td></tr>
<tr><td>TCELL131:IMUX_C1</td><td>SERDES.Q2CH1_FCRXPOLARITY</td></tr>
<tr><td>TCELL131:IMUX_C2</td><td>SERDES.Q2CH2_FCRXPOLARITY</td></tr>
<tr><td>TCELL131:IMUX_C3</td><td>SERDES.Q2CH3_FCRXPOLARITY</td></tr>
<tr><td>TCELL131:IMUX_C4</td><td>SERDES.Q2CH0_FCWORDALGNEN</td></tr>
<tr><td>TCELL131:IMUX_C5</td><td>SERDES.Q2CH1_FCWORDALGNEN</td></tr>
<tr><td>TCELL131:IMUX_D0</td><td>SERDES.Q2CH2_FCWORDALGNEN</td></tr>
<tr><td>TCELL131:IMUX_D1</td><td>SERDES.Q2CH3_FCWORDALGNEN</td></tr>
<tr><td>TCELL131:IMUX_D2</td><td>SERDES.Q2CH0_FCLSMEN</td></tr>
<tr><td>TCELL131:IMUX_D3</td><td>SERDES.Q2CH1_FCLSMEN</td></tr>
<tr><td>TCELL131:IMUX_D4</td><td>SERDES.Q2CH2_FCLSMEN</td></tr>
<tr><td>TCELL131:IMUX_D5</td><td>SERDES.Q2CH3_FCLSMEN</td></tr>
<tr><td>TCELL131:IMUX_LSR0</td><td>SERDES.Q2CH2_FCRRST</td></tr>
<tr><td>TCELL131:IMUX_LSR1</td><td>SERDES.Q2CH3_FCRRST</td></tr>
<tr><td>TCELL131:IMUX_CLK0_DELAY</td><td>SERDES.Q2_FIGRPFBTWCLK1</td></tr>
<tr><td>TCELL131:IMUX_CLK1_DELAY</td><td>SERDES.Q2_FIGRPFBTWCLK0</td></tr>
<tr><td>TCELL131:OUT_F0</td><td>SERDES.Q2CH0_FDRX47</td></tr>
<tr><td>TCELL131:OUT_F1</td><td>SERDES.Q2CH0_FDRX46</td></tr>
<tr><td>TCELL131:OUT_F2</td><td>SERDES.Q2CH0_FDRX45</td></tr>
<tr><td>TCELL131:OUT_F3</td><td>SERDES.Q2CH0_FDRX44</td></tr>
<tr><td>TCELL131:OUT_F4</td><td>SERDES.Q2CH0_FDRX43</td></tr>
<tr><td>TCELL131:OUT_F5</td><td>SERDES.Q2CH0_FDRX42</td></tr>
<tr><td>TCELL131:OUT_F6</td><td>SERDES.Q2CH0_FDRX41</td></tr>
<tr><td>TCELL131:OUT_F7</td><td>SERDES.Q2CH0_FDRX40</td></tr>
<tr><td>TCELL131:OUT_Q0</td><td>SERDES.Q2CH0_FDRX39</td></tr>
<tr><td>TCELL131:OUT_Q1</td><td>SERDES.Q2CH0_FDRX38</td></tr>
<tr><td>TCELL131:OUT_Q2</td><td>SERDES.Q2CH0_FDRX37</td></tr>
<tr><td>TCELL131:OUT_Q3</td><td>SERDES.Q2CH0_FDRX36</td></tr>
<tr><td>TCELL131:OUT_Q4</td><td>SERDES.Q2CH0_FDRX35</td></tr>
<tr><td>TCELL131:OUT_Q5</td><td>SERDES.Q2CH0_FDRX34</td></tr>
<tr><td>TCELL131:OUT_Q6</td><td>SERDES.Q2CH0_FDRX33</td></tr>
<tr><td>TCELL131:OUT_Q7</td><td>SERDES.Q2CH0_FDRX32</td></tr>
<tr><td>TCELL132:IMUX_A0</td><td>SERDES.Q2CH0_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL132:IMUX_A1</td><td>SERDES.Q2CH1_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL132:IMUX_A2</td><td>SERDES.Q2CH2_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL132:IMUX_A3</td><td>SERDES.Q2CH3_FCCDRFORCEDLOCK</td></tr>
<tr><td>TCELL132:IMUX_A4</td><td>SERDES.Q2CH0_FCPLLLOL</td></tr>
<tr><td>TCELL132:IMUX_A5</td><td>SERDES.Q2CH1_FCPLLLOL</td></tr>
<tr><td>TCELL132:IMUX_B0</td><td>SERDES.Q2CH2_FCPLLLOL</td></tr>
<tr><td>TCELL132:IMUX_B1</td><td>SERDES.Q2CH3_FCPLLLOL</td></tr>
<tr><td>TCELL132:IMUX_B2</td><td>SERDES.Q2CH0_FDLDRTX</td></tr>
<tr><td>TCELL132:IMUX_B3</td><td>SERDES.Q2CH1_FDLDRTX</td></tr>
<tr><td>TCELL132:IMUX_B4</td><td>SERDES.Q2CH2_FDLDRTX</td></tr>
<tr><td>TCELL132:IMUX_B5</td><td>SERDES.Q2CH3_FDLDRTX</td></tr>
<tr><td>TCELL132:IMUX_C0</td><td>SERDES.Q2CH0_FCTXMARGIN2</td></tr>
<tr><td>TCELL132:IMUX_C1</td><td>SERDES.Q2CH0_FCTXMARGIN1</td></tr>
<tr><td>TCELL132:IMUX_C2</td><td>SERDES.Q2CH0_FCTXMARGIN0</td></tr>
<tr><td>TCELL132:IMUX_C3</td><td>SERDES.Q2CH1_FCTXMARGIN2</td></tr>
<tr><td>TCELL132:IMUX_C4</td><td>SERDES.Q2CH1_FCTXMARGIN1</td></tr>
<tr><td>TCELL132:IMUX_C5</td><td>SERDES.Q2CH1_FCTXMARGIN0</td></tr>
<tr><td>TCELL132:IMUX_D0</td><td>SERDES.Q2CH2_FCTXMARGIN2</td></tr>
<tr><td>TCELL132:IMUX_D1</td><td>SERDES.Q2CH2_FCTXMARGIN1</td></tr>
<tr><td>TCELL132:IMUX_D2</td><td>SERDES.Q2CH2_FCTXMARGIN0</td></tr>
<tr><td>TCELL132:IMUX_D3</td><td>SERDES.Q2CH3_FCTXMARGIN2</td></tr>
<tr><td>TCELL132:IMUX_D4</td><td>SERDES.Q2CH3_FCTXMARGIN1</td></tr>
<tr><td>TCELL132:IMUX_D5</td><td>SERDES.Q2CH3_FCTXMARGIN0</td></tr>
<tr><td>TCELL132:IMUX_LSR0</td><td>SERDES.Q2CH0_FCTRST</td></tr>
<tr><td>TCELL132:IMUX_LSR1</td><td>SERDES.Q2CH1_FCTRST</td></tr>
<tr><td>TCELL132:IMUX_CLK0_DELAY</td><td>SERDES.Q2_FISYNCCLK</td></tr>
<tr><td>TCELL132:IMUX_CLK1_DELAY</td><td>SERDES.Q2_FIRXTESTCLK</td></tr>
<tr><td>TCELL132:OUT_F0</td><td>SERDES.Q2CH0_FDRX31</td></tr>
<tr><td>TCELL132:OUT_F1</td><td>SERDES.Q2CH0_FDRX30</td></tr>
<tr><td>TCELL132:OUT_F2</td><td>SERDES.Q2CH0_FDRX29</td></tr>
<tr><td>TCELL132:OUT_F3</td><td>SERDES.Q2CH0_FDRX28</td></tr>
<tr><td>TCELL132:OUT_F4</td><td>SERDES.Q2CH0_FDRX27</td></tr>
<tr><td>TCELL132:OUT_F5</td><td>SERDES.Q2CH0_FDRX26</td></tr>
<tr><td>TCELL132:OUT_F6</td><td>SERDES.Q2CH0_FDRX25</td></tr>
<tr><td>TCELL132:OUT_F7</td><td>SERDES.Q2CH0_FDRX24</td></tr>
<tr><td>TCELL132:OUT_Q0</td><td>SERDES.Q2CH0_FDRX23</td></tr>
<tr><td>TCELL132:OUT_Q1</td><td>SERDES.Q2CH0_FDRX22</td></tr>
<tr><td>TCELL132:OUT_Q2</td><td>SERDES.Q2CH0_FDRX21</td></tr>
<tr><td>TCELL132:OUT_Q3</td><td>SERDES.Q2CH0_FDRX20</td></tr>
<tr><td>TCELL132:OUT_Q4</td><td>SERDES.Q2CH0_FDRX19</td></tr>
<tr><td>TCELL132:OUT_Q5</td><td>SERDES.Q2CH0_FDRX18</td></tr>
<tr><td>TCELL132:OUT_Q6</td><td>SERDES.Q2CH0_FDRX17</td></tr>
<tr><td>TCELL132:OUT_Q7</td><td>SERDES.Q2CH0_FDRX16</td></tr>
<tr><td>TCELL133:IMUX_CLK1_DELAY</td><td>SERDES.Q2_FITXTESTCLK</td></tr>
<tr><td>TCELL133:OUT_F0</td><td>SERDES.Q2CH0_FDRX15</td></tr>
<tr><td>TCELL133:OUT_F1</td><td>SERDES.Q2CH0_FDRX14</td></tr>
<tr><td>TCELL133:OUT_F2</td><td>SERDES.Q2CH0_FDRX13</td></tr>
<tr><td>TCELL133:OUT_F3</td><td>SERDES.Q2CH0_FDRX12</td></tr>
<tr><td>TCELL133:OUT_F4</td><td>SERDES.Q2CH0_FDRX11</td></tr>
<tr><td>TCELL133:OUT_F5</td><td>SERDES.Q2CH0_FDRX10</td></tr>
<tr><td>TCELL133:OUT_F6</td><td>SERDES.Q2CH0_FDRX9</td></tr>
<tr><td>TCELL133:OUT_F7</td><td>SERDES.Q2CH0_FDRX8</td></tr>
<tr><td>TCELL133:OUT_Q0</td><td>SERDES.Q2CH0_FDRX7</td></tr>
<tr><td>TCELL133:OUT_Q1</td><td>SERDES.Q2CH0_FDRX6</td></tr>
<tr><td>TCELL133:OUT_Q2</td><td>SERDES.Q2CH0_FDRX5</td></tr>
<tr><td>TCELL133:OUT_Q3</td><td>SERDES.Q2CH0_FDRX4</td></tr>
<tr><td>TCELL133:OUT_Q4</td><td>SERDES.Q2CH0_FDRX3</td></tr>
<tr><td>TCELL133:OUT_Q5</td><td>SERDES.Q2CH0_FDRX2</td></tr>
<tr><td>TCELL133:OUT_Q6</td><td>SERDES.Q2CH0_FDRX1</td></tr>
<tr><td>TCELL133:OUT_Q7</td><td>SERDES.Q2CH0_FDRX0</td></tr>
<tr><td>TCELL134:OUT_F0</td><td>SERDES.Q2EA0_CORXDATA13</td></tr>
<tr><td>TCELL134:OUT_F1</td><td>SERDES.Q2EA0_CORXDATA10</td></tr>
<tr><td>TCELL134:OUT_F2</td><td>SERDES.Q2EA0_CORXDATA14</td></tr>
<tr><td>TCELL134:OUT_F3</td><td>SERDES.Q2EA0_CORXDATA12</td></tr>
<tr><td>TCELL134:OUT_F4</td><td>SERDES.Q2EA0_CORXDATA9</td></tr>
<tr><td>TCELL134:OUT_F5</td><td>SERDES.Q2EA0_CORXDATA11</td></tr>
<tr><td>TCELL134:OUT_F6</td><td>SERDES.Q2EA0_CORXDATA15</td></tr>
<tr><td>TCELL134:OUT_F7</td><td>SERDES.Q2EA0_CORXDATA8</td></tr>
<tr><td>TCELL134:OUT_Q0</td><td>SERDES.Q2EA0_CORXDATA6</td></tr>
<tr><td>TCELL134:OUT_Q1</td><td>SERDES.Q2X_TOSCANOUT23</td></tr>
<tr><td>TCELL134:OUT_Q2</td><td>SERDES.Q2EA0_CORXDATA5</td></tr>
<tr><td>TCELL134:OUT_Q3</td><td>SERDES.Q2EA0_CORXDATA4</td></tr>
<tr><td>TCELL134:OUT_Q4</td><td>SERDES.Q2EA0_CORXDATA7</td></tr>
<tr><td>TCELL134:OUT_Q5</td><td>SERDES.Q2EA2_CORXDATA10</td></tr>
<tr><td>TCELL134:OUT_Q6</td><td>SERDES.Q2EA2_CORXDATA12</td></tr>
<tr><td>TCELL134:OUT_Q7</td><td>SERDES.Q2EA0_CORXDATA3</td></tr>
<tr><td>TCELL135:OUT_F0</td><td>SERDES.Q2EA2_CORXDATA13</td></tr>
<tr><td>TCELL135:OUT_F1</td><td>SERDES.Q2EA2_CORXDATA11</td></tr>
<tr><td>TCELL135:OUT_F2</td><td>SERDES.Q2EA2_CORXDATA14</td></tr>
<tr><td>TCELL135:OUT_F3</td><td>SERDES.Q2EA2_CORXDATA8</td></tr>
<tr><td>TCELL135:OUT_F4</td><td>SERDES.Q2EA2_CORXDATA9</td></tr>
<tr><td>TCELL135:OUT_F5</td><td>SERDES.Q2EA0_CORXDATA2</td></tr>
<tr><td>TCELL135:OUT_Q0</td><td>SERDES.Q2EA0_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL135:OUT_Q1</td><td>SERDES.Q2EA0_CORXDATA1</td></tr>
<tr><td>TCELL135:OUT_Q2</td><td>SERDES.Q2EA0_CORXDATA0</td></tr>
<tr><td>TCELL135:OUT_Q3</td><td>SERDES.Q2EA2_CORXDATA15</td></tr>
<tr><td>TCELL135:OUT_Q4</td><td>SERDES.Q2EA0_CORXWRITE</td></tr>
<tr><td>TCELL135:OUT_Q5</td><td>SERDES.Q2EA2_COTXREAD</td></tr>
<tr><td>TCELL136:OUT_F0</td><td>SERDES.Q2EA0_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL136:OUT_F1</td><td>SERDES.Q2EA0_CORXEOF</td></tr>
<tr><td>TCELL136:OUT_F2</td><td>SERDES.Q2EA0_CORXERROR</td></tr>
<tr><td>TCELL136:OUT_F3</td><td>SERDES.Q2EA2_COTXDISCFRM</td></tr>
<tr><td>TCELL136:OUT_F4</td><td>SERDES.Q2EA2_CORXDATA2</td></tr>
<tr><td>TCELL136:OUT_F5</td><td>SERDES.Q2EA2_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL136:OUT_F6</td><td>SERDES.Q2EA2_CORXDATA4</td></tr>
<tr><td>TCELL136:OUT_F7</td><td>SERDES.Q2EA2_CORXDATA3</td></tr>
<tr><td>TCELL136:OUT_Q0</td><td>SERDES.Q2EA2_CORXDATA1</td></tr>
<tr><td>TCELL136:OUT_Q1</td><td>SERDES.Q2EA2_CORXDATA7</td></tr>
<tr><td>TCELL136:OUT_Q2</td><td>SERDES.Q2EA2_CORXDATA5</td></tr>
<tr><td>TCELL136:OUT_Q3</td><td>SERDES.Q2EA2_COTXSTATEN</td></tr>
<tr><td>TCELL136:OUT_Q4</td><td>SERDES.Q2EA2_CORXDATA6</td></tr>
<tr><td>TCELL136:OUT_Q5</td><td>SERDES.Q2EA0_CORXSTATVEC0</td></tr>
<tr><td>TCELL136:OUT_Q6</td><td>SERDES.Q2EA2_COTXDONE</td></tr>
<tr><td>TCELL136:OUT_Q7</td><td>SERDES.Q2EA2_COTXSTATVEC7</td></tr>
<tr><td>TCELL137:OUT_F0</td><td>SERDES.Q2EA2_CORXDATA0</td></tr>
<tr><td>TCELL137:OUT_F1</td><td>SERDES.Q2EA0_CORXSTATVEC1</td></tr>
<tr><td>TCELL137:OUT_F2</td><td>SERDES.Q2EA2_COTXSTATVEC0</td></tr>
<tr><td>TCELL137:OUT_F3</td><td>SERDES.Q2EA2_GOTXMACDATA1</td></tr>
<tr><td>TCELL137:OUT_F4</td><td>SERDES.Q2EA2_GOTXMACDATA3</td></tr>
<tr><td>TCELL137:OUT_F5</td><td>SERDES.Q2EA2_COTXSTATVEC4</td></tr>
<tr><td>TCELL137:OUT_F6</td><td>SERDES.Q2EA2_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL137:OUT_F7</td><td>SERDES.Q2EA0_CORXSTATVEC2</td></tr>
<tr><td>TCELL137:OUT_Q0</td><td>SERDES.Q2EA2_GOTXMACDATA4</td></tr>
<tr><td>TCELL137:OUT_Q1</td><td>SERDES.Q2EA2_COTXSTATVEC5</td></tr>
<tr><td>TCELL137:OUT_Q2</td><td>SERDES.Q2EA2_COTXSTATVEC6</td></tr>
<tr><td>TCELL137:OUT_Q3</td><td>SERDES.Q2EA2_GOTXMACDATA2</td></tr>
<tr><td>TCELL137:OUT_Q4</td><td>SERDES.Q2EA0_CORXSTATVEC4</td></tr>
<tr><td>TCELL137:OUT_Q5</td><td>SERDES.Q2EA2_GOTXMACDATA5</td></tr>
<tr><td>TCELL137:OUT_Q6</td><td>SERDES.Q2EA2_COTXSTATVEC1</td></tr>
<tr><td>TCELL137:OUT_Q7</td><td>SERDES.Q2EA3_CORXDATA11</td></tr>
<tr><td>TCELL138:OUT_F0</td><td>SERDES.Q2X_TOSCANOUT9</td></tr>
<tr><td>TCELL138:OUT_F1</td><td>SERDES.Q2EA2_CORXWRITE</td></tr>
<tr><td>TCELL138:OUT_F2</td><td>SERDES.Q2EA3_CORXDATA12</td></tr>
<tr><td>TCELL138:OUT_F3</td><td>SERDES.Q2EA0_CORXSTATVEC3</td></tr>
<tr><td>TCELL138:OUT_F4</td><td>SERDES.Q2EA2_COTXSTATVEC3</td></tr>
<tr><td>TCELL138:OUT_F5</td><td>SERDES.Q2EA2_GOTXMACDATA6</td></tr>
<tr><td>TCELL138:OUT_F6</td><td>SERDES.Q2EA2_CORXEOF</td></tr>
<tr><td>TCELL138:OUT_F7</td><td>SERDES.Q2EA3_CORXDATA14</td></tr>
<tr><td>TCELL138:OUT_Q0</td><td>SERDES.Q2EA2_COTXSTATVEC2</td></tr>
<tr><td>TCELL138:OUT_Q1</td><td>SERDES.Q2EA3_CORXDATA13</td></tr>
<tr><td>TCELL138:OUT_Q2</td><td>SERDES.Q2EA0_CORXSTATEN</td></tr>
<tr><td>TCELL138:OUT_Q3</td><td>SERDES.Q2X_TOSCANOUT7</td></tr>
<tr><td>TCELL138:OUT_Q4</td><td>SERDES.Q2EA0_CORXSTATVEC7</td></tr>
<tr><td>TCELL138:OUT_Q5</td><td>SERDES.Q2EA3_CORXDATA10</td></tr>
<tr><td>TCELL138:OUT_Q6</td><td>SERDES.Q2EA0_CORXSTATVEC5</td></tr>
<tr><td>TCELL138:OUT_Q7</td><td>SERDES.Q2EA3_CORXDATA9</td></tr>
<tr><td>TCELL139:OUT_F0</td><td>SERDES.Q2EA0_CORXSTATVEC6</td></tr>
<tr><td>TCELL139:OUT_F1</td><td>SERDES.Q2X_TOSCANOUT24</td></tr>
<tr><td>TCELL139:OUT_F2</td><td>SERDES.Q2EA3_CORXDATA8</td></tr>
<tr><td>TCELL139:OUT_F3</td><td>SERDES.Q2EA3_CORXDATA15</td></tr>
<tr><td>TCELL139:OUT_F4</td><td>SERDES.Q2EA2_CORXERROR</td></tr>
<tr><td>TCELL139:OUT_F5</td><td>SERDES.Q2EA1_CORXDATA11</td></tr>
<tr><td>TCELL139:OUT_F6</td><td>SERDES.Q2EA1_CORXDATA12</td></tr>
<tr><td>TCELL139:OUT_F7</td><td>SERDES.Q2EA1_CORXDATA10</td></tr>
<tr><td>TCELL139:OUT_Q0</td><td>SERDES.Q2EA2_GOTXMACDATA7</td></tr>
<tr><td>TCELL139:OUT_Q1</td><td>SERDES.Q2EA1_CORXDATA13</td></tr>
<tr><td>TCELL139:OUT_Q2</td><td>SERDES.Q2EA1_CORXDATA9</td></tr>
<tr><td>TCELL139:OUT_Q3</td><td>SERDES.Q2EA2_CORXSTATVEC5</td></tr>
<tr><td>TCELL139:OUT_Q4</td><td>SERDES.Q2EA1_CORXDATA14</td></tr>
<tr><td>TCELL139:OUT_Q5</td><td>SERDES.Q2EA2_CORXSTATEN</td></tr>
<tr><td>TCELL139:OUT_Q6</td><td>SERDES.Q2EA2_CORXSTATVEC4</td></tr>
<tr><td>TCELL139:OUT_Q7</td><td>SERDES.Q2EA3_COTXSTATVEC3</td></tr>
<tr><td>TCELL140:OUT_F0</td><td>SERDES.Q2EA3_COTXDISCFRM</td></tr>
<tr><td>TCELL140:OUT_F1</td><td>SERDES.Q2EA3_COTXSTATVEC4</td></tr>
<tr><td>TCELL140:OUT_F2</td><td>SERDES.Q2EA3_COTXSTATVEC7</td></tr>
<tr><td>TCELL140:OUT_F3</td><td>SERDES.Q2X_TOSCANOUT10</td></tr>
<tr><td>TCELL140:OUT_F4</td><td>SERDES.Q2EA2_CORXSTATVEC6</td></tr>
<tr><td>TCELL140:OUT_F5</td><td>SERDES.Q2EA3_COTXSTATVEC1</td></tr>
<tr><td>TCELL140:OUT_F6</td><td>SERDES.Q2EA1_CORXDATA15</td></tr>
<tr><td>TCELL140:OUT_F7</td><td>SERDES.Q2EA3_COTXREAD</td></tr>
<tr><td>TCELL140:OUT_Q0</td><td>SERDES.Q2EA3_COTXSTATEN</td></tr>
<tr><td>TCELL140:OUT_Q1</td><td>SERDES.Q2EA3_COTXSTATVEC5</td></tr>
<tr><td>TCELL140:OUT_Q2</td><td>SERDES.Q2EA2_CORXSTATVEC3</td></tr>
<tr><td>TCELL140:OUT_Q3</td><td>SERDES.Q2EA1_CORXDATA8</td></tr>
<tr><td>TCELL140:OUT_Q4</td><td>SERDES.Q2EA3_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL140:OUT_Q5</td><td>SERDES.Q2EA2_GOTXMACERR</td></tr>
<tr><td>TCELL140:OUT_Q6</td><td>SERDES.Q2EA3_COTXDONE</td></tr>
<tr><td>TCELL140:OUT_Q7</td><td>SERDES.Q2EA2_CORXSTATVEC7</td></tr>
<tr><td>TCELL145:IMUX_A0</td><td>SERDES.Q2EA0_CITXDATA11</td></tr>
<tr><td>TCELL145:IMUX_A1</td><td>SERDES.Q2EA0_CITXDATA12</td></tr>
<tr><td>TCELL145:IMUX_A2</td><td>SERDES.Q2EA0_CITXDATA14</td></tr>
<tr><td>TCELL145:IMUX_A3</td><td>SERDES.Q2EA0_CITXDATA10</td></tr>
<tr><td>TCELL145:IMUX_A4</td><td>SERDES.Q2EA0_CITXDATA9</td></tr>
<tr><td>TCELL145:IMUX_A5</td><td>SERDES.Q2EA0_CITXDATA8</td></tr>
<tr><td>TCELL145:IMUX_B0</td><td>SERDES.Q2EA2_CITXDATA10</td></tr>
<tr><td>TCELL145:IMUX_B1</td><td>SERDES.Q2EA2_CITXDATA11</td></tr>
<tr><td>TCELL145:IMUX_B2</td><td>SERDES.Q2EA2_CITXDATA9</td></tr>
<tr><td>TCELL145:IMUX_B3</td><td>SERDES.Q2EA2_CITXDATA12</td></tr>
<tr><td>TCELL145:IMUX_B4</td><td>SERDES.Q2EA0_CITXDATA15</td></tr>
<tr><td>TCELL145:IMUX_B5</td><td>SERDES.Q2EA0_CITXDATA0</td></tr>
<tr><td>TCELL145:IMUX_C0</td><td>SERDES.Q2EA2_CITXDATA13</td></tr>
<tr><td>TCELL145:IMUX_C1</td><td>SERDES.Q2EA0_CITXDATA13</td></tr>
<tr><td>TCELL145:IMUX_C2</td><td>SERDES.Q2EA0_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL145:IMUX_C3</td><td>SERDES.Q2EA0_CITXDATA6</td></tr>
<tr><td>TCELL145:IMUX_C4</td><td>SERDES.Q2EA2_CITXDATA6</td></tr>
<tr><td>TCELL145:IMUX_C5</td><td>SERDES.Q2EA0_CITXDATA7</td></tr>
<tr><td>TCELL145:IMUX_D0</td><td>SERDES.Q2EA2_CITXDATA8</td></tr>
<tr><td>TCELL145:IMUX_D1</td><td>SERDES.Q2EA2_CITXDATA5</td></tr>
<tr><td>TCELL145:IMUX_D2</td><td>SERDES.Q2EA2_CITXDATA7</td></tr>
<tr><td>TCELL145:IMUX_D3</td><td>SERDES.Q2EA0_CITXDATA4</td></tr>
<tr><td>TCELL145:IMUX_D4</td><td>SERDES.Q2EA2_CITXDATA14</td></tr>
<tr><td>TCELL145:IMUX_D5</td><td>SERDES.Q2EA2_CITXDATA4</td></tr>
<tr><td>TCELL145:IMUX_LSR0</td><td>SERDES.Q2EA2_KIRSTN</td></tr>
<tr><td>TCELL145:IMUX_LSR1</td><td>SERDES.Q2EA0_KIRSTN</td></tr>
<tr><td>TCELL145:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA0_KIRXTXFECLK</td></tr>
<tr><td>TCELL145:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA0_KIRXMACCLK</td></tr>
<tr><td>TCELL145:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN2</td></tr>
<tr><td>TCELL145:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN3</td></tr>
<tr><td>TCELL145:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN22</td></tr>
<tr><td>TCELL145:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN23</td></tr>
<tr><td>TCELL145:OUT_F0</td><td>SERDES.Q2EA2_CORXSTATVEC2</td></tr>
<tr><td>TCELL145:OUT_F1</td><td>SERDES.Q2EA2_CORXSTATVEC0</td></tr>
<tr><td>TCELL145:OUT_F2</td><td>SERDES.Q2EA3_COTXSTATVEC0</td></tr>
<tr><td>TCELL145:OUT_F3</td><td>SERDES.Q2EA2_CORXSTATVEC1</td></tr>
<tr><td>TCELL145:OUT_F4</td><td>SERDES.Q2EA2_GOTXMACWR</td></tr>
<tr><td>TCELL145:OUT_F5</td><td>SERDES.Q2EA3_COTXSTATVEC6</td></tr>
<tr><td>TCELL145:OUT_F6</td><td>SERDES.Q2EA3_COTXSTATVEC2</td></tr>
<tr><td>TCELL145:OUT_F7</td><td>SERDES.Q2EA1_CORXLASTBYTEVLD</td></tr>
<tr><td>TCELL145:OUT_Q0</td><td>SERDES.Q2EA3_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL145:OUT_Q1</td><td>SERDES.Q2EA3_CORXDATA0</td></tr>
<tr><td>TCELL145:OUT_Q2</td><td>SERDES.Q2EA3_CORXWRITE</td></tr>
<tr><td>TCELL145:OUT_Q3</td><td>SERDES.Q2EA2_KORXMACCLKEN</td></tr>
<tr><td>TCELL145:OUT_Q4</td><td>SERDES.Q2EA3_CORXDATA2</td></tr>
<tr><td>TCELL145:OUT_Q5</td><td>SERDES.Q2EA3_CORXDATA7</td></tr>
<tr><td>TCELL145:OUT_Q6</td><td>SERDES.Q2EA3_CORXDATA3</td></tr>
<tr><td>TCELL145:OUT_Q7</td><td>SERDES.Q2EA3_CORXDATA1</td></tr>
<tr><td>TCELL146:IMUX_A0</td><td>SERDES.Q2EA2_CITXDATA3</td></tr>
<tr><td>TCELL146:IMUX_A1</td><td>SERDES.Q2EA0_CITXDATA2</td></tr>
<tr><td>TCELL146:IMUX_A2</td><td>SERDES.Q2EA0_CITXDATA5</td></tr>
<tr><td>TCELL146:IMUX_A3</td><td>SERDES.Q2EA2_CITXDATA2</td></tr>
<tr><td>TCELL146:IMUX_A4</td><td>SERDES.Q2EA2_CITXDATA15</td></tr>
<tr><td>TCELL146:IMUX_A5</td><td>SERDES.Q2EA0_CITXDATA3</td></tr>
<tr><td>TCELL146:IMUX_B0</td><td>SERDES.Q2EA2_CITXDATA1</td></tr>
<tr><td>TCELL146:IMUX_B1</td><td>SERDES.Q2EA0_CITXDATA1</td></tr>
<tr><td>TCELL146:IMUX_B2</td><td>SERDES.Q2EA2_CITXDATA0</td></tr>
<tr><td>TCELL146:IMUX_B3</td><td>SERDES.Q2EA2_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL146:IMUX_B4</td><td>SERDES.Q2EA3_CITXDATA10</td></tr>
<tr><td>TCELL146:IMUX_B5</td><td>SERDES.Q2EA0_CITXEOF</td></tr>
<tr><td>TCELL146:IMUX_C0</td><td>SERDES.Q2EA3_CITXDATA11</td></tr>
<tr><td>TCELL146:IMUX_C1</td><td>SERDES.Q2EA2_CITXEOF</td></tr>
<tr><td>TCELL146:IMUX_C2</td><td>SERDES.Q2EA3_CITXDATA12</td></tr>
<tr><td>TCELL146:IMUX_C3</td><td>SERDES.Q2EA3_CITXDATA9</td></tr>
<tr><td>TCELL146:IMUX_C4</td><td>SERDES.Q2EA3_CITXDATA8</td></tr>
<tr><td>TCELL146:IMUX_C5</td><td>SERDES.Q2EA3_CITXDATA13</td></tr>
<tr><td>TCELL146:IMUX_D0</td><td>SERDES.Q2EA3_CITXDATA14</td></tr>
<tr><td>TCELL146:IMUX_D1</td><td>SERDES.Q2EA3_CITXDATA7</td></tr>
<tr><td>TCELL146:IMUX_D2</td><td>SERDES.Q2EA3_CITXDATA1</td></tr>
<tr><td>TCELL146:IMUX_D3</td><td>SERDES.Q2EA3_CITXDATA6</td></tr>
<tr><td>TCELL146:IMUX_D4</td><td>SERDES.Q2EA3_CITXDATA0</td></tr>
<tr><td>TCELL146:IMUX_D5</td><td>SERDES.Q2EA3_CITXDATA15</td></tr>
<tr><td>TCELL146:IMUX_LSR0</td><td>SERDES.Q2EA1_KIRSTN</td></tr>
<tr><td>TCELL146:IMUX_LSR1</td><td>SERDES.Q2EA3_KIRSTN</td></tr>
<tr><td>TCELL146:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA2_KITXMACCLK</td></tr>
<tr><td>TCELL146:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA2_KIRXTXFECLK</td></tr>
<tr><td>TCELL146:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN21</td></tr>
<tr><td>TCELL146:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN9</td></tr>
<tr><td>TCELL146:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN5</td></tr>
<tr><td>TCELL146:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN7</td></tr>
<tr><td>TCELL146:OUT_F0</td><td>SERDES.Q2EA3_CORXDATA4</td></tr>
<tr><td>TCELL146:OUT_F1</td><td>SERDES.Q2X_TOSCANOUT22</td></tr>
<tr><td>TCELL146:OUT_F2</td><td>SERDES.Q2EA1_CORXDATA2</td></tr>
<tr><td>TCELL146:OUT_F3</td><td>SERDES.Q2EA3_CORXDATA5</td></tr>
<tr><td>TCELL146:OUT_F4</td><td>SERDES.Q2EA1_CORXEOF</td></tr>
<tr><td>TCELL146:OUT_F5</td><td>SERDES.Q2EA1_CORXDATA6</td></tr>
<tr><td>TCELL146:OUT_F6</td><td>SERDES.Q2EA1_CORXDATA4</td></tr>
<tr><td>TCELL146:OUT_F7</td><td>SERDES.Q2EA1_CORXWRITE</td></tr>
<tr><td>TCELL146:OUT_Q0</td><td>SERDES.Q2EA3_CORXDATA6</td></tr>
<tr><td>TCELL146:OUT_Q1</td><td>SERDES.Q2EA1_CORXFIFOFULLERROR</td></tr>
<tr><td>TCELL146:OUT_Q2</td><td>SERDES.Q2EA1_CORXDATA5</td></tr>
<tr><td>TCELL146:OUT_Q3</td><td>SERDES.Q2EA1_CORXDATA3</td></tr>
<tr><td>TCELL146:OUT_Q4</td><td>SERDES.Q2EA1_CORXERROR</td></tr>
<tr><td>TCELL146:OUT_Q5</td><td>SERDES.Q2EA1_CORXDATA1</td></tr>
<tr><td>TCELL146:OUT_Q6</td><td>SERDES.Q2EA1_CORXDATA7</td></tr>
<tr><td>TCELL146:OUT_Q7</td><td>SERDES.Q2EA1_CORXDATA0</td></tr>
<tr><td>TCELL147:IMUX_A0</td><td>SERDES.Q2EA3_CITXDATA5</td></tr>
<tr><td>TCELL147:IMUX_A1</td><td>SERDES.Q2EA3_CITXDATA3</td></tr>
<tr><td>TCELL147:IMUX_A2</td><td>SERDES.Q2EA3_CITXDATA4</td></tr>
<tr><td>TCELL147:IMUX_A3</td><td>SERDES.Q2EA3_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL147:IMUX_A4</td><td>SERDES.Q2EA3_CITXDATA2</td></tr>
<tr><td>TCELL147:IMUX_A5</td><td>SERDES.Q2EA2_CITXEMPTY</td></tr>
<tr><td>TCELL147:IMUX_B0</td><td>SERDES.Q2EA0_CIRXFULL</td></tr>
<tr><td>TCELL147:IMUX_B1</td><td>SERDES.Q2EA2_CITXDATAAVAIL</td></tr>
<tr><td>TCELL147:IMUX_B2</td><td>SERDES.Q2EA2_CITXFIFOCTRL</td></tr>
<tr><td>TCELL147:IMUX_B3</td><td>SERDES.Q2EA2_CITXFORCEERR</td></tr>
<tr><td>TCELL147:IMUX_B4</td><td>SERDES.Q2EA3_CITXEOF</td></tr>
<tr><td>TCELL147:IMUX_B5</td><td>SERDES.Q2EA2_CIRXFULL</td></tr>
<tr><td>TCELL147:IMUX_C0</td><td>SERDES.Q2EA2_CITXPAUSREQ</td></tr>
<tr><td>TCELL147:IMUX_C1</td><td>SERDES.Q2EA3_CITXEMPTY</td></tr>
<tr><td>TCELL147:IMUX_C2</td><td>SERDES.Q2EA3_CITXDATAAVAIL</td></tr>
<tr><td>TCELL147:IMUX_C3</td><td>SERDES.Q2EA2_GISYNCCRS</td></tr>
<tr><td>TCELL147:IMUX_C4</td><td>SERDES.Q2EA2_GISYNCCOL</td></tr>
<tr><td>TCELL147:IMUX_C5</td><td>SERDES.Q2EA3_CITXFIFOCTRL</td></tr>
<tr><td>TCELL147:IMUX_D0</td><td>SERDES.Q2EA3_CIRXFULL</td></tr>
<tr><td>TCELL147:IMUX_D1</td><td>SERDES.Q2EA2_CITXPAUSTIM1</td></tr>
<tr><td>TCELL147:IMUX_D2</td><td>SERDES.Q2EA2_CITXPAUSTIM0</td></tr>
<tr><td>TCELL147:IMUX_D3</td><td>SERDES.Q2EA2_CITXPAUSTIM15</td></tr>
<tr><td>TCELL147:IMUX_D4</td><td>SERDES.Q2EA2_CITXPAUSTIM5</td></tr>
<tr><td>TCELL147:IMUX_D5</td><td>SERDES.Q2EA2_CITXPAUSTIM2</td></tr>
<tr><td>TCELL147:IMUX_LSR0</td><td>SERDES.Q2X_TISCANRSTN</td></tr>
<tr><td>TCELL147:IMUX_LSR1</td><td>SERDES.Q2X_TISCANMODE</td></tr>
<tr><td>TCELL147:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA2_KIRXMACCLK</td></tr>
<tr><td>TCELL147:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA3_KIRXTXFECLK</td></tr>
<tr><td>TCELL147:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN0</td></tr>
<tr><td>TCELL147:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN10</td></tr>
<tr><td>TCELL147:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN8</td></tr>
<tr><td>TCELL147:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN1</td></tr>
<tr><td>TCELL147:OUT_F0</td><td>SERDES.Q2EA1_CORXSTATVEC1</td></tr>
<tr><td>TCELL147:OUT_F1</td><td>SERDES.Q2EA1_CORXSTATVEC0</td></tr>
<tr><td>TCELL147:OUT_F2</td><td>SERDES.Q2EA1_CORXSTATVEC2</td></tr>
<tr><td>TCELL147:OUT_F3</td><td>SERDES.Q2EA3_CORXEOF</td></tr>
<tr><td>TCELL147:OUT_F4</td><td>SERDES.Q2EA2_GODISCARDFCS</td></tr>
<tr><td>TCELL147:OUT_F5</td><td>SERDES.Q2EA1_CORXSTATVEC7</td></tr>
<tr><td>TCELL147:OUT_F6</td><td>SERDES.Q2EA1_CORXSTATVEC6</td></tr>
<tr><td>TCELL147:OUT_F7</td><td>SERDES.Q2EA1_CORXSTATVEC5</td></tr>
<tr><td>TCELL147:OUT_Q0</td><td>SERDES.Q2EA1_CORXSTATVEC3</td></tr>
<tr><td>TCELL147:OUT_Q1</td><td>SERDES.Q2EA3_GOTXMACDATA0</td></tr>
<tr><td>TCELL147:OUT_Q2</td><td>SERDES.Q2EA1_CORXSTATEN</td></tr>
<tr><td>TCELL147:OUT_Q3</td><td>SERDES.Q2X_TOSCANOUT8</td></tr>
<tr><td>TCELL147:OUT_Q4</td><td>SERDES.Q2EA1_CORXSTATVEC4</td></tr>
<tr><td>TCELL147:OUT_Q5</td><td>SERDES.Q2EA3_GOTXMACDATA2</td></tr>
<tr><td>TCELL147:OUT_Q6</td><td>SERDES.Q2EA3_GOTXMACWR</td></tr>
<tr><td>TCELL147:OUT_Q7</td><td>SERDES.Q2EA3_GOTXMACDATA7</td></tr>
<tr><td>TCELL148:IMUX_A0</td><td>SERDES.Q2EA2_CITXPAUSTIM14</td></tr>
<tr><td>TCELL148:IMUX_A1</td><td>SERDES.Q2EA2_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL148:IMUX_A2</td><td>SERDES.Q2EA3_CITXFORCEERR</td></tr>
<tr><td>TCELL148:IMUX_A3</td><td>SERDES.Q2EA2_CITXPAUSTIM13</td></tr>
<tr><td>TCELL148:IMUX_A4</td><td>SERDES.Q2EA1_CIRXFULL</td></tr>
<tr><td>TCELL148:IMUX_A5</td><td>SERDES.Q2EA2_CITXPAUSTIM8</td></tr>
<tr><td>TCELL148:IMUX_B0</td><td>SERDES.Q2EA2_CITXPAUSTIM7</td></tr>
<tr><td>TCELL148:IMUX_B1</td><td>SERDES.Q2EA2_CITXPAUSTIM12</td></tr>
<tr><td>TCELL148:IMUX_B2</td><td>SERDES.Q2EA2_CITXPAUSTIM9</td></tr>
<tr><td>TCELL148:IMUX_B3</td><td>SERDES.Q2EA2_CITXPAUSTIM3</td></tr>
<tr><td>TCELL148:IMUX_B4</td><td>SERDES.Q2EA2_CITXPAUSTIM11</td></tr>
<tr><td>TCELL148:IMUX_B5</td><td>SERDES.Q2EA2_CITXPAUSTIM10</td></tr>
<tr><td>TCELL148:IMUX_C0</td><td>SERDES.Q2EA2_CITXPAUSTIM4</td></tr>
<tr><td>TCELL148:IMUX_C1</td><td>SERDES.Q2EA2_CITXPAUSTIM6</td></tr>
<tr><td>TCELL148:IMUX_C2</td><td>SERDES.Q2EA3_CITXPAUSREQ</td></tr>
<tr><td>TCELL148:IMUX_C3</td><td>SERDES.Q2EA2_GISYNCRXD1</td></tr>
<tr><td>TCELL148:IMUX_C4</td><td>SERDES.Q2EA2_GIIPGSHRINK</td></tr>
<tr><td>TCELL148:IMUX_C5</td><td>SERDES.Q2EA2_GISYNCRXD3</td></tr>
<tr><td>TCELL148:IMUX_D0</td><td>SERDES.Q2EA2_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL148:IMUX_D1</td><td>SERDES.Q2EA2_GISYNCRXDV</td></tr>
<tr><td>TCELL148:IMUX_D2</td><td>SERDES.Q2EA2_GINONPADRXDV</td></tr>
<tr><td>TCELL148:IMUX_D3</td><td>SERDES.Q2EA2_GISYNCRXD2</td></tr>
<tr><td>TCELL148:IMUX_D4</td><td>SERDES.Q2EA2_GISYNCRXER</td></tr>
<tr><td>TCELL148:IMUX_D5</td><td>SERDES.Q2EA2_GISYNCRXD7</td></tr>
<tr><td>TCELL148:IMUX_LSR0</td><td>SERDES.Q2EB0_KIRSTN</td></tr>
<tr><td>TCELL148:IMUX_LSR1</td><td>SERDES.Q2X_IRESETN</td></tr>
<tr><td>TCELL148:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA3_KITXMACCLK</td></tr>
<tr><td>TCELL148:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA3_KIRXMACCLK</td></tr>
<tr><td>TCELL148:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN6</td></tr>
<tr><td>TCELL148:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN29</td></tr>
<tr><td>TCELL148:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN25</td></tr>
<tr><td>TCELL148:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN11</td></tr>
<tr><td>TCELL148:OUT_F0</td><td>SERDES.Q2EA3_GOTXMACDATA6</td></tr>
<tr><td>TCELL148:OUT_F1</td><td>SERDES.Q2EA3_CORXERROR</td></tr>
<tr><td>TCELL148:OUT_F2</td><td>SERDES.Q2EA3_GOTXMACDATA3</td></tr>
<tr><td>TCELL148:OUT_F3</td><td>SERDES.Q2EA3_GOTXMACERR</td></tr>
<tr><td>TCELL148:OUT_F4</td><td>SERDES.Q2EA3_GOTXMACDATA4</td></tr>
<tr><td>TCELL148:OUT_F5</td><td>SERDES.Q2EA3_GOTXMACDATA5</td></tr>
<tr><td>TCELL148:OUT_F6</td><td>SERDES.Q2EA2_KOGBITEN</td></tr>
<tr><td>TCELL148:OUT_F7</td><td>SERDES.Q2EA2_GOTXMACDATA0</td></tr>
<tr><td>TCELL148:OUT_Q0</td><td>SERDES.Q2EA3_CORXSTATEN</td></tr>
<tr><td>TCELL148:OUT_Q1</td><td>SERDES.Q2EA3_CORXSTATVEC0</td></tr>
<tr><td>TCELL148:OUT_Q2</td><td>SERDES.Q2EA3_CORXSTATVEC2</td></tr>
<tr><td>TCELL148:OUT_Q3</td><td>SERDES.Q2EA3_CORXSTATVEC1</td></tr>
<tr><td>TCELL148:OUT_Q4</td><td>SERDES.Q2EA3_CORXSTATVEC3</td></tr>
<tr><td>TCELL148:OUT_Q5</td><td>SERDES.Q2EA3_CORXSTATVEC4</td></tr>
<tr><td>TCELL148:OUT_Q6</td><td>SERDES.Q2EA3_CORXSTATVEC7</td></tr>
<tr><td>TCELL148:OUT_Q7</td><td>SERDES.Q2EA3_GODISCARDFCS</td></tr>
<tr><td>TCELL149:IMUX_A0</td><td>SERDES.Q2EA2_GISYNCRXD0</td></tr>
<tr><td>TCELL149:IMUX_A1</td><td>SERDES.Q2EA2_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL149:IMUX_A2</td><td>SERDES.Q2EA2_GISYNCRXD6</td></tr>
<tr><td>TCELL149:IMUX_A3</td><td>SERDES.Q2EA2_GISYNCRXD5</td></tr>
<tr><td>TCELL149:IMUX_A4</td><td>SERDES.Q2EA2_GISYNCRXD4</td></tr>
<tr><td>TCELL149:IMUX_A5</td><td>SERDES.Q2EA3_GISYNCCOL</td></tr>
<tr><td>TCELL149:IMUX_B0</td><td>SERDES.Q2EA3_GISYNCCRS</td></tr>
<tr><td>TCELL149:IMUX_B1</td><td>SERDES.Q2EA1_CITXDATA11</td></tr>
<tr><td>TCELL149:IMUX_B2</td><td>SERDES.Q2EA1_CITXDATA8</td></tr>
<tr><td>TCELL149:IMUX_B3</td><td>SERDES.Q2EA1_CITXDATA10</td></tr>
<tr><td>TCELL149:IMUX_B4</td><td>SERDES.Q2EA1_CITXDATA9</td></tr>
<tr><td>TCELL149:IMUX_B5</td><td>SERDES.Q2EA2_KITXGMIILPBK</td></tr>
<tr><td>TCELL149:IMUX_C0</td><td>SERDES.Q2EA2_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL149:IMUX_C1</td><td>SERDES.Q2EA1_CITXDATA12</td></tr>
<tr><td>TCELL149:IMUX_C2</td><td>SERDES.Q2EA1_CITXDATA7</td></tr>
<tr><td>TCELL149:IMUX_C3</td><td>SERDES.Q2EA1_CITXDATA14</td></tr>
<tr><td>TCELL149:IMUX_C4</td><td>SERDES.Q2EA1_CITXDATA13</td></tr>
<tr><td>TCELL149:IMUX_C5</td><td>SERDES.Q2EA3_CITXPAUSTIM15</td></tr>
<tr><td>TCELL149:IMUX_D0</td><td>SERDES.Q2EA3_CITXPAUSTIM14</td></tr>
<tr><td>TCELL149:IMUX_D1</td><td>SERDES.Q2EA1_CITXDATA5</td></tr>
<tr><td>TCELL149:IMUX_D2</td><td>SERDES.Q2EA1_CITXDATA6</td></tr>
<tr><td>TCELL149:IMUX_D3</td><td>SERDES.Q2EA1_CITXDATA2</td></tr>
<tr><td>TCELL149:IMUX_D4</td><td>SERDES.Q2EA3_CITXPAUSTIM10</td></tr>
<tr><td>TCELL149:IMUX_D5</td><td>SERDES.Q2EA3_CITXPAUSTIM9</td></tr>
<tr><td>TCELL149:IMUX_LSR0</td><td>SERDES.Q2EB2_KIRSTN</td></tr>
<tr><td>TCELL149:IMUX_LSR1</td><td>SERDES.Q2EB3_KIRSTN</td></tr>
<tr><td>TCELL149:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA1_KIRXTXFECLK</td></tr>
<tr><td>TCELL149:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA1_KIRXMACCLK</td></tr>
<tr><td>TCELL149:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN24</td></tr>
<tr><td>TCELL149:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN13</td></tr>
<tr><td>TCELL149:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN12</td></tr>
<tr><td>TCELL149:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN15</td></tr>
<tr><td>TCELL149:OUT_F0</td><td>SERDES.Q2EA3_CORXSTATVEC6</td></tr>
<tr><td>TCELL149:OUT_F1</td><td>SERDES.Q2EA3_CORXSTATVEC5</td></tr>
<tr><td>TCELL149:OUT_F2</td><td>SERDES.Q2EA0_KORXMACCLKEN</td></tr>
<tr><td>TCELL149:OUT_F3</td><td>SERDES.Q2EA0_COTXREAD</td></tr>
<tr><td>TCELL149:OUT_F4</td><td>SERDES.Q2EA0_COTXSTATVEC7</td></tr>
<tr><td>TCELL149:OUT_F5</td><td>SERDES.Q2EA0_GODISCARDFCS</td></tr>
<tr><td>TCELL149:OUT_F6</td><td>SERDES.Q2X_TOSCANOUT21</td></tr>
<tr><td>TCELL149:OUT_F7</td><td>SERDES.Q2EA3_KOGBITEN</td></tr>
<tr><td>TCELL149:OUT_Q0</td><td>SERDES.Q2EA3_GOTXMACDATA1</td></tr>
<tr><td>TCELL149:OUT_Q1</td><td>SERDES.Q2EA1_COTXSTATVEC7</td></tr>
<tr><td>TCELL149:OUT_Q2</td><td>SERDES.Q2EA1_COTXSTATVEC3</td></tr>
<tr><td>TCELL149:OUT_Q3</td><td>SERDES.Q2EA1_COTXSTATVEC5</td></tr>
<tr><td>TCELL149:OUT_Q4</td><td>SERDES.Q2EA1_COTXSTATVEC6</td></tr>
<tr><td>TCELL149:OUT_Q5</td><td>SERDES.Q2X_TOSCANOUT2</td></tr>
<tr><td>TCELL149:OUT_Q6</td><td>SERDES.Q2EA3_KORXMACCLKEN</td></tr>
<tr><td>TCELL149:OUT_Q7</td><td>SERDES.Q2EA1_COTXREAD</td></tr>
<tr><td>TCELL150:IMUX_A0</td><td>SERDES.Q2EA3_CITXPAUSTIM12</td></tr>
<tr><td>TCELL150:IMUX_A1</td><td>SERDES.Q2EA3_CITXPAUSTIM8</td></tr>
<tr><td>TCELL150:IMUX_A2</td><td>SERDES.Q2EA1_CITXDATA4</td></tr>
<tr><td>TCELL150:IMUX_A3</td><td>SERDES.Q2EA3_CITXPAUSTIM7</td></tr>
<tr><td>TCELL150:IMUX_A4</td><td>SERDES.Q2EA1_CITXDATA15</td></tr>
<tr><td>TCELL150:IMUX_A5</td><td>SERDES.Q2EA3_CITXPAUSTIM0</td></tr>
<tr><td>TCELL150:IMUX_B0</td><td>SERDES.Q2EA1_CITXDATA3</td></tr>
<tr><td>TCELL150:IMUX_B1</td><td>SERDES.Q2EA3_CITXPAUSTIM13</td></tr>
<tr><td>TCELL150:IMUX_B2</td><td>SERDES.Q2EA1_CITXDATA1</td></tr>
<tr><td>TCELL150:IMUX_B3</td><td>SERDES.Q2EA3_CITXPAUSTIM6</td></tr>
<tr><td>TCELL150:IMUX_B4</td><td>SERDES.Q2EA3_CITXPAUSTIM5</td></tr>
<tr><td>TCELL150:IMUX_B5</td><td>SERDES.Q2EA3_CITXPAUSTIM11</td></tr>
<tr><td>TCELL150:IMUX_C0</td><td>SERDES.Q2EA3_CITXPAUSTIM3</td></tr>
<tr><td>TCELL150:IMUX_C1</td><td>SERDES.Q2EA3_CITXPAUSTIM1</td></tr>
<tr><td>TCELL150:IMUX_C2</td><td>SERDES.Q2EA3_CITXPAUSTIM2</td></tr>
<tr><td>TCELL150:IMUX_C3</td><td>SERDES.Q2EA1_CITXLASTBYTEVLD</td></tr>
<tr><td>TCELL150:IMUX_C4</td><td>SERDES.Q2EA3_CITXPAUSTIM4</td></tr>
<tr><td>TCELL150:IMUX_C5</td><td>SERDES.Q2EA1_CITXDATA0</td></tr>
<tr><td>TCELL150:IMUX_D0</td><td>SERDES.Q2EA3_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL150:IMUX_D1</td><td>SERDES.Q2EA0_CITXEMPTY</td></tr>
<tr><td>TCELL150:IMUX_D2</td><td>SERDES.Q2EA1_CITXEOF</td></tr>
<tr><td>TCELL150:IMUX_D3</td><td>SERDES.Q2EA0_CITXDATAAVAIL</td></tr>
<tr><td>TCELL150:IMUX_D4</td><td>SERDES.Q2EA1_CITXDATAAVAIL</td></tr>
<tr><td>TCELL150:IMUX_D5</td><td>SERDES.Q2EA1_CITXEMPTY</td></tr>
<tr><td>TCELL150:IMUX_LSR0</td><td>SERDES.Q2EB1_KIRSTN</td></tr>
<tr><td>TCELL150:IMUX_LSR1</td><td>SERDES.Q2X_TISCANEN</td></tr>
<tr><td>TCELL150:IMUX_CLK0_DELAY</td><td>SERDES.Q2EA1_KITXMACCLK</td></tr>
<tr><td>TCELL150:IMUX_CLK1_DELAY</td><td>SERDES.Q2EA0_KITXMACCLK</td></tr>
<tr><td>TCELL150:IMUX_CE0</td><td>SERDES.Q2X_TIBISTBANKSEL1</td></tr>
<tr><td>TCELL150:IMUX_CE1</td><td>SERDES.Q2X_TIBISTBANKSEL2</td></tr>
<tr><td>TCELL150:IMUX_CE2</td><td>SERDES.Q2X_TIBISTBANKSEL3</td></tr>
<tr><td>TCELL150:IMUX_CE3</td><td>SERDES.Q2X_TIBISTBANKSEL0</td></tr>
<tr><td>TCELL150:OUT_F0</td><td>SERDES.Q2EA1_GODISCARDFCS</td></tr>
<tr><td>TCELL150:OUT_F1</td><td>SERDES.Q2EA1_KORXMACCLKEN</td></tr>
<tr><td>TCELL150:OUT_F2</td><td>SERDES.Q2EA0_COTXSTATVEC5</td></tr>
<tr><td>TCELL150:OUT_F3</td><td>SERDES.Q2EA0_COTXSTATVEC0</td></tr>
<tr><td>TCELL150:OUT_F4</td><td>SERDES.Q2EA0_COTXSTATVEC3</td></tr>
<tr><td>TCELL150:OUT_F5</td><td>SERDES.Q2EA0_COTXSTATVEC6</td></tr>
<tr><td>TCELL150:OUT_F6</td><td>SERDES.Q2EA0_COTXSTATVEC2</td></tr>
<tr><td>TCELL150:OUT_F7</td><td>SERDES.Q2EA1_COTXDISCFRM</td></tr>
<tr><td>TCELL150:OUT_Q0</td><td>SERDES.Q2EA0_COTXDISCFRM</td></tr>
<tr><td>TCELL150:OUT_Q1</td><td>SERDES.Q2EA1_KOGBITEN</td></tr>
<tr><td>TCELL150:OUT_Q2</td><td>SERDES.Q2EA0_KOGBITEN</td></tr>
<tr><td>TCELL150:OUT_Q3</td><td>SERDES.Q2EA0_COTXDONE</td></tr>
<tr><td>TCELL150:OUT_Q4</td><td>SERDES.Q2X_TOSCANOUT3</td></tr>
<tr><td>TCELL150:OUT_Q5</td><td>SERDES.Q2X_TOSCANOUT26</td></tr>
<tr><td>TCELL150:OUT_Q6</td><td>SERDES.Q2EA0_COTXSTATEN</td></tr>
<tr><td>TCELL150:OUT_Q7</td><td>SERDES.Q2EA1_COTXSTATEN</td></tr>
<tr><td>TCELL151:IMUX_A0</td><td>SERDES.Q2EA0_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL151:IMUX_A1</td><td>SERDES.Q2EA3_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL151:IMUX_A2</td><td>SERDES.Q2EA3_GISYNCRXDV</td></tr>
<tr><td>TCELL151:IMUX_A3</td><td>SERDES.Q2EA3_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL151:IMUX_A4</td><td>SERDES.Q2EA3_GISYNCRXER</td></tr>
<tr><td>TCELL151:IMUX_A5</td><td>SERDES.Q2EA0_GINONPADRXDV</td></tr>
<tr><td>TCELL151:IMUX_B0</td><td>SERDES.Q2EA3_GINONPADRXDV</td></tr>
<tr><td>TCELL151:IMUX_B1</td><td>SERDES.Q2EA3_GISYNCRXD7</td></tr>
<tr><td>TCELL151:IMUX_B2</td><td>SERDES.Q2EA0_GISYNCRXDV</td></tr>
<tr><td>TCELL151:IMUX_B3</td><td>SERDES.Q2EA0_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL151:IMUX_B4</td><td>SERDES.Q2EA3_GISYNCRXD6</td></tr>
<tr><td>TCELL151:IMUX_B5</td><td>SERDES.Q2EA3_GISYNCRXD3</td></tr>
<tr><td>TCELL151:IMUX_C0</td><td>SERDES.Q2EA3_GISYNCRXD5</td></tr>
<tr><td>TCELL151:IMUX_C1</td><td>SERDES.Q2EA3_GIIPGSHRINK</td></tr>
<tr><td>TCELL151:IMUX_C2</td><td>SERDES.Q2EA3_GISYNCRXD0</td></tr>
<tr><td>TCELL151:IMUX_C3</td><td>SERDES.Q2EA0_CITXPAUSTIM13</td></tr>
<tr><td>TCELL151:IMUX_C4</td><td>SERDES.Q2EA0_CITXPAUSTIM12</td></tr>
<tr><td>TCELL151:IMUX_C5</td><td>SERDES.Q2EA0_CITXPAUSTIM4</td></tr>
<tr><td>TCELL151:IMUX_D0</td><td>SERDES.Q2EA3_GISYNCRXD1</td></tr>
<tr><td>TCELL151:IMUX_D1</td><td>SERDES.Q2EA0_CITXPAUSTIM11</td></tr>
<tr><td>TCELL151:IMUX_D2</td><td>SERDES.Q2EA0_GISYNCRXER</td></tr>
<tr><td>TCELL151:IMUX_D3</td><td>SERDES.Q2EA0_GISYNCRXD7</td></tr>
<tr><td>TCELL151:IMUX_D4</td><td>SERDES.Q2EA0_CITXPAUSTIM6</td></tr>
<tr><td>TCELL151:IMUX_D5</td><td>SERDES.Q2EA3_GISYNCRXD4</td></tr>
<tr><td>TCELL151:IMUX_LSR0</td><td>SERDES.Q2X_TIBISTTESTMODE</td></tr>
<tr><td>TCELL151:IMUX_CLK0_DELAY</td><td>SERDES.Q2EB0_KIRXMACCLK</td></tr>
<tr><td>TCELL151:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB0_KIRXTXFECLK</td></tr>
<tr><td>TCELL151:IMUX_CE0</td><td>SERDES.Q2X_TIBISTWA7</td></tr>
<tr><td>TCELL151:IMUX_CE1</td><td>SERDES.Q2X_TIBISTREN</td></tr>
<tr><td>TCELL151:IMUX_CE2</td><td>SERDES.Q2X_TIBISTWA2</td></tr>
<tr><td>TCELL151:IMUX_CE3</td><td>SERDES.Q2X_TIBISTWA3</td></tr>
<tr><td>TCELL151:OUT_F0</td><td>SERDES.Q2EA1_COTXDONE</td></tr>
<tr><td>TCELL151:OUT_F1</td><td>SERDES.Q2EA0_COTXSTATVEC1</td></tr>
<tr><td>TCELL151:OUT_F2</td><td>SERDES.Q2EA0_COTXSTATVEC4</td></tr>
<tr><td>TCELL151:OUT_F3</td><td>SERDES.Q2EA1_COTXSTATVEC0</td></tr>
<tr><td>TCELL151:OUT_F4</td><td>SERDES.Q2EA1_COTXSTATVEC4</td></tr>
<tr><td>TCELL151:OUT_F5</td><td>SERDES.Q2EA1_COTXSTATVEC1</td></tr>
<tr><td>TCELL151:OUT_F6</td><td>SERDES.Q2EA1_COTXSTATVEC2</td></tr>
<tr><td>TCELL151:OUT_F7</td><td>SERDES.Q2EA0_GOTXMACDATA6</td></tr>
<tr><td>TCELL151:OUT_Q0</td><td>SERDES.Q2EA0_GOTXMACDATA7</td></tr>
<tr><td>TCELL151:OUT_Q1</td><td>SERDES.Q2EA0_GOTXMACWR</td></tr>
<tr><td>TCELL151:OUT_Q2</td><td>SERDES.Q2EA0_GOTXMACDATA5</td></tr>
<tr><td>TCELL151:OUT_Q3</td><td>SERDES.Q2EA0_GOTXMACDATA4</td></tr>
<tr><td>TCELL151:OUT_Q4</td><td>SERDES.Q2EA1_GOTXMACDATA0</td></tr>
<tr><td>TCELL151:OUT_Q5</td><td>SERDES.Q2EA0_GOTXMACDATA3</td></tr>
<tr><td>TCELL151:OUT_Q6</td><td>SERDES.Q2EA1_GOTXMACWR</td></tr>
<tr><td>TCELL151:OUT_Q7</td><td>SERDES.Q2EA0_GOTXMACDATA2</td></tr>
<tr><td>TCELL152:IMUX_A2</td><td>SERDES.Q2EA0_CITXPAUSTIM5</td></tr>
<tr><td>TCELL152:IMUX_A3</td><td>SERDES.Q2EA0_CITXPAUSTIM3</td></tr>
<tr><td>TCELL152:IMUX_A4</td><td>SERDES.Q2EA0_GIIPGSHRINK</td></tr>
<tr><td>TCELL152:IMUX_A5</td><td>SERDES.Q2EA3_GISYNCRXD2</td></tr>
<tr><td>TCELL152:IMUX_B2</td><td>SERDES.Q2EA0_CITXPAUSTIM1</td></tr>
<tr><td>TCELL152:IMUX_B3</td><td>SERDES.Q2EA0_CITXPAUSTIM2</td></tr>
<tr><td>TCELL152:IMUX_B4</td><td>SERDES.Q2EA0_CITXPAUSTIM10</td></tr>
<tr><td>TCELL152:IMUX_B5</td><td>SERDES.Q2EA0_CITXPAUSTIM14</td></tr>
<tr><td>TCELL152:IMUX_C2</td><td>SERDES.Q2EA0_CITXPAUSTIM7</td></tr>
<tr><td>TCELL152:IMUX_C3</td><td>SERDES.Q2EA0_CITXPAUSTIM9</td></tr>
<tr><td>TCELL152:IMUX_C4</td><td>SERDES.Q2EA0_CITXPAUSTIM0</td></tr>
<tr><td>TCELL152:IMUX_C5</td><td>SERDES.Q2EA0_CITXPAUSTIM8</td></tr>
<tr><td>TCELL152:IMUX_D2</td><td>SERDES.Q2EA0_CITXPAUSTIM15</td></tr>
<tr><td>TCELL152:IMUX_D3</td><td>SERDES.Q2EA3_KITXGMIILPBK</td></tr>
<tr><td>TCELL152:IMUX_D4</td><td>SERDES.Q2EA0_GISYNCRXD6</td></tr>
<tr><td>TCELL152:IMUX_D5</td><td>SERDES.Q2EA0_GISYNCRXD5</td></tr>
<tr><td>TCELL152:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB0_KITXMACCLK</td></tr>
<tr><td>TCELL152:IMUX_CE1</td><td>SERDES.Q2X_TIBISTWA4</td></tr>
<tr><td>TCELL152:IMUX_CE2</td><td>SERDES.Q2X_TIBISTWA5</td></tr>
<tr><td>TCELL152:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI0</td></tr>
<tr><td>TCELL152:OUT_F2</td><td>SERDES.Q2EA1_GOTXMACDATA3</td></tr>
<tr><td>TCELL152:OUT_F3</td><td>SERDES.Q2EA1_GOTXMACDATA5</td></tr>
<tr><td>TCELL152:OUT_F4</td><td>SERDES.Q2EA1_GOTXMACDATA2</td></tr>
<tr><td>TCELL152:OUT_F5</td><td>SERDES.Q2EA1_GOTXMACDATA4</td></tr>
<tr><td>TCELL152:OUT_F6</td><td>SERDES.Q2EA1_GOTXMACERR</td></tr>
<tr><td>TCELL152:OUT_F7</td><td>SERDES.Q2EA1_GOTXMACDATA7</td></tr>
<tr><td>TCELL152:OUT_Q2</td><td>SERDES.Q2EA1_GOTXMACDATA6</td></tr>
<tr><td>TCELL152:OUT_Q3</td><td>SERDES.Q2EA0_GOTXMACDATA0</td></tr>
<tr><td>TCELL152:OUT_Q4</td><td>SERDES.Q2EA0_GOTXMACERR</td></tr>
<tr><td>TCELL152:OUT_Q6</td><td>SERDES.Q2EA1_GOTXMACDATA1</td></tr>
<tr><td>TCELL152:OUT_Q7</td><td>SERDES.Q2X_TOSCANOUT12</td></tr>
<tr><td>TCELL153:IMUX_A0</td><td>SERDES.Q2EA3_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL153:IMUX_A1</td><td>SERDES.Q2EA1_CITXPAUSTIM3</td></tr>
<tr><td>TCELL153:IMUX_A2</td><td>SERDES.Q2EA1_CITXPAUSTIM2</td></tr>
<tr><td>TCELL153:IMUX_A3</td><td>SERDES.Q2EA0_GISYNCRXD0</td></tr>
<tr><td>TCELL153:IMUX_A4</td><td>SERDES.Q2EA0_GISYNCRXD4</td></tr>
<tr><td>TCELL153:IMUX_A5</td><td>SERDES.Q2EA1_CITXPAUSTIM13</td></tr>
<tr><td>TCELL153:IMUX_B0</td><td>SERDES.Q2EA0_GISYNCRXD1</td></tr>
<tr><td>TCELL153:IMUX_B1</td><td>SERDES.Q2EA1_CITXPAUSTIM4</td></tr>
<tr><td>TCELL153:IMUX_B2</td><td>SERDES.Q2EA1_CITXPAUSTIM5</td></tr>
<tr><td>TCELL153:IMUX_B3</td><td>SERDES.Q2EA1_CITXPAUSTIM6</td></tr>
<tr><td>TCELL153:IMUX_B4</td><td>SERDES.Q2EA1_CITXPAUSTIM14</td></tr>
<tr><td>TCELL153:IMUX_B5</td><td>SERDES.Q2EA0_GISYNCRXD3</td></tr>
<tr><td>TCELL153:IMUX_C0</td><td>SERDES.Q2EA1_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL153:IMUX_C1</td><td>SERDES.Q2EA0_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL153:IMUX_C2</td><td>SERDES.Q2EA0_CITXPAUSREQ</td></tr>
<tr><td>TCELL153:IMUX_C3</td><td>SERDES.Q2EA0_GISYNCRXD2</td></tr>
<tr><td>TCELL153:IMUX_C4</td><td>SERDES.Q2EA1_CITXPAUSTIM12</td></tr>
<tr><td>TCELL153:IMUX_C5</td><td>SERDES.Q2EA1_CITXFIFOCTRL</td></tr>
<tr><td>TCELL153:IMUX_D0</td><td>SERDES.Q2EA1_CITXPAUSTIM1</td></tr>
<tr><td>TCELL153:IMUX_D1</td><td>SERDES.Q2EA1_CITXPAUSTIM0</td></tr>
<tr><td>TCELL153:IMUX_D2</td><td>SERDES.Q2EA1_CITXPAUSTIM7</td></tr>
<tr><td>TCELL153:IMUX_D3</td><td>SERDES.Q2EA1_CITXPAUSTIM11</td></tr>
<tr><td>TCELL153:IMUX_D4</td><td>SERDES.Q2EA1_CITXPAUSTIM10</td></tr>
<tr><td>TCELL153:IMUX_D5</td><td>SERDES.Q2EA1_CITXPAUSTIM8</td></tr>
<tr><td>TCELL153:IMUX_CLK0_DELAY</td><td>SERDES.Q2EB1_KIRXMACCLK</td></tr>
<tr><td>TCELL153:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB1_KITXMACCLK</td></tr>
<tr><td>TCELL153:IMUX_CE0</td><td>SERDES.Q2X_TIBISTWA6</td></tr>
<tr><td>TCELL153:IMUX_CE1</td><td>SERDES.Q2X_TIBISTWEN</td></tr>
<tr><td>TCELL153:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI1</td></tr>
<tr><td>TCELL153:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI2</td></tr>
<tr><td>TCELL153:OUT_F0</td><td>SERDES.Q2X_TOSCANOUT6</td></tr>
<tr><td>TCELL153:OUT_F1</td><td>SERDES.Q2X_TOSCANOUT4</td></tr>
<tr><td>TCELL153:OUT_F2</td><td>SERDES.Q2X_TOSCANOUT25</td></tr>
<tr><td>TCELL153:OUT_F3</td><td>SERDES.Q2X_TOSCANOUT11</td></tr>
<tr><td>TCELL153:OUT_F4</td><td>SERDES.Q2X_TOSCANOUT1</td></tr>
<tr><td>TCELL153:OUT_F5</td><td>SERDES.Q2EA0_GOTXMACDATA1</td></tr>
<tr><td>TCELL153:OUT_F6</td><td>SERDES.Q2X_TOSCANOUT13</td></tr>
<tr><td>TCELL153:OUT_F7</td><td>SERDES.Q2X_TOSCANOUT14</td></tr>
<tr><td>TCELL153:OUT_Q0</td><td>SERDES.Q2X_CSO132</td></tr>
<tr><td>TCELL153:OUT_Q1</td><td>SERDES.Q2X_CSO62</td></tr>
<tr><td>TCELL153:OUT_Q2</td><td>SERDES.Q2X_CSO94</td></tr>
<tr><td>TCELL153:OUT_Q3</td><td>SERDES.Q2X_CSO89</td></tr>
<tr><td>TCELL153:OUT_Q4</td><td>SERDES.Q2X_CSO61</td></tr>
<tr><td>TCELL153:OUT_Q5</td><td>SERDES.Q2X_CSO7</td></tr>
<tr><td>TCELL153:OUT_Q6</td><td>SERDES.Q2X_CSO2</td></tr>
<tr><td>TCELL153:OUT_Q7</td><td>SERDES.Q2X_CSO32</td></tr>
<tr><td>TCELL154:IMUX_A0</td><td>SERDES.Q2EA1_CITXPAUSTIM15</td></tr>
<tr><td>TCELL154:IMUX_A1</td><td>SERDES.Q2EA1_CITXPAUSTIM9</td></tr>
<tr><td>TCELL154:IMUX_A2</td><td>SERDES.Q2EA0_KITXGMIILPBK</td></tr>
<tr><td>TCELL154:IMUX_A3</td><td>SERDES.Q2EA0_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL154:IMUX_A4</td><td>SERDES.Q2EA1_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL154:IMUX_A5</td><td>SERDES.Q2EA1_CITXFORCEERR</td></tr>
<tr><td>TCELL154:IMUX_B0</td><td>SERDES.Q2EA1_GISYNCRXDV</td></tr>
<tr><td>TCELL154:IMUX_B1</td><td>SERDES.Q2EA1_CITXPAUSREQ</td></tr>
<tr><td>TCELL154:IMUX_B2</td><td>SERDES.Q2EA0_CITXFORCEERR</td></tr>
<tr><td>TCELL154:IMUX_B3</td><td>SERDES.Q2EA1_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL154:IMUX_B4</td><td>SERDES.Q2EA1_GINONPADRXDV</td></tr>
<tr><td>TCELL154:IMUX_B5</td><td>SERDES.Q2EA0_GISYNCCRS</td></tr>
<tr><td>TCELL154:IMUX_C0</td><td>SERDES.Q2EA1_GISYNCRXER</td></tr>
<tr><td>TCELL154:IMUX_C1</td><td>SERDES.Q2EA0_GISYNCCOL</td></tr>
<tr><td>TCELL154:IMUX_C2</td><td>SERDES.Q2EA1_GISYNCRXD3</td></tr>
<tr><td>TCELL154:IMUX_C3</td><td>SERDES.Q2EA1_GISYNCRXD7</td></tr>
<tr><td>TCELL154:IMUX_C4</td><td>SERDES.Q2EA1_GIIPGSHRINK</td></tr>
<tr><td>TCELL154:IMUX_C5</td><td>SERDES.Q2EA1_GISYNCRXD0</td></tr>
<tr><td>TCELL154:IMUX_D0</td><td>SERDES.Q2EA1_GISYNCRXD5</td></tr>
<tr><td>TCELL154:IMUX_D1</td><td>SERDES.Q2EA1_GISYNCRXD6</td></tr>
<tr><td>TCELL154:IMUX_D2</td><td>SERDES.Q2EA1_GISYNCRXD1</td></tr>
<tr><td>TCELL154:IMUX_D3</td><td>SERDES.Q2EA1_GISYNCRXD4</td></tr>
<tr><td>TCELL154:IMUX_D4</td><td>SERDES.Q2EA1_GISYNCRXD2</td></tr>
<tr><td>TCELL154:IMUX_D5</td><td>SERDES.Q2EA1_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL154:IMUX_CLK0_DELAY</td><td>SERDES.Q2EB1_KIRXTXFECLK</td></tr>
<tr><td>TCELL154:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB2_KIRXMACCLK</td></tr>
<tr><td>TCELL154:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI3</td></tr>
<tr><td>TCELL154:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI33</td></tr>
<tr><td>TCELL154:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI35</td></tr>
<tr><td>TCELL154:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI6</td></tr>
<tr><td>TCELL154:OUT_F0</td><td>SERDES.Q2X_CSO36</td></tr>
<tr><td>TCELL154:OUT_F1</td><td>SERDES.Q2X_CSO56</td></tr>
<tr><td>TCELL154:OUT_F2</td><td>SERDES.Q2X_CSO57</td></tr>
<tr><td>TCELL154:OUT_F3</td><td>SERDES.Q2X_CSO88</td></tr>
<tr><td>TCELL154:OUT_F4</td><td>SERDES.Q2X_CSO63</td></tr>
<tr><td>TCELL154:OUT_F5</td><td>SERDES.Q2X_CSO58</td></tr>
<tr><td>TCELL154:OUT_F6</td><td>SERDES.Q2X_CSO90</td></tr>
<tr><td>TCELL154:OUT_F7</td><td>SERDES.Q2X_CSO92</td></tr>
<tr><td>TCELL154:OUT_Q0</td><td>SERDES.Q2X_CSO128</td></tr>
<tr><td>TCELL154:OUT_Q1</td><td>SERDES.Q2X_CSO136</td></tr>
<tr><td>TCELL154:OUT_Q2</td><td>SERDES.Q2X_CSO120</td></tr>
<tr><td>TCELL154:OUT_Q3</td><td>SERDES.Q2X_CSO91</td></tr>
<tr><td>TCELL154:OUT_Q4</td><td>SERDES.Q2X_CSO44</td></tr>
<tr><td>TCELL154:OUT_Q5</td><td>SERDES.Q2X_CSO93</td></tr>
<tr><td>TCELL154:OUT_Q6</td><td>SERDES.Q2X_CSO40</td></tr>
<tr><td>TCELL154:OUT_Q7</td><td>SERDES.Q2X_CSO3</td></tr>
<tr><td>TCELL155:IMUX_A0</td><td>SERDES.Q2EA0_CITXFIFOCTRL</td></tr>
<tr><td>TCELL155:IMUX_A1</td><td>SERDES.Q2EA1_KITXGMIILPBK</td></tr>
<tr><td>TCELL155:IMUX_A2</td><td>SERDES.Q2EA1_GISYNCCRS</td></tr>
<tr><td>TCELL155:IMUX_A3</td><td>SERDES.Q2EA1_GISYNCCOL</td></tr>
<tr><td>TCELL155:IMUX_B0</td><td>SERDES.Q2EB0_GISYNCRXER</td></tr>
<tr><td>TCELL155:IMUX_B1</td><td>SERDES.Q2EB0_GINONPADRXDV</td></tr>
<tr><td>TCELL155:IMUX_B2</td><td>SERDES.Q2EB0_GISYNCRXD6</td></tr>
<tr><td>TCELL155:IMUX_B3</td><td>SERDES.Q2EB0_GIIPGSHRINK</td></tr>
<tr><td>TCELL155:IMUX_C0</td><td>SERDES.Q2EB0_GISYNCRXDV</td></tr>
<tr><td>TCELL155:IMUX_C1</td><td>SERDES.Q2EB0_GISYNCRXD3</td></tr>
<tr><td>TCELL155:IMUX_C2</td><td>SERDES.Q2EB0_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL155:IMUX_C3</td><td>SERDES.Q2EB0_GISYNCRXD0</td></tr>
<tr><td>TCELL155:IMUX_D0</td><td>SERDES.Q2EB0_GISYNCRXD2</td></tr>
<tr><td>TCELL155:IMUX_D1</td><td>SERDES.Q2EB0_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL155:IMUX_D2</td><td>SERDES.Q2EB0_GISYNCRXD5</td></tr>
<tr><td>TCELL155:IMUX_D3</td><td>SERDES.Q2EB0_GISYNCRXD4</td></tr>
<tr><td>TCELL155:IMUX_CLK0_DELAY</td><td>SERDES.Q2X_ITXMACCLK</td></tr>
<tr><td>TCELL155:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI34</td></tr>
<tr><td>TCELL155:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI5</td></tr>
<tr><td>TCELL155:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI4</td></tr>
<tr><td>TCELL155:OUT_F0</td><td>SERDES.Q2X_CSO60</td></tr>
<tr><td>TCELL155:OUT_F1</td><td>SERDES.Q2X_CSO5</td></tr>
<tr><td>TCELL155:OUT_F2</td><td>SERDES.Q2X_CSO6</td></tr>
<tr><td>TCELL155:OUT_F3</td><td>SERDES.Q2X_CSO95</td></tr>
<tr><td>TCELL155:OUT_F6</td><td>SERDES.Q2X_CSO124</td></tr>
<tr><td>TCELL155:OUT_F7</td><td>SERDES.Q2X_CSO59</td></tr>
<tr><td>TCELL155:OUT_Q0</td><td>SERDES.Q2X_CSO4</td></tr>
<tr><td>TCELL155:OUT_Q1</td><td>SERDES.Q2X_CSO1</td></tr>
<tr><td>TCELL155:OUT_Q2</td><td>SERDES.Q2X_CSO0</td></tr>
<tr><td>TCELL155:OUT_Q3</td><td>SERDES.Q2X_CSO103</td></tr>
<tr><td>TCELL155:OUT_Q6</td><td>SERDES.Q2X_CSO100</td></tr>
<tr><td>TCELL155:OUT_Q7</td><td>SERDES.Q2X_CSO98</td></tr>
<tr><td>TCELL156:IMUX_A0</td><td>SERDES.Q2EB0_GISYNCRXD7</td></tr>
<tr><td>TCELL156:IMUX_A1</td><td>SERDES.Q2EB0_GISYNCRXD1</td></tr>
<tr><td>TCELL156:IMUX_A2</td><td>SERDES.Q2EB0_KITXGMIILPBK</td></tr>
<tr><td>TCELL156:IMUX_A3</td><td>SERDES.Q2EB0_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL156:IMUX_A4</td><td>SERDES.Q2EB0_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL156:IMUX_A5</td><td>SERDES.Q2EB0_CITXDATA4</td></tr>
<tr><td>TCELL156:IMUX_B0</td><td>SERDES.Q2EB0_CITXDATA5</td></tr>
<tr><td>TCELL156:IMUX_B1</td><td>SERDES.Q2EB0_CITXDATA6</td></tr>
<tr><td>TCELL156:IMUX_B2</td><td>SERDES.Q2EB0_CITXPAUSTIM2</td></tr>
<tr><td>TCELL156:IMUX_B3</td><td>SERDES.Q2EB0_CITXPAUSTIM3</td></tr>
<tr><td>TCELL156:IMUX_B4</td><td>SERDES.Q2EB0_CITXDATA1</td></tr>
<tr><td>TCELL156:IMUX_B5</td><td>SERDES.Q2EB0_CITXPAUSTIM14</td></tr>
<tr><td>TCELL156:IMUX_C0</td><td>SERDES.Q2EB0_CITXDATA3</td></tr>
<tr><td>TCELL156:IMUX_C1</td><td>SERDES.Q2EB0_CITXPAUSTIM6</td></tr>
<tr><td>TCELL156:IMUX_C2</td><td>SERDES.Q2EB0_CITXDATA2</td></tr>
<tr><td>TCELL156:IMUX_C3</td><td>SERDES.Q2EB0_CITXPAUSTIM13</td></tr>
<tr><td>TCELL156:IMUX_C4</td><td>SERDES.Q2EB0_CITXDATA7</td></tr>
<tr><td>TCELL156:IMUX_C5</td><td>SERDES.Q2EB0_CITXPAUSTIM7</td></tr>
<tr><td>TCELL156:IMUX_D0</td><td>SERDES.Q2EB0_CITXPAUSTIM5</td></tr>
<tr><td>TCELL156:IMUX_D1</td><td>SERDES.Q2EB0_CITXPAUSTIM4</td></tr>
<tr><td>TCELL156:IMUX_D2</td><td>SERDES.Q2EB0_CITXPAUSTIM12</td></tr>
<tr><td>TCELL156:IMUX_D3</td><td>SERDES.Q2EB0_CITXPAUSTIM11</td></tr>
<tr><td>TCELL156:IMUX_D4</td><td>SERDES.Q2EB0_CITXPAUSTIM8</td></tr>
<tr><td>TCELL156:IMUX_D5</td><td>SERDES.Q2EB0_CITXPAUSTIM1</td></tr>
<tr><td>TCELL156:IMUX_CLK0_DELAY</td><td>SERDES.Q2EB2_KITXMACCLK</td></tr>
<tr><td>TCELL156:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB2_KIRXTXFECLK</td></tr>
<tr><td>TCELL156:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI32</td></tr>
<tr><td>TCELL156:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI8</td></tr>
<tr><td>TCELL156:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI9</td></tr>
<tr><td>TCELL156:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI7</td></tr>
<tr><td>TCELL156:OUT_F0</td><td>SERDES.Q2X_CSO101</td></tr>
<tr><td>TCELL156:OUT_F1</td><td>SERDES.Q2X_CSO102</td></tr>
<tr><td>TCELL156:OUT_F2</td><td>SERDES.Q2X_CSO137</td></tr>
<tr><td>TCELL156:OUT_F3</td><td>SERDES.Q2X_CSO99</td></tr>
<tr><td>TCELL156:OUT_F4</td><td>SERDES.Q2X_CSO133</td></tr>
<tr><td>TCELL156:OUT_F5</td><td>SERDES.Q2X_CSO125</td></tr>
<tr><td>TCELL156:OUT_F6</td><td>SERDES.Q2X_CSO97</td></tr>
<tr><td>TCELL156:OUT_F7</td><td>SERDES.Q2X_CSO96</td></tr>
<tr><td>TCELL156:OUT_Q0</td><td>SERDES.Q2X_CSO69</td></tr>
<tr><td>TCELL156:OUT_Q1</td><td>SERDES.Q2X_CSO121</td></tr>
<tr><td>TCELL156:OUT_Q2</td><td>SERDES.Q2X_CSO45</td></tr>
<tr><td>TCELL156:OUT_Q3</td><td>SERDES.Q2X_GSO4</td></tr>
<tr><td>TCELL156:OUT_Q4</td><td>SERDES.Q2X_CSO129</td></tr>
<tr><td>TCELL156:OUT_Q5</td><td>SERDES.Q2X_CSO70</td></tr>
<tr><td>TCELL156:OUT_Q6</td><td>SERDES.Q2X_CSO71</td></tr>
<tr><td>TCELL156:OUT_Q7</td><td>SERDES.Q2X_CSO68</td></tr>
<tr><td>TCELL157:IMUX_A0</td><td>SERDES.Q2EB0_CITXPAUSTIM10</td></tr>
<tr><td>TCELL157:IMUX_A1</td><td>SERDES.Q2EB0_CITXPAUSTIM9</td></tr>
<tr><td>TCELL157:IMUX_A2</td><td>SERDES.Q2EB0_CITXPAUSTIM0</td></tr>
<tr><td>TCELL157:IMUX_A3</td><td>SERDES.Q2EB0_CITXDATA0</td></tr>
<tr><td>TCELL157:IMUX_A4</td><td>SERDES.Q2EB0_CITXPAUSTIM15</td></tr>
<tr><td>TCELL157:IMUX_A5</td><td>SERDES.Q2EB0_CITXEOF</td></tr>
<tr><td>TCELL157:IMUX_B0</td><td>SERDES.Q2EB0_GISYNCCOL</td></tr>
<tr><td>TCELL157:IMUX_B1</td><td>SERDES.Q2EB0_GISYNCCRS</td></tr>
<tr><td>TCELL157:IMUX_B2</td><td>SERDES.Q2EB0_CITXDATAAVAIL</td></tr>
<tr><td>TCELL157:IMUX_B3</td><td>SERDES.Q2EB0_CITXPAUSEREQ</td></tr>
<tr><td>TCELL157:IMUX_B4</td><td>SERDES.Q2EB1_GINONPADRXDV</td></tr>
<tr><td>TCELL157:IMUX_B5</td><td>SERDES.Q2EB1_GISYNCRXDV</td></tr>
<tr><td>TCELL157:IMUX_C0</td><td>SERDES.Q2EB1_GISYNCRXD0</td></tr>
<tr><td>TCELL157:IMUX_C1</td><td>SERDES.Q2EB1_GISYNCRXER</td></tr>
<tr><td>TCELL157:IMUX_C2</td><td>SERDES.Q2EB1_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL157:IMUX_C3</td><td>SERDES.Q2EB1_GISYNCRXD7</td></tr>
<tr><td>TCELL157:IMUX_C4</td><td>SERDES.Q2EB1_GISYNCRXD5</td></tr>
<tr><td>TCELL157:IMUX_C5</td><td>SERDES.Q2EB1_GISYNCRXD4</td></tr>
<tr><td>TCELL157:IMUX_D0</td><td>SERDES.Q2EB1_GISYNCRXD2</td></tr>
<tr><td>TCELL157:IMUX_D1</td><td>SERDES.Q2EB1_GISYNCRXD6</td></tr>
<tr><td>TCELL157:IMUX_D2</td><td>SERDES.Q2EB1_GISYNCRXD3</td></tr>
<tr><td>TCELL157:IMUX_D3</td><td>SERDES.Q2EB1_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL157:IMUX_D4</td><td>SERDES.Q2EB0_CITXFIFOCTRL</td></tr>
<tr><td>TCELL157:IMUX_D5</td><td>SERDES.Q2EB1_GIIPGSHRINK</td></tr>
<tr><td>TCELL157:IMUX_CLK0_DELAY</td><td>SERDES.Q2X_IRXMACCLK</td></tr>
<tr><td>TCELL157:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB3_KIRXMACCLK</td></tr>
<tr><td>TCELL157:IMUX_CE0</td><td>SERDES.Q2X_TIBISTRA7</td></tr>
<tr><td>TCELL157:IMUX_CE1</td><td>SERDES.Q2X_TIBISTWA0</td></tr>
<tr><td>TCELL157:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN28</td></tr>
<tr><td>TCELL157:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI31</td></tr>
<tr><td>TCELL157:OUT_F0</td><td>SERDES.Q2X_GSO11</td></tr>
<tr><td>TCELL157:OUT_F1</td><td>SERDES.Q2X_GSO15</td></tr>
<tr><td>TCELL157:OUT_F2</td><td>SERDES.Q2X_GSO19</td></tr>
<tr><td>TCELL157:OUT_F3</td><td>SERDES.Q2X_GSO20</td></tr>
<tr><td>TCELL157:OUT_F4</td><td>SERDES.Q2X_CSO64</td></tr>
<tr><td>TCELL157:OUT_F5</td><td>SERDES.Q2X_CSO65</td></tr>
<tr><td>TCELL157:OUT_F6</td><td>SERDES.Q2X_CSO66</td></tr>
<tr><td>TCELL157:OUT_F7</td><td>SERDES.Q2X_CSO67</td></tr>
<tr><td>TCELL157:OUT_Q0</td><td>SERDES.Q2X_GSO16</td></tr>
<tr><td>TCELL157:OUT_Q1</td><td>SERDES.Q2X_GSO18</td></tr>
<tr><td>TCELL157:OUT_Q2</td><td>SERDES.Q2X_GSO22</td></tr>
<tr><td>TCELL157:OUT_Q3</td><td>SERDES.Q2X_GSO13</td></tr>
<tr><td>TCELL157:OUT_Q4</td><td>SERDES.Q2X_GSO17</td></tr>
<tr><td>TCELL157:OUT_Q5</td><td>SERDES.Q2X_GSO10</td></tr>
<tr><td>TCELL157:OUT_Q6</td><td>SERDES.Q2X_GSO21</td></tr>
<tr><td>TCELL157:OUT_Q7</td><td>SERDES.Q2X_GSO9</td></tr>
<tr><td>TCELL158:IMUX_A0</td><td>SERDES.Q2EB0_CITXEMPTY</td></tr>
<tr><td>TCELL158:IMUX_A1</td><td>SERDES.Q2EB1_GISYNCRXD1</td></tr>
<tr><td>TCELL158:IMUX_A2</td><td>SERDES.Q2EB1_KITXGMIILPBK</td></tr>
<tr><td>TCELL158:IMUX_A3</td><td>SERDES.Q2EB0_CITXFORCEERR</td></tr>
<tr><td>TCELL158:IMUX_A6</td><td>SERDES.Q2EB2_GISYNCRXD1</td></tr>
<tr><td>TCELL158:IMUX_A7</td><td>SERDES.Q2EB2_GISYNCRXD4</td></tr>
<tr><td>TCELL158:IMUX_B0</td><td>SERDES.Q2EB1_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL158:IMUX_B1</td><td>SERDES.Q2EB2_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL158:IMUX_B2</td><td>SERDES.Q2EB1_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL158:IMUX_B3</td><td>SERDES.Q2EB2_GISYNCRXDV</td></tr>
<tr><td>TCELL158:IMUX_B6</td><td>SERDES.Q2EB1_CITXPAUSTIM3</td></tr>
<tr><td>TCELL158:IMUX_B7</td><td>SERDES.Q2EB1_CITXPAUSTIM2</td></tr>
<tr><td>TCELL158:IMUX_C0</td><td>SERDES.Q2EB2_GINONPADRXDV</td></tr>
<tr><td>TCELL158:IMUX_C1</td><td>SERDES.Q2EB2_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL158:IMUX_C2</td><td>SERDES.Q2EB2_GISYNCRXER</td></tr>
<tr><td>TCELL158:IMUX_C3</td><td>SERDES.Q2EB2_GISYNCRXD0</td></tr>
<tr><td>TCELL158:IMUX_C6</td><td>SERDES.Q2EB1_CITXPAUSTIM8</td></tr>
<tr><td>TCELL158:IMUX_C7</td><td>SERDES.Q2EB1_CITXPAUSTIM7</td></tr>
<tr><td>TCELL158:IMUX_D0</td><td>SERDES.Q2EB2_GISYNCRXD2</td></tr>
<tr><td>TCELL158:IMUX_D1</td><td>SERDES.Q2EB2_GISYNCRXD7</td></tr>
<tr><td>TCELL158:IMUX_D2</td><td>SERDES.Q2EB2_GIIPGSHRINK</td></tr>
<tr><td>TCELL158:IMUX_D3</td><td>SERDES.Q2EB2_GISYNCRXD6</td></tr>
<tr><td>TCELL158:IMUX_D6</td><td>SERDES.Q2EB1_CITXPAUSTIM14</td></tr>
<tr><td>TCELL158:IMUX_D7</td><td>SERDES.Q2EB1_CITXPAUSTIM15</td></tr>
<tr><td>TCELL158:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB3_KITXMACCLK</td></tr>
<tr><td>TCELL158:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI13</td></tr>
<tr><td>TCELL158:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI11</td></tr>
<tr><td>TCELL158:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI10</td></tr>
<tr><td>TCELL158:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI30</td></tr>
<tr><td>TCELL158:OUT_F0</td><td>SERDES.Q2X_GSO1</td></tr>
<tr><td>TCELL158:OUT_F1</td><td>SERDES.Q2X_GSO5</td></tr>
<tr><td>TCELL158:OUT_F2</td><td>SERDES.Q2X_GSO12</td></tr>
<tr><td>TCELL158:OUT_F3</td><td>SERDES.Q2X_GSO14</td></tr>
<tr><td>TCELL158:OUT_F4</td><td>SERDES.Q2X_GSO8</td></tr>
<tr><td>TCELL158:OUT_F5</td><td>SERDES.Q2X_GSO23</td></tr>
<tr><td>TCELL158:OUT_F6</td><td>SERDES.Q2X_CSO33</td></tr>
<tr><td>TCELL158:OUT_F7</td><td>SERDES.Q2X_KSO7</td></tr>
<tr><td>TCELL158:OUT_Q0</td><td>SERDES.Q2X_TOSCANOUT15</td></tr>
<tr><td>TCELL158:OUT_Q1</td><td>SERDES.Q2X_KSO0</td></tr>
<tr><td>TCELL158:OUT_Q2</td><td>SERDES.Q2X_KSO1</td></tr>
<tr><td>TCELL158:OUT_Q3</td><td>SERDES.Q2X_KSO3</td></tr>
<tr><td>TCELL158:OUT_Q4</td><td>SERDES.Q2X_KSO4</td></tr>
<tr><td>TCELL158:OUT_Q5</td><td>SERDES.Q2X_KSO5</td></tr>
<tr><td>TCELL158:OUT_Q6</td><td>SERDES.Q2X_GSO41</td></tr>
<tr><td>TCELL158:OUT_Q7</td><td>SERDES.Q2X_GSO42</td></tr>
<tr><td>TCELL159:IMUX_A0</td><td>SERDES.Q2EB2_GISYNCRXD5</td></tr>
<tr><td>TCELL159:IMUX_A1</td><td>SERDES.Q2EB1_CITXPAUSTIM1</td></tr>
<tr><td>TCELL159:IMUX_A2</td><td>SERDES.Q2EB2_GISYNCRXD3</td></tr>
<tr><td>TCELL159:IMUX_A3</td><td>SERDES.Q2EB1_CITXPAUSTIM0</td></tr>
<tr><td>TCELL159:IMUX_A6</td><td>SERDES.Q2EB2_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL159:IMUX_A7</td><td>SERDES.Q2EB1_CITXDATA2</td></tr>
<tr><td>TCELL159:IMUX_B0</td><td>SERDES.Q2EB0_CIRXFULL</td></tr>
<tr><td>TCELL159:IMUX_B1</td><td>SERDES.Q2EB1_CITXPAUSTIM4</td></tr>
<tr><td>TCELL159:IMUX_B2</td><td>SERDES.Q2EB1_CITXPAUSTIM6</td></tr>
<tr><td>TCELL159:IMUX_B3</td><td>SERDES.Q2EB1_CITXPAUSTIM5</td></tr>
<tr><td>TCELL159:IMUX_B6</td><td>SERDES.Q2EB1_CITXDATA7</td></tr>
<tr><td>TCELL159:IMUX_B7</td><td>SERDES.Q2EB1_CITXDATA0</td></tr>
<tr><td>TCELL159:IMUX_C0</td><td>SERDES.Q2EB1_CITXPAUSTIM11</td></tr>
<tr><td>TCELL159:IMUX_C1</td><td>SERDES.Q2EB1_CITXPAUSTIM10</td></tr>
<tr><td>TCELL159:IMUX_C2</td><td>SERDES.Q2EB1_CITXPAUSTIM9</td></tr>
<tr><td>TCELL159:IMUX_C3</td><td>SERDES.Q2EB1_CITXPAUSTIM12</td></tr>
<tr><td>TCELL159:IMUX_C6</td><td>SERDES.Q2EB2_CITXPAUSTIM6</td></tr>
<tr><td>TCELL159:IMUX_C7</td><td>SERDES.Q2EB2_CITXPAUSTIM5</td></tr>
<tr><td>TCELL159:IMUX_D0</td><td>SERDES.Q2EB1_CITXPAUSTIM13</td></tr>
<tr><td>TCELL159:IMUX_D1</td><td>SERDES.Q2EB2_KITXGMIILPBK</td></tr>
<tr><td>TCELL159:IMUX_D2</td><td>SERDES.Q2EB1_GISYNCCRS</td></tr>
<tr><td>TCELL159:IMUX_D3</td><td>SERDES.Q2EB1_GISYNCCOL</td></tr>
<tr><td>TCELL159:IMUX_D6</td><td>SERDES.Q2EB2_CITXPAUSTIM4</td></tr>
<tr><td>TCELL159:IMUX_D7</td><td>SERDES.Q2EB2_CITXPAUSTIM14</td></tr>
<tr><td>TCELL159:IMUX_CLK1_DELAY</td><td>SERDES.Q2EB3_KIRXTXFECLK</td></tr>
<tr><td>TCELL159:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI28</td></tr>
<tr><td>TCELL159:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI15</td></tr>
<tr><td>TCELL159:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI12</td></tr>
<tr><td>TCELL159:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI17</td></tr>
<tr><td>TCELL159:OUT_F0</td><td>SERDES.Q2X_GSO2</td></tr>
<tr><td>TCELL159:OUT_F1</td><td>SERDES.Q2X_GSO3</td></tr>
<tr><td>TCELL159:OUT_F2</td><td>SERDES.Q2X_GSO6</td></tr>
<tr><td>TCELL159:OUT_F3</td><td>SERDES.Q2X_GSO7</td></tr>
<tr><td>TCELL159:OUT_F4</td><td>SERDES.Q2X_GSO26</td></tr>
<tr><td>TCELL159:OUT_F5</td><td>SERDES.Q2X_GSO40</td></tr>
<tr><td>TCELL159:OUT_F6</td><td>SERDES.Q2X_CSO14</td></tr>
<tr><td>TCELL159:OUT_F7</td><td>SERDES.Q2X_CSO15</td></tr>
<tr><td>TCELL159:OUT_Q0</td><td>SERDES.Q2X_GSO43</td></tr>
<tr><td>TCELL159:OUT_Q1</td><td>SERDES.Q2X_CSO8</td></tr>
<tr><td>TCELL159:OUT_Q2</td><td>SERDES.Q2X_CSO10</td></tr>
<tr><td>TCELL159:OUT_Q3</td><td>SERDES.Q2X_CSO37</td></tr>
<tr><td>TCELL159:OUT_Q4</td><td>SERDES.Q2X_CSO12</td></tr>
<tr><td>TCELL159:OUT_Q5</td><td>SERDES.Q2X_CSO13</td></tr>
<tr><td>TCELL159:OUT_Q6</td><td>SERDES.Q2X_CSO110</td></tr>
<tr><td>TCELL159:OUT_Q7</td><td>SERDES.Q2X_CSO111</td></tr>
<tr><td>TCELL160:IMUX_A0</td><td>SERDES.Q2EB1_CITXDATA6</td></tr>
<tr><td>TCELL160:IMUX_A1</td><td>SERDES.Q2EB1_CITXEOF</td></tr>
<tr><td>TCELL160:IMUX_A2</td><td>SERDES.Q2EB1_CITXDATA3</td></tr>
<tr><td>TCELL160:IMUX_A3</td><td>SERDES.Q2EB1_CITXDATA5</td></tr>
<tr><td>TCELL160:IMUX_A6</td><td>SERDES.Q2EB1_CITXFORCEERR</td></tr>
<tr><td>TCELL160:IMUX_A7</td><td>SERDES.Q2EB2_CITXPAUSTIM3</td></tr>
<tr><td>TCELL160:IMUX_B0</td><td>SERDES.Q2EB1_CITXDATA1</td></tr>
<tr><td>TCELL160:IMUX_B1</td><td>SERDES.Q2EB1_CITXDATA4</td></tr>
<tr><td>TCELL160:IMUX_B2</td><td>SERDES.Q2EB1_CIRXFULL</td></tr>
<tr><td>TCELL160:IMUX_B3</td><td>SERDES.Q2EB1_CITXEMPTY</td></tr>
<tr><td>TCELL160:IMUX_B6</td><td>SERDES.Q2EB2_CITXPAUSTIM11</td></tr>
<tr><td>TCELL160:IMUX_B7</td><td>SERDES.Q2EB2_CITXPAUSTIM15</td></tr>
<tr><td>TCELL160:IMUX_C0</td><td>SERDES.Q2EB2_CITXPAUSTIM7</td></tr>
<tr><td>TCELL160:IMUX_C1</td><td>SERDES.Q2EB2_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL160:IMUX_C2</td><td>SERDES.Q2EB2_CITXPAUSTIM8</td></tr>
<tr><td>TCELL160:IMUX_C3</td><td>SERDES.Q2EB1_CITXPAUSEREQ</td></tr>
<tr><td>TCELL160:IMUX_C6</td><td>SERDES.Q2X_ITXDATA35</td></tr>
<tr><td>TCELL160:IMUX_C7</td><td>SERDES.Q2X_ITXDATA32</td></tr>
<tr><td>TCELL160:IMUX_D0</td><td>SERDES.Q2EB2_CITXPAUSTIM13</td></tr>
<tr><td>TCELL160:IMUX_D1</td><td>SERDES.Q2EB2_CITXPAUSTIM12</td></tr>
<tr><td>TCELL160:IMUX_D2</td><td>SERDES.Q2EB2_CITXPAUSTIM2</td></tr>
<tr><td>TCELL160:IMUX_D3</td><td>SERDES.Q2EB2_CITXPAUSTIM9</td></tr>
<tr><td>TCELL160:IMUX_D6</td><td>SERDES.Q2X_ITXDATA29</td></tr>
<tr><td>TCELL160:IMUX_D7</td><td>SERDES.Q2X_ITXDATA31</td></tr>
<tr><td>TCELL160:IMUX_CE0</td><td>SERDES.Q2X_TIBISTRA6</td></tr>
<tr><td>TCELL160:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI19</td></tr>
<tr><td>TCELL160:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI26</td></tr>
<tr><td>TCELL160:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI22</td></tr>
<tr><td>TCELL160:OUT_F0</td><td>SERDES.Q2X_CSO41</td></tr>
<tr><td>TCELL160:OUT_F1</td><td>SERDES.Q2X_CSO75</td></tr>
<tr><td>TCELL160:OUT_F2</td><td>SERDES.Q2X_CSO79</td></tr>
<tr><td>TCELL160:OUT_F3</td><td>SERDES.Q2X_CSO106</td></tr>
<tr><td>TCELL160:OUT_F4</td><td>SERDES.Q2X_CSO108</td></tr>
<tr><td>TCELL160:OUT_F5</td><td>SERDES.Q2X_CSO109</td></tr>
<tr><td>TCELL160:OUT_F6</td><td>SERDES.Q2X_CSO126</td></tr>
<tr><td>TCELL160:OUT_F7</td><td>SERDES.Q2X_GSO33</td></tr>
<tr><td>TCELL160:OUT_Q0</td><td>SERDES.Q2X_CSO130</td></tr>
<tr><td>TCELL160:OUT_Q1</td><td>SERDES.Q2X_CSO134</td></tr>
<tr><td>TCELL160:OUT_Q2</td><td>SERDES.Q2X_GSO0</td></tr>
<tr><td>TCELL160:OUT_Q3</td><td>SERDES.Q2X_CSO9</td></tr>
<tr><td>TCELL160:OUT_Q4</td><td>SERDES.Q2X_CSO105</td></tr>
<tr><td>TCELL160:OUT_Q5</td><td>SERDES.Q2X_CSO107</td></tr>
<tr><td>TCELL160:OUT_Q6</td><td>SERDES.Q2X_CSO122</td></tr>
<tr><td>TCELL160:OUT_Q7</td><td>SERDES.Q2X_CSO138</td></tr>
<tr><td>TCELL161:IMUX_A0</td><td>SERDES.Q2EB2_CITXPAUSTIM1</td></tr>
<tr><td>TCELL161:IMUX_A1</td><td>SERDES.Q2EB2_CITXPAUSTIM0</td></tr>
<tr><td>TCELL161:IMUX_A2</td><td>SERDES.Q2EB2_CITXPAUSTIM10</td></tr>
<tr><td>TCELL161:IMUX_A3</td><td>SERDES.Q2EB1_CITXFIFOCTRL</td></tr>
<tr><td>TCELL161:IMUX_A6</td><td>SERDES.Q2X_ITXDATA37</td></tr>
<tr><td>TCELL161:IMUX_A7</td><td>SERDES.Q2X_ITXDATA51</td></tr>
<tr><td>TCELL161:IMUX_B0</td><td>SERDES.Q2EB1_CITXDATAAVAIL</td></tr>
<tr><td>TCELL161:IMUX_B1</td><td>SERDES.Q2EB2_CIRXFULL</td></tr>
<tr><td>TCELL161:IMUX_B2</td><td>SERDES.Q2X_ITXDATA23</td></tr>
<tr><td>TCELL161:IMUX_B3</td><td>SERDES.Q2X_ITXDATA30</td></tr>
<tr><td>TCELL161:IMUX_B6</td><td>SERDES.Q2X_ITXDATA49</td></tr>
<tr><td>TCELL161:IMUX_B7</td><td>SERDES.Q2X_ITXDATA26</td></tr>
<tr><td>TCELL161:IMUX_C0</td><td>SERDES.Q2X_ITXDATA34</td></tr>
<tr><td>TCELL161:IMUX_C1</td><td>SERDES.Q2X_ITXDATA48</td></tr>
<tr><td>TCELL161:IMUX_C2</td><td>SERDES.Q2X_ITXDATA46</td></tr>
<tr><td>TCELL161:IMUX_C3</td><td>SERDES.Q2X_ITXDATA45</td></tr>
<tr><td>TCELL161:IMUX_C6</td><td>SERDES.Q2X_ITXDATA10</td></tr>
<tr><td>TCELL161:IMUX_C7</td><td>SERDES.Q2X_ITXDATA12</td></tr>
<tr><td>TCELL161:IMUX_D0</td><td>SERDES.Q2X_ITXDATA28</td></tr>
<tr><td>TCELL161:IMUX_D1</td><td>SERDES.Q2X_ITXDATA47</td></tr>
<tr><td>TCELL161:IMUX_D2</td><td>SERDES.Q2X_ITXDATA24</td></tr>
<tr><td>TCELL161:IMUX_D3</td><td>SERDES.Q2X_ITXDATA36</td></tr>
<tr><td>TCELL161:IMUX_D6</td><td>SERDES.Q2X_ITXDATA27</td></tr>
<tr><td>TCELL161:IMUX_D7</td><td>SERDES.Q2X_ITXDATA25</td></tr>
<tr><td>TCELL161:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI14</td></tr>
<tr><td>TCELL161:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI29</td></tr>
<tr><td>TCELL161:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI20</td></tr>
<tr><td>TCELL161:IMUX_CE3</td><td>SERDES.Q2X_TIBISTRA3</td></tr>
<tr><td>TCELL161:OUT_F0</td><td>SERDES.Q2X_GSO25</td></tr>
<tr><td>TCELL161:OUT_F1</td><td>SERDES.Q2X_GSO31</td></tr>
<tr><td>TCELL161:OUT_F2</td><td>SERDES.Q2X_GSO34</td></tr>
<tr><td>TCELL161:OUT_F3</td><td>SERDES.Q2X_GSO35</td></tr>
<tr><td>TCELL161:OUT_F4</td><td>SERDES.Q2X_KSO14</td></tr>
<tr><td>TCELL161:OUT_F5</td><td>SERDES.Q2X_GSO38</td></tr>
<tr><td>TCELL161:OUT_F6</td><td>SERDES.Q2X_CSO74</td></tr>
<tr><td>TCELL161:OUT_F7</td><td>SERDES.Q2X_CSO73</td></tr>
<tr><td>TCELL161:OUT_Q0</td><td>SERDES.Q2X_CSO104</td></tr>
<tr><td>TCELL161:OUT_Q1</td><td>SERDES.Q2X_CSO78</td></tr>
<tr><td>TCELL161:OUT_Q2</td><td>SERDES.Q2X_GSO39</td></tr>
<tr><td>TCELL161:OUT_Q3</td><td>SERDES.Q2X_CSO77</td></tr>
<tr><td>TCELL161:OUT_Q4</td><td>SERDES.Q2X_GSO37</td></tr>
<tr><td>TCELL161:OUT_Q5</td><td>SERDES.Q2X_CSO76</td></tr>
<tr><td>TCELL161:OUT_Q6</td><td>SERDES.Q2X_GSO30</td></tr>
<tr><td>TCELL161:OUT_Q7</td><td>SERDES.Q2X_GSO29</td></tr>
<tr><td>TCELL162:IMUX_A0</td><td>SERDES.Q2X_ITXDATA53</td></tr>
<tr><td>TCELL162:IMUX_A1</td><td>SERDES.Q2X_ITXDATA52</td></tr>
<tr><td>TCELL162:IMUX_A2</td><td>SERDES.Q2X_ITXDATA41</td></tr>
<tr><td>TCELL162:IMUX_A3</td><td>SERDES.Q2X_ITXDATA40</td></tr>
<tr><td>TCELL162:IMUX_A6</td><td>SERDES.Q2X_ITXDATA19</td></tr>
<tr><td>TCELL162:IMUX_A7</td><td>SERDES.Q2X_ITXDATA55</td></tr>
<tr><td>TCELL162:IMUX_B0</td><td>SERDES.Q2X_ITXDATA22</td></tr>
<tr><td>TCELL162:IMUX_B1</td><td>SERDES.Q2X_ITXDATA44</td></tr>
<tr><td>TCELL162:IMUX_B2</td><td>SERDES.Q2X_ITXDATA21</td></tr>
<tr><td>TCELL162:IMUX_B3</td><td>SERDES.Q2X_ITXDATA9</td></tr>
<tr><td>TCELL162:IMUX_B6</td><td>SERDES.Q2X_ITXDATA8</td></tr>
<tr><td>TCELL162:IMUX_B7</td><td>SERDES.Q2X_ITXDATA7</td></tr>
<tr><td>TCELL162:IMUX_C0</td><td>SERDES.Q2X_ITXDATA33</td></tr>
<tr><td>TCELL162:IMUX_C1</td><td>SERDES.Q2X_ITXDATA42</td></tr>
<tr><td>TCELL162:IMUX_C2</td><td>SERDES.Q2X_ITXDATA38</td></tr>
<tr><td>TCELL162:IMUX_C3</td><td>SERDES.Q2X_ITXDATA39</td></tr>
<tr><td>TCELL162:IMUX_C6</td><td>SERDES.Q2X_ITXDATA43</td></tr>
<tr><td>TCELL162:IMUX_C7</td><td>SERDES.Q2EB3_CITXPAUSTIM6</td></tr>
<tr><td>TCELL162:IMUX_D0</td><td>SERDES.Q2X_ITXDATA13</td></tr>
<tr><td>TCELL162:IMUX_D1</td><td>SERDES.Q2X_ITXDATA54</td></tr>
<tr><td>TCELL162:IMUX_D2</td><td>SERDES.Q2X_ITXDATA14</td></tr>
<tr><td>TCELL162:IMUX_D3</td><td>SERDES.Q2X_ITXDATA20</td></tr>
<tr><td>TCELL162:IMUX_D6</td><td>SERDES.Q2EB3_CITXPAUSTIM4</td></tr>
<tr><td>TCELL162:IMUX_D7</td><td>SERDES.Q2EB3_CITXPAUSTIM1</td></tr>
<tr><td>TCELL162:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI18</td></tr>
<tr><td>TCELL162:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI24</td></tr>
<tr><td>TCELL162:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI16</td></tr>
<tr><td>TCELL162:IMUX_CE3</td><td>SERDES.Q2X_TIBISTRA1</td></tr>
<tr><td>TCELL162:OUT_F0</td><td>SERDES.Q2X_KSO11</td></tr>
<tr><td>TCELL162:OUT_F1</td><td>SERDES.Q2X_CSO72</td></tr>
<tr><td>TCELL162:OUT_F2</td><td>SERDES.Q2X_KSO17</td></tr>
<tr><td>TCELL162:OUT_F3</td><td>SERDES.Q2X_KSO2</td></tr>
<tr><td>TCELL162:OUT_F4</td><td>SERDES.Q2X_CSO11</td></tr>
<tr><td>TCELL162:OUT_F5</td><td>SERDES.Q2X_GSO32</td></tr>
<tr><td>TCELL162:OUT_F6</td><td>SERDES.Q2X_GSO36</td></tr>
<tr><td>TCELL162:OUT_F7</td><td>SERDES.Q2X_KSO18</td></tr>
<tr><td>TCELL162:OUT_Q0</td><td>SERDES.Q2X_GSO28</td></tr>
<tr><td>TCELL162:OUT_Q1</td><td>SERDES.Q2X_GSO27</td></tr>
<tr><td>TCELL162:OUT_Q2</td><td>SERDES.Q2X_KSO12</td></tr>
<tr><td>TCELL162:OUT_Q3</td><td>SERDES.Q2X_KSO8</td></tr>
<tr><td>TCELL162:OUT_Q4</td><td>SERDES.Q2X_KSO9</td></tr>
<tr><td>TCELL162:OUT_Q5</td><td>SERDES.Q2X_TOSCANOUT27</td></tr>
<tr><td>TCELL162:OUT_Q6</td><td>SERDES.Q2X_KSO15</td></tr>
<tr><td>TCELL162:OUT_Q7</td><td>SERDES.Q2X_TOSCANOUT20</td></tr>
<tr><td>TCELL163:IMUX_A0</td><td>SERDES.Q2X_ITXDATA11</td></tr>
<tr><td>TCELL163:IMUX_A1</td><td>SERDES.Q2X_ITXDATA4</td></tr>
<tr><td>TCELL163:IMUX_A2</td><td>SERDES.Q2X_ITXDATA5</td></tr>
<tr><td>TCELL163:IMUX_A3</td><td>SERDES.Q2X_ITXDATA50</td></tr>
<tr><td>TCELL163:IMUX_B0</td><td>SERDES.Q2X_ITXDATA56</td></tr>
<tr><td>TCELL163:IMUX_B1</td><td>SERDES.Q2X_ITXDATA6</td></tr>
<tr><td>TCELL163:IMUX_B2</td><td>SERDES.Q2X_ITXDATA16</td></tr>
<tr><td>TCELL163:IMUX_B3</td><td>SERDES.Q2EB3_CITXPAUSTIM12</td></tr>
<tr><td>TCELL163:IMUX_C0</td><td>SERDES.Q2EB3_CITXPAUSTIM5</td></tr>
<tr><td>TCELL163:IMUX_C1</td><td>SERDES.Q2EB3_CITXPAUSTIM7</td></tr>
<tr><td>TCELL163:IMUX_C2</td><td>SERDES.Q2X_ITXDATA18</td></tr>
<tr><td>TCELL163:IMUX_C3</td><td>SERDES.Q2EB3_CITXPAUSTIM14</td></tr>
<tr><td>TCELL163:IMUX_D0</td><td>SERDES.Q2EB3_CITXPAUSTIM0</td></tr>
<tr><td>TCELL163:IMUX_D1</td><td>SERDES.Q2X_ITXDATA17</td></tr>
<tr><td>TCELL163:IMUX_D2</td><td>SERDES.Q2X_ITXDATA15</td></tr>
<tr><td>TCELL163:IMUX_D3</td><td>SERDES.Q2X_ITXDATA3</td></tr>
<tr><td>TCELL163:IMUX_CE0</td><td>SERDES.Q2X_TIBISTRA2</td></tr>
<tr><td>TCELL163:IMUX_CE1</td><td>SERDES.Q2X_TIBISTRA0</td></tr>
<tr><td>TCELL163:IMUX_CE2</td><td>SERDES.Q2X_TIBISTTDI27</td></tr>
<tr><td>TCELL163:OUT_F0</td><td>SERDES.Q2X_GSO24</td></tr>
<tr><td>TCELL163:OUT_F1</td><td>SERDES.Q2X_TOSCANOUT0</td></tr>
<tr><td>TCELL163:OUT_F2</td><td>SERDES.Q2X_KSO16</td></tr>
<tr><td>TCELL163:OUT_F3</td><td>SERDES.Q2X_TOSCANOUT5</td></tr>
<tr><td>TCELL163:OUT_F4</td><td>SERDES.Q2X_KSO10</td></tr>
<tr><td>TCELL163:OUT_F5</td><td>SERDES.Q2X_KSO13</td></tr>
<tr><td>TCELL163:OUT_Q0</td><td>SERDES.Q2X_KSO19</td></tr>
<tr><td>TCELL163:OUT_Q1</td><td>SERDES.Q2X_KSO6</td></tr>
<tr><td>TCELL163:OUT_Q2</td><td>SERDES.Q2X_CSO135</td></tr>
<tr><td>TCELL163:OUT_Q3</td><td>SERDES.Q2X_CSO114</td></tr>
<tr><td>TCELL163:OUT_Q4</td><td>SERDES.Q2X_CSO113</td></tr>
<tr><td>TCELL163:OUT_Q5</td><td>SERDES.Q2X_CSO131</td></tr>
<tr><td>TCELL164:IMUX_A0</td><td>SERDES.Q2EB3_CITXPAUSTIM13</td></tr>
<tr><td>TCELL164:IMUX_A1</td><td>SERDES.Q2EB3_KITXMACCLKENEXT</td></tr>
<tr><td>TCELL164:IMUX_A2</td><td>SERDES.Q2EB3_CITXPAUSTIM3</td></tr>
<tr><td>TCELL164:IMUX_A3</td><td>SERDES.Q2EB3_KIRXMACCLKENEXT</td></tr>
<tr><td>TCELL164:IMUX_A4</td><td>SERDES.Q2EB3_CITXPAUSTIM2</td></tr>
<tr><td>TCELL164:IMUX_A5</td><td>SERDES.Q2EB3_KITXGMIILPBK</td></tr>
<tr><td>TCELL164:IMUX_B0</td><td>SERDES.Q2EB3_CITXPAUSTIM10</td></tr>
<tr><td>TCELL164:IMUX_B1</td><td>SERDES.Q2EB3_CITXPAUSTIM11</td></tr>
<tr><td>TCELL164:IMUX_B2</td><td>SERDES.Q2EB3_CITXPAUSTIM9</td></tr>
<tr><td>TCELL164:IMUX_B3</td><td>SERDES.Q2EB3_CITXPAUSTIM8</td></tr>
<tr><td>TCELL164:IMUX_B4</td><td>SERDES.Q2X_ITXDATA2</td></tr>
<tr><td>TCELL164:IMUX_B5</td><td>SERDES.Q2EB3_CITXPAUSTIM15</td></tr>
<tr><td>TCELL164:IMUX_C0</td><td>SERDES.Q2EB2_GISYNCCRS</td></tr>
<tr><td>TCELL164:IMUX_C1</td><td>SERDES.Q2X_ITXDATA57</td></tr>
<tr><td>TCELL164:IMUX_C2</td><td>SERDES.Q2X_ITXDATA58</td></tr>
<tr><td>TCELL164:IMUX_C3</td><td>SERDES.Q2X_ITXDATA1</td></tr>
<tr><td>TCELL164:IMUX_C4</td><td>SERDES.Q2EB2_GISYNCCOL</td></tr>
<tr><td>TCELL164:IMUX_C5</td><td>SERDES.Q2X_ITXDATA0</td></tr>
<tr><td>TCELL164:IMUX_D0</td><td>SERDES.Q2X_ITXDATA59</td></tr>
<tr><td>TCELL164:IMUX_D1</td><td>SERDES.Q2EB3_GIIPGSHRINK</td></tr>
<tr><td>TCELL164:IMUX_D2</td><td>SERDES.Q2X_ITXDATA60</td></tr>
<tr><td>TCELL164:IMUX_D3</td><td>SERDES.Q2EB3_GISYNCRXD7</td></tr>
<tr><td>TCELL164:IMUX_D4</td><td>SERDES.Q2EB3_GISYNCRXD5</td></tr>
<tr><td>TCELL164:IMUX_D5</td><td>SERDES.Q2EB3_CIRXIGNOREPKT</td></tr>
<tr><td>TCELL164:IMUX_CE0</td><td>SERDES.Q2X_TIBISTWA1</td></tr>
<tr><td>TCELL164:IMUX_CE1</td><td>SERDES.Q2X_TIBISTTDI21</td></tr>
<tr><td>TCELL164:IMUX_CE2</td><td>SERDES.Q2X_TIBISTRA5</td></tr>
<tr><td>TCELL164:IMUX_CE3</td><td>SERDES.Q2X_TIBISTTDI25</td></tr>
<tr><td>TCELL164:OUT_F0</td><td>SERDES.Q2X_CSO112</td></tr>
<tr><td>TCELL164:OUT_F1</td><td>SERDES.Q2X_CSO116</td></tr>
<tr><td>TCELL164:OUT_F2</td><td>SERDES.Q2X_CSO115</td></tr>
<tr><td>TCELL164:OUT_F3</td><td>SERDES.Q2X_CSO127</td></tr>
<tr><td>TCELL164:OUT_F4</td><td>SERDES.Q2X_CSO117</td></tr>
<tr><td>TCELL164:OUT_F5</td><td>SERDES.Q2X_CSO34</td></tr>
<tr><td>TCELL164:OUT_F6</td><td>SERDES.Q2X_CSO118</td></tr>
<tr><td>TCELL164:OUT_F7</td><td>SERDES.Q2X_CSO119</td></tr>
<tr><td>TCELL164:OUT_Q0</td><td>SERDES.Q2X_CSO140</td></tr>
<tr><td>TCELL164:OUT_Q1</td><td>SERDES.Q2X_CSO139</td></tr>
<tr><td>TCELL164:OUT_Q2</td><td>SERDES.Q2X_CSO80</td></tr>
<tr><td>TCELL164:OUT_Q3</td><td>SERDES.Q2X_TOSCANOUT19</td></tr>
<tr><td>TCELL164:OUT_Q4</td><td>SERDES.Q2X_CSO81</td></tr>
<tr><td>TCELL164:OUT_Q5</td><td>SERDES.Q2X_CSO85</td></tr>
<tr><td>TCELL164:OUT_Q6</td><td>SERDES.Q2X_CSO23</td></tr>
<tr><td>TCELL164:OUT_Q7</td><td>SERDES.Q2X_CSO87</td></tr>
<tr><td>TCELL165:IMUX_A0</td><td>SERDES.Q2EB3_GISYNCRXD4</td></tr>
<tr><td>TCELL165:IMUX_A1</td><td>SERDES.Q2X_ITXDATA61</td></tr>
<tr><td>TCELL165:IMUX_A2</td><td>SERDES.Q2EB3_GISYNCRXD6</td></tr>
<tr><td>TCELL165:IMUX_A3</td><td>SERDES.Q2EB3_GINONPADRXDV</td></tr>
<tr><td>TCELL165:IMUX_A4</td><td>SERDES.Q2EB3_GISYNCRXD3</td></tr>
<tr><td>TCELL165:IMUX_A5</td><td>SERDES.Q2EB3_GISYNCRXD0</td></tr>
<tr><td>TCELL165:IMUX_B0</td><td>SERDES.Q2EB3_GISYNCRXDV</td></tr>
<tr><td>TCELL165:IMUX_B1</td><td>SERDES.Q2X_ITXBYTEN2</td></tr>
<tr><td>TCELL165:IMUX_B2</td><td>SERDES.Q2X_ITXDATA62</td></tr>
<tr><td>TCELL165:IMUX_B3</td><td>SERDES.Q2EB3_GISYNCNIBDRIB</td></tr>
<tr><td>TCELL165:IMUX_B4</td><td>SERDES.Q2EB3_GISYNCRXER</td></tr>
<tr><td>TCELL165:IMUX_B5</td><td>SERDES.Q2EB3_GISYNCRXD2</td></tr>
<tr><td>TCELL165:IMUX_C0</td><td>SERDES.Q2EB3_GISYNCRXD1</td></tr>
<tr><td>TCELL165:IMUX_C1</td><td>SERDES.Q2X_ITXBYTEN1</td></tr>
<tr><td>TCELL165:IMUX_C2</td><td>SERDES.Q2X_ITXDATA63</td></tr>
<tr><td>TCELL165:IMUX_C3</td><td>SERDES.Q2X_ITXBYTEN0</td></tr>
<tr><td>TCELL165:IMUX_C4</td><td>SERDES.Q2X_ITXFORCEERR</td></tr>
<tr><td>TCELL165:IMUX_C5</td><td>SERDES.Q2X_ITXEMPTY</td></tr>
<tr><td>TCELL165:IMUX_D0</td><td>SERDES.Q2X_ITXDATAAVAIL</td></tr>
<tr><td>TCELL165:IMUX_D1</td><td>SERDES.Q2X_ITXEOF</td></tr>
<tr><td>TCELL165:IMUX_D2</td><td>SERDES.Q2EB2_CITXPAUSEREQ</td></tr>
<tr><td>TCELL165:IMUX_D3</td><td>SERDES.Q2EB2_CITXEOF</td></tr>
<tr><td>TCELL165:IMUX_D4</td><td>SERDES.Q2EB2_CITXFORCEERR</td></tr>
<tr><td>TCELL165:IMUX_D5</td><td>SERDES.Q2EB2_CITXFIFOCTRL</td></tr>
<tr><td>TCELL165:IMUX_CE0</td><td>SERDES.Q2X_TIBISTTDI23</td></tr>
<tr><td>TCELL165:IMUX_CE1</td><td>SERDES.Q2X_TIBISTRA4</td></tr>
<tr><td>TCELL165:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN17</td></tr>
<tr><td>TCELL165:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN4</td></tr>
<tr><td>TCELL165:OUT_F0</td><td>SERDES.Q2X_CSO83</td></tr>
<tr><td>TCELL165:OUT_F1</td><td>SERDES.Q2X_CSO18</td></tr>
<tr><td>TCELL165:OUT_F2</td><td>SERDES.Q2X_TOSCANOUT16</td></tr>
<tr><td>TCELL165:OUT_F3</td><td>SERDES.Q2X_CSO84</td></tr>
<tr><td>TCELL165:OUT_F4</td><td>SERDES.Q2X_CSO22</td></tr>
<tr><td>TCELL165:OUT_F5</td><td>SERDES.Q2X_CSO82</td></tr>
<tr><td>TCELL165:OUT_F6</td><td>SERDES.Q2X_CSO86</td></tr>
<tr><td>TCELL165:OUT_F7</td><td>SERDES.Q2X_CSO42</td></tr>
<tr><td>TCELL165:OUT_Q0</td><td>SERDES.Q2X_CSO17</td></tr>
<tr><td>TCELL165:OUT_Q1</td><td>SERDES.Q2X_CSO16</td></tr>
<tr><td>TCELL165:OUT_Q2</td><td>SERDES.Q2X_CSO21</td></tr>
<tr><td>TCELL165:OUT_Q3</td><td>SERDES.Q2X_CSO38</td></tr>
<tr><td>TCELL165:OUT_Q4</td><td>SERDES.Q2X_CSO123</td></tr>
<tr><td>TCELL165:OUT_Q5</td><td>SERDES.Q2X_CSO46</td></tr>
<tr><td>TCELL165:OUT_Q6</td><td>SERDES.Q2X_CSO20</td></tr>
<tr><td>TCELL165:OUT_Q7</td><td>SERDES.Q2X_CSO19</td></tr>
<tr><td>TCELL166:IMUX_A0</td><td>SERDES.Q2EB2_CITXDATAAVAIL</td></tr>
<tr><td>TCELL166:IMUX_A1</td><td>SERDES.Q2EB2_CITXDATA0</td></tr>
<tr><td>TCELL166:IMUX_A2</td><td>SERDES.Q2EB3_CIRXFULL</td></tr>
<tr><td>TCELL166:IMUX_A3</td><td>SERDES.Q2EB2_CITXEMPTY</td></tr>
<tr><td>TCELL166:IMUX_A4</td><td>SERDES.Q2EB2_CITXDATA2</td></tr>
<tr><td>TCELL166:IMUX_A5</td><td>SERDES.Q2X_IIGNOREPKT</td></tr>
<tr><td>TCELL166:IMUX_B0</td><td>SERDES.Q2EB2_CITXDATA1</td></tr>
<tr><td>TCELL166:IMUX_B1</td><td>SERDES.Q2EB2_CITXDATA7</td></tr>
<tr><td>TCELL166:IMUX_B2</td><td>SERDES.Q2EB2_CITXDATA3</td></tr>
<tr><td>TCELL166:IMUX_B3</td><td>SERDES.Q2EB2_CITXDATA5</td></tr>
<tr><td>TCELL166:IMUX_B4</td><td>SERDES.Q2EB2_CITXDATA4</td></tr>
<tr><td>TCELL166:IMUX_B5</td><td>SERDES.Q2EB3_GISYNCCRS</td></tr>
<tr><td>TCELL166:IMUX_C0</td><td>SERDES.Q2EB3_GISYNCCOL</td></tr>
<tr><td>TCELL166:IMUX_C1</td><td>SERDES.Q2EB2_CITXDATA6</td></tr>
<tr><td>TCELL166:IMUX_C2</td><td>SERDES.Q2X_ITXPAUSREQ</td></tr>
<tr><td>TCELL166:IMUX_C3</td><td>SERDES.Q2EB3_CITXPAUSEREQ</td></tr>
<tr><td>TCELL166:IMUX_C4</td><td>SERDES.Q2EB3_CITXFORCEERR</td></tr>
<tr><td>TCELL166:IMUX_C5</td><td>SERDES.Q2EB3_CITXFIFOCTRL</td></tr>
<tr><td>TCELL166:IMUX_D0</td><td>SERDES.Q2X_ITXPAUSTIM11</td></tr>
<tr><td>TCELL166:IMUX_D1</td><td>SERDES.Q2X_ITXPAUSTIM9</td></tr>
<tr><td>TCELL166:IMUX_D2</td><td>SERDES.Q2X_ITXPAUSTIM0</td></tr>
<tr><td>TCELL166:IMUX_D3</td><td>SERDES.Q2X_ITXPAUSTIM12</td></tr>
<tr><td>TCELL166:IMUX_D4</td><td>SERDES.Q2X_ITXPAUSTIM8</td></tr>
<tr><td>TCELL166:IMUX_D5</td><td>SERDES.Q2X_ITXPAUSTIM15</td></tr>
<tr><td>TCELL166:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN19</td></tr>
<tr><td>TCELL166:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN16</td></tr>
<tr><td>TCELL166:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN27</td></tr>
<tr><td>TCELL166:IMUX_CE3</td><td>SERDES.Q2X_TISCANIN20</td></tr>
<tr><td>TCELL166:OUT_F0</td><td>SERDES.Q2X_CSO54</td></tr>
<tr><td>TCELL166:OUT_F1</td><td>SERDES.Q2X_TOSCANOUT17</td></tr>
<tr><td>TCELL166:OUT_F2</td><td>SERDES.Q2X_CSO52</td></tr>
<tr><td>TCELL166:OUT_F3</td><td>SERDES.Q2X_CSO55</td></tr>
<tr><td>TCELL166:OUT_F4</td><td>SERDES.Q2X_CSO53</td></tr>
<tr><td>TCELL166:OUT_F5</td><td>SERDES.Q2X_CSO51</td></tr>
<tr><td>TCELL166:OUT_F6</td><td>SERDES.Q2X_CSO49</td></tr>
<tr><td>TCELL166:OUT_F7</td><td>SERDES.Q2X_CSO50</td></tr>
<tr><td>TCELL166:OUT_Q0</td><td>SERDES.Q2X_CSO48</td></tr>
<tr><td>TCELL166:OUT_Q1</td><td>SERDES.Q2X_CSO47</td></tr>
<tr><td>TCELL166:OUT_Q2</td><td>SERDES.Q2X_CSO26</td></tr>
<tr><td>TCELL166:OUT_Q3</td><td>SERDES.Q2X_CSO43</td></tr>
<tr><td>TCELL166:OUT_Q4</td><td>SERDES.Q2X_CSO30</td></tr>
<tr><td>TCELL166:OUT_Q5</td><td>SERDES.Q2X_CSO35</td></tr>
<tr><td>TCELL166:OUT_Q6</td><td>SERDES.Q2X_CSO39</td></tr>
<tr><td>TCELL166:OUT_Q7</td><td>SERDES.Q2X_CSO27</td></tr>
<tr><td>TCELL167:IMUX_A0</td><td>SERDES.Q2X_ITXPAUSTIM14</td></tr>
<tr><td>TCELL167:IMUX_A1</td><td>SERDES.Q2X_ITXPAUSTIM10</td></tr>
<tr><td>TCELL167:IMUX_A2</td><td>SERDES.Q2X_ITXPAUSTIM13</td></tr>
<tr><td>TCELL167:IMUX_A3</td><td>SERDES.Q2X_ITXPAUSTIM6</td></tr>
<tr><td>TCELL167:IMUX_A4</td><td>SERDES.Q2X_ITXPAUSTIM4</td></tr>
<tr><td>TCELL167:IMUX_A5</td><td>SERDES.Q2X_ITXPAUSTIM5</td></tr>
<tr><td>TCELL167:IMUX_B0</td><td>SERDES.Q2X_ITXPAUSTIM7</td></tr>
<tr><td>TCELL167:IMUX_B1</td><td>SERDES.Q2X_ITXPAUSTIM1</td></tr>
<tr><td>TCELL167:IMUX_B2</td><td>SERDES.Q2X_ITXPAUSTIM3</td></tr>
<tr><td>TCELL167:IMUX_B3</td><td>SERDES.Q2X_ITXPAUSTIM2</td></tr>
<tr><td>TCELL167:IMUX_B4</td><td>SERDES.Q2EB3_CITXEOF</td></tr>
<tr><td>TCELL167:IMUX_B5</td><td>SERDES.Q2EB3_CITXEMPTY</td></tr>
<tr><td>TCELL167:IMUX_C0</td><td>SERDES.Q2EB3_CITXDATAAVAIL</td></tr>
<tr><td>TCELL167:IMUX_C1</td><td>SERDES.Q2EB3_CITXDATA3</td></tr>
<tr><td>TCELL167:IMUX_C2</td><td>SERDES.Q2EB3_CITXDATA0</td></tr>
<tr><td>TCELL167:IMUX_C3</td><td>SERDES.Q2EB3_CITXDATA6</td></tr>
<tr><td>TCELL167:IMUX_C4</td><td>SERDES.Q2EB3_CITXDATA5</td></tr>
<tr><td>TCELL167:IMUX_C5</td><td>SERDES.Q2EB3_CITXDATA7</td></tr>
<tr><td>TCELL167:IMUX_D0</td><td>SERDES.Q2EB3_CITXDATA1</td></tr>
<tr><td>TCELL167:IMUX_D1</td><td>SERDES.Q2EB3_CITXDATA4</td></tr>
<tr><td>TCELL167:IMUX_D2</td><td>SERDES.Q2EB3_CITXDATA2</td></tr>
<tr><td>TCELL167:IMUX_D3</td><td>SERDES.Q2X_ITXMSG52</td></tr>
<tr><td>TCELL167:IMUX_D4</td><td>SERDES.Q2X_ITXMSG55</td></tr>
<tr><td>TCELL167:IMUX_D5</td><td>SERDES.Q2X_ITXMSG53</td></tr>
<tr><td>TCELL167:IMUX_CE0</td><td>SERDES.Q2X_TISCANIN14</td></tr>
<tr><td>TCELL167:IMUX_CE1</td><td>SERDES.Q2X_TISCANIN18</td></tr>
<tr><td>TCELL167:IMUX_CE2</td><td>SERDES.Q2X_TISCANIN26</td></tr>
<tr><td>TCELL167:OUT_F0</td><td>SERDES.Q2X_CSO25</td></tr>
<tr><td>TCELL167:OUT_F1</td><td>SERDES.Q2X_CSO24</td></tr>
<tr><td>TCELL167:OUT_F2</td><td>SERDES.Q2X_CSO28</td></tr>
<tr><td>TCELL167:OUT_F3</td><td>SERDES.Q2X_CSO31</td></tr>
<tr><td>TCELL167:OUT_F4</td><td>SERDES.Q2X_CSO29</td></tr>
<tr><td>TCELL167:OUT_F5</td><td>SERDES.Q2X_TOSCANOUT18</td></tr>
<tr><td>TCELL167:OUT_F6</td><td>SERDES.Q2X_TOSCANOUT28</td></tr>
<tr><td>TCELL168:IMUX_A0</td><td>SERDES.Q2X_ITXMSG56</td></tr>
<tr><td>TCELL168:IMUX_A1</td><td>SERDES.Q2X_ITXMSG54</td></tr>
<tr><td>TCELL168:IMUX_A2</td><td>SERDES.Q2X_ITXMSG50</td></tr>
<tr><td>TCELL168:IMUX_A3</td><td>SERDES.Q2X_ITXMSG51</td></tr>
<tr><td>TCELL168:IMUX_A4</td><td>SERDES.Q2X_ITXMSG57</td></tr>
<tr><td>TCELL168:IMUX_A5</td><td>SERDES.Q2X_ITXMSG49</td></tr>
<tr><td>TCELL168:IMUX_B0</td><td>SERDES.Q2X_ITXMSG48</td></tr>
<tr><td>TCELL168:IMUX_B1</td><td>SERDES.Q2X_ITXMSG58</td></tr>
<tr><td>TCELL168:IMUX_B2</td><td>SERDES.Q2X_ITXMSG59</td></tr>
<tr><td>TCELL168:IMUX_B3</td><td>SERDES.Q2X_ITXMSG60</td></tr>
<tr><td>TCELL168:IMUX_B4</td><td>SERDES.Q2X_ITXMSG47</td></tr>
<tr><td>TCELL168:IMUX_B5</td><td>SERDES.Q2X_ITXMSG46</td></tr>
<tr><td>TCELL168:IMUX_C0</td><td>SERDES.Q2X_ITXMSG45</td></tr>
<tr><td>TCELL168:IMUX_C1</td><td>SERDES.Q2X_ITXMSG0</td></tr>
<tr><td>TCELL168:IMUX_C2</td><td>SERDES.Q2X_ITXMSG1</td></tr>
<tr><td>TCELL168:IMUX_C3</td><td>SERDES.Q2X_ITXMSG44</td></tr>
<tr><td>TCELL168:IMUX_C4</td><td>SERDES.Q2X_ITXMSG2</td></tr>
<tr><td>TCELL168:IMUX_C5</td><td>SERDES.Q2X_ITXMSG3</td></tr>
<tr><td>TCELL168:IMUX_D0</td><td>SERDES.Q2X_ITXMSG4</td></tr>
<tr><td>TCELL168:IMUX_D1</td><td>SERDES.Q2X_ITXMSG61</td></tr>
<tr><td>TCELL168:IMUX_D2</td><td>SERDES.Q2X_ITXMSG5</td></tr>
<tr><td>TCELL168:IMUX_D3</td><td>SERDES.Q2X_ITXMSG6</td></tr>
<tr><td>TCELL168:IMUX_D4</td><td>SERDES.Q2X_ITXMSG7</td></tr>
<tr><td>TCELL168:IMUX_D5</td><td>SERDES.Q2X_ITXMSG8</td></tr>
<tr><td>TCELL169:IMUX_A0</td><td>SERDES.Q2X_ITXMSG9</td></tr>
<tr><td>TCELL169:IMUX_A1</td><td>SERDES.Q2X_ITXMSG10</td></tr>
<tr><td>TCELL169:IMUX_A2</td><td>SERDES.Q2X_ITXMSG43</td></tr>
<tr><td>TCELL169:IMUX_A3</td><td>SERDES.Q2X_ITXMSG11</td></tr>
<tr><td>TCELL169:IMUX_A4</td><td>SERDES.Q2X_ITXMSG12</td></tr>
<tr><td>TCELL169:IMUX_A5</td><td>SERDES.Q2X_ITXMSG13</td></tr>
<tr><td>TCELL169:IMUX_B0</td><td>SERDES.Q2X_ITXMSG14</td></tr>
<tr><td>TCELL169:IMUX_B1</td><td>SERDES.Q2X_ITXMSG15</td></tr>
<tr><td>TCELL169:IMUX_B2</td><td>SERDES.Q2X_ITXMSG16</td></tr>
<tr><td>TCELL169:IMUX_B3</td><td>SERDES.Q2X_ITXMSG17</td></tr>
<tr><td>TCELL169:IMUX_B4</td><td>SERDES.Q2X_ITXMSG18</td></tr>
<tr><td>TCELL169:IMUX_B5</td><td>SERDES.Q2X_ITXMSG19</td></tr>
<tr><td>TCELL169:IMUX_C0</td><td>SERDES.Q2X_ITXMSG42</td></tr>
<tr><td>TCELL169:IMUX_C1</td><td>SERDES.Q2X_ITXMSG20</td></tr>
<tr><td>TCELL169:IMUX_C2</td><td>SERDES.Q2X_ITXMSG21</td></tr>
<tr><td>TCELL169:IMUX_C3</td><td>SERDES.Q2X_ITXMSG22</td></tr>
<tr><td>TCELL169:IMUX_C4</td><td>SERDES.Q2X_ITXMSG23</td></tr>
<tr><td>TCELL169:IMUX_C5</td><td>SERDES.Q2X_ITXMSG24</td></tr>
<tr><td>TCELL169:IMUX_D0</td><td>SERDES.Q2X_ITXMSG62</td></tr>
<tr><td>TCELL169:IMUX_D1</td><td>SERDES.Q2X_ITXMSG25</td></tr>
<tr><td>TCELL169:IMUX_D2</td><td>SERDES.Q2X_ITXMSG41</td></tr>
<tr><td>TCELL169:IMUX_D3</td><td>SERDES.Q2X_ITXMSG37</td></tr>
<tr><td>TCELL169:IMUX_D4</td><td>SERDES.Q2X_ITXMSG26</td></tr>
<tr><td>TCELL169:IMUX_D5</td><td>SERDES.Q2X_ITXMSG27</td></tr>
<tr><td>TCELL170:IMUX_A0</td><td>SERDES.Q2X_ITXMSG28</td></tr>
<tr><td>TCELL170:IMUX_A1</td><td>SERDES.Q2X_ITXMSG29</td></tr>
<tr><td>TCELL170:IMUX_A2</td><td>SERDES.Q2X_ITXMSG30</td></tr>
<tr><td>TCELL170:IMUX_A3</td><td>SERDES.Q2X_ITXMSG31</td></tr>
<tr><td>TCELL170:IMUX_A4</td><td>SERDES.Q2X_ITXMSG40</td></tr>
<tr><td>TCELL170:IMUX_A5</td><td>SERDES.Q2X_ITXMSG32</td></tr>
<tr><td>TCELL170:IMUX_B0</td><td>SERDES.Q2X_ITXMSG33</td></tr>
<tr><td>TCELL170:IMUX_B1</td><td>SERDES.Q2X_ITXMSG34</td></tr>
<tr><td>TCELL170:IMUX_B2</td><td>SERDES.Q2X_ITXMSG35</td></tr>
<tr><td>TCELL170:IMUX_B3</td><td>SERDES.Q2X_ITXMSG36</td></tr>
<tr><td>TCELL170:IMUX_B4</td><td>SERDES.Q2X_ITXMSG38</td></tr>
<tr><td>TCELL170:IMUX_B5</td><td>SERDES.Q2X_ITXMSG39</td></tr>
<tr><td>TCELL170:IMUX_C0</td><td>SERDES.Q2X_ITSMSGAVAIL</td></tr>
<tr><td>TCELL170:IMUX_C1</td><td>SERDES.Q2X_ITXMSG63</td></tr>
<tr><td>TCELL176:IMUX_A0</td><td>SERDES.CORNER_LSPLLPWRUP</td></tr>
<tr><td>TCELL176:IMUX_B0</td><td>SERDES.CORNER_FCSYNCTOGGLE</td></tr>
<tr><td>TCELL176:IMUX_C0</td><td>SERDES.CORNER_FCSCANMODE</td></tr>
<tr><td>TCELL176:IMUX_LSR0</td><td>SERDES.CORNER_LSPLLRST</td></tr>
<tr><td>TCELL176:IMUX_CLK0_DELAY</td><td>SERDES.CORNER_LSPLLREFCLKI</td></tr>
<tr><td>TCELL176:OUT_F0</td><td>SERDES.CORNER_FOREFCK2CORE</td></tr>
<tr><td>TCELL176:OUT_Q0</td><td>SERDES.CORNER_LSPLLLOL</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ecp4/pll.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp4/config.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ecp4/pll.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp4/config.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
