> Snapshot-pinned source for Apple macOS snapshot-0b0d8b1a4a77: [documentation/hypervisor/gic-registers](https://developer.apple.com/documentation/hypervisor/gic-registers)

# GIC registers (Swift)

**Framework:** Hypervisor  
**Kind:** API Collection

These registers support the operation of a generic interrupt controller and its interface with the Hypervisor and virtual CPUs.

<a id="Discussion"></a>

## Discussion

For more information on the purpose of specific register sets and their operation in GICs, see the [ARM Generic Interrupt Controller (GIC) v3 architecture specification](https://developer.arm.com/documentation/ihi0069/latest/).

## Topics

### Distributor registers

- [Distributor registers](distributor-registers.md)

### Redistributor registers

- [HV_GIC_REDISTRIBUTOR_REG_GICR_TYPER](hv_gic_redistributor_reg_gicr_typer.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICACTIVER0](hv_gic_redistributor_reg_gicr_icactiver0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICENABLER0](hv_gic_redistributor_reg_gicr_icenabler0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICFGR0](hv_gic_redistributor_reg_gicr_icfgr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICFGR1](hv_gic_redistributor_reg_gicr_icfgr1.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICPENDR0](hv_gic_redistributor_reg_gicr_icpendr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IGROUPR0](hv_gic_redistributor_reg_gicr_igroupr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR0](hv_gic_redistributor_reg_gicr_ipriorityr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR1](hv_gic_redistributor_reg_gicr_ipriorityr1.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR2](hv_gic_redistributor_reg_gicr_ipriorityr2.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR3](hv_gic_redistributor_reg_gicr_ipriorityr3.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR4](hv_gic_redistributor_reg_gicr_ipriorityr4.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR5](hv_gic_redistributor_reg_gicr_ipriorityr5.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR6](hv_gic_redistributor_reg_gicr_ipriorityr6.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR7](hv_gic_redistributor_reg_gicr_ipriorityr7.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISACTIVER0](hv_gic_redistributor_reg_gicr_isactiver0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISENABLER0](hv_gic_redistributor_reg_gicr_isenabler0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISPENDR0](hv_gic_redistributor_reg_gicr_ispendr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_PIDR2](hv_gic_redistributor_reg_gicr_pidr2.md)

### Message signaled interrupt (MSI) registers

- [HV_GIC_REG_GICM_TYPER](hv_gic_reg_gicm_typer.md)
- [HV_GIC_REG_GICM_SET_SPI_NSR](hv_gic_reg_gicm_set_spi_nsr.md)

### GIC CPU interface (ICC) registers

- [HV_GIC_ICC_REG_AP0R0_EL1](hv_gic_icc_reg_ap0r0_el1.md)
- [HV_GIC_ICC_REG_AP1R0_EL1](hv_gic_icc_reg_ap1r0_el1.md)
- [HV_GIC_ICC_REG_BPR0_EL1](hv_gic_icc_reg_bpr0_el1.md)
- [HV_GIC_ICC_REG_BPR1_EL1](hv_gic_icc_reg_bpr1_el1.md)
- [HV_GIC_ICC_REG_CTLR_EL1](hv_gic_icc_reg_ctlr_el1.md)
- [HV_GIC_ICC_REG_IGRPEN0_EL1](hv_gic_icc_reg_igrpen0_el1.md)
- [HV_GIC_ICC_REG_IGRPEN1_EL1](hv_gic_icc_reg_igrpen1_el1.md)
- [HV_GIC_ICC_REG_PMR_EL1](hv_gic_icc_reg_pmr_el1.md)
- [HV_GIC_ICC_REG_RPR_EL1](hv_gic_icc_reg_rpr_el1.md)
- [HV_GIC_ICC_REG_SRE_EL1](hv_gic_icc_reg_sre_el1.md)
- [HV_GIC_ICC_REG_SRE_EL2](hv_gic_icc_reg_sre_el2.md)

### GIC virtual CPU interface (ICV) registers

- [HV_GIC_ICV_REG_AP0R0_EL1](hv_gic_icv_reg_ap0r0_el1.md)
- [HV_GIC_ICV_REG_AP1R0_EL1](hv_gic_icv_reg_ap1r0_el1.md)
- [HV_GIC_ICV_REG_BPR0_EL1](hv_gic_icv_reg_bpr0_el1.md)
- [HV_GIC_ICV_REG_BPR1_EL1](hv_gic_icv_reg_bpr1_el1.md)
- [HV_GIC_ICV_REG_CTLR_EL1](hv_gic_icv_reg_ctlr_el1.md)
- [HV_GIC_ICV_REG_IGRPEN0_EL1](hv_gic_icv_reg_igrpen0_el1.md)
- [HV_GIC_ICV_REG_IGRPEN1_EL1](hv_gic_icv_reg_igrpen1_el1.md)
- [HV_GIC_ICV_REG_PMR_EL1](hv_gic_icv_reg_pmr_el1.md)
- [HV_GIC_ICV_REG_RPR_EL1](hv_gic_icv_reg_rpr_el1.md)
- [HV_GIC_ICV_REG_SRE_EL1](hv_gic_icv_reg_sre_el1.md)

### GIC hypervisor virtual interface control (ICH) registers

- [HV_GIC_ICH_REG_AP0R0_EL2](hv_gic_ich_reg_ap0r0_el2.md)
- [HV_GIC_ICH_REG_AP1R0_EL2](hv_gic_ich_reg_ap1r0_el2.md)
- [HV_GIC_ICH_REG_EISR_EL2](hv_gic_ich_reg_eisr_el2.md)
- [HV_GIC_ICH_REG_ELRSR_EL2](hv_gic_ich_reg_elrsr_el2.md)
- [HV_GIC_ICH_REG_HCR_EL2](hv_gic_ich_reg_hcr_el2.md)
- [HV_GIC_ICH_REG_LR0_EL2](hv_gic_ich_reg_lr0_el2.md)
- [HV_GIC_ICH_REG_LR10_EL2](hv_gic_ich_reg_lr10_el2.md)
- [HV_GIC_ICH_REG_LR11_EL2](hv_gic_ich_reg_lr11_el2.md)
- [HV_GIC_ICH_REG_LR12_EL2](hv_gic_ich_reg_lr12_el2.md)
- [HV_GIC_ICH_REG_LR13_EL2](hv_gic_ich_reg_lr13_el2.md)
- [HV_GIC_ICH_REG_LR14_EL2](hv_gic_ich_reg_lr14_el2.md)
- [HV_GIC_ICH_REG_LR15_EL2](hv_gic_ich_reg_lr15_el2.md)
- [HV_GIC_ICH_REG_LR1_EL2](hv_gic_ich_reg_lr1_el2.md)
- [HV_GIC_ICH_REG_LR2_EL2](hv_gic_ich_reg_lr2_el2.md)
- [HV_GIC_ICH_REG_LR3_EL2](hv_gic_ich_reg_lr3_el2.md)
- [HV_GIC_ICH_REG_LR4_EL2](hv_gic_ich_reg_lr4_el2.md)
- [HV_GIC_ICH_REG_LR5_EL2](hv_gic_ich_reg_lr5_el2.md)
- [HV_GIC_ICH_REG_LR6_EL2](hv_gic_ich_reg_lr6_el2.md)
- [HV_GIC_ICH_REG_LR7_EL2](hv_gic_ich_reg_lr7_el2.md)
- [HV_GIC_ICH_REG_LR8_EL2](hv_gic_ich_reg_lr8_el2.md)
- [HV_GIC_ICH_REG_LR9_EL2](hv_gic_ich_reg_lr9_el2.md)
- [HV_GIC_ICH_REG_MISR_EL2](hv_gic_ich_reg_misr_el2.md)
- [HV_GIC_ICH_REG_VMCR_EL2](hv_gic_ich_reg_vmcr_el2.md)
- [HV_GIC_ICH_REG_VTR_EL2](hv_gic_ich_reg_vtr_el2.md)

### Reserved interrupt identifiers

- [hv_gic_get_intid(\_:\_:)](hv_gic_get_intid%28____%29.md): Gets the interrupt ID for reserved interrupts.
- [HV_GIC_INT_MAINTENANCE](hv_gic_int_maintenance.md): A register Hypervisor uses to signal virtual Interrupts (vIRQs) that the framework sends to guests running at exception level 2 (EL2).
- [HV_GIC_INT_PERFORMANCE_MONITOR](hv_gic_int_performance_monitor.md): A register the framework uses to count GIC related events.
- [HV_GIC_INT_EL1_PHYSICAL_TIMER](hv_gic_int_el1_physical_timer.md)
- [HV_GIC_INT_EL2_PHYSICAL_TIMER](hv_gic_int_el2_physical_timer.md)
- [HV_GIC_INT_EL1_VIRTUAL_TIMER](hv_gic_int_el1_virtual_timer.md)

## See Also

### Generic interrupt controllers (GICs)

- [GIC functions](gic-functions.md): These functions and registers support the creation and operation of a generic interrupt controller.

# GIC registers (Objective-C)

**Framework:** Hypervisor  
**Kind:** API Collection

These registers support the operation of a generic interrupt controller and its interface with the Hypervisor and virtual CPUs.

<a id="Discussion"></a>

## Discussion

For more information on the purpose of specific register sets and their operation in GICs, see the [ARM Generic Interrupt Controller (GIC) v3 architecture specification](https://developer.arm.com/documentation/ihi0069/latest/).

## Topics

### Distributor registers

- [Distributor registers](distributor-registers.md)

### Redistributor registers

- [HV_GIC_REDISTRIBUTOR_REG_GICR_TYPER](hv_gic_redistributor_reg_gicr_typer.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICACTIVER0](hv_gic_redistributor_reg_gicr_icactiver0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICENABLER0](hv_gic_redistributor_reg_gicr_icenabler0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICFGR0](hv_gic_redistributor_reg_gicr_icfgr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICFGR1](hv_gic_redistributor_reg_gicr_icfgr1.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ICPENDR0](hv_gic_redistributor_reg_gicr_icpendr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IGROUPR0](hv_gic_redistributor_reg_gicr_igroupr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR0](hv_gic_redistributor_reg_gicr_ipriorityr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR1](hv_gic_redistributor_reg_gicr_ipriorityr1.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR2](hv_gic_redistributor_reg_gicr_ipriorityr2.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR3](hv_gic_redistributor_reg_gicr_ipriorityr3.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR4](hv_gic_redistributor_reg_gicr_ipriorityr4.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR5](hv_gic_redistributor_reg_gicr_ipriorityr5.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR6](hv_gic_redistributor_reg_gicr_ipriorityr6.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_IPRIORITYR7](hv_gic_redistributor_reg_gicr_ipriorityr7.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISACTIVER0](hv_gic_redistributor_reg_gicr_isactiver0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISENABLER0](hv_gic_redistributor_reg_gicr_isenabler0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_ISPENDR0](hv_gic_redistributor_reg_gicr_ispendr0.md)
- [HV_GIC_REDISTRIBUTOR_REG_GICR_PIDR2](hv_gic_redistributor_reg_gicr_pidr2.md)

### Message signaled interrupt (MSI) registers

- [HV_GIC_REG_GICM_TYPER](hv_gic_reg_gicm_typer.md)
- [HV_GIC_REG_GICM_SET_SPI_NSR](hv_gic_reg_gicm_set_spi_nsr.md)

### GIC CPU interface (ICC) registers

- [HV_GIC_ICC_REG_AP0R0_EL1](hv_gic_icc_reg_ap0r0_el1.md)
- [HV_GIC_ICC_REG_AP1R0_EL1](hv_gic_icc_reg_ap1r0_el1.md)
- [HV_GIC_ICC_REG_BPR0_EL1](hv_gic_icc_reg_bpr0_el1.md)
- [HV_GIC_ICC_REG_BPR1_EL1](hv_gic_icc_reg_bpr1_el1.md)
- [HV_GIC_ICC_REG_CTLR_EL1](hv_gic_icc_reg_ctlr_el1.md)
- [HV_GIC_ICC_REG_IGRPEN0_EL1](hv_gic_icc_reg_igrpen0_el1.md)
- [HV_GIC_ICC_REG_IGRPEN1_EL1](hv_gic_icc_reg_igrpen1_el1.md)
- [HV_GIC_ICC_REG_PMR_EL1](hv_gic_icc_reg_pmr_el1.md)
- [HV_GIC_ICC_REG_RPR_EL1](hv_gic_icc_reg_rpr_el1.md)
- [HV_GIC_ICC_REG_SRE_EL1](hv_gic_icc_reg_sre_el1.md)
- [HV_GIC_ICC_REG_SRE_EL2](hv_gic_icc_reg_sre_el2.md)

### GIC virtual CPU interface (ICV) registers

- [HV_GIC_ICV_REG_AP0R0_EL1](hv_gic_icv_reg_ap0r0_el1.md)
- [HV_GIC_ICV_REG_AP1R0_EL1](hv_gic_icv_reg_ap1r0_el1.md)
- [HV_GIC_ICV_REG_BPR0_EL1](hv_gic_icv_reg_bpr0_el1.md)
- [HV_GIC_ICV_REG_BPR1_EL1](hv_gic_icv_reg_bpr1_el1.md)
- [HV_GIC_ICV_REG_CTLR_EL1](hv_gic_icv_reg_ctlr_el1.md)
- [HV_GIC_ICV_REG_IGRPEN0_EL1](hv_gic_icv_reg_igrpen0_el1.md)
- [HV_GIC_ICV_REG_IGRPEN1_EL1](hv_gic_icv_reg_igrpen1_el1.md)
- [HV_GIC_ICV_REG_PMR_EL1](hv_gic_icv_reg_pmr_el1.md)
- [HV_GIC_ICV_REG_RPR_EL1](hv_gic_icv_reg_rpr_el1.md)
- [HV_GIC_ICV_REG_SRE_EL1](hv_gic_icv_reg_sre_el1.md)

### GIC hypervisor virtual interface control (ICH) registers

- [HV_GIC_ICH_REG_AP0R0_EL2](hv_gic_ich_reg_ap0r0_el2.md)
- [HV_GIC_ICH_REG_AP1R0_EL2](hv_gic_ich_reg_ap1r0_el2.md)
- [HV_GIC_ICH_REG_EISR_EL2](hv_gic_ich_reg_eisr_el2.md)
- [HV_GIC_ICH_REG_ELRSR_EL2](hv_gic_ich_reg_elrsr_el2.md)
- [HV_GIC_ICH_REG_HCR_EL2](hv_gic_ich_reg_hcr_el2.md)
- [HV_GIC_ICH_REG_LR0_EL2](hv_gic_ich_reg_lr0_el2.md)
- [HV_GIC_ICH_REG_LR10_EL2](hv_gic_ich_reg_lr10_el2.md)
- [HV_GIC_ICH_REG_LR11_EL2](hv_gic_ich_reg_lr11_el2.md)
- [HV_GIC_ICH_REG_LR12_EL2](hv_gic_ich_reg_lr12_el2.md)
- [HV_GIC_ICH_REG_LR13_EL2](hv_gic_ich_reg_lr13_el2.md)
- [HV_GIC_ICH_REG_LR14_EL2](hv_gic_ich_reg_lr14_el2.md)
- [HV_GIC_ICH_REG_LR15_EL2](hv_gic_ich_reg_lr15_el2.md)
- [HV_GIC_ICH_REG_LR1_EL2](hv_gic_ich_reg_lr1_el2.md)
- [HV_GIC_ICH_REG_LR2_EL2](hv_gic_ich_reg_lr2_el2.md)
- [HV_GIC_ICH_REG_LR3_EL2](hv_gic_ich_reg_lr3_el2.md)
- [HV_GIC_ICH_REG_LR4_EL2](hv_gic_ich_reg_lr4_el2.md)
- [HV_GIC_ICH_REG_LR5_EL2](hv_gic_ich_reg_lr5_el2.md)
- [HV_GIC_ICH_REG_LR6_EL2](hv_gic_ich_reg_lr6_el2.md)
- [HV_GIC_ICH_REG_LR7_EL2](hv_gic_ich_reg_lr7_el2.md)
- [HV_GIC_ICH_REG_LR8_EL2](hv_gic_ich_reg_lr8_el2.md)
- [HV_GIC_ICH_REG_LR9_EL2](hv_gic_ich_reg_lr9_el2.md)
- [HV_GIC_ICH_REG_MISR_EL2](hv_gic_ich_reg_misr_el2.md)
- [HV_GIC_ICH_REG_VMCR_EL2](hv_gic_ich_reg_vmcr_el2.md)
- [HV_GIC_ICH_REG_VTR_EL2](hv_gic_ich_reg_vtr_el2.md)

### Reserved interrupt identifiers

- [hv_gic_get_intid](hv_gic_get_intid%28____%29.md): Gets the interrupt ID for reserved interrupts.
- [HV_GIC_INT_MAINTENANCE](hv_gic_int_maintenance.md): A register Hypervisor uses to signal virtual Interrupts (vIRQs) that the framework sends to guests running at exception level 2 (EL2).
- [HV_GIC_INT_PERFORMANCE_MONITOR](hv_gic_int_performance_monitor.md): A register the framework uses to count GIC related events.
- [HV_GIC_INT_EL1_PHYSICAL_TIMER](hv_gic_int_el1_physical_timer.md)
- [HV_GIC_INT_EL2_PHYSICAL_TIMER](hv_gic_int_el2_physical_timer.md)
- [HV_GIC_INT_EL1_VIRTUAL_TIMER](hv_gic_int_el1_virtual_timer.md)

## See Also

### Generic interrupt controllers (GICs)

- [GIC functions](gic-functions.md): These functions and registers support the creation and operation of a generic interrupt controller.
