#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug 25 11:54:40 2021
# Process ID: 6860
# Current directory: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 C:\Users\emili\Documents\SCUOLA\POLITECNICO\3ANNO\Progetto_reti_logiche\Progetto-Reti-Logiche-20-21\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche/vivado.log
# Journal file: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
source project_tb_ms.tcl
run 200 us
run 200 us
run 200 us
run 200 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top project_tb3 [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_2
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source project_tb3.tcl
run 200 us
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/i_data}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/o_address}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/o_data}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/o_we}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/o_en}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb3/UUT/cur_state}} 
relaunch_sim
run 200 us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source project_tb3.tcl
run 200 us
current_wave_config {Untitled 3}
add_wave {{/project_tb3/UUT/cur_state}} 
relaunch_sim
run 200 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type functional
source project_tb3.tcl
report_utilization
run 200 us
report_timing
report_timing -sort_by
report_timing -help
report_timing -sort_by slack
report_timing -group -sort_by slack
report_timing -help
report_timing
close_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_slack_histogram -significant_digits 3 -name timing_2
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_3
