Determining the location of the ModelSim executable...

Using: /home/user/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ex03 -c ex03 --vector_source="/home/user/jizu_keshe/WeiChengXu/ex03/Waveform3.vwf" --testbench_file="/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/Waveform3.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun May 16 15:59:08 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ex03 -c ex03 --vector_source=/home/user/jizu_keshe/WeiChengXu/ex03/Waveform3.vwf --testbench_file=/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/Waveform3.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/" ex03 -c ex03

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun May 16 15:59:09 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/ ex03 -c ex03Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file ex03_8_1200mv_85c_slow.vo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_8_1200mv_0c_slow.vo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_min_1200mv_0c_fast.vo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03.vo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_8_1200mv_85c_v_slow.sdo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_8_1200mv_0c_v_slow.sdo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_min_1200mv_0c_v_fast.sdo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ex03_v.sdo in folder "/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1072 megabytes    Info: Processing ended: Sun May 16 15:59:11 2021    Info: Elapsed time: 00:00:02    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/ex03.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/user/intelFPGA_lite/18.1/modelsim_ase/linuxaloem//vsim -c -do ex03.do

Reading pref.tcl
# 10.5b
# do ex03.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:12 on May 16,2021# vlog -work work ex03.vo 
# -- Compiling module ex03
# # Top level modules:# 	ex03
# End time: 15:59:12 on May 16,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:12 on May 16,2021# vlog -work work Waveform3.vwf.vt 
# -- Compiling module ex03_vlg_vec_tst
# 
# Top level modules:# 	ex03_vlg_vec_tst# End time: 15:59:12 on May 16,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ex03_vlg_vec_tst # Start time: 15:59:12 on May 16,2021# Loading work.ex03_vlg_vec_tst# Loading work.ex03# Loading cycloneive_ver.cycloneive_lcell_comb# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_ram_block# Loading cycloneive_ver.cycloneive_ram_register# Loading cycloneive_ver.cycloneive_ram_pulse_generator# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_jtag# SDF 10.5b Compiler 2016.10 Oct  5 2016# Loading instances from ex03_v.sdo# ** Warning: (vsim-3017) Waveform3.vwf.vt(46): [TFMPC] - Too few port connections. Expected 15, found 11.#    Time: 0 ps  Iteration: 0  Instance: /ex03_vlg_vec_tst/i1 File: ex03.vo# ** Warning: (vsim-3722) Waveform3.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tms'.# ** Warning: (vsim-3722) Waveform3.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tck'.# ** Warning: (vsim-3722) Waveform3.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.# ** Warning: (vsim-3722) Waveform3.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.# Loading altera_ver.PRIM_GDFF_LOW# Loading timing data from ex03_v.sdo# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /ex03_vlg_vec_tst File: Waveform3.vwf.vt
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:307015 ps, d:307111 ps, 254 ps );#    Time: 307111 ps  Iteration: 0  Instance: /ex03_vlg_vec_tst/i1/\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 /datain_a_register# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:447018 ps, d:447065 ps, 254 ps );#    Time: 447065 ps  Iteration: 0  Instance: /ex03_vlg_vec_tst/i1/\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 /datain_a_register# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:547015 ps, d:547111 ps, 254 ps );#    Time: 547111 ps  Iteration: 0  Instance: /ex03_vlg_vec_tst/i1/\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 /datain_a_register# ** Note: $finish    : Waveform3.vwf.vt(62)#    Time: 1 us  Iteration: 0  Instance: /ex03_vlg_vec_tst
# End time: 15:59:12 on May 16,2021, Elapsed time: 0:00:00# Errors: 3, Warnings: 6
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/user/jizu_keshe/WeiChengXu/ex03/Waveform3.vwf...

Reading /home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/ex03.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/user/jizu_keshe/WeiChengXu/ex03/simulation/qsim/ex03_20210516155912.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.