// Seed: 2061823481
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  tri1 id_5 = id_2 != 1;
  genvar id_6;
  assign module_1.id_2 = 0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_6 = 1;
  assign id_6 = id_6;
  assign id_2 = 1;
  assign #id_7 id_6 = id_2;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
endmodule
