#ifndef ASM_H
#define ASM_H
#define SCTLR_NOTRAP_CACHE_MAINTENANCE (1 << 26)
#define SCTLR_LITTLE_ENDIAN (0 << 25)  /* bits [25:24] are 0 for little endian */
#define SCTLR_NOPAN (1 << 23)  /* No Privileged Access Never */
#define SCTLR_EXCEPTION_ISB (1 << 22)  /* Exceptions are context synchronizing */
#define SCTLR_NOIESB (0 << 21)  /* No Explicit Error Synchronization */
#define SCTLR_NOWXR (0 << 19)  /* No Write-Execute-Never */
#define SCTLR_NOTRAP_WFE (1 << 18) /* No Trap WFE */
#define SCTLR_NOTRAP_WFI (1 << 16) /* No Trap WFI */
#define SCTLR_NOTRAP_CTR (1 << 15) /* No Trap access CTR_EL0 */
#define SCTLR_NOTRAP_DCZ (1 << 14) /* No Trap DC ZVA */
#define SCTLR_I (1 << 12) /* Instructon accesses are not non-cacheable */
#define SCTLR_ERET_ISB (1 << 11) /* Exception exit are context synchronizing */
#define SCTLR_DATA_ALIGN (0 << 6)  /* Alignment Check on Data Accesses */
#define SCTLR_SP_ALIGN (3 << 3)  /* SP Alignment Check */
#define SCTLR_C (1 << 2)  /* Data Accesess not non-cacheable */
#define SCTLR_ALIGN_CHECK (1 << 1)  /* Alignment checks */
#define SCTLR_MMU_ON (1)
#define SCTLR_MMU_OFF (0)

#define SCTLR_HI ((SCTLR_NOTRAP_CACHE_MAINTENANCE | SCTLR_LITTLE_ENDIAN | SCTLR_NOPAN | SCTLR_EXCEPTION_ISB | SCTLR_NOIESB | SCTLR_NOWXR | SCTLR_NOTRAP_WFE | SCTLR_NOTRAP_WFI | SCTLR_NOTRAP_DCZ | SCTLR_NOTRAP_CTR | SCTLR_I) >> 12)
#define SCTLR_LO (SCTLR_ERET_ISB | SCTLR_DATA_ALIGN | SCTLR_SP_ALIGN | SCTLR_C | SCTLR_ALIGN_CHECK | SCTLR_MMU_OFF)

#define SCTLR ((SCTLR_HI << 12) | SCTLR_LO))

#define SPSR_EL 2
#define SPSR_SP 0

#define SPSR_FIELD(field, val) ((val) << (field))

#ifndef __ASSEMBLY__
#include <stdint.h>

/* barriers and wrappers */
#if DEBUG_DISABLE_WFE
#define wfe() do { asm volatile ("nop" ::: "memory"); } while (0)
#define sev() do { asm volatile ("nop" ::: "memory"); } while (0)
#else
#define wfe() do { asm volatile ("wfe" ::: "memory"); } while (0)
#define sev() do { asm volatile ("sev" ::: "memory"); } while (0)
#define sevl() do { asm volatile ("sevl" ::: "memory"); } while (0)
#endif
#define dsb() do { asm volatile ("dsb sy" ::: "memory"); } while (0)
#define dmb() do { asm volatile ("dmb sy" ::: "memory"); } while (0)
#define isb() do { asm volatile ("isb" ::: "memory"); } while (0)
#define eret() do { asm volatile ("eret" ::: "memory"); } while (0)

/* stores and loads */
void writeb(uint8_t byte, uint64_t addr);
void writew(uint32_t word, uint64_t addr);

uint8_t  readb(uint64_t addr);
uint32_t readw(uint64_t addr);

/* register read/write */
#define read_sysreg(r) ({  \
    uint64_t reg;  \
    asm volatile("mrs %[reg], " #r : [reg] "=r" (reg));  \
    reg;  \
})

#define write_sysreg(v, r) do {  \
    asm volatile("msr " #r ", %[reg]" : : [reg] "rZ" (v));  \
} while (0)

#define read_reg(r) ({  \
    uint64_t reg;  \
    asm volatile("mov %[reg], " #r : [reg] "=r" (reg));  \
    reg;  \
})

#define write_reg(v, r) do {  \
    asm volatile("mov " #r ", %[reg]" : : [reg] "rZ" (v));  \
} while (0)


/** read the clock register */
uint64_t read_clk(void);
uint64_t read_clk_freq(void);

extern uint64_t INIT_CLOCK;
extern uint64_t TICKS_PER_SEC;

#endif
#endif /* ASM_H */
