`include "risc_v_defines.vh"

module EX_top2 (

    input                               clk,
    input                               rst_n,

    //To EX,è¯‘ç æ“ä½œæ•?
    input  [`DECINFO_M_D_WIDTH-1:0]     muldiv_info_bus,
    input  [`rv32_XLEN-1:0]             Op1,
    input  [`rv32_XLEN-1:0]             Op2,
    input                               Addcin,
    input                               MUL_sig,
    input  [`EN_Wid-1 : 0]              Op_En,
    input  [`rv32_XLEN:0]               a_opuns,
    input  [`rv32_XLEN:0]               b_opuns,
    input                               DIVsign,
    input  [5:0]                        N1,
    input  [5:0]                        N2,
    input                               RegWrite,     //EXæ‰§è¡Œç»“æœå†™å›æ§åˆ¶ä¿¡å·
    output                              div_alu_time,
    //EXæ‰§è¡Œç»“æœå†™å›ç«¯å£
    output [`RF_IDX_WIDTH-1:0]          EXrd_wb,
    output [`rv32_XLEN-1:0]             EXdata_wb,
    output                              EXen_wb,

    //LSU inputs       
    input                               MemRead,
    input                               MemWrite,
    input  [`DECINFO_L_S_WIDTH-1:0]     mem_info_bus,

    input  [`rv32_XLEN-1:0]             rs2_data,      //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data
    input  [`RF_IDX_WIDTH-1:0]          rv32_rd,       //LoadæŒ‡ä»¤ï¼Œè¦å†™å…¥çš„RFæ ‡å· 

    //LSU outputs
    output  [`rv32_XLEN-1:0]            Mdata_wb,      //è¦å†™å…¥RFçš„æ•°æ®ï¼Œfrom memï¼Œä½†ç­‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåæ‰èƒ½å¾—åˆ°ï¼?
    output                              Men_wb,        //æ³¨æ„enã€rdæ—¶åºï¼Œå› ä¸ºreadyæ‹‰ä½ï¼Œå¯èƒ½éœ€è¦æ‰“2æ‹?
    output  [`RF_IDX_WIDTH-1:0]         Mrd_wb, 
 
    input                               wr_stop,

    //csr ALU
    input   [`DECINFO_CSR_WIDTH-1:0]    csr_info_bus,
    input   [11:0]                      CSR_IDX,
    input                               csr_wb,

    //CSRæ‰§è¡Œç»“æœå†™å›ç«¯å£
    output [11:0]                       CSR_IDX_wb,
    output [`rv32_XLEN-1:0]             CSRdata_wb,
    output                              CSRen_wb,

    //AHB master signals
    output  [31:0]                      d_haddr  ,
    output  [3:0]                       d_hprot  ,
    output  [1:0]                       d_htrans ,
    output                              d_hwrite ,
    output  [2:0]                       d_hsize  ,
    output  [2:0]                       d_hburst ,
    output  [31:0]                      d_hwdata ,   //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data
    input   [31:0]                      d_hrdata ,   //LoadæŒ‡ä»¤ï¼Œæ¥è‡ªmemçš„æ•°æ®ï¼Œå†™å…¥RF
    //input   [1:0]                       d_hresp  ,
    input                               d_hready ,

    output                              d_ITCM,
    input [`PC_WIDTH-1:0]               i_haddr
);
wire        [`rv32_XLEN-1:0]             Op1_EX;
wire        [`rv32_XLEN-1:0]             Op2_EX;
wire                                     Addcin_EX;
wire                                     MUL_sig_EX;
wire        [`EN_Wid-1:0]                Op_En_EX;
wire        [`rv32_XLEN:0]               a_opuns_EX;
wire        [`rv32_XLEN:0]               b_opuns_EX;
wire                                     DIVsign_EX;
wire        [5:0]                        N1_EX;
wire        [5:0]                        N2_EX;
// -------------------------------------------------------------
wire        [`RF_IDX_WIDTH-1:0]         rv32_rd2EX;
wire                                    RegWrite2EX;  
wire                                    MemRead2EX;   
wire                                    MemWrite2EX;  
wire        [`DECINFO_L_S_WIDTH-1:0]    mem_info_bus2EX;   
wire        [`DECINFO_M_D_WIDTH-1:0]    muldiv_info_bus2EX; 
wire        [`rv32_XLEN-1:0]            rs2_data2EX;

wire        [`DECINFO_CSR_WIDTH-1:0]    csr_info_bus2EX;
wire        [11:0]                      CSR_IDX2EX;
wire                                    csr_wb2EX;
//å‘ç”Ÿæ•°æ®å†²çªå¯¼è‡´æµæ°´çº¿åœé¡¿ï¼Œè‹¥ä¸‹æ¡æŒ‡ä»¤ä¸ºé™¤æ³•ï¼Œè¦ç­‰å¾…ä¼ è¾“é™¤æ³•ä½¿èƒ½ä¿¡å·ï¼Œå¦åˆ™è¯¯è§¦å‘div_enä¿¡å·ï¼Œè¿ç®—å‡ºé”?
//dfflset #(.DW(`DECINFO_M_D_WIDTH)) muldiv_info_bus_dffl    
//((|{stop_num, if_stop}),muldiv_info_bus, 1'b1, muldiv_info_bus2EX, clk, rst_n);
dfflset #(.DW(`DECINFO_M_D_WIDTH)) muldiv_info_bus_dffl (wr_stop,muldiv_info_bus, 1'b1, muldiv_info_bus2EX, clk, rst_n);
dffl #(.DW(`rv32_XLEN)) Op1_dffl (Op1, 1'b1, Op1_EX, clk, rst_n);
dffl #(.DW(`rv32_XLEN)) Op2_dffl (Op2, 1'b1, Op2_EX, clk, rst_n);
dffl #(.DW(1)) Addcin_dffl (Addcin, 1'b1, Addcin_EX, clk, rst_n);
dffl #(.DW(1)) MUL_sig_dffl (MUL_sig, 1'b1, MUL_sig_EX, clk, rst_n);
dffl #(.DW(`EN_Wid)) Op_En_dffl (Op_En, 1'b1, Op_En_EX, clk, rst_n);
dffl #(.DW(33)) a_opuns_dffl (a_opuns, 1'b1, a_opuns_EX, clk, rst_n);
dffl #(.DW(33)) b_opuns_dffl (b_opuns, 1'b1, b_opuns_EX, clk, rst_n);
dffl #(.DW(1)) DIVsign_dffl (DIVsign, 1'b1, DIVsign_EX, clk, rst_n);
dffl #(.DW(6)) N1_dffl (N1, 1'b1, N1_EX, clk, rst_n);
dffl #(.DW(6)) N2_dffl (N2, 1'b1, N2_EX, clk, rst_n);
dfflset #(.DW(1)) RegWrite_dffl (wr_stop,RegWrite, 1'b1, RegWrite2EX, clk, rst_n);  //åŠ å…¥div_alu_timeåœé¡¿

dfflset #(.DW(1)) MemRead_dffl (wr_stop,MemRead, 1'b1, MemRead2EX, clk, rst_n);
dfflset #(.DW(1)) MemWrite_dffl (wr_stop,MemWrite, 1'b1, MemWrite2EX, clk, rst_n);
dffl #(.DW(`DECINFO_L_S_WIDTH)) mem_info_bus_dffl (mem_info_bus, 1'b1, mem_info_bus2EX, clk, rst_n);
dffl #(.DW(`rv32_XLEN)) rs2_data_dffl (rs2_data, 1'b1, rs2_data2EX, clk, rst_n);
dffl #(.DW(`RF_IDX_WIDTH)) rv32_rd_dffl (rv32_rd, 1'b1, rv32_rd2EX, clk, rst_n);

dffl #(.DW(`DECINFO_CSR_WIDTH)) csr_info_bus_dffl (csr_info_bus, 1'b1, csr_info_bus2EX, clk, rst_n);
dffl #(.DW(12)) CSR_IDX_dffl (CSR_IDX, 1'b1, CSR_IDX2EX, clk, rst_n);
dfflset #(.DW(1)) csr_wb_dffl (wr_stop,csr_wb, 1'b1, csr_wb2EX, clk, rst_n);

wire    [`rv32_XLEN-1:0]            EX_res;
wire    [`rv32_XLEN-1:0]            addr_res;
EX EX_u (

    .clk                    (clk                ),
    .rst_n                  (rst_n              ),
    //d_hreadyä¸ºä½æ—¶ï¼Œè‹¥ä¸‹ä¸?æ¡æŒ‡ä»¤ä¸ºé™¤æ³•ï¼Œä¸è¿›è¡Œé™¤æ³•è¿ç®—ï¼Œå¦åˆ™å¯èƒ½å‘ç”ŸWAWç›¸å…³ï¼Œå³é™¤æ³•å…ˆå†™å›ï¼Œload
    //å†å†™å›åŒä¸?rd
    .muldiv_info_bus        (muldiv_info_bus2EX ),

    .Op1                    (Op1_EX             ),
    .Op2                    (Op2_EX             ),
    .Addcin                 (Addcin_EX          ),
    .MUL_sig                (MUL_sig_EX         ),
    .Op_En                  (Op_En_EX           ),
    .a_opuns                (a_opuns_EX         ),
    .b_opuns                (b_opuns_EX         ),
    .DIVsign                (DIVsign_EX         ),
    .N1                     (N1_EX              ),
    .N2                     (N2_EX              ),
    .EX_res                 (EX_res             ),

    .div_alu_time           (div_alu_time       ),
    .addr_res               (addr_res           ),

    .csr_info_bus           (csr_info_bus2EX    ),

    .d_hready               (d_hready           )
);
// ------------------------------EX REs WB-------------------------------

//è¯¥å†™å›ä¿¡å·åªåŒ…æ‹¬EXå†™å›ï¼Œä¸åŒ…æ‹¬loadæŒ‡ä»¤ï¼Œloadå†™å›ç”±LSUæ§åˆ¶. å½“d_hreadyä¸ºä½æ—¶ï¼Œè¯´æ˜L/SæŒ‡ä»¤åœ¨ç­‰å¾…æ•°æ?
//æ­¤æ—¶æµæ°´çº¿åœé¡¿ï¼ŒIDé˜¶æ®µåœåœ¨ä¸‹ä¸€æ¡æŒ‡ä»¤ï¼Œä¸ºé¿å…å¤šæ¬¡å†™å…¥ä¸‹ä¸?æ¡æŒ‡ä»¤ï¼Œéœ?è¦æš‚åœEXen_wb
//div_alu_timeæœŸé—´ï¼Œå†™ä½¿èƒ½ä¸?0ï¼Œæ˜¯ä¸ºäº†åªåœ¨æœ?ç»ˆå¾—åˆ°é™¤æ³•ç»“æœæ—¶å†å†™å…¥ï¼Œä¸­é—´çš„è¿ç®—ç»“æœä¸å†™å…¥
//assign EXen_wb      = (|rv32_rd2EX) & (~div_alu_time) & d_hready ? RegWrite2EX : 1'b0; 
assign EXen_wb      = (|rv32_rd2EX) & (~div_alu_time) & d_hready & RegWrite2EX;
assign EXdata_wb    = EX_res;                             //å†™å›ç›®çš„å¯„å­˜å™¨ä¸º0æ—¶ï¼Œå†™å›ä¿¡å·ä¸?0
assign EXrd_wb      = rv32_rd2EX;                         //é¿å…åœ¨å†™å›é˜¶æ®µæ°å¥½è¯»å?0å·å¯„å­˜å™¨æ•°æ®æ—¶å‡ºé”?

// ------------------------------CSR REs WB-------------------------------
CSR_EX CSR_EX_u (

    .csr_info_bus           (csr_info_bus2EX    ),
    .Op1                    (Op1_EX             ),       
    .Op2                    (Op2_EX             ),       
    .CSR_res                (CSRdata_wb         )
);

//å½“d_hreadyä¸ºä½æ—¶ï¼Œè¯´æ˜L/SæŒ‡ä»¤åœ¨ç­‰å¾…æ•°æ?
//æ­¤æ—¶æµæ°´çº¿åœé¡¿ï¼ŒIDé˜¶æ®µåœåœ¨ä¸‹ä¸€æ¡æŒ‡ä»¤ï¼Œä¸ºé¿å…å¤šæ¬¡å†™å…¥ä¸‹ä¸?æ¡æŒ‡ä»¤ï¼Œéœ?è¦æš‚åœEXen_wb
assign CSR_IDX_wb   = CSR_IDX2EX;
assign CSRen_wb     = d_hready ? csr_wb2EX : 1'b0;

// ---------------------------------LSU----------------------------------    
LSU LSU_u (

    .clk                    (clk                ),
    .rst_n                  (rst_n              ),
    
    .MemRead                (MemRead2EX         ),
    .MemWrite               (MemWrite2EX        ),
    .mem_info_bus           (mem_info_bus2EX    ),
    .EX_res                 (addr_res           ),       //EXæ¨¡å—è¿ç®—å¾—åˆ°çš„åœ°å?å€?
    .rs2_data               (rs2_data2EX        ),

    .rv32_rd                (rv32_rd2EX         ),       //LoadæŒ‡ä»¤ï¼Œè¦å†™å…¥çš„RFæ ‡å·     

    .Mdata_wb               (Mdata_wb           ),      //è¦å†™å…¥RFçš„æ•°æ®ï¼Œfrom memï¼Œä½†ç­‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåæ‰èƒ½å¾—åˆ°ï¼?
    .Men_wb                 (Men_wb             ),      //æ³¨æ„enã€rdæ—¶åºï¼Œéœ€è¦æ‰“ä¸?æ‹?
    .Mrd_wb                 (Mrd_wb             ),

    .d_haddr                (d_haddr            ),
    .d_hprot                (d_hprot            ),
    .d_htrans               (d_htrans           ),
    .d_hwrite               (d_hwrite           ),
    .d_hsize                (d_hsize            ),
    .d_hburst               (d_hburst           ),
    .d_hwdata               (d_hwdata           ),
    .d_hrdata               (d_hrdata           ),
    .d_hready               (d_hready           ),
    .d_ITCM                 (d_ITCM             ),
    .i_haddr                (i_haddr            )            
);
endmodule