//[File]            : bn0_wf_rmac_top.h
//[Revision time]   : Wed Sep 28 20:07:00 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.


#ifndef __BN0_WF_RMAC_TOP_REGS_H__
#define __BN0_WF_RMAC_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define BN0_WF_RMAC_TOP_BASE                                   0x820e5000

#define BN0_WF_RMAC_TOP_RFCR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x0)
#define BN0_WF_RMAC_TOP_RFCR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x4)
#define BN0_WF_RMAC_TOP_BCNF0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x10)
#define BN0_WF_RMAC_TOP_BCNF1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x14)
#define BN0_WF_RMAC_TOP_BCNF2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x18)
#define BN0_WF_RMAC_TOP_BCNF3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x1c)
#define BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x20)
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR                (BN0_WF_RMAC_TOP_BASE + 0x24)
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR                (BN0_WF_RMAC_TOP_BASE + 0x28)
#define BN0_WF_RMAC_TOP_BTIM_BR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x2c)
#define BN0_WF_RMAC_TOP_BIPN_DBG_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x30)
#define BN0_WF_RMAC_TOP_BCN_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x34)
#define BN0_WF_RMAC_TOP_BSCR0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x38)
#define BN0_WF_RMAC_TOP_BSCR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3C)
#define BN0_WF_RMAC_TOP_NSUR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x40)
#define BN0_WF_RMAC_TOP_LUNVR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x44)
#define BN0_WF_RMAC_TOP_INSUR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x48)
#define BN0_WF_RMAC_TOP_LUINVR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x4c)
#define BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x50)
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x54)
#define BN0_WF_RMAC_TOP_TMR3_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x58)
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x5C)
#define BN0_WF_RMAC_TOP_TMR_PA_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x60)
#define BN0_WF_RMAC_TOP_TMR0_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x64)
#define BN0_WF_RMAC_TOP_TMR1_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x68)
#define BN0_WF_RMAC_TOP_TMR2_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x6c)
#define BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x70)
#define BN0_WF_RMAC_TOP_OPPOPS_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x74)
#define BN0_WF_RMAC_TOP_SMESH_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x78)
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x7C)
#define BN0_WF_RMAC_TOP_PMSRC0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x80)
#define BN0_WF_RMAC_TOP_PMCTL0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x84)
#define BN0_WF_RMAC_TOP_BTENCR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x88)
#define BN0_WF_RMAC_TOP_SCON_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x8c)
#define BN0_WF_RMAC_TOP_CHFREQ_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x90)
#define BN0_WF_RMAC_TOP_PHY_DELAY_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x94)
#define BN0_WF_RMAC_TOP_RCPI_OFST_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x9C)
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0xA0)
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0xA4)
#define BN0_WF_RMAC_TOP_PHY_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0xA8)
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0xAC)
#define BN0_WF_RMAC_TOP_RANG_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0xB0)
#define BN0_WF_RMAC_TOP_RANG_DBG_CNT_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0xB4)
#define BN0_WF_RMAC_TOP_ALPL_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0xB8)
#define BN0_WF_RMAC_TOP_RXICSRPT_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0xD0)
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0xD4)
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0xD8)
#define BN0_WF_RMAC_TOP_BSR_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0xE0)
#define BN0_WF_RMAC_TOP_RXRSPCR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0xE4)
#define BN0_WF_RMAC_TOP_RXMBACR_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0xE8)
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0xEC)
#define BN0_WF_RMAC_TOP_TFPARCR0_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x100)
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x104)
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x108)
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x10c)
#define BN0_WF_RMAC_TOP_TFFILTER_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x110)
#define BN0_WF_RMAC_TOP_TFRXV_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x114)
#define BN0_WF_RMAC_TOP_TF_USERTONE0_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x118)
#define BN0_WF_RMAC_TOP_TF_USERTONE1_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x11c)
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x120)
#define BN0_WF_RMAC_TOP_TFPARCR1_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x124)
#define BN0_WF_RMAC_TOP_NAN0_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x130)
#define BN0_WF_RMAC_TOP_NAN1_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x134)
#define BN0_WF_RMAC_TOP_NAN2_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x138)
#define BN0_WF_RMAC_TOP_NAN3_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x13c)
#define BN0_WF_RMAC_TOP_NAN4_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x140)
#define BN0_WF_RMAC_TOP_NAN5_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x144)
#define BN0_WF_RMAC_TOP_NANBR0_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x148)
#define BN0_WF_RMAC_TOP_NANBR1_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x14c)
#define BN0_WF_RMAC_TOP_NANBR2_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x150)
#define BN0_WF_RMAC_TOP_NANBR3_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x154)
#define BN0_WF_RMAC_TOP_NANBR4_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x158)
#define BN0_WF_RMAC_TOP_RXSR0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x160)
#define BN0_WF_RMAC_TOP_RXSR1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x164)
#define BN0_WF_RMAC_TOP_RXSR2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x168)
#define BN0_WF_RMAC_TOP_RXSR3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x16C)
#define BN0_WF_RMAC_TOP_RXSR4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x170)
#define BN0_WF_RMAC_TOP_RXSR5_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x174)
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x198)
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x19C)
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1A0)
#define BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1A4)
#define BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1A8)
#define BN0_WF_RMAC_TOP_SRT_RCNT_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1AC)
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B0)
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B4)
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1B8)
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1BC)
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1C0)
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1C4)
#define BN0_WF_RMAC_TOP_SR_FNQ_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x1C8)
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x1CC)
#define BN0_WF_RMAC_TOP_SRT_CTRL2_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1D0)
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR                   (BN0_WF_RMAC_TOP_BASE + 0x1D4)
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR                    (BN0_WF_RMAC_TOP_BASE + 0x1D8)
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1DC)
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x1E0)
#define BN0_WF_RMAC_TOP_COSR_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x1F0)
#define BN0_WF_RMAC_TOP_COSR_DUR_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1F4)
#define BN0_WF_RMAC_TOP_COSR_STS_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x1F8)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x200)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x204)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x208)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x20C)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x210)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x214)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x218)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR                  (BN0_WF_RMAC_TOP_BASE + 0x21C)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_ADDR                 (BN0_WF_RMAC_TOP_BASE + 0x220)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_ADDR                 (BN0_WF_RMAC_TOP_BASE + 0x224)
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x228)
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR                    (BN0_WF_RMAC_TOP_BASE + 0x22C)
#define BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x290)
#define BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x294)
#define BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x298)
#define BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x29C)
#define BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x2A0)
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x2A4)
#define BN0_WF_RMAC_TOP_B45AR_B1AR_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x2A8)
#define BN0_WF_RMAC_TOP_PQC_OPT_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x2B0)
#define BN0_WF_RMAC_TOP_BSSID_CTRL_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x2B4)
#define BN0_WF_RMAC_TOP_CFOBSS0_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x300)
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x304)
#define BN0_WF_RMAC_TOP_CFOBSS1_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x310)
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x314)
#define BN0_WF_RMAC_TOP_CFOBSS2_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x320)
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x324)
#define BN0_WF_RMAC_TOP_CFOBSS3_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x330)
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x334)
#define BN0_WF_RMAC_TOP_AIRTIME0_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x380)
#define BN0_WF_RMAC_TOP_AIRTIME1_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x384)
#define BN0_WF_RMAC_TOP_AIRTIME2_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x388)
#define BN0_WF_RMAC_TOP_AIRTIME3_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x38C)
#define BN0_WF_RMAC_TOP_AIRTIME4_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x390)
#define BN0_WF_RMAC_TOP_AIRTIME13_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x394)
#define BN0_WF_RMAC_TOP_AIRTIME14_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x398)
#define BN0_WF_RMAC_TOP_FS0CR_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3A0)
#define BN0_WF_RMAC_TOP_RSVD0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3E0)
#define BN0_WF_RMAC_TOP_RSVD1_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3E4)
#define BN0_WF_RMAC_TOP_RSVD2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3E8)
#define BN0_WF_RMAC_TOP_RSVD3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x3EC)
#define BN0_WF_RMAC_TOP_RCPI0_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x400)
#define BN0_WF_RMAC_TOP_RCPI3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x404)
#define BN0_WF_RMAC_TOP_RCPI2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x410)
#define BN0_WF_RMAC_TOP_RCPI9_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0X414)
#define BN0_WF_RMAC_TOP_RCPI4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x420)
#define BN0_WF_RMAC_TOP_RCPI7_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x424)
#define BN0_WF_RMAC_TOP_RCPI6_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x430)
#define BN0_WF_RMAC_TOP_RCPI11_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0X434)
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x588)
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x58C)
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x590)
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x594)
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x598)
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x59C)
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x5A0)
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x5A4)
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x5A8)
#define BN0_WF_RMAC_TOP_RMACDR_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x600)
#define BN0_WF_RMAC_TOP_RMCR_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x604)
#define BN0_WF_RMAC_TOP_MORE_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x608)
#define BN0_WF_RMAC_TOP_MISC_ADDR                              (BN0_WF_RMAC_TOP_BASE + 0x610)
#define BN0_WF_RMAC_TOP_MISC2_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x614)
#define BN0_WF_RMAC_TOP_MISC3_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x618)
#define BN0_WF_RMAC_TOP_MISC4_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x61C)
#define BN0_WF_RMAC_TOP_MISC5_ADDR                             (BN0_WF_RMAC_TOP_BASE + 0x620)
#define BN0_WF_RMAC_TOP_PCIL1SS_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x62c)
#define BN0_WF_RMAC_TOP_RXCOEX_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x630)
#define BN0_WF_RMAC_TOP_MAXMINLEN_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x634)
#define BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x638)
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x63C)
#define BN0_WF_RMAC_TOP_RBB_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x650)
#define BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x654)
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x658)
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR                      (BN0_WF_RMAC_TOP_BASE + 0x65C)
#define BN0_WF_RMAC_TOP_MLO_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x660)
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR                       (BN0_WF_RMAC_TOP_BASE + 0x670)
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x674)
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x678)
#define BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR                        (BN0_WF_RMAC_TOP_BASE + 0x67C)
#define BN0_WF_RMAC_TOP_DBGCTRL_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6A0)
#define BN0_WF_RMAC_TOP_DBGMIB_ADDR                            (BN0_WF_RMAC_TOP_BASE + 0x6A4)
#define BN0_WF_RMAC_TOP_DBGMIB_RD_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6A8)
#define BN0_WF_RMAC_TOP_SER_CTRL_ADDR                          (BN0_WF_RMAC_TOP_BASE + 0x6AC)
#define BN0_WF_RMAC_TOP_RXV_DUMP0_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6B0)
#define BN0_WF_RMAC_TOP_RXV_DUMP1_ADDR                         (BN0_WF_RMAC_TOP_BASE + 0x6B4)
#define BN0_WF_RMAC_TOP_MIBVLD0_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6B8)
#define BN0_WF_RMAC_TOP_MIBVLD1_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6BC)
#define BN0_WF_RMAC_TOP_RX_STS0_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C0)
#define BN0_WF_RMAC_TOP_RX_STS2_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C4)
#define BN0_WF_RMAC_TOP_RX_STS3_ADDR                           (BN0_WF_RMAC_TOP_BASE + 0x6C8)
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_ADDR                     (BN0_WF_RMAC_TOP_BASE + 0x6CC)





#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_ADDR       BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_MASK       0x80000000
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFFBSSIDMGT_CTRL_SHFT       31
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_ADDR        BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_MASK        0x40000000
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDNULL_CTRL_SHFT        30
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_ADDR        BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_MASK        0x20000000
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDNULL_CTRL_SHFT        29
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_MASK         0x10000000
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDBCN_CTRL_SHFT         28
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_ADDR     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_MASK     0x08000000
#define BN0_WF_RMAC_TOP_RFCR_RX_DIFFBSSIDPRORESP_CTRL_SHFT     27
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_ADDR     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_MASK     0x04000000
#define BN0_WF_RMAC_TOP_RFCR_RX_SAMEBSSIDPRORESP_CTRL_SHFT     26
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_MASK           0x02000000
#define BN0_WF_RMAC_TOP_RFCR_RX_DATA_FRAME_CTRL_SHFT           25
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_MASK           0x01000000
#define BN0_WF_RMAC_TOP_RFCR_RX_MGMT_FRAME_CTRL_SHFT           24
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_MASK                0x00800000
#define BN0_WF_RMAC_TOP_RFCR_SECOND_BCN_EN_SHFT                23
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_ADDR   BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_MASK   0x00400000
#define BN0_WF_RMAC_TOP_RFCR_IND_FILTER_EN_OF_31_23_BIT_SHFT   22
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_MASK          0x00200000
#define BN0_WF_RMAC_TOP_RFCR_RX_UNWANTED_CTL_FRM_SHFT          21
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_ADDR                    BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_MASK                    0x00100000
#define BN0_WF_RMAC_TOP_RFCR_DROP_NDPA_SHFT                    20
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_MASK         0x00080000
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BTIM_SHFT         19
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_MASK               0x00040000
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_UC2ME_SHFT               18
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_ADDR            BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_MASK            0x00020000
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_MY_BSSID_SHFT            17
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_MASK               0x00010000
#define BN0_WF_RMAC_TOP_RFCR_DROP_DUPLICATE_SHFT               16
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_ADDR                     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_MASK                     0x00008000
#define BN0_WF_RMAC_TOP_RFCR_DROP_RTS_SHFT                     15
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_ADDR                     BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_MASK                     0x00004000
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTS_SHFT                     14
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_MASK                0x00002000
#define BN0_WF_RMAC_TOP_RFCR_DROP_CTRL_RSV_SHFT                13
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_MASK           0x00001000
#define BN0_WF_RMAC_TOP_RFCR_RM_FRAME_REPORT_EN_SHFT           12
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_MASK          0x00000800
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_BCN_SHFT          11
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_MASK           0x00000400
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A2_SHFT           10
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_MASK           0x00000200
#define BN0_WF_RMAC_TOP_RFCR_DROP_DIFF_BSSID_A3_SHFT           9
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_ADDR           BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_MASK           0x00000100
#define BN0_WF_RMAC_TOP_RFCR_DROP_ADDR3_OWN_MAC_SHFT           8
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_ADDR  BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_MASK  0x00000080
#define BN0_WF_RMAC_TOP_RFCR_DROP_NOT_IN_MC_TABLE_BSSID0_SHFT  7
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_MASK                0x00000040
#define BN0_WF_RMAC_TOP_RFCR_DROP_BC_FRAME_SHFT                6
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_ADDR                BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_MASK                0x00000020
#define BN0_WF_RMAC_TOP_RFCR_DROP_MC_FRAME_SHFT                5
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_ADDR               BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_MASK               0x00000010
#define BN0_WF_RMAC_TOP_RFCR_DROP_PROBE_REQ_SHFT               4
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_ADDR            BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_MASK            0x00000008
#define BN0_WF_RMAC_TOP_RFCR_DROP_VERSION_NO_0_SHFT            3
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_ADDR      BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_MASK      0x00000004
#define BN0_WF_RMAC_TOP_RFCR_DROP_INVLD_MPDU_HDR_LEN_SHFT      2
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_ADDR         BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_MASK         0x00000002
#define BN0_WF_RMAC_TOP_RFCR_DROP_FCS_ERROR_FRAME_SHFT         1
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_ADDR          BN0_WF_RMAC_TOP_RFCR_ADDR
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_MASK          0x00000001
#define BN0_WF_RMAC_TOP_RFCR_DROP_STBC_BCN_BC_MC_SHFT          0


#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_RANGING_ADDR       BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_RANGING_MASK       0x80000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_RANGING_SHFT       31
#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_ADDR                BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_MASK                0x40000000
#define BN0_WF_RMAC_TOP_RFCR1_DROP_TF_BFRP_SHFT                30
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_ADDR   BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_MASK   0x20000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_NON_SUPPORT_SHFT   29
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_MASK          0x10000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BQRP_SHFT          28
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_MASK          0x08000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BSRP_SHFT          27
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_MASK         0x04000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_MURTS_SHFT         26
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_MASK           0x02000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BRP_SHFT           25
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_MASK         0x01000000
#define BN0_WF_RMAC_TOP_RFCR1_RX_TF_FOR_RXS_BASIC_SHFT         24
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_MASK           0x00800000
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NON_MUBAR_TF_SHFT           23
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_ADDR               BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_MASK               0x00400000
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NO2ME_TF_SHFT               22
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_ADDR            BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_MASK            0x00200000
#define BN0_WF_RMAC_TOP_RFCR1_DROP_RCPI_LT_THR_SHFT            21
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_MASK 0x00100000
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_A2_COMP_EN_SHFT 20
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_ADDR   BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_MASK   0x00080000
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONN_NEW_MODE_EN_SHFT   19
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_ADDR      BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_MASK      0x00040000
#define BN0_WF_RMAC_TOP_RFCR1_RX_SMART_CONNECTION_EN_SHFT      18
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_MASK          0x00020000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RTS_SHFT          17
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_MASK          0x00010000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CTS_SHFT          16
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_ADDR          BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_MASK          0x00008000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_ACK_SHFT          15
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_ADDR           BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_MASK           0x00004000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BA_SHFT           14
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_MASK         0x00002000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_RSVD_SHFT         13
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_MASK         0x00001000
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_NDPA_SHFT         12
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_ADDR       BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_MASK       0x00000800
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_BFRPOL_SHFT       11
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_ADDR        BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_MASK        0x00000400
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_SHFT        10
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_ADDR  BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_MASK  0x00000200
#define BN0_WF_RMAC_TOP_RFCR1_RX_CTRL_FOR_PS_CFEND_CFACK_SHFT  9
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_ADDR      BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_MASK      0x00000100
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_CFACK_FRAME_SHFT      8
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_ADDR            BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_MASK            0x00000080
#define BN0_WF_RMAC_TOP_RFCR1_DROP_CFEND_FRAME_SHFT            7
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_ADDR               BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_MASK               0x00000040
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BA_FRAME_SHFT               6
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_ADDR         BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_MASK         0x00000020
#define BN0_WF_RMAC_TOP_RFCR1_DROP_BFR_POLL_FRAME_SHFT         5
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_ADDR              BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_MASK              0x00000010
#define BN0_WF_RMAC_TOP_RFCR1_DROP_ACK_FRAME_SHFT              4
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_MASK 0x00000008
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSIDX_SHFT 3
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_MASK 0x00000004
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID3_SHFT 2
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_MASK 0x00000002
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID2_SHFT 1
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_ADDR BN0_WF_RMAC_TOP_RFCR1_ADDR
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_MASK 0x00000001
#define BN0_WF_RMAC_TOP_RFCR1_DROP_NOT_IN_MC_TABLE_BSSID1_SHFT 0


#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_MASK             0x02000000
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_MASK                    0x01000000
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_MASK                   0x00FF0000
#define BN0_WF_RMAC_TOP_BCNF0_BCNF1_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_MASK             0x00000200
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_MASK                    0x00000100
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF0_ADDR
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_MASK                   0x000000FF
#define BN0_WF_RMAC_TOP_BCNF0_BCNF0_NUM_SHFT                   0


#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_MASK             0x02000000
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_MASK                    0x01000000
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_MASK                   0x00FF0000
#define BN0_WF_RMAC_TOP_BCNF1_BCNF3_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_MASK             0x00000200
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_MASK                    0x00000100
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF1_ADDR
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_MASK                   0x000000FF
#define BN0_WF_RMAC_TOP_BCNF1_BCNF2_NUM_SHFT                   0


#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_MASK             0x02000000
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_MASK                    0x01000000
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_MASK                   0x00FF0000
#define BN0_WF_RMAC_TOP_BCNF2_BCNF5_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_MASK             0x00000200
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_MASK                    0x00000100
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF2_ADDR
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_MASK                   0x000000FF
#define BN0_WF_RMAC_TOP_BCNF2_BCNF4_NUM_SHFT                   0


#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_MASK             0x02000000
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EXTEID_EN_SHFT             25
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_MASK                    0x01000000
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_EN_SHFT                    24
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_MASK                   0x00FF0000
#define BN0_WF_RMAC_TOP_BCNF3_BCNF7_NUM_SHFT                   16
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_ADDR             BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_MASK             0x00000200
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EXTEID_EN_SHFT             9
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_ADDR                    BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_MASK                    0x00000100
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_EN_SHFT                    8
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_ADDR                   BN0_WF_RMAC_TOP_BCNF3_ADDR
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_MASK                   0x000000FF
#define BN0_WF_RMAC_TOP_BCNF3_BCNF6_NUM_SHFT                   0


#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_ADDR    BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_MASK    0x00FF0000
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EL2_EN_SHFT    16
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_ADDR  BN0_WF_RMAC_TOP_BCN_EXTEID_ADDR
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_MASK  0x0000FFFF
#define BN0_WF_RMAC_TOP_BCN_EXTEID_RMAC_BCN_CHK_EXTEL_EN_SHFT  0


#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_ADDR  BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_MASK  0xFFFF0000
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID1_SHFT  16
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_ADDR  BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_MASK  0x0000FFFF
#define BN0_WF_RMAC_TOP_BCN01_HASH_BURS_PA_HASH16_BSSID0_SHFT  0


#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_ADDR  BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_MASK  0xFFFF0000
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID3_SHFT  16
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_ADDR  BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_ADDR
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_MASK  0x0000FFFF
#define BN0_WF_RMAC_TOP_BCN23_HASH_BURS_PA_HASH16_BSSID2_SHFT  0


#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_MASK        0xFF000000
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS0_SHFT        24
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_MASK        0x00FF0000
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS1_SHFT        16
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_MASK        0x0000FF00
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS2_SHFT        8
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_ADDR        BN0_WF_RMAC_TOP_BTIM_BR_ADDR
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_MASK        0x000000FF
#define BN0_WF_RMAC_TOP_BTIM_BR_BTIM_BR_VALUE_BSS3_SHFT        0


#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_ADDR        BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_MASK        0xFF000000
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_FAIL_CNT_SHFT        24
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_ADDR        BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_MASK        0x00FF0000
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_CHK_PASS_CNT_SHFT        16
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_ADDR         BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_MASK         0x0000FF00
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_OVERLAP_CNT_SHFT         8
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_ADDR            BN0_WF_RMAC_TOP_BIPN_DBG_ADDR
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_BIPN_DBG_BIPN_TRIG_CNT_SHFT            0


#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_NT_CTRITICAL_UPT_DIS_ADDR  BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_NT_CTRITICAL_UPT_DIS_MASK  0x00800000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_NT_CTRITICAL_UPT_DIS_SHFT  23
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_ADDR         BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_MASK         0x00400000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CFP_IE_RST_EN_SHFT         22
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_ADDR     BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_MASK     0x00200000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_CTRITICAL_UPT_DIS_SHFT     21
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_ADDR    BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_MASK    0x00100000
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_BIPN_NON_STBC_DIS_SHFT    20
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_ADDR  BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_MASK  0x00080000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BCN_DIS_SHFT  19
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_MASK 0x00040000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_LP_DROP_BTIM_DIS_SHFT 18
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_MASK 0x00020000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BCC_DROP_BCN_DIS_SHFT 17
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_ADDR  BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_MASK  0x00010000
#define BN0_WF_RMAC_TOP_BCN_CTRL_RMAC_CR_BIPN_TSF_DLY_EN_SHFT  16
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_ADDR        BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_MASK        0x0000F000
#define BN0_WF_RMAC_TOP_BCN_CTRL_BIPN_CHK_BSSID_EN_SHFT        12
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_ADDR           BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_MASK           0x00000800
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCN_MLT_IOT_EN_SHFT           11
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_ADDR         BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_MASK         0x00000400
#define BN0_WF_RMAC_TOP_BCN_CTRL_DIS_BTIM_TSF_SET_SHFT         10
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_MASK 0x00000200
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_BCNBTIM_FORCE_EN_SHFT 9
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_ADDR BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_MASK 0x00000100
#define BN0_WF_RMAC_TOP_BCN_CTRL_RX_HOLD_FOR_BCN_BTIM_CHK_SHFT 8
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_ADDR          BN0_WF_RMAC_TOP_BCN_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_MASK          0x000000FF
#define BN0_WF_RMAC_TOP_BCN_CTRL_BCNBTIM_MIN_LEN_SHFT          0


#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_ADDR            BN0_WF_RMAC_TOP_BSCR0_ADDR
#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_MASK            0xFFFFFFFF
#define BN0_WF_RMAC_TOP_BSCR0_BA_MAC_ADDR_31_0_SHFT            0


#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_ADDR             BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_MASK             0xF0000000
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SCRBD_ID_SHFT             28
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_ADDR             BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_MASK             0x00400000
#define BN0_WF_RMAC_TOP_BSCR1_START_RST_BA_SB_SHFT             22
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_ADDR                  BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_MASK                  0x00300000
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_SEL_SHFT                  20
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_ADDR                  BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_MASK                  0x000F0000
#define BN0_WF_RMAC_TOP_BSCR1_RST_BA_TID_SHFT                  16
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_ADDR           BN0_WF_RMAC_TOP_BSCR1_ADDR
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_MASK           0x0000FFFF
#define BN0_WF_RMAC_TOP_BSCR1_BA_MAC_ADDR_47_32_SHFT           0


#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_ADDR                    BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_MASK                    0x80000000
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATE_SHFT                    31
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_ADDR                BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_MASK                0x40000000
#define BN0_WF_RMAC_TOP_NSUR_EDCA_CTS_RESP_SHFT                30
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_ADDR          BN0_WF_RMAC_TOP_NSUR_ADDR
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_MASK          0x03FFFFFF
#define BN0_WF_RMAC_TOP_NSUR_NAVUPDATEVALUE_25_0_SHFT          0


#define BN0_WF_RMAC_TOP_LUNVR_RESET_ADDR                       BN0_WF_RMAC_TOP_LUNVR_ADDR
#define BN0_WF_RMAC_TOP_LUNVR_RESET_MASK                       0x80000000
#define BN0_WF_RMAC_TOP_LUNVR_RESET_SHFT                       31
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_ADDR                   BN0_WF_RMAC_TOP_LUNVR_ADDR
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_MASK                   0x03FFFFFF
#define BN0_WF_RMAC_TOP_LUNVR_NAV_VALUE_SHFT                   0


#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_ADDR        BN0_WF_RMAC_TOP_INSUR_ADDR
#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_MASK        0x03FFFFFF
#define BN0_WF_RMAC_TOP_INSUR_INAVUPDATEVALUE_25_0_SHFT        0


#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_ADDR                 BN0_WF_RMAC_TOP_LUINVR_ADDR
#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_MASK                 0x03FFFFFF
#define BN0_WF_RMAC_TOP_LUINVR_INAV_VALUE_SHFT                 0


#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_MASK     0x80000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_RST_SHFT     31
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_MASK      0x40000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_UPD_EN_SHFT      30
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_ADDR    BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_MASK    0x20000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_HOLDER_SEL_BASIC_SHFT    29
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_MASK 0x10000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_NAV_TXOPDUR_CHK_LSIG_EN_SHFT 28
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_ADDR   BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_MASK   0x0C000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_TXOPDUR_UPT_SHFT   26
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_ADDR   BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_MASK   0x03000000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_TXOPDUR_UPT_SHFT   24
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_MASK 0x00800000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_CTL_HOLDER_MBSS_EN_SHFT 23
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_MASK 0x00400000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_MBSS_EN_SHFT 22
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_MASK 0x00200000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_CTL_HOLDER_EN_SHFT 21
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_MASK 0x00100000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_HDR_BSSID_EN_SHFT 20
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_MASK 0x00080000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PBSS_COLOR_EN_SHFT 19
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_MASK 0x00040000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_PAID_EN_SHFT 18
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_MASK 0x00020000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_BSS_UPD_BY_BSS_COLOR_EN_SHFT 17
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_MASK      0x00010000
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTRA_NAV_TIMER_EN_SHFT      16
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_MASK 0x0000FF00
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_TIME_UNIT_SHFT 8
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_MASK     0x00000080
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_NAV_CFEND_RST_SHFT     7
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_MASK 0x00000040
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_HDR_BSSID_EN_SHFT 6
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_ADDR  BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_MASK  0x00000020
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_MU_EN_SHFT  5
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_MASK 0x00000010
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PBSS_COLOR_EN_SHFT 4
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_MASK 0x00000008
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_PAID_EN_SHFT 3
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_MASK 0x00000004
#define BN0_WF_RMAC_TOP_NAVOPT_PA_INTER_BSS_UPD_BY_BSS_COLOR_EN_SHFT 2
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_ADDR      BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_MASK      0x00000002
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_IGNORE_NAV_EN_SHFT      1
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_MASK     0x00000001
#define BN0_WF_RMAC_TOP_NAVOPT_PA_DAWN_VIOLATE_NAV_EN_SHFT     0


#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_ADDR        BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_MASK        0x80000000
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_BSSID_ADDR_SEL_SHFT        31
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_ADDR      BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_MASK      0x40000000
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_END_UPD_SHFT      30
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_RST_ALL_ADDR      BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_RST_ALL_MASK      0x20000000
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_NAV_PPDU_RST_ALL_SHFT      29
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_ADDR    BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_MASK    0x00010000
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTRA_HE_MU_BYPASS_SHFT    16
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_ADDR    BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_MASK    0x00000010
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_HE_MU_BYPASS_SHFT    4
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_MASK     0x00000008
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_A2_EXIST_EN_SHFT     3
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_ADDR     BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_MASK     0x00000004
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_NO_BSSID_EN_SHFT     2
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_ADDR BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_MASK 0x00000002
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_WILDBSS_EN_SHFT 1
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_ADDR  BN0_WF_RMAC_TOP_NAVOPT_2_PA_ADDR
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_MASK  0x00000001
#define BN0_WF_RMAC_TOP_NAVOPT_2_PA_INTER_BSSID_EXIST_EN_SHFT  0


#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_ADDR           BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_MASK           0x80000000
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_PHYMODE_EN_SHFT           31
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_ADDR            BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_MASK            0x00800000
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_MGNT_TYPE_SHFT            23
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_ADDR            BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_MASK            0x00400000
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_DATA_TYPE_SHFT            22
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_ADDR               BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_MASK               0x003F0000
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_FRTYPE_SHFT               16
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_ADDR             BN0_WF_RMAC_TOP_TMR3_ADDR
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_MASK             0x0000FFFF
#define BN0_WF_RMAC_TOP_TMR3_TMR_ACK_SC_FIELD_SHFT             0


#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_ADDR     BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_MASK     0x00FF0000
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_DUR_ADJ_SHFT     16
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_ADDR   BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_MASK   0x00000FFE
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_CHKDIS_EN_SHFT   1
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_ADDR          BN0_WF_RMAC_TOP_INTRAPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_MASK          0x00000001
#define BN0_WF_RMAC_TOP_INTRAPS_CTRL_INTRA_PS_EN_SHFT          0


#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_ADDR                     BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_MASK                     0x80000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_EN_SHFT                     31
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_ADDR                   BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_MASK                   0x40000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_ROLE_SHFT                   30
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_ADDR                BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_MASK                0x20000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_LOCK_EN_SHFT                29
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_ADDR             BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_MASK             0x10000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_UNLOCK_CTL_SHFT             28
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_MASK           0x08000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY3_EN_SHFT           27
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_MASK           0x04000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY2_EN_SHFT           26
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_MASK           0x02000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY1_EN_SHFT           25
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_ADDR           BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_MASK           0x01000000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_CATEGORY0_EN_SHFT           24
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_MASK          0x00FC0000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE3_SHFT          18
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_MASK          0x0003F000
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE2_SHFT          12
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_MASK          0x00000FC0
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE1_SHFT          6
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_ADDR          BN0_WF_RMAC_TOP_TMR_PA_ADDR
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_MASK          0x0000003F
#define BN0_WF_RMAC_TOP_TMR_PA_TMR_TYPE_SUBTYPE0_SHFT          0


#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_ADDR                BN0_WF_RMAC_TOP_TMR0_ADDR
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_MASK                0xFFFF0000
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY3_SHFT                16
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_ADDR                BN0_WF_RMAC_TOP_TMR0_ADDR
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_MASK                0x0000FFFF
#define BN0_WF_RMAC_TOP_TMR0_TMR_CATEGORY2_SHFT                0


#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_ADDR                BN0_WF_RMAC_TOP_TMR1_ADDR
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_MASK                0xFFFF0000
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY1_SHFT                16
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_ADDR                BN0_WF_RMAC_TOP_TMR1_ADDR
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_MASK                0x0000FFFF
#define BN0_WF_RMAC_TOP_TMR1_TMR_CATEGORY0_SHFT                0


#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_MASK              0xFF000000
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOD_END_STS_SHFT              24
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_MASK              0x00FF0000
#define BN0_WF_RMAC_TOP_TMR2_TMR_TOA_END_STS_SHFT              16
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_ADDR              BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_MASK              0x00008000
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_ISR_STS_SHFT              15
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_FULL_ISR_STS_ADDR         BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_FULL_ISR_STS_MASK         0x00004000
#define BN0_WF_RMAC_TOP_TMR2_TMR_NDP_FULL_ISR_STS_SHFT         14
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_MASK                0x00000400
#define BN0_WF_RMAC_TOP_TMR2_TMR_CTRL_TYPE_SHFT                10
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_MASK                0x00000200
#define BN0_WF_RMAC_TOP_TMR2_TMR_MGNT_TYPE_SHFT                9
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_ADDR                BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_MASK                0x00000100
#define BN0_WF_RMAC_TOP_TMR2_TMR_DATA_TYPE_SHFT                8
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_ADDR                 BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_MASK                 0x00000080
#define BN0_WF_RMAC_TOP_TMR2_TMR_ISR_CTRL_SHFT                 7
#define BN0_WF_RMAC_TOP_TMR2_TMR_RECOVERY_PPDU_EN_ADDR         BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_RECOVERY_PPDU_EN_MASK         0x00000040
#define BN0_WF_RMAC_TOP_TMR2_TMR_RECOVERY_PPDU_EN_SHFT         6
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_ADDR                  BN0_WF_RMAC_TOP_TMR2_ADDR
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_MASK                  0x0000003F
#define BN0_WF_RMAC_TOP_TMR2_TMR_RXV_SEL_SHFT                  0


#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_ADDR      BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_MASK      0xFFFFF000
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_BCN_CHK_EL_EN_SHFT      12
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_ADDR   BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_MASK   0x00000800
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_EN_SHFT   11
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_ADDR BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_MASK 0x00000400
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_LSIG_EN_SHFT 10
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_ADDR BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_MASK 0x00000200
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_TXOP_PS_RX_TIMEOUT_SHFT 9
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_ADDR     BN0_WF_RMAC_TOP_TXOPPS_PA_ADDR
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_MASK     0x000001FF
#define BN0_WF_RMAC_TOP_TXOPPS_PA_RMAC_CR_PARTIAL_AID_SHFT     0


#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_ADDR                  BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_MASK                  0x80000000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_EN_SHFT                  31
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_MASK             0x40000000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_CCK_VLD_SHFT             30
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_ADDR              BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_MASK              0x20000000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VLD_SHFT              29
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_MASK             0x10000000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_VLD_SHFT             28
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_ADDR           BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_MASK           0x0C000000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_OFDM_RATE_SHFT           26
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_ADDR           BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_MASK           0x03C00000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_BW_SHFT           22
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_MASK         0x00200000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_STBC_SHFT         21
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_MASK         0x00100000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_VHT_LDPC_SHFT         20
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_MASK             0x000C0000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_HT_RATE_SHFT             18
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_ADDR          BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_MASK          0x00020000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_GID_EN_SHFT          17
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_ADDR         BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_MASK         0x00010000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_PAID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_ADDR            BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_MASK            0x0000E000
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_VHT_NSTS_SHFT            13
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_ADDR             BN0_WF_RMAC_TOP_OPPOPS_ADDR
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_MASK             0x000000FF
#define BN0_WF_RMAC_TOP_OPPOPS_OPPOPS_RCPI_TH_SHFT             0


#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPASS_MLO_A1_SRCH_ADDR    BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPASS_MLO_A1_SRCH_MASK    0x00400000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_BYPASS_MLO_A1_SRCH_SHFT    22
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_MASK                0x00200000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_FWD_EN_SHFT                21
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_MASK                0x00100000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_CTL_SHFT                20
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_ADDR                BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_MASK                0x00080000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_MGT_SHFT                19
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_ADDR               BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_MASK               0x00040000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_DATA_SHFT               18
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_ADDR                 BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_MASK                 0x00020000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A1_SHFT                 17
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_ADDR                 BN0_WF_RMAC_TOP_SMESH_ADDR
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_MASK                 0x00010000
#define BN0_WF_RMAC_TOP_SMESH_SMESH_RX_A2_SHFT                 16


#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_ADDR   BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_MASK   0xF0000000
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_ENTRY_POINT_SHFT   28
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_ADDR       BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_MASK       0x0FFF0000
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_CNT_DWN_SHFT       16
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_ADDR       BN0_WF_RMAC_TOP_INTRAPS_CNT_ADDR
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_MASK       0x0000FFFF
#define BN0_WF_RMAC_TOP_INTRAPS_CNT_INTRAPS_TRI_CNT_SHFT       0


#define BN0_WF_RMAC_TOP_PMSRC0_STBC_ADDR                       BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_STBC_MASK                       0xC0000000
#define BN0_WF_RMAC_TOP_PMSRC0_STBC_SHFT                       30
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_ADDR                BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_MASK                0x20000000
#define BN0_WF_RMAC_TOP_PMSRC0_PMSRC0_RSVD_SHFT                29
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_ADDR                  BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_MASK                  0x18000000
#define BN0_WF_RMAC_TOP_PMSRC0_RX_FRMODE_SHFT                  27
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_ADDR                  BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_MASK                  0x07F00000
#define BN0_WF_RMAC_TOP_PMSRC0_RX_RXRATE_SHFT                  20
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_ADDR                    BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_MASK                    0x000F0000
#define BN0_WF_RMAC_TOP_PMSRC0_RX_MODE_SHFT                    16
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_ADDR            BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_MASK            0x0000F000
#define BN0_WF_RMAC_TOP_PMSRC0_RX_HE_TRIG_TYPE_SHFT            12
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_ADDR                BN0_WF_RMAC_TOP_PMSRC0_ADDR
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_MASK                0x00000FFF
#define BN0_WF_RMAC_TOP_PMSRC0_LEN_COMPARE_SHFT                0


#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_MASK                   0x80000000
#define BN0_WF_RMAC_TOP_PMCTL0_OVF_MSBA_SHFT                   31
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_ADDR                BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_MASK                0x70000000
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSVD_SHFT                28
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_ADDR              BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_MASK              0x0C000000
#define BN0_WF_RMAC_TOP_PMCTL0_BCN_BTIM_DROP_SHFT              26
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_ADDR                  BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_MASK                  0x02000000
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_MPDU_SHFT                  25
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_ADDR                     BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_MASK                     0x01000000
#define BN0_WF_RMAC_TOP_PMCTL0_AND_OR_SHFT                     24
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_ADDR           BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_MASK           0x00C00000
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_LAR_HIT_SHFT           22
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_ADDR            BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_MASK            0x00300000
#define BN0_WF_RMAC_TOP_PMCTL0_MPDU_LEN_EQ_HIT_SHFT            20
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_ADDR           BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_MASK           0x000C0000
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_LAR_HIT_SHFT           18
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_MASK                 0x00030000
#define BN0_WF_RMAC_TOP_PMCTL0_UC2MAC_HIT_SHFT                 16
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_ADDR                  BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_MASK                  0x0000C000
#define BN0_WF_RMAC_TOP_PMCTL0_FCSOK_HIT_SHFT                  14
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_MASK                   0x00003000
#define BN0_WF_RMAC_TOP_PMCTL0_STBC_HIT_SHFT                   12
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_MASK                 0x00000C00
#define BN0_WF_RMAC_TOP_PMCTL0_FRMODE_HIT_SHFT                 10
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_MASK                 0x00000300
#define BN0_WF_RMAC_TOP_PMCTL0_RXRATE_HIT_SHFT                 8
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_ADDR                    BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_MASK                    0x000000C0
#define BN0_WF_RMAC_TOP_PMCTL0_AGG_HIT_SHFT                    6
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_ADDR                   BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_MASK                   0x00000030
#define BN0_WF_RMAC_TOP_PMCTL0_Mode_HIT_SHFT                   4
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_ADDR                 BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_MASK                 0x0000000C
#define BN0_WF_RMAC_TOP_PMCTL0_PMCTL0_RSV_SHFT                 2
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_ADDR            BN0_WF_RMAC_TOP_PMCTL0_ADDR
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_MASK            0x00000003
#define BN0_WF_RMAC_TOP_PMCTL0_PPDU_LEN_EQ_HIT_SHFT            0


#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_ADDR                 BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_MASK                 0xFC000000
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_COMP_SHFT                 26
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_ADDR                  BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_MASK                  0x03000000
#define BN0_WF_RMAC_TOP_BTENCR_PTYPE_HIT_SHFT                  24
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_ADDR                     BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_MASK                     0x00010000
#define BN0_WF_RMAC_TOP_BTENCR_BT_env_SHFT                     16
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_ADDR           BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_MASK           0x00007F00
#define BN0_WF_RMAC_TOP_BTENCR_BT_ENV_THRESHOLD_SHFT           8
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_ADDR            BN0_WF_RMAC_TOP_BTENCR_ADDR
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_MASK            0x0000007F
#define BN0_WF_RMAC_TOP_BTENCR_BT_COL_OBS_TIME_SHFT            0


#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_ADDR          BN0_WF_RMAC_TOP_SCON_ADDR
#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_MASK          0xFF000000
#define BN0_WF_RMAC_TOP_SCON_RCPI_DROP_THRESHOLD_SHFT          24
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_ADDR            BN0_WF_RMAC_TOP_SCON_ADDR
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_MASK            0x00FFFFFF
#define BN0_WF_RMAC_TOP_SCON_SCONN_DA_COMP_PAT_SHFT            0


#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_ADDR         BN0_WF_RMAC_TOP_CHFREQ_ADDR
#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_MASK         0xFFFFFF00
#define BN0_WF_RMAC_TOP_CHFREQ_A3_COMP_PAT_B47_24_SHFT         8
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_ADDR                     BN0_WF_RMAC_TOP_CHFREQ_ADDR
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_MASK                     0x000000FF
#define BN0_WF_RMAC_TOP_CHFREQ_ChFREQ_SHFT                     0


#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_ADDR           BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_MASK           0xFF000000
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_192US_SHFT           24
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_ADDR            BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_MASK            0x00FF0000
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_96US_SHFT            16
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_ADDR         BN0_WF_RMAC_TOP_PHY_DELAY_ADDR
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_MASK         0x0000FFFF
#define BN0_WF_RMAC_TOP_PHY_DELAY_RMAC_CR_FAGC_NS_SHFT         0


#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_MASK              0xFF000000
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI3_OFST_SHFT              24
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_MASK              0x00FF0000
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI2_OFST_SHFT              16
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_MASK              0x0000FF00
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI1_OFST_SHFT              8
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_ADDR              BN0_WF_RMAC_TOP_RCPI_OFST_ADDR
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_MASK              0x000000FF
#define BN0_WF_RMAC_TOP_RCPI_OFST_RCPI0_OFST_SHFT              0


#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_RXD_CNT_ADDR        BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_RXD_CNT_MASK        0x003FF000
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_RXD_CNT_SHFT        12
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_ADDR      BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_MASK      0x00000FFF
#define BN0_WF_RMAC_TOP_RXD_SRAM_CTRL_SRAM_SIZE_TEST_SHFT      0


#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_RCPI_COND_EN_ADDR  BN0_WF_RMAC_TOP_PHY_MIB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_RCPI_COND_EN_MASK  0x000000F0
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_RCPI_COND_EN_SHFT  4
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_DIVERSITY_COND_EN_ADDR BN0_WF_RMAC_TOP_PHY_MIB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_DIVERSITY_COND_EN_MASK 0x0000000F
#define BN0_WF_RMAC_TOP_PHY_MIB_CTRL_RX_WFX_DIVERSITY_COND_EN_SHFT 0


#define BN0_WF_RMAC_TOP_PHY_CTRL_TRB_FULL_WCNT_ADDR            BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_TRB_FULL_WCNT_MASK            0x00300000
#define BN0_WF_RMAC_TOP_PHY_CTRL_TRB_FULL_WCNT_SHFT            20
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW320_DLY_ACK_ADDR    BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW320_DLY_ACK_MASK    0x000F0000
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW320_DLY_ACK_SHFT    16
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW160_DLY_ACK_ADDR    BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW160_DLY_ACK_MASK    0x0000F000
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW160_DLY_ACK_SHFT    12
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW80_DLY_ACK_ADDR     BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW80_DLY_ACK_MASK     0x00000F00
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW80_DLY_ACK_SHFT     8
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW40_DLY_ACK_ADDR     BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW40_DLY_ACK_MASK     0x000000F0
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW40_DLY_ACK_SHFT     4
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW20_DLY_ACK_ADDR     BN0_WF_RMAC_TOP_PHY_CTRL_ADDR
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW20_DLY_ACK_MASK     0x0000000F
#define BN0_WF_RMAC_TOP_PHY_CTRL_MAC2PHY_BW20_DLY_ACK_SHFT     0


#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TO_ADDR              BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TO_MASK              0x0000FF00
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TO_SHFT              8
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_AIREND_DIS_ADDR      BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_AIREND_DIS_MASK      0x00000040
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_AIREND_DIS_SHFT      6
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TRIG_DIS_ADDR        BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TRIG_DIS_MASK        0x00000020
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_TRIG_DIS_SHFT        5
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_IBF_BYPSS_DIS_ADDR   BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_IBF_BYPSS_DIS_MASK   0x00000010
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_IBF_BYPSS_DIS_SHFT   4
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_DONE_DIS_ADDR   BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_DONE_DIS_MASK   0x00000008
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_DONE_DIS_SHFT   3
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_FCS_DIS_ADDR    BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_FCS_DIS_MASK    0x00000004
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_FCS_DIS_SHFT    2
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_BLK_DIS_ADDR    BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_BLK_DIS_MASK    0x00000002
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_MPDU_BLK_DIS_SHFT    1
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_RX_EXTEND_ADDR       BN0_WF_RMAC_TOP_PHY_ALR_PD_ADDR
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_RX_EXTEND_MASK       0x00000001
#define BN0_WF_RMAC_TOP_PHY_ALR_PD_ALR_PD_RX_EXTEND_SHFT       0


#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_RX_TO_ADDR       BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_RX_TO_MASK       0x0F000000
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_RX_TO_SHFT       24
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_REP_EN_ADDR      BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_REP_EN_MASK      0x00FF0000
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDP_REP_EN_SHFT      16
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_INFO_CHG_ADDR    BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_INFO_CHG_MASK    0x00006000
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_INFO_CHG_SHFT    13
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDPA_UC_AID_CHK_EN_ADDR BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDPA_UC_AID_CHK_EN_MASK 0x00001000
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NDPA_UC_AID_CHK_EN_SHFT 12
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_WAIT_SLOT_CNT_EN_ADDR BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_WAIT_SLOT_CNT_EN_MASK 0x00000800
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TMR_WAIT_SLOT_CNT_EN_SHFT 11
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOA_WAIT_SLOT_CNT_EN_ADDR BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOA_WAIT_SLOT_CNT_EN_MASK 0x00000400
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOA_WAIT_SLOT_CNT_EN_SHFT 10
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOD_WAIT_SLOT_CNT_EN_ADDR BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOD_WAIT_SLOT_CNT_EN_MASK 0x00000200
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_TOD_WAIT_SLOT_CNT_EN_SHFT 9
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NTB_WAIT_SLOT_CNT_EN_ADDR BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NTB_WAIT_SLOT_CNT_EN_MASK 0x00000100
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_NTB_WAIT_SLOT_CNT_EN_SHFT 8
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_WAIT_SLOT_CNT_ADDR   BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_WAIT_SLOT_CNT_MASK   0x000000F0
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_WAIT_SLOT_CNT_SHFT   4
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_DBG_CNT_SEL_ADDR     BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_DBG_CNT_SEL_MASK     0x00000004
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_DBG_CNT_SEL_SHFT     2
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_IR_ROLE_ADDR         BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_IR_ROLE_MASK         0x00000002
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_IR_ROLE_SHFT         1
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_EN_ADDR              BN0_WF_RMAC_TOP_RANG_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_EN_MASK              0x00000001
#define BN0_WF_RMAC_TOP_RANG_CTRL_RANGING_EN_SHFT              0


#define BN0_WF_RMAC_TOP_RANG_DBG_CNT_RANGING_DBG_CNT_ADDR      BN0_WF_RMAC_TOP_RANG_DBG_CNT_ADDR
#define BN0_WF_RMAC_TOP_RANG_DBG_CNT_RANGING_DBG_CNT_MASK      0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RANG_DBG_CNT_RANGING_DBG_CNT_SHFT      0


#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_TRIG_CNT_ADDR   BN0_WF_RMAC_TOP_ALPL_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_TRIG_CNT_MASK   0xFF000000
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_TRIG_CNT_SHFT   24
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_TRIG_CNT_ADDR   BN0_WF_RMAC_TOP_ALPL_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_TRIG_CNT_MASK   0x00FF0000
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_TRIG_CNT_SHFT   16
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_COND_ADDR       BN0_WF_RMAC_TOP_ALPL_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_COND_MASK       0x0000FF00
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_EXIT_COND_SHFT       8
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_COND_ADDR       BN0_WF_RMAC_TOP_ALPL_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_COND_MASK       0x000000FF
#define BN0_WF_RMAC_TOP_ALPL_CTRL_RX_ALPL_TOME_COND_SHFT       0


#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_ADDR     BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_MASK     0x00000100
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_HDR_BYPASS_SHFT     8
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_MASK 0x00000080
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_FCSERR_DIS_SHFT 7
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_ADDR  BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_MASK  0x00000040
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_NO2ME_DIS_SHFT  6
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_MASK 0x00000020
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_RTSCTS_DIS_SHFT 5
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_ADDR BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_MASK 0x00000010
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_ACK_DIS_SHFT 4
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_MASK   0x00000008
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_CTRL_DIS_SHFT   3
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_MASK   0x00000004
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_MGMT_DIS_SHFT   2
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_MASK   0x00000002
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_FRM_DATA_DIS_SHFT   1
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_ADDR             BN0_WF_RMAC_TOP_RXICSRPT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_MASK             0x00000001
#define BN0_WF_RMAC_TOP_RXICSRPT_RX_ICSRPT_EN_SHFT             0


#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_MASK 0x3F000000
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_SN_NUM_SHFT 24
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_MASK 0x00FF0000
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_PPDU_DROP_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_ADDR   BN0_WF_RMAC_TOP_RXICSRPT_CNT_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_MASK   0x0000FFFF
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT_RX_ICSRPT_TRIG_CNT_SHFT   0


#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_MASK 0xFFFF0000
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_FILTER_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_ADDR BN0_WF_RMAC_TOP_RXICSRPT_CNT2_ADDR
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_MASK 0x0000FFFF
#define BN0_WF_RMAC_TOP_RXICSRPT_CNT2_RX_ICSRPT_ABORT_CNT_SHFT 0


#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_ADDR            BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_MASK            0x80000000
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_MUCOP_RST_SHFT            31
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ABORT_CNT_ADDR          BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ABORT_CNT_MASK          0x7F000000
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ABORT_CNT_SHFT          24
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_REQ_CNT_ADDR            BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_REQ_CNT_MASK            0x00F00000
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_REQ_CNT_SHFT            20
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ACK_CNT_ADDR            BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ACK_CNT_MASK            0x000F0000
#define BN0_WF_RMAC_TOP_BSR_CTRL_MUCOP_ACK_CNT_SHFT            16
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_ADDR       BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_MASK       0x00001000
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSRUPT_SEC_WLAN_EN_SHFT       12
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_MASK               0x000000C0
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF3_SHFT               6
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_MASK               0x00000030
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF2_SHFT               4
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_MASK               0x0000000C
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF1_SHFT               2
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_ADDR               BN0_WF_RMAC_TOP_BSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_MASK               0x00000003
#define BN0_WF_RMAC_TOP_BSR_CTRL_BSR_TF_SF0_SHFT               0


#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_MASK           0xFF000000
#define BN0_WF_RMAC_TOP_RXRSPCR_TF_MAX_MPDU_LEN_SHFT           24
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_MASK           0x000F0000
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CNTRPT_TO_SHFT           16
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_ADDR           BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_MASK           0x00002000
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_CTNRPT_EN_SHFT           13
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_MASK         0x00001000
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_MGMT_EN_SHFT         12
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_MASK         0x00000800
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_CTRL_EN_SHFT         11
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_ADDR      BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_MASK      0x00000400
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSNULL_EN_SHFT      10
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_MASK         0x00000200
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_QOSD_EN_SHFT         9
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_ADDR         BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_MASK         0x00000100
#define BN0_WF_RMAC_TOP_RXRSPCR_RXRPT_FRM_DATA_EN_SHFT         8
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_ADDR BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_MASK 0x00000002
#define BN0_WF_RMAC_TOP_RXRSPCR_RX_HETB_SMPDU_RSP_MSBA_EN_SHFT 1
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_ADDR            BN0_WF_RMAC_TOP_RXRSPCR_ADDR
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_MASK            0x00000001
#define BN0_WF_RMAC_TOP_RXRSPCR_RESP_ACKALL_EN_SHFT            0


#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_ADDR               BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_MASK               0xFF000000
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_ACT_SHFT               24
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_ADDR               BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_MASK               0x00FF0000
#define BN0_WF_RMAC_TOP_RXMBACR_EHT_BFR_CAT_SHFT               16
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_AID0_EN_ADDR              BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_AID0_EN_MASK              0x00000002
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_AID0_EN_SHFT              1
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_ADDR        BN0_WF_RMAC_TOP_RXMBACR_ADDR
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_MASK        0x00000001
#define BN0_WF_RMAC_TOP_RXMBACR_MSBA_UC_AID_CHK_EN_SHFT        0


#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_TRIG_CNT_ADDR   BN0_WF_RMAC_TOP_RESP_NAV_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_TRIG_CNT_MASK   0xF0000000
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_TRIG_CNT_SHFT   28
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_PROT_DUR_ADDR   BN0_WF_RMAC_TOP_RESP_NAV_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_PROT_DUR_MASK   0x0000FF00
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_NAV_PROT_DUR_SHFT   8
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_DUR_TH_ADDR         BN0_WF_RMAC_TOP_RESP_NAV_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_DUR_TH_MASK         0x000000FF
#define BN0_WF_RMAC_TOP_RESP_NAV_CTRL_RESP_DUR_TH_SHFT         0


#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_MASK   0x80000000
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID3_SHFT   31
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_MASK   0x40000000
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID2_SHFT   30
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_MASK   0x20000000
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID1_SHFT   29
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_MASK   0x10000000
#define BN0_WF_RMAC_TOP_TFPARCR0_No_RESP_TRIG_EN_BSSID0_SHFT   28
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_MASK              0x0F000000
#define BN0_WF_RMAC_TOP_TFPARCR0_DLON_RXV_EN_SHFT              24
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_MASK              0x00F00000
#define BN0_WF_RMAC_TOP_TFPARCR0_HETB_RXV_EN_SHFT              20
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_ADDR              BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_MASK              0x000F0000
#define BN0_WF_RMAC_TOP_TFPARCR0_CTEN_RXV_EN_SHFT              16
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_ADDR             BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_MASK             0x00008000
#define BN0_WF_RMAC_TOP_TFPARCR0_NOCHK_RX_MTF_SHFT             15
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_ADDR          BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_MASK          0x00004000
#define BN0_WF_RMAC_TOP_TFPARCR0_TAR_RSSI_RPT_EN_SHFT          14
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_ADDR               BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_MASK               0x00002000
#define BN0_WF_RMAC_TOP_TFPARCR0_NDP_RPT_EN_SHFT               13
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_ADDR       BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_MASK       0x00001000
#define BN0_WF_RMAC_TOP_TFPARCR0_TF_TRIG_SNIFFER_EN_SHFT       12
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_ADDR            BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_MASK            0x00000800
#define BN0_WF_RMAC_TOP_TFPARCR0_GEN_RX_RPT_EN_SHFT            11
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_ADDR    BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_MASK    0x00000400
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PSR_ALL_INFO_EN_SHFT    10
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_ADDR     BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_MASK     0x00000200
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_ERR_CNT_EN_SHFT     9
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_ADDR             BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_MASK             0x00000100
#define BN0_WF_RMAC_TOP_TFPARCR0_TX_TF_PSR_EN_SHFT             8
#define BN0_WF_RMAC_TOP_TFPARCR0_RXRPT_ERR_RESET_EN_ADDR       BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RXRPT_ERR_RESET_EN_MASK       0x00000004
#define BN0_WF_RMAC_TOP_TFPARCR0_RXRPT_ERR_RESET_EN_SHFT       2
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_ADDR     BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_MASK     0x00000002
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_PAD_AID_CHK_EN_SHFT     1
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_ADDR   BN0_WF_RMAC_TOP_TFPARCR0_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_MASK   0x00000001
#define BN0_WF_RMAC_TOP_TFPARCR0_RX_TF_UC2ME_AID_CHK_EN_SHFT   0


#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_ADDR        BN0_WF_RMAC_TOP_TFCSD_INFO0_ADDR
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_TFCSD_INFO0_RX_TFCSD_INFO0_SHFT        0


#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_ADDR        BN0_WF_RMAC_TOP_TFCSD_INFO1_ADDR
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_TFCSD_INFO1_RX_TFCSD_INFO1_SHFT        0


#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_ADDR      BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_MASK      0x80000000
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_DUMMY_CHK_DIS_SHFT      31
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_ADDR BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_MASK 0x40000000
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_0_2045_CHK_DIS_SHFT 30
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_ADDR      BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_MASK      0x20000000
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_AID_INV_MATCH_SHFT      29
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_ADDR         BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_MASK         0x10000000
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_TF_FILTER_DIS_SHFT         28
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_ADDR   BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_MASK   0x001F0000
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_SNIFFER_RX_USER_CNT_SHFT   16
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_ADDR           BN0_WF_RMAC_TOP_TFPUSR_INFO_ADDR
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_MASK           0x0000FFFF
#define BN0_WF_RMAC_TOP_TFPUSR_INFO_PUSR_SF_ENB_SHFT           0


#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_ADDR       BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_MASK       0xFF000000
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RX_WAIT_RESP_TO_SHFT       24
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_ADDR         BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_MASK         0x00800000
#define BN0_WF_RMAC_TOP_TFFILTER_RESP_NONTRAIN_RA_SHFT         23
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_ADDR           BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_MASK           0x00400000
#define BN0_WF_RMAC_TOP_TFFILTER_TF_RXTF_RST_RX_SHFT           22
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_ADDR       BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_MASK       0x00200000
#define BN0_WF_RMAC_TOP_TFFILTER_TF_NO_TRIG_RX_DONE_SHFT       21
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_ADDR            BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_MASK            0x00100000
#define BN0_WF_RMAC_TOP_TFFILTER_TF_AID_CHK_EN_SHFT            20
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_ADDR             BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_MASK             0x000F0000
#define BN0_WF_RMAC_TOP_TFFILTER_TF_TOTAL_NSS_SHFT             16
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_ADDR              BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_MASK              0x0000FF00
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_NSS_SHFT              8
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_ADDR              BN0_WF_RMAC_TOP_TFFILTER_ADDR
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_MASK              0x000000FF
#define BN0_WF_RMAC_TOP_TFFILTER_TF_SPRT_SSS_SHFT              0


#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_MASK               0x80000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BYPASS_EN_SHFT               31
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_ADDR           BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_MASK           0x40000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_320M_MERGE_EN_SHFT           30
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_ADDR                 BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_MASK                 0x20000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_SEL_SHFT                 29
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_ADDR             BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_MASK             0x10000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MODE_EN_SHFT             28
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_MASK               0x08000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_ER_EN_SHFT               27
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_ADDR              BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_MASK              0x04000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_TRI_EN_SHFT              26
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_MASK               0x02000000
#define BN0_WF_RMAC_TOP_TFRXV_RXV_EHT_MU_EN_SHFT               25
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_ADDR                BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_MASK                0x00007F00
#define BN0_WF_RMAC_TOP_TFRXV_RXV_TXOP_DUR_SHFT                8
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_ADDR               BN0_WF_RMAC_TOP_TFRXV_ADDR
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_MASK               0x0000003F
#define BN0_WF_RMAC_TOP_TFRXV_RXV_BSS_COLOR_SHFT               0


#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_ADDR        BN0_WF_RMAC_TOP_TF_USERTONE0_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_TF_USERTONE0_USR_TONE_31_0_SHFT        0


#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_ADDR       BN0_WF_RMAC_TOP_TF_USERTONE1_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_TF_USERTONE1_USR_TONE_63_32_SHFT       0


#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_ADDR          BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_MASK          0x80000000
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_EN_SHFT          31
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_ADDR     BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_MASK     0x00F00000
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_FULL_TH_SHFT     20
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_ADDR     BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_MASK     0x000F0000
#define BN0_WF_RMAC_TOP_TF_USERTONE2_ULMU_NSS_HALF_TH_SHFT     16
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_ADDR       BN0_WF_RMAC_TOP_TF_USERTONE2_ADDR
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_MASK       0x0000FFFF
#define BN0_WF_RMAC_TOP_TF_USERTONE2_USR_TONE_79_64_SHFT       0


#define BN0_WF_RMAC_TOP_TFPARCR1_TF_BYPASS_EHT_AID2007_ADDR    BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_BYPASS_EHT_AID2007_MASK    0x00000800
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_BYPASS_EHT_AID2007_SHFT    11
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_ADDR           BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_MASK           0x00000400
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_EHT_AID2007_SHFT           10
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_ADDR         BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_MASK         0x00000200
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_U_INFO_PRI160_SHFT         9
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_ADDR         BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_MASK         0x00000100
#define BN0_WF_RMAC_TOP_TFPARCR1_TF_C_INFO_PRI160_SHFT         8
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_ADDR               BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_MASK               0x000000F0
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_DIS_SHFT               4
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_ADDR                BN0_WF_RMAC_TOP_TFPARCR1_ADDR
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_MASK                0x0000000F
#define BN0_WF_RMAC_TOP_TFPARCR1_EHT_TB_EN_SHFT                0


#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_ADDR                   BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_MASK                   0x80000000
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_EN_SHFT                   31
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_ADDR                BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_MASK                0x40000000
#define BN0_WF_RMAC_TOP_NAN0_NAN_FILTER_EN_SHFT                30
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_ADDR          BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_MASK          0x20000000
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_33BIT_SEL_SHFT          29
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_ADDR          BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_MASK          0x10000000
#define BN0_WF_RMAC_TOP_NAN0_NAN_AMBTT_ORDER_SEL_SHFT          28
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_ADDR                BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_MASK                0x0F000000
#define BN0_WF_RMAC_TOP_NAN0_NAN_BSSID_SEL_SHFT                24
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_ADDR         BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_MASK         0x00800000
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_DROP_BCN_SEL_SHFT         23
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_ADDR               BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_MASK               0x00400000
#define BN0_WF_RMAC_TOP_NAN0_NAN_BCN_RX_ALL_SHFT               22
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_ADDR              BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_MASK              0x00200000
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_COMP_SW_SHFT              21
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_ADDR             BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_MASK             0x00100000
#define BN0_WF_RMAC_TOP_NAN0_NAN_TSF_CHECK_A2_SHFT             20
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_ADDR              BN0_WF_RMAC_TOP_NAN0_ADDR
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_MASK              0x0000FFFF
#define BN0_WF_RMAC_TOP_NAN0_NAN_ADDR2_47_32_SHFT              0


#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_ADDR               BN0_WF_RMAC_TOP_NAN1_ADDR
#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_MASK               0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NAN1_NAN_ADDR2_31_0_SHFT               0


#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_ADDR              BN0_WF_RMAC_TOP_NAN2_ADDR
#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_MASK              0xFF000000
#define BN0_WF_RMAC_TOP_NAN2_NAN_HOP_CNT_THR_SHFT              24
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_ADDR                BN0_WF_RMAC_TOP_NAN2_ADDR
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_MASK                0x00FFFFFF
#define BN0_WF_RMAC_TOP_NAN2_NAN_AMBTT_THR_SHFT                0


#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_ADDR         BN0_WF_RMAC_TOP_NAN3_ADDR
#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_MASK         0x00003FFF
#define BN0_WF_RMAC_TOP_NAN3_NAN_TSF_COMPENSATION_SHFT         0


#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_ADDR                      BN0_WF_RMAC_TOP_NAN4_ADDR
#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_MASK                      0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NAN4_NAN_OUI_SHFT                      0


#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_ADDR               BN0_WF_RMAC_TOP_NAN5_ADDR
#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_MASK               0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NAN5_NAN_ADDR3_31_0_SHFT               0


#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_ADDR         BN0_WF_RMAC_TOP_NANBR0_ADDR
#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_MASK         0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NANBR0_NAN_HASH_CONT_31_0_SHFT         0


#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_ADDR        BN0_WF_RMAC_TOP_NANBR1_ADDR
#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NANBR1_NAN_HASH_CONT_63_32_SHFT        0


#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_ADDR        BN0_WF_RMAC_TOP_NANBR2_ADDR
#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NANBR2_NAN_HASH_CONT_95_64_SHFT        0


#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_ADDR       BN0_WF_RMAC_TOP_NANBR3_ADDR
#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_NANBR3_NAN_HASH_CONT_127_96_SHFT       0


#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_ADDR      BN0_WF_RMAC_TOP_NANBR4_ADDR
#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_MASK      0x000000FF
#define BN0_WF_RMAC_TOP_NANBR4_NAN_HASH_CONT_135_128_SHFT      0


#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_ADDR   BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_MASK   0x80000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_INTERPPDU_PRESV_SHFT   31
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_ADDR      BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_MASK      0x40000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_INTERPPDU_PRESV_SHFT      30
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_ADDR              BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_MASK              0x20000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_TXOP_DUR_EN_SHFT              29
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_ADDR               BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_MASK               0x10000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_HDR_DUR_EN_SHFT               28
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_ADDR    BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_MASK    0x08000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SINGLE_MDPU_RTSCTS_EN_SHFT    27
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_ADDR                       BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_MASK                       0x04000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_EN_SHFT                       26
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_ADDR                   BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_MASK                   0x02000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_EN_SHFT                   25
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_ADDR                BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_MASK                0x01000000
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_EN_SHFT                24
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_ADDR          BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_MASK          0x00C00000
#define BN0_WF_RMAC_TOP_RXSR0_SR_RCPI_SOURCE_SEL_SHFT          22
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_ADDR         BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_MASK         0x00200000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SMPDU_NO_TRIG_EN_SHFT         21
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_ADDR          BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_MASK          0x00100000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_BSSID_ORDER_SHFT          20
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_ADDR            BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_MASK            0x00080000
#define BN0_WF_RMAC_TOP_RXSR0_SR_CTS_AFTER_RTS_SHFT            19
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_ADDR           BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_MASK           0x00040000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_OLD_RXV_EN_SHFT           18
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_ADDR           BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_MASK           0x00020000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_NEW_RXV_EN_SHFT           17
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_ADDR         BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_MASK         0x00010000
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRP_DATA_ONLY_EN_SHFT         16
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_ADDR               BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_MASK               0x0000FF00
#define BN0_WF_RMAC_TOP_RXSR0_SR_SRG_PD_THR_SHFT               8
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_ADDR            BN0_WF_RMAC_TOP_RXSR0_ADDR
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_RXSR0_SR_NONSRG_PD_THR_SHFT            0


#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_ADDR          BN0_WF_RMAC_TOP_RXSR1_ADDR
#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_MASK          0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXSR1_PBSSID_BITMAP_31_0_SHFT          0


#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_ADDR         BN0_WF_RMAC_TOP_RXSR2_ADDR
#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_MASK         0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXSR2_PBSSID_BITMAP_63_32_SHFT         0


#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_ADDR          BN0_WF_RMAC_TOP_RXSR3_ADDR
#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_MASK          0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXSR3_PCOLOR_BITMAP_31_0_SHFT          0


#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_ADDR         BN0_WF_RMAC_TOP_RXSR4_ADDR
#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_MASK         0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXSR4_PCOLOR_BITMAP_63_32_SHFT         0


#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_ADDR                 BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_MASK                 0x08000000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_SEL_SHFT                 27
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_MASK         0x04000000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_CCK_RATE_EN_SHFT         26
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_MASK         0x02000000
#define BN0_WF_RMAC_TOP_RXSR5_SR_MAC_RCPI_RATE_EN_SHFT         25
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_MASK         0x01000000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_RCPI_RATE_EN_SHFT         24
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_MASK          0x00800000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HE_RATE_EN_SHFT          23
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_MASK         0x00400000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_VHT_RATE_EN_SHFT         22
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_MASK          0x00200000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_HT_RATE_EN_SHFT          21
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_MASK          0x00100000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_LG_RATE_EN_SHFT          20
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_ADDR         BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_MASK         0x00080000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RCPI_EHT_RATE_EN_SHFT         19
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_ADDR                 BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_MASK                 0x00040000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXRPT_EN_SHFT                 18
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_ADDR                BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_MASK                0x00020000
#define BN0_WF_RMAC_TOP_RXSR5_SR_RXV_ENTRY_SHFT                17
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_ADDR          BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_MASK          0x00010000
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_EN_SHFT          16
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_ADDR             BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_MASK             0x0000FF00
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_LIMIT_SHFT             8
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_ADDR              BN0_WF_RMAC_TOP_RXSR5_ADDR
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_MASK              0x000000FF
#define BN0_WF_RMAC_TOP_RXSR5_SR_PERIOD_OFST_SHFT              0


#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_ADDR            BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_MASK            0xFFFF0000
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_SRG_VLD_CNT_SHFT            16
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_ADDR         BN0_WF_RMAC_TOP_SRG_VLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_MASK         0x0000FFFF
#define BN0_WF_RMAC_TOP_SRG_VLDCNT_NONSRG_VLD_CNT_SHFT         0


#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_ADDR       BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_MASK       0xFFFF0000
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTRABSS_PPDUCNT_SHFT       16
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_ADDR       BN0_WF_RMAC_TOP_SR_PPDUCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_MASK       0x0000FFFF
#define BN0_WF_RMAC_TOP_SR_PPDUCNT_INTERBSS_PPDUCNT_SHFT       0


#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_ADDR      BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_MASK      0xFFFF0000
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_SRG_PPDUVLDCNT_SHFT      16
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_ADDR   BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_ADDR
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_MASK   0x0000FFFF
#define BN0_WF_RMAC_TOP_SR_PPDUVLDCNT_NONSRG_PPDUVLDCNT_SHFT   0


#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_MASK         0x7FFF0000
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_USED_CNT_TH_SHFT         16
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_MASK         0x0000FF00
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_OUT_RCPI_TH_SHFT         8
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL0_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_MASK          0x000000FF
#define BN0_WF_RMAC_TOP_SRT_CTRL0_SRT_IN_RCPI_TH_SHFT          0


#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_MASK          0xFFFF0000
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SW_PROTECT_SHFT          16
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_MASK          0x00002000
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RX_HOLD_EN_SHFT          13
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_ADDR      BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_MASK      0x00001000
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_BYPASS_CTS_ACK_SHFT      12
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_MASK          0x00000800
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ADDR_ORDER_SHFT          11
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_ADDR               BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_MASK               0x00000400
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_RESET_SHFT               10
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_ADDR          BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_MASK          0x00000200
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_SRP_ENABLE_SHFT          9
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_ADDR              BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_MASK              0x00000100
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_ENABLE_SHFT              8
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_ADDR             BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_MASK             0x00000080
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_WR_SHFT             7
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_ADDR            BN0_WF_RMAC_TOP_SRT_CTRL1_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_MASK            0x0000000F
#define BN0_WF_RMAC_TOP_SRT_CTRL1_SRT_PEER_IDX_SHFT            0


#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_ADDR                 BN0_WF_RMAC_TOP_SRT_RCNT_ADDR
#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_MASK                 0x0000FFFF
#define BN0_WF_RMAC_TOP_SRT_RCNT_SRT_RCNT_SHFT                 0


#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_ADDR       BN0_WF_RMAC_TOP_SRT_PEER_DATA_ADDR
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_SRT_PEER_DATA_SRT_PEER_DATA_SHFT       0


#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_MASK        0xFF000000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS3_SHFT        24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_MASK        0x00FF0000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS2_SHFT        16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_MASK        0x0000FF00
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS1_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_MASK        0x000000FF
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE0_SR_RCPI_MCS0_SHFT        0


#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_MASK        0xFF000000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS7_SHFT        24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_MASK        0x00FF0000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS6_SHFT        16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_MASK        0x0000FF00
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS5_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_MASK        0x000000FF
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE1_SR_RCPI_MCS4_SHFT        0


#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_MASK       0xFF000000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS11_SHFT       24
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_MASK       0x00FF0000
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS10_SHFT       16
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_MASK        0x0000FF00
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS9_SHFT        8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_ADDR        BN0_WF_RMAC_TOP_SR_RCPI_RATE2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_MASK        0x000000FF
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE2_SR_RCPI_MCS8_SHFT        0


#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_MASK           0xF0000000
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_LDPC_OFST_SHFT           28
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_MASK           0x0F000000
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_STBC_OFST_SHFT           24
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_ADDR           BN0_WF_RMAC_TOP_SR_RCPI_OFST0_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_MASK           0x0000FFFF
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST0_RXBW_OFST_SHFT           0


#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_ADDR             BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_MASK             0x1F000000
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_BF_OFST_SHFT             24
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_MASK            0x00FF0000
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_SIG_OFST_SHFT            16
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_MASK            0x0000FF00
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_MAC_OFST_SHFT            8
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_ADDR            BN0_WF_RMAC_TOP_SR_RCPI_OFST1_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST1_DCM_OFST_SHFT            0


#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_ADDR        BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_MASK        0xFFFF0000
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_SHFT        16
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_ADDR      BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_MASK      0x0000F000
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_COND_DIS_2_SHFT      12
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_ADDR    BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_MASK    0x00000800
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_NAV_TOUT_RST_SHFT    11
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_ADDR       BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_MASK       0x00000400
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_SRP_CFEND_RST_SHFT       10
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_ADDR         BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_MASK         0x00000200
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_TXOP_DUR_EN_SHFT         9
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_ADDR          BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_MASK          0x00000100
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_HDR_DUR_EN_SHFT          8
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_ADDR         BN0_WF_RMAC_TOP_SR_FNQ_ADDR
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_MASK         0x000000FF
#define BN0_WF_RMAC_TOP_SR_FNQ_SR_FNQ_PERIOD_OFST_SHFT         0


#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_ADDR           BN0_WF_RMAC_TOP_SR_FRM_FILT_ADDR
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_MASK           0xFFFFFFFF
#define BN0_WF_RMAC_TOP_SR_FRM_FILT_SR_FRM_FILT_SHFT           0


#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_ADDR         BN0_WF_RMAC_TOP_SRT_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_MASK         0xFFFFFFFF
#define BN0_WF_RMAC_TOP_SRT_CTRL2_SRT_SRCH_RA_SEL_SHFT         0


#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_ADDR     BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_MASK     0x80000000
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_EN_SHFT     31
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_MASK 0x40000000
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_EN_SHFT 30
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_MASK 0x0F000000
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_ENTRY_EN_SHFT 24
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_MASK 0x00FF0000
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_LMT_SHFT 16
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_MASK 0x0000FF00
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_DUR_ADJ_SHFT 8
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_MASK 0x000000FF
#define BN0_WF_RMAC_TOP_SR_INTERPS_CTRL_SR_INTERPS_COND_DIS_SHFT 0


#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_MASK 0x03000000
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY_LAT_SHFT 24
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_MASK 0x00FF0000
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY2_CNT_SHFT 16
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_MASK 0x0000FF00
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY1_CNT_SHFT 8
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_ADDR BN0_WF_RMAC_TOP_SR_INTERPS_DBG_ADDR
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_MASK 0x000000FF
#define BN0_WF_RMAC_TOP_SR_INTERPS_DBG_SR_INTERPS_ENTRY0_CNT_SHFT 0


#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_MASK       0x0000FF00
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS13_SHFT       8
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_ADDR       BN0_WF_RMAC_TOP_SR_RCPI_RATE3_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_MASK       0x000000FF
#define BN0_WF_RMAC_TOP_SR_RCPI_RATE3_SR_RCPI_MCS12_SHFT       0


#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_ADDR         BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ADDR
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_MASK         0xFFFFFFFF
#define BN0_WF_RMAC_TOP_SR_RCPI_OFST2_ANTNUM_OFST_SHFT         0


#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_ADDR                 BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_MASK                 0x80000000
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_EN_SHFT                 31
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_ADDR          BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_MASK          0x40000000
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_VLD_SHFT          30
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_ADDR          BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_MASK          0x20000000
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_FORCE_DUR_SHFT          29
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_ADDR           BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_MASK           0x0000FF00
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_DUR_OFST_SHFT           8
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_ADDR                BN0_WF_RMAC_TOP_COSR_CTRL_ADDR
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_MASK                0x000000FF
#define BN0_WF_RMAC_TOP_COSR_CTRL_COSR_CAT_SHFT                0


#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_ADDR             BN0_WF_RMAC_TOP_COSR_DUR_ADDR
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_MASK             0xFFFF0000
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_REMIAIN_SHFT             16
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_ADDR            BN0_WF_RMAC_TOP_COSR_DUR_ADDR
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_MASK            0x0000FFFF
#define BN0_WF_RMAC_TOP_COSR_DUR_COSR_DURATION_SHFT            0


#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_ADDR         BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_MASK         0xFFFF0000
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_DUR_SNAP_SHFT         16
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_ADDR              BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_MASK              0x00008000
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_VLD_SHFT              15
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_ADDR          BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_MASK          0x00004000
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_CNT_VLD_SHFT          14
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_ADDR               BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_MASK               0x00000FF0
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_SN_SHFT               4
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_PERIOD_ADDR           BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_PERIOD_MASK           0x00000008
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_PERIOD_SHFT           3
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_ADDR             BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_MASK             0x00000004
#define BN0_WF_RMAC_TOP_COSR_STS_RX_COSR_FLAG_SHFT             2
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_ADDR         BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_MASK         0x00000002
#define BN0_WF_RMAC_TOP_COSR_STS_RX_INTRA_BSS_PKT_SHFT         1
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_ADDR   BN0_WF_RMAC_TOP_COSR_STS_ADDR
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_MASK   0x00000001
#define BN0_WF_RMAC_TOP_COSR_STS_COSR_OVERLAP_SR_PERIOD_SHFT   0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA0_OMAC_31_0_SHFT        0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_MASK        0xC0000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_BSSID_IDX_SHFT        30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_ADDR_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_ADDR_MASK         0x0FF00000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_ADDR_SHFT         20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_EN_ADDR           BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_EN_MASK           0x00020000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_MAP_EN_SHFT           17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_ADDR          BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_MASK          0x00010000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_EN_SHFT          16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_MASK       0x0000FFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA1_OMAC_47_16_SHFT       0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA2_BSSID_31_0_SHFT       0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_MASK     0x80000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_EN_SHFT     31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_MASK    0x40000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_PCOLOR_EN_SHFT    30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_MASK        0x3F000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSS_COLOR_SHFT        24
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_MASK        0x00800000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_EN_SHFT        23
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_MASK  0x00700000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MBSSID_BIT_MASK_SHFT  20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_ADDR             BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_MASK             0x000E0000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_MODE_SHFT             17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_MASK         0x00010000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_MASK      0x0000FFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_WDATA3_BSSID_47_16_SHFT      0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_MASK        0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA0_OMAC_31_0_SHFT        0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_MASK        0xC0000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_BSSID_IDX_SHFT        30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_ADDR_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_ADDR_MASK         0x0FF00000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_ADDR_SHFT         20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_EN_ADDR           BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_EN_MASK           0x00020000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_MAP_EN_SHFT           17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_ADDR          BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_MASK          0x00010000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_EN_SHFT          16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_MASK       0x0000FFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA1_OMAC_47_32_SHFT       0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA2_BSSID_31_0_SHFT       0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_MASK     0x80000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_EN_SHFT     31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_MASK    0x40000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_PCOLOR_EN_SHFT    30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_MASK        0x3F000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSS_COLOR_SHFT        24
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_ADDR        BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_MASK        0x00800000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_EN_SHFT        23
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_MASK  0x00700000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MBSSID_BIT_MASK_SHFT  20
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_ADDR             BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_MASK             0x000E0000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_MODE_SHFT             17
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_ADDR         BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_MASK         0x00010000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_EN_SHFT         16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_MASK      0x0000FFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_RDATA3_BSSID_47_32_SHFT      0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_MASK     0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP0_BITMAP_31_0_SHFT     0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_ADDR    BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_MASK    0xFFFFFFFF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_BITMAP1_BITMAP_63_32_SHFT    0


#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_ADDR            BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_MASK            0x80000000
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_TRI_SHFT            31
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_ADDR          BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_MASK          0x40000000
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_RD_WR_SHFT          30
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_ADDR          BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_MASK          0x20000000
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_BK_RS_SHFT          29
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_ADDR            BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_ADDR_MEM_CTRL_ADDR_IDX_SHFT            0


#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_ADDR  BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_MASK  0x80000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR_SRAM_ARB_CLR_SHFT  31
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_MASK      0x40000000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_VLD_MASK_SHFT      30
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_EN_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_EN_MASK       0x00800000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_EN_SHFT       23
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_IDX_ADDR      BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_IDX_MASK      0x007F0000
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_AUTO_INIT_IDX_SHFT      16
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_ADDR       BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_MASK       0x00000F00
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SRCH_EN_SHFT       8
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_ADDR     BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_MASK     0x000000FF
#define BN0_WF_RMAC_TOP_ADDR_SRAM_CTRL_SRAM_SIZE_TEST_SHFT     0


#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_ADDR             BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_MASK             0x0FFF0000
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID1_SHFT             16
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_ADDR             BN0_WF_RMAC_TOP_B01AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_MASK             0x00000FFF
#define BN0_WF_RMAC_TOP_B01AR_B1AR_AID_BSSID0_SHFT             0


#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_ADDR             BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_MASK             0x0FFF0000
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID3_SHFT             16
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_ADDR             BN0_WF_RMAC_TOP_B23AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_MASK             0x00000FFF
#define BN0_WF_RMAC_TOP_B23AR_B1AR_AID_BSSID2_SHFT             0


#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_MASK 0x01000000
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID1_SHFT 24
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_MASK 0x00FF0000
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID1_SHFT 16
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_MASK 0x00000100
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_EN_BSSID0_SHFT 8
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_ADDR BN0_WF_RMAC_TOP_MBSSIDACT0_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_MASK 0x000000FF
#define BN0_WF_RMAC_TOP_MBSSIDACT0_TIM_METHOD_B_N0_BSSID0_SHFT 0


#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_MASK 0x01000000
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID3_SHFT 24
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_MASK 0x00FF0000
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID3_SHFT 16
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_MASK 0x00000100
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_EN_BSSID2_SHFT 8
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_ADDR BN0_WF_RMAC_TOP_MBSSIDACT1_ADDR
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_MASK 0x000000FF
#define BN0_WF_RMAC_TOP_MBSSIDACT1_TIM_METHOD_B_N0_BSSID2_SHFT 0


#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_MASK      0xFF000000
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID3_SHFT      24
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_MASK      0x00FF0000
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID2_SHFT      16
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_MASK      0x0000FF00
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID1_SHFT      8
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_ADDR      BN0_WF_RMAC_TOP_MBSSID_IDX_ADDR
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_MASK      0x000000FF
#define BN0_WF_RMAC_TOP_MBSSID_IDX_MBSSID_IDX_BSSID0_SHFT      0


#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_ADDR   BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_MASK   0xFF000000
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR_BSS_MBSS_SEL_SHFT   24
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_ADDR           BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_MASK           0x00FF0000
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_CTRL_SHFT           16
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_ADDR       BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_MASK       0x0000FF00
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_VLD_MGNT_SHFT       8
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_ADDR           BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_MASK           0x000000FF
#define BN0_WF_RMAC_TOP_MBSS_FRM_CTRL_MBSS_MGNT_SHFT           0


#define BN0_WF_RMAC_TOP_B45AR_B1AR_AID_BSSID4_ADDR             BN0_WF_RMAC_TOP_B45AR_B1AR_ADDR
#define BN0_WF_RMAC_TOP_B45AR_B1AR_AID_BSSID4_MASK             0x00000FFF
#define BN0_WF_RMAC_TOP_B45AR_B1AR_AID_BSSID4_SHFT             0


#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_ADDR         BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_MASK         0x80000000
#define BN0_WF_RMAC_TOP_PQC_OPT_A3_MATCH_BAND_SEL_SHFT         31
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_ADDR      BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_MASK      0x40000000
#define BN0_WF_RMAC_TOP_PQC_OPT_BSSID_ADDR_CMP_ORDER_SHFT      30
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_ADDR     BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_MASK     0x20000000
#define BN0_WF_RMAC_TOP_PQC_OPT_BSS_COLOR_CHK_LSIG_EN_SHFT     29
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_ADDR            BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_MASK            0x10000000
#define BN0_WF_RMAC_TOP_PQC_OPT_TRIG_RX_UPD_EN_SHFT            28
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_MASK          0x00000008
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RDP_MISC_UPD_SHFT          3
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_MASK          0x00000002
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_RXSTREAM_UPD_SHFT          1
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_ADDR          BN0_WF_RMAC_TOP_PQC_OPT_ADDR
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_MASK          0x00000001
#define BN0_WF_RMAC_TOP_PQC_OPT_PQC_TSF_OSFT_UPD_SHFT          0


#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_SEL_ADDR       BN0_WF_RMAC_TOP_BSSID_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_SEL_MASK       0x0000000C
#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_SEL_SHFT       2
#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_MAP_EN_ADDR    BN0_WF_RMAC_TOP_BSSID_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_MAP_EN_MASK    0x00000002
#define BN0_WF_RMAC_TOP_BSSID_CTRL_DATA_NOBSSID_MAP_EN_SHFT    1
#define BN0_WF_RMAC_TOP_BSSID_CTRL_CTRL_NOBSSID_MAP_EN_ADDR    BN0_WF_RMAC_TOP_BSSID_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BSSID_CTRL_CTRL_NOBSSID_MAP_EN_MASK    0x00000001
#define BN0_WF_RMAC_TOP_BSSID_CTRL_CTRL_NOBSSID_MAP_EN_SHFT    0


#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_ADDR              BN0_WF_RMAC_TOP_CFOBSS0_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_MASK              0x80000000
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VLD_BSS0_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_ADDR            BN0_WF_RMAC_TOP_CFOBSS0_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_MASK            0x001FFFFF
#define BN0_WF_RMAC_TOP_CFOBSS0_CFO_VALUE_BSS0_SHFT            0


#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_MASK              0x03F00000
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_MASK                  0x00080000
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_MASK                    0x00070000
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_MASK                    0x0000C000
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_MASK              0x00003FE0
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_MASK                   0x00000010
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS0_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_MASK                   0x0000000F
#define BN0_WF_RMAC_TOP_TFINFO_BSS0_MCS_SHFT                   0


#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_ADDR              BN0_WF_RMAC_TOP_CFOBSS1_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_MASK              0x80000000
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VLD_BSS1_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_ADDR            BN0_WF_RMAC_TOP_CFOBSS1_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_MASK            0x001FFFFF
#define BN0_WF_RMAC_TOP_CFOBSS1_CFO_VALUE_BSS1_SHFT            0


#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_MASK              0x03F00000
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_MASK                  0x00080000
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_MASK                    0x00070000
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_MASK                    0x0000C000
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_MASK              0x00003FE0
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_MASK                   0x00000010
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS1_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_MASK                   0x0000000F
#define BN0_WF_RMAC_TOP_TFINFO_BSS1_MCS_SHFT                   0


#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_ADDR              BN0_WF_RMAC_TOP_CFOBSS2_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_MASK              0x80000000
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VLD_BSS2_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_ADDR            BN0_WF_RMAC_TOP_CFOBSS2_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_MASK            0x001FFFFF
#define BN0_WF_RMAC_TOP_CFOBSS2_CFO_VALUE_BSS2_SHFT            0


#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_MASK              0x03F00000
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_MASK                  0x00080000
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_MASK                    0x00070000
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_MASK                    0x0000C000
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_MASK              0x00003FE0
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_MASK                   0x00000010
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS2_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_MASK                   0x0000000F
#define BN0_WF_RMAC_TOP_TFINFO_BSS2_MCS_SHFT                   0


#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_ADDR              BN0_WF_RMAC_TOP_CFOBSS3_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_MASK              0x80000000
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VLD_BSS3_SHFT              31
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_ADDR            BN0_WF_RMAC_TOP_CFOBSS3_ADDR
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_MASK            0x001FFFFF
#define BN0_WF_RMAC_TOP_CFOBSS3_CFO_VALUE_BSS3_SHFT            0


#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_MASK              0x03F00000
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_SS_ALLOC_SHFT              20
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_ADDR                  BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_MASK                  0x00080000
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_STBC_SHFT                  19
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_MASK                    0x00070000
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_BW_SHFT                    16
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_ADDR                    BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_MASK                    0x0000C000
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_GI_SHFT                    14
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_ADDR              BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_MASK              0x00003FE0
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_RU_ALLOC_SHFT              5
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_MASK                   0x00000010
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_DCM_SHFT                   4
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_ADDR                   BN0_WF_RMAC_TOP_TFINFO_BSS3_ADDR
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_MASK                   0x0000000F
#define BN0_WF_RMAC_TOP_TFINFO_BSS3_MCS_SHFT                   0


#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_ADDR           BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_MASK           0x80000000
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_CLR_SHFT           31
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_ADDR            BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_MASK            0x40000000
#define BN0_WF_RMAC_TOP_AIRTIME0_RX_AIRTIME_EN_SHFT            30
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_ADDR     BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_MASK     0x00200000
#define BN0_WF_RMAC_TOP_AIRTIME0_N2ME_CTS_RSV_OBSS_EN_SHFT     21
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_ADDR                BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_MASK                0x001F0000
#define BN0_WF_RMAC_TOP_AIRTIME0_ED_OFFSET_SHFT                16
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_ADDR             BN0_WF_RMAC_TOP_AIRTIME0_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_MASK             0x0000FFFF
#define BN0_WF_RMAC_TOP_AIRTIME0_OBSS_BACKOFF_SHFT             0


#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_ADDR          BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_MASK          0xFFFF0000
#define BN0_WF_RMAC_TOP_AIRTIME1_NONQOSD_BACKOFF_SHFT          16
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_ADDR         BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_MASK         0x00000100
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_EN_SHFT         8
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_ADDR            BN0_WF_RMAC_TOP_AIRTIME1_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_AIRTIME1_SW_OBSS_BAND0_SHFT            0


#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_ADDR      BN0_WF_RMAC_TOP_AIRTIME2_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_MASK      0x00000100
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_EN_SHFT      8
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_ADDR         BN0_WF_RMAC_TOP_AIRTIME2_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_MASK         0x000000FF
#define BN0_WF_RMAC_TOP_AIRTIME2_SW_NONWIFI_BAND0_SHFT         0


#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME3_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_MASK         0xFFFF0000
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID1_BACKOFF_SHFT         16
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME3_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_MASK         0x0000FFFF
#define BN0_WF_RMAC_TOP_AIRTIME3_WMM_QID0_BACKOFF_SHFT         0


#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME4_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_MASK         0xFFFF0000
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID3_BACKOFF_SHFT         16
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_ADDR         BN0_WF_RMAC_TOP_AIRTIME4_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_MASK         0x0000FFFF
#define BN0_WF_RMAC_TOP_AIRTIME4_WMM_QID2_BACKOFF_SHFT         0


#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_ADDR     BN0_WF_RMAC_TOP_AIRTIME13_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_MASK     0x001FFFFF
#define BN0_WF_RMAC_TOP_AIRTIME13_RX0_AIRTIME_NONWIFI_SHFT     0


#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_ADDR        BN0_WF_RMAC_TOP_AIRTIME14_ADDR
#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_MASK        0x001FFFFF
#define BN0_WF_RMAC_TOP_AIRTIME14_RX0_AIRTIME_OBSS_SHFT        0


#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_ADDR                     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_MASK                     0x80000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_EN_SHFT                     31
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_ADDR     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_MASK     0x40000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_AMPDU_GT_64_BLK_EN_SHFT     30
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_ADDR BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_MASK 0x20000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_RPTR_AUTO_DIS_SHFT 29
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_ADDR   BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_MASK   0x10000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_CLR_BY_A1_COMP_EN_SHFT   28
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_ADDR  BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_MASK  0x08000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_SKIP_POLICY_CHK_EN_SHFT  27
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_ADDR      BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_MASK      0x04000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_TMP_CREATE_DIS_SHFT      26
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_ADDR            BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_MASK            0x02000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_COND3_EN_SHFT            25
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_ADDR     BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_MASK     0x01000000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_QOSDNULL_BA_BYPASS_SHFT     24
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_MASK         0x00800000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_HEMU_RST_BA_EN_SHFT         23
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_ADDR        BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_MASK        0x00400000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_NOACK_BA_BYPASS_SHFT        22
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_MASK         0x00200000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_MSBA_BA128_DIS_SHFT         21
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_ADDR         BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_MASK         0x00100000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_DATA_RST_EN_SHFT         20
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_ADDR          BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_MASK          0x00080000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_MLO_RST_EN_SHFT          19
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_ADDR           BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_MASK           0x00040000
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_BA_REPT_MODE_SHFT           18
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_ADDR                   BN0_WF_RMAC_TOP_FS0CR_ADDR
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_MASK                   0x000000FF
#define BN0_WF_RMAC_TOP_FS0CR_SC_0_RSVD_SHFT                   0


#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_ADDR                       BN0_WF_RMAC_TOP_RSVD0_ADDR
#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_MASK                       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RSVD0_RSVD0_SHFT                       0


#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_ADDR                       BN0_WF_RMAC_TOP_RSVD1_ADDR
#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_MASK                       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RSVD1_RSVD1_SHFT                       0


#define BN0_WF_RMAC_TOP_RSVD2_RSVD2_ADDR                       BN0_WF_RMAC_TOP_RSVD2_ADDR
#define BN0_WF_RMAC_TOP_RSVD2_RSVD2_MASK                       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RSVD2_RSVD2_SHFT                       0


#define BN0_WF_RMAC_TOP_RSVD3_RSVD3_ADDR                       BN0_WF_RMAC_TOP_RSVD3_ADDR
#define BN0_WF_RMAC_TOP_RSVD3_RSVD3_MASK                       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RSVD3_RSVD3_SHFT                       0


#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_ADDR      BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_MASK      0x80000000
#define BN0_WF_RMAC_TOP_RCPI0_MOVING_AVERAGE_ENABLE0_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_ADDR                BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_MASK                0x70000000
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_SOURCE0_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_ADDR            BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_MASK            0x0C000000
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_BSS_SOURCE0_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_ADDR    BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_MASK    0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_HIGH_THRESHOLD0_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_ADDR BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_MASK 0x0000C000
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MOVING_AVERAGE_PARAMETER0_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_ADDR              BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_MASK              0x00003800
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_MODE_BSS0_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_ADDR       BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_MASK       0x00000400
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_VIOLATE_STS_BSS0_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_ADDR     BN0_WF_RMAC_TOP_RCPI0_ADDR
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_MASK     0x000003FF
#define BN0_WF_RMAC_TOP_RCPI0_RCPI_CCK_LOW_THRESHOLD0_SHFT     0


#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_ADDR   BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_MASK   0x0C000000
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD0_VLD0_HIGH_SHFT   26
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_MASK   0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_HIGH_THRESHOLD0_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_MASK     0x0000FC00
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_THRESHOLD_VLD0_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI3_ADDR
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_MASK    0x000003FF
#define BN0_WF_RMAC_TOP_RCPI3_RCPI_LOW_THRESHOLD0_OFDM_SHFT    0


#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_ADDR      BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_MASK      0x80000000
#define BN0_WF_RMAC_TOP_RCPI2_MOVING_AVERAGE_ENABLE1_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_ADDR                BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_MASK                0x70000000
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_SOURCE1_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_ADDR            BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_MASK            0x0C000000
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_BSS_SOURCE1_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_ADDR    BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_MASK    0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_HIGH_THRESHOLD1_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_ADDR BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_MASK 0x0000C000
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MOVING_AVERAGE_PARAMETER1_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_ADDR              BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_MASK              0x00003800
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_MODE_BSS1_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_ADDR       BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_MASK       0x00000400
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_VIOLATE_STS_BSS1_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_ADDR     BN0_WF_RMAC_TOP_RCPI2_ADDR
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_MASK     0x000003FF
#define BN0_WF_RMAC_TOP_RCPI2_RCPI_CCK_LOW_THRESHOLD1_SHFT     0


#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_ADDR    BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_MASK    0x0C000000
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_HIGH_SHFT    26
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_MASK   0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_HIGH_THRESHOLD1_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_MASK     0x0000FC00
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_THRESHOLD_VLD1_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI9_ADDR
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_MASK    0x000003FF
#define BN0_WF_RMAC_TOP_RCPI9_RCPI_LOW_THRESHOLD1_OFDM_SHFT    0


#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_ADDR      BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_MASK      0x80000000
#define BN0_WF_RMAC_TOP_RCPI4_MOVING_AVERAGE_ENABLE2_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_ADDR                BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_MASK                0x70000000
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_SOURCE2_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_ADDR            BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_MASK            0x0C000000
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_BSS_SOURCE2_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_ADDR    BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_MASK    0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_HIGH_THRESHOLD2_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_ADDR BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_MASK 0x0000C000
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MOVING_AVERAGE_PARAMETER2_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_ADDR              BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_MASK              0x00003800
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_MODE_BSS2_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_ADDR       BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_MASK       0x00000400
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_VIOLATE_STS_BSS2_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_ADDR     BN0_WF_RMAC_TOP_RCPI4_ADDR
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_MASK     0x000003FF
#define BN0_WF_RMAC_TOP_RCPI4_RCPI_CCK_LOW_THRESHOLD2_SHFT     0


#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_ADDR    BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_MASK    0x0C000000
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_HIGH_SHFT    26
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_MASK   0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_HIGH_THRESHOLD2_OFDM_SHFT   16
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_ADDR     BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_MASK     0x0000FC00
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_THRESHOLD_VLD2_LOW_SHFT     10
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_ADDR    BN0_WF_RMAC_TOP_RCPI7_ADDR
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_MASK    0x000003FF
#define BN0_WF_RMAC_TOP_RCPI7_RCPI_LOW_THRESHOLD2_OFDM_SHFT    0


#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_ADDR      BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_MASK      0x80000000
#define BN0_WF_RMAC_TOP_RCPI6_MOVING_AVERAGE_ENABLE3_SHFT      31
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_ADDR                BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_MASK                0x70000000
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_SOURCE3_SHFT                28
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_ADDR            BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_MASK            0x0C000000
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_BSS_SOURCE3_SHFT            26
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_ADDR    BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_MASK    0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_HIGH_THRESHOLD3_SHFT    16
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_ADDR BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_MASK 0x0000C000
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MOVING_AVERAGE_PARAMETER3_SHFT 14
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_ADDR              BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_MASK              0x00003800
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_MODE_BSS3_SHFT              11
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_ADDR       BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_MASK       0x00000400
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_VIOLATE_STS_BSS3_SHFT       10
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_ADDR     BN0_WF_RMAC_TOP_RCPI6_ADDR
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_MASK     0x000003FF
#define BN0_WF_RMAC_TOP_RCPI6_RCPI_CCK_LOW_THRESHOLD3_SHFT     0


#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_ADDR   BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_MASK   0x0C000000
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_HIGH_SHFT   26
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_ADDR  BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_MASK  0x03FF0000
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_HIGH_THRESHOLD3_OFDM_SHFT  16
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_ADDR    BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_MASK    0x0000FC00
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_THRESHOLD_VLD3_LOW_SHFT    10
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_ADDR   BN0_WF_RMAC_TOP_RCPI11_ADDR
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_MASK   0x000003FF
#define BN0_WF_RMAC_TOP_RCPI11_RCPI_LOW_THRESHOLD3_OFDM_SHFT   0


#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_MASK   0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPCCK0_BSSID0_CCK_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_MASK   0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPCCK1_BSSID1_CCK_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_MASK   0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPCCK2_BSSID2_CCK_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_ADDR   BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_MASK   0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_YN_SHFT   16
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPCCK3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPCCK3_BSSID3_CCK_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_MASK 0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM0_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM0_BSSID0_OFDM_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_MASK 0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM1_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM1_BSSID1_OFDM_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_MASK 0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM2_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM2_BSSID2_OFDM_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_MASK 0x7FFF0000
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_YN_SHFT 16
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_ADDR BN0_WF_RMAC_TOP_LRCPITMPOFDM3_ADDR
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_MASK 0x000003FF
#define BN0_WF_RMAC_TOP_LRCPITMPOFDM3_BSSID3_OFDM_RCPI_VALUE_SHFT 0


#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_ADDR     BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_MASK     0x80000000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_CFG_RCPI_DBDC_EN_SHFT     31
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_ADDR   BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_MASK   0x0F000000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_FORCE_RCPI_ANT_VLD_SHFT   24
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_ADDR    BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_MASK    0x000F0000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_RCPI_ANT_VLD_MASK_SHFT    16
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_MASK 0x00008000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_REQ_SHFT 15
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_MASK 0x00004000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_REQ_SHFT 14
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_MASK 0x00002000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_REQ_SHFT 13
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_MASK 0x00001000
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_REQ_SHFT 12
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_MASK 0x00000800
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_REQ_SHFT 11
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_MASK 0x00000400
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_REQ_SHFT 10
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_MASK 0x00000200
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_REQ_SHFT 9
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_MASK 0x00000100
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_REQ_SHFT 8
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_MASK 0x00000080
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_OFDM_IND_RCPI_MA_VLD_SHFT 7
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_MASK 0x00000040
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID0_CCK_IND_RCPI_MA_VLD_SHFT 6
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_MASK 0x00000020
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_OFDM_IND_RCPI_MA_VLD_SHFT 5
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_MASK 0x00000010
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID1_CCK_IND_RCPI_MA_VLD_SHFT 4
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_MASK 0x00000008
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_OFDM_IND_RCPI_MA_VLD_SHFT 3
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_MASK 0x00000004
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID2_CCK_IND_RCPI_MA_VLD_SHFT 2
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_MASK 0x00000002
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_OFDM_IND_RCPI_MA_VLD_SHFT 1
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_ADDR BN0_WF_RMAC_TOP_LRCPI_MISC0R_ADDR
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_MASK 0x00000001
#define BN0_WF_RMAC_TOP_LRCPI_MISC0R_BSSID3_CCK_IND_RCPI_MA_VLD_SHFT 0


#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_ADDR              BN0_WF_RMAC_TOP_RMACDR_ADDR
#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_MASK              0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RMACDR_RMAC_DMY_31_0_SHFT              0


#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_ADDR      BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_MASK      0xC0000000
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_MODE_SHFT      30
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_MASK  0x38000000
#define BN0_WF_RMAC_TOP_RMCR_RX_EARLY_TERMINATE_TIME_3_0_SHFT  27
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_MASK  0x00080000
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID3_SHFT  19
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_MASK    0x00040000
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID3_SHFT    18
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_MASK  0x00020000
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID2_SHFT  17
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_MASK    0x00010000
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID2_SHFT    16
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_ADDR             BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_MASK             0x0000FF00
#define BN0_WF_RMAC_TOP_RMCR_P2P_OUI_TYPE_7_0_SHFT             8
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_ADDR            BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_MASK            0x00000080
#define BN0_WF_RMAC_TOP_RMCR_BCN_WO_TIM_IE_SEL_SHFT            7
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_MASK    0x00000040
#define BN0_WF_RMAC_TOP_RMCR_RESP_BA_IF_RX_BAR_W_NOACK_SHFT    6
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_MASK  0x00000020
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID1_SHFT  5
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_MASK    0x00000010
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID1_SHFT    4
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_ADDR  BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_MASK  0x00000008
#define BN0_WF_RMAC_TOP_RMCR_HT_PCO_PHASE_SKIP_EN_BSSID0_SHFT  3
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_ADDR    BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_MASK    0x00000004
#define BN0_WF_RMAC_TOP_RMCR_BCN_CONTENT_CHK_EN_BSSID0_SHFT    2
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_ADDR                BN0_WF_RMAC_TOP_RMCR_ADDR
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_MASK                0x00000001
#define BN0_WF_RMAC_TOP_RMCR_RX_NOACK_CTRL_SHFT                0


#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_ADDR             BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_MASK             0x20000000
#define BN0_WF_RMAC_TOP_MORE_BSR_FIRST_LAT_EN_SHFT             29
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_ADDR     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_MASK     0x08000000
#define BN0_WF_RMAC_TOP_MORE_DROP_UC2ME_BSSID_UNMATCH_SHFT     27
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_ADDR                     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_MASK                     0x04000000
#define BN0_WF_RMAC_TOP_MORE_DROP_NDP_SHFT                     26
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_ADDR             BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_MASK             0x01000000
#define BN0_WF_RMAC_TOP_MORE_Freerun_40MCK_en_SHFT             24
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_ADDR     BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_MASK     0x00800000
#define BN0_WF_RMAC_TOP_MORE_MAC2PHY_RXD_ACK_BEHAVIOR_SHFT     23
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_ADDR          BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_MASK          0x00400000
#define BN0_WF_RMAC_TOP_MORE_DIS_RMAC_FAKE_MDRDY_SHFT          22
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_ADDR         BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_MASK         0x00200000
#define BN0_WF_RMAC_TOP_MORE_RMAC_BTEN_RESULT_SEL_SHFT         21
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_ADDR              BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_MASK              0x00100000
#define BN0_WF_RMAC_TOP_MORE_RMAC_CR_NO_VEC2_SHFT              20
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_ADDR       BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_MASK       0x00008000
#define BN0_WF_RMAC_TOP_MORE_RX_NDP_CNT_OUTOFLEN_EN_SHFT       15
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_ADDR  BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_MASK  0x00004000
#define BN0_WF_RMAC_TOP_MORE_RX_OUTOFLEN_CNT_FIFOFULL_EN_SHFT  14
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_ADDR        BN0_WF_RMAC_TOP_MORE_ADDR
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_MASK        0x00003FFF
#define BN0_WF_RMAC_TOP_MORE_MPDU_LEN_COMPARE_13_0_SHFT        0


#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_ADDR        BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_MASK        0xF0000000
#define BN0_WF_RMAC_TOP_MISC_RMAC_CR_RX_HOLD_VALUE_SHFT        28
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_ADDR           BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_MASK           0x08000000
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT1_SEL_SHFT           27
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_ADDR           BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_MASK           0x04000000
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_PKT0_SEL_SHFT           26
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_MASK            0x02000000
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA1_SEL_SHFT            25
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_MASK            0x01000000
#define BN0_WF_RMAC_TOP_MISC_SIGNALING_TA0_SEL_SHFT            24
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_ADDR BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_MASK 0x00F00000
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_SW_SHFT 20
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_ADDR BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_MASK 0x00080000
#define BN0_WF_RMAC_TOP_MISC_TSF_HDREND_TO_PLDEND_OFST_EN_SHFT 19
#define BN0_WF_RMAC_TOP_MISC_RX_NDP_DONE_SEL_ADDR              BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_RX_NDP_DONE_SEL_MASK              0x00040000
#define BN0_WF_RMAC_TOP_MISC_RX_NDP_DONE_SEL_SHFT              18
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_ADDR            BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_MASK            0x00020000
#define BN0_WF_RMAC_TOP_MISC_BA_TMP_CREATE_DIS_SHFT            17
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_ADDR                 BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_MASK                 0x00010000
#define BN0_WF_RMAC_TOP_MISC_PSMP_DUR_SEL_SHFT                 16
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_ADDR               BN0_WF_RMAC_TOP_MISC_ADDR
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_MASK               0x0000FFFF
#define BN0_WF_RMAC_TOP_MISC_DROP_THRESHOLD_SHFT               0


#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_MASK   0xF0000000
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MORE_BIT_BSSID_SET_SHFT   28
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_MASK   0x0F000000
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_MGNT_PKT_BSSID_SET_SHFT   24
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_MASK   0x00F00000
#define BN0_WF_RMAC_TOP_MISC2_INDIUM_DATA_PKT_BSSID_SET_SHFT   20
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_ADDR         BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_MASK         0x00080000
#define BN0_WF_RMAC_TOP_MISC2_PARTIAL_BCN_RCPI_EN_SHFT         19
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_ADDR   BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_MASK   0x00020000
#define BN0_WF_RMAC_TOP_MISC2_RXPHY_DLAY_FOR_TXOPPS_DIS_SHFT   17
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_ADDR           BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_MASK           0x00010000
#define BN0_WF_RMAC_TOP_MISC2_SMPS_TYPE_MGMT_EN_SHFT           16
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_ADDR                 BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_MASK                 0x00004000
#define BN0_WF_RMAC_TOP_MISC2_ZHF_SUPPORT_SHFT                 14
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_ADDR          BN0_WF_RMAC_TOP_MISC2_ADDR
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_MASK          0x000003FF
#define BN0_WF_RMAC_TOP_MISC2_DOT11VHTPROBEDELAY_SHFT          0


#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_MASK        0xFFF00000
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_WIDX_OFST_SHFT        20
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_MASK        0x00080000
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_CMP_B47_24_EN_SHFT        19
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_ADDR               BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_MASK               0x00040000
#define BN0_WF_RMAC_TOP_MISC3_A3_PAT_TRI_EN_SHFT               18
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_ADDR         BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_MASK         0x00020000
#define BN0_WF_RMAC_TOP_MISC3_RCPI_CMP_SEL_MAX_EN_SHFT         17
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_MASK        0x00010000
#define BN0_WF_RMAC_TOP_MISC3_TMR_PHY_ABORT_TOD_EN_SHFT        16
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_ADDR         BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_MASK         0x00008000
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_EN_SHFT         15
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_ADDR            BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_MASK            0x00007F00
#define BN0_WF_RMAC_TOP_MISC3_VLD_DLMT_MPDULEN_SHFT            8
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_MASK        0x00000080
#define BN0_WF_RMAC_TOP_MISC3_CTS_RESP_TXHOLDER_EN_SHFT        7
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_ADDR        BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_MASK        0x00000040
#define BN0_WF_RMAC_TOP_MISC3_NDPA_UC_AID_MATCH_EN_SHFT        6
#define BN0_WF_RMAC_TOP_MISC3_RXV_NDP_UNSPRT_EN_ADDR           BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RXV_NDP_UNSPRT_EN_MASK           0x00000020
#define BN0_WF_RMAC_TOP_MISC3_RXV_NDP_UNSPRT_EN_SHFT           5
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_ADDR    BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_MASK    0x00000010
#define BN0_WF_RMAC_TOP_MISC3_RST_V1IDX_IF_NO_WAIT_RSP_SHFT    4
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_ADDR          BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_MASK          0x00000008
#define BN0_WF_RMAC_TOP_MISC3_RXVEC1_SET_WIDX_EN_SHFT          3
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_MASK      0x00000004
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_DATA_CNT_FCS_OK_SHFT      2
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_MASK      0x00000002
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_MGMT_CNT_FCS_OK_SHFT      1
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_ADDR      BN0_WF_RMAC_TOP_MISC3_ADDR
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_MASK      0x00000001
#define BN0_WF_RMAC_TOP_MISC3_DIS_RX_CTRL_CNT_FCS_OK_SHFT      0


#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_MASK               0x80000000
#define BN0_WF_RMAC_TOP_MISC4_PHY2MAC_RESET_SHFT               31
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_ADDR              BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_MASK              0x40000000
#define BN0_WF_RMAC_TOP_MISC4_MDRDY_RXDIS_EN_SHFT              30
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_MASK               0x20000000
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_RST_SHFT               29
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_MASK         0x10000000
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_STBC_SHFT         28
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_MASK         0x08000000
#define BN0_WF_RMAC_TOP_MISC4_PPDU_RECOV_RESP_DIS_SHFT         27
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_ADDR             BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_MASK             0x04000000
#define BN0_WF_RMAC_TOP_MISC4_RXD_ACK_WAIT_EN_SHFT             26
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_ADDR                BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_MASK                0x02000000
#define BN0_WF_RMAC_TOP_MISC4_BA_DIS_SMPDU_SHFT                25
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_ADDR          BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_MASK          0x01000000
#define BN0_WF_RMAC_TOP_MISC4_UL_MU_RXB_ALLC_AVG_SHFT          24
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_ADDR          BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_MASK          0x00E00000
#define BN0_WF_RMAC_TOP_MISC4_MIB_UC2ME_DATA_NSS_SHFT          21
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_ADDR           BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_MASK           0x001F0000
#define BN0_WF_RMAC_TOP_MISC4_RXD_MDRDY_FALL_TO_SHFT           16
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_ADDR            BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_MASK            0x00008000
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_CLR_RB_SHFT            15
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_ADDR            BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_MASK            0x00007000
#define BN0_WF_RMAC_TOP_MISC4_TRBW_FIFO_WLEVEL_SHFT            12
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_ADDR                 BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_MASK                 0x00000800
#define BN0_WF_RMAC_TOP_MISC4_DIS_MEM_WEP_SHFT                 11
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_ADDR               BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_MASK               0x00000400
#define BN0_WF_RMAC_TOP_MISC4_FORCE_RXV_VLD_SHFT               10
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_ADDR           BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_MASK           0x00000200
#define BN0_WF_RMAC_TOP_MISC4_SR_RST_MAC2PHY_RX_SHFT           9
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_ADDR              BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_MASK              0x00000100
#define BN0_WF_RMAC_TOP_MISC4_RXV_NDP_IND_EN_SHFT              8
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_ADDR       BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_MASK       0x00000010
#define BN0_WF_RMAC_TOP_MISC4_RXB_ALLOC_USR_CHK_DIS_SHFT       4
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_ADDR         BN0_WF_RMAC_TOP_MISC4_ADDR
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_MASK         0x0000000F
#define BN0_WF_RMAC_TOP_MISC4_MDP_MYADDR_SRCH_DLY_SHFT         0


#define BN0_WF_RMAC_TOP_MISC5_MGNT_TID_ADDR                    BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_MGNT_TID_MASK                    0xF0000000
#define BN0_WF_RMAC_TOP_MISC5_MGNT_TID_SHFT                    28
#define BN0_WF_RMAC_TOP_MISC5_RX_DLMT_CNT_MODE_ADDR            BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RX_DLMT_CNT_MODE_MASK            0x08000000
#define BN0_WF_RMAC_TOP_MISC5_RX_DLMT_CNT_MODE_SHFT            27
#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_ADDR             BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_MASK             0x04000000
#define BN0_WF_RMAC_TOP_MISC5_HE_ACTRL_SRS_EN_SHFT             26
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_MASK          0x02000000
#define BN0_WF_RMAC_TOP_MISC5_PPDU_QOSD_ACTRL_EN_SHFT          25
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_MASK          0x01000000
#define BN0_WF_RMAC_TOP_MISC5_BSSID_FOR_UNWANTRD_SHFT          24
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_MASK        0x00800000
#define BN0_WF_RMAC_TOP_MISC5_TRB_RXB_ALLOC_RU_CHK_SHFT        23
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_ADDR     BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_MASK     0x00400000
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_TOME_FCSCHK_EN_SHFT     22
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_MASK          0x003F0000
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BSSID_SEL_SHFT          16
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_ADDR         BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_MASK         0x0000F000
#define BN0_WF_RMAC_TOP_MISC5_RX_PPDU_TOME_CHK_EN_SHFT         12
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_ADDR             BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_MASK             0x00000F00
#define BN0_WF_RMAC_TOP_MISC5_RXV1_ERR_CHK_EN_SHFT             8
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_ADDR          BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_MASK          0x00000080
#define BN0_WF_RMAC_TOP_MISC5_RX_EXTD_RESP_START_SHFT          7
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_MASK        0x00000040
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_COM_STS_EN_SHFT        6
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_ADDR               BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_MASK               0x00000020
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_BCMC_SHFT               5
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_ADDR              BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_MASK              0x00000010
#define BN0_WF_RMAC_TOP_MISC5_BBP_PPDU_UC2ME_SHFT              4
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_ADDR    BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_MASK    0x00000008
#define BN0_WF_RMAC_TOP_MISC5_RECOVERY_PPDU_BLK_TRB_EN_SHFT    3
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_ADDR        BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_MASK        0x00000004
#define BN0_WF_RMAC_TOP_MISC5_TRBW_SKIP_USR_STS_EN_SHFT        2
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_ADDR              BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_MASK              0x00000002
#define BN0_WF_RMAC_TOP_MISC5_PPDU_SN_CHG_EN_SHFT              1
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_ADDR           BN0_WF_RMAC_TOP_MISC5_ADDR
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_MASK           0x00000001
#define BN0_WF_RMAC_TOP_MISC5_PPDU_ADDR_SRCH_EN_SHFT           0


#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_ADDR           BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_MASK           0x0FFF0000
#define BN0_WF_RMAC_TOP_PCIL1SS_TOME_PPDULEN_TH_SHFT           16
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_ADDR      BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_MASK      0x00008000
#define BN0_WF_RMAC_TOP_PCIL1SS_INTER_NAV_CNTDOWN_EN_SHFT      15
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_ADDR      BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_MASK      0x00004000
#define BN0_WF_RMAC_TOP_PCIL1SS_INTRA_NAV_CNTDOWN_EN_SHFT      14
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_ADDR            BN0_WF_RMAC_TOP_PCIL1SS_ADDR
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_MASK            0x00000FFF
#define BN0_WF_RMAC_TOP_PCIL1SS_NAV_CNTDOWN_TH_SHFT            0


#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_MASK      0x20000000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_COEX_STATE_VLD_SEL_SHFT      29
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_ADDR         BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_MASK         0x10000000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_EX_TIME_VLD_SEL_SHFT         28
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_MASK      0x00200000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_INTRAPS_SHFT      21
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_ADDR      BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_MASK      0x00100000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_RXVALID_SHFT      20
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_ADDR         BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_MASK         0x00080000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_OBSS_SHFT         19
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_ADDR          BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_MASK          0x00040000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_CHK_BMC_SHFT          18
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_ADDR     BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_MASK     0x00020000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_DEASRT_AT_A1_SHFT     17
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_ADDR          BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_MASK          0x00010000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DECODE_MASK_EN_SHFT          16
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_ADDR           BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_MASK           0x00004000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_CHK_SHFT           14
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_ADDR           BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_MASK           0x00003000
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_RCPI_SEL_SHFT           12
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_ADDR                BN0_WF_RMAC_TOP_RXCOEX_ADDR
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_MASK                0x000000FF
#define BN0_WF_RMAC_TOP_RXCOEX_RX_DOZE_THR_SHFT                0


#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_ADDR                  BN0_WF_RMAC_TOP_MAXMINLEN_ADDR
#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_MASK                  0xFF000000
#define BN0_WF_RMAC_TOP_MAXMINLEN_MINLEN_SHFT                  24
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_ADDR                  BN0_WF_RMAC_TOP_MAXMINLEN_ADDR
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_MASK                  0x00FFFFFF
#define BN0_WF_RMAC_TOP_MAXMINLEN_MAXLEN_SHFT                  0


#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_ADDR          BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_MASK          0xFF000000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_RX_STREAM_SHFT          24
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_ADDR               BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_MASK               0x00FF0000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RX_STREAM_SHFT               16
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_TMAC_EMLSR_CLR_ADDR BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_TMAC_EMLSR_CLR_MASK 0x00008000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_TMAC_EMLSR_CLR_SHFT 15
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_RTS_TXOP_CLR_ADDR   BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_RTS_TXOP_CLR_MASK   0x00004000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_RTS_TXOP_CLR_SHFT   14
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_UC2ME_DIS_ADDR          BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_UC2ME_DIS_MASK          0x00002000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_UC2ME_DIS_SHFT          13
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_ADDR  BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_MASK  0x00001000
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_DIS_NOT_UC2ME_CLR_SHFT  12
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_ADDR        BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_MASK        0x00000800
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_RTS_ONLY_SHFT        11
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_ADDR              BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_MASK              0x00000400
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_BY_TF_SHFT              10
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_ADDR          BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_MASK          0x00000200
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_ALL_TF_EN_SHFT          9
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_ADDR            BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_MASK            0x00000100
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_NDPA_EN_SHFT            8
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_ADDR               BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_MASK               0x00000030
#define BN0_WF_RMAC_TOP_SMPS_CTRL_SMPS_MODE_SHFT               4
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_ADDR BN0_WF_RMAC_TOP_SMPS_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_MASK 0x0000000F
#define BN0_WF_RMAC_TOP_SMPS_CTRL_RMAC_CR_SMPS_SLOT_IDLE_CNT_SHFT 0


#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_EN_ADDR         BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_EN_MASK         0x00010000
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_EN_SHFT         16
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_BCMC_BSSID_CHK_ADDR BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_BCMC_BSSID_CHK_MASK 0x00000100
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_BCMC_BSSID_CHK_SHFT 8
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_MU_AID_NQEQ_ADDR   BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_MU_AID_NQEQ_MASK   0x00000080
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_MU_AID_NQEQ_SHFT   7
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_PLD_ADDR     BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_PLD_MASK     0x00000040
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_PLD_SHFT     6
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_RXV_ADDR     BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_RXV_MASK     0x00000020
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_INTER_RXV_SHFT     5
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_AP_CTS2SELF_ADDR   BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_AP_CTS2SELF_MASK   0x00000010
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_AP_CTS2SELF_SHFT   4
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_PPDU_FCSERR_ADDR BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_PPDU_FCSERR_MASK 0x00000008
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_PPDU_FCSERR_SHFT 3
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_MSBA_N2ME_ADDR  BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_MSBA_N2ME_MASK  0x00000004
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_MSBA_N2ME_SHFT  2
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_NDPA_N2ME_ADDR  BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_NDPA_N2ME_MASK  0x00000002
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_NDPA_N2ME_SHFT  1
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_TRIG_N2ME_ADDR  BN0_WF_RMAC_TOP_SMPS_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_TRIG_N2ME_MASK  0x00000001
#define BN0_WF_RMAC_TOP_SMPS_CTRL2_SMPS_DIS_RX_TRIG_N2ME_SHFT  0


#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_MASK          0xFF000000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_COND_EN_SHFT          24
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_MASK       0x00800000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_RST_BY_MLO_SHFT       23
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PRERX_EN_ADDR             BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PRERX_EN_MASK             0x00400000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PRERX_EN_SHFT             22
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_ADDR     BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_MASK     0x00200000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_BSSID_SHFT     21
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_MASK           0x00100000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_BCMC_SHFT           20
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_MASK       0x00080000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_BSSID_SHFT       19
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_ADDR             BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_MASK             0x00040000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_UC_SHFT             18
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_MASK           0x00020000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_TRIG_SHFT           17
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_ADDR           BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_MASK           0x00010000
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_RX2ME_NDPA_SHFT           16
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_MASK               0x0000FF00
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_PDT_TH_SHFT               8
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_MASK       0x000000C0
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_START_WAIT_CNT_SHFT       6
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_MASK          0x00000020
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_MPDU_UPD_EN_SHFT          5
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_ADDR                BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_MASK                0x00000010
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_SP_EN_SHFT                4
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_MASK               0x00000008
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_FES_EN_SHFT               3
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_ADDR         BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_MASK         0x00000004
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_INTRA_NAV_EN_SHFT         2
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_MASK               0x00000002
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_DUR_EN_SHFT               1
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_ADDR                   BN0_WF_RMAC_TOP_RBB_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_MASK                   0x00000001
#define BN0_WF_RMAC_TOP_RBB_CTRL_RBB_EN_SHFT                   0


#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_TB_EN_ADDR               BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_TB_EN_MASK               0x02000000
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_TB_EN_SHFT               25
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PDT_CANCEL_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PDT_CANCEL_MASK          0x01000000
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PDT_CANCEL_SHFT          24
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PRERX_COND_EN_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PRERX_COND_EN_MASK       0x00FF0000
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_PRERX_COND_EN_SHFT       16
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_ADDR     BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_MASK     0x00003F00
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_CHANGE_TYPE_SHFT     8
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_ADDR       BN0_WF_RMAC_TOP_RBB_CTRL2_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_MASK       0x0000003F
#define BN0_WF_RMAC_TOP_RBB_CTRL2_RBB_FES_TOME_TYPE_SHFT       0


#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_ADDR   BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_MASK   0xF0000000
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_ENTRY_POINT_SHFT   28
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_ADDR  BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_MASK  0x08000000
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_HOLDER_EXIST_SHFT  27
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_ADDR     BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_MASK     0x04000000
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_CNT_CHANG_SHFT     26
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_ADDR     BN0_WF_RMAC_TOP_RBB_DUR_CNT_ADDR
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_MASK     0x03FFFFFF
#define BN0_WF_RMAC_TOP_RBB_DUR_CNT_RBB_DUR_SNAP_SHOT_SHFT     0


#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_ADDR          BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_MASK          0xFFFF0000
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_HW_DBG_INFO_SHFT          16
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_ADDR         BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_MASK         0x00000700
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_BLK_TYPE_SHFT         8
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_ADDR        BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_MASK        0x000000F0
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_TA_MLD_ID_SHFT        4
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_ADDR        BN0_WF_RMAC_TOP_RBB_CTRL_DBG_ADDR
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_MASK        0x0000000F
#define BN0_WF_RMAC_TOP_RBB_CTRL_DBG_RBB_RA_MLD_ID_SHFT        0


#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_ADDR    BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_MASK    0x000F0000
#define BN0_WF_RMAC_TOP_MLO_CTRL_RX_PPDU_TOME_TYPE_DIS_SHFT    16
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_MASK         0x00008000
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_RXRPT_EN_SHFT         15
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_MASK         0x00003F00
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_FRM_TYPE_SHFT         8
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_ADDR         BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_MASK         0x00000040
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DROP_DIS_SHFT         6
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_MASK          0x00000020
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BCMC_EN_SHFT          5
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_ADDR      BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_MASK      0x00000010
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_BSSID_MATCH_SHFT      4
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_MASK          0x00000008
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_CTRL_EN_SHFT          3
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_MASK          0x00000004
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_MGNT_EN_SHFT          2
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_ADDR          BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_MASK          0x00000002
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_DATA_EN_SHFT          1
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_ADDR               BN0_WF_RMAC_TOP_MLO_CTRL_ADDR
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_MASK               0x00000001
#define BN0_WF_RMAC_TOP_MLO_CTRL_A1_SRCH_EN_SHFT               0


#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_MASK    0x0000F000
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_WAIT_TO_CNT_SHFT    12
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_ADDR       BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_MASK       0x00000020
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RXRPT_EN_SHFT       5
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_MASK    0x00000010
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_WAIT_EN_SHFT    4
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_ADDR BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_MASK 0x00000008
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_FCSERR_ABORT_EN_SHFT 3
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_ADDR    BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_MASK    0x00000004
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_RPT_DROP_EN_SHFT    2
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_ADDR BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_MASK 0x00000002
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_BSSID_MATCH_EN_SHFT 1
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_ADDR        BN0_WF_RMAC_TOP_BF_RXD_CTRL_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_MASK        0x00000001
#define BN0_WF_RMAC_TOP_BF_RXD_CTRL_BF_RXD_CTRL_EN_SHFT        0


#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_ADDR       BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_MASK       0x80000000
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_RPT_VLD_SHFT       31
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_ADDR        BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_MASK        0x70000000
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_RMAC_RXD_STATUS_SHFT        28
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_MAC2PHY_IBF_BYPASS_LAT_ADDR BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_MAC2PHY_IBF_BYPASS_LAT_MASK 0x08000000
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_MAC2PHY_IBF_BYPASS_LAT_SHFT 27
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_ADDR          BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_MASK          0x07000000
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_STATUS_SHFT          24
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_ADDR   BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_MASK   0x00FF0000
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_FAIL_MPDU_CNT_SHFT   16
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_ADDR   BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_MASK   0x0000FF00
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_SUCC_MPDU_CNT_SHFT   8
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_ADDR        BN0_WF_RMAC_TOP_BF_RXD_DBG_ADDR
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_MASK        0x000000FF
#define BN0_WF_RMAC_TOP_BF_RXD_DBG_BF_RXD_TRIG_CNT_SHFT        0


#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_LG_EN_ADDR           BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_LG_EN_MASK           0x10000000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_LG_EN_SHFT           28
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BFED_DIS_ADDR        BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BFED_DIS_MASK        0x08000000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BFED_DIS_SHFT        27
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BSS_SEL_ADDR         BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BSS_SEL_MASK         0x07000000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_BSS_SEL_SHFT         24
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_DATA_EN_ADDR         BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_DATA_EN_MASK         0x00400000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_DATA_EN_SHFT         22
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_FRTYPE_ADDR          BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_FRTYPE_MASK          0x003F0000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXCOEX_FRTYPE_SHFT          16
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_ADDR            BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_MASK            0x00001000
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_LG_EN_SHFT            12
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_ADDR         BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_MASK         0x00000800
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BFED_DIS_SHFT         11
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_ADDR          BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_MASK          0x00000700
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_BSS_SEL_SHFT          8
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_ADDR          BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_MASK          0x00000040
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_DATA_EN_SHFT          6
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_ADDR           BN0_WF_RMAC_TOP_RXSMM_CTRL_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_MASK           0x0000003F
#define BN0_WF_RMAC_TOP_RXSMM_CTRL_RXSMM_FRTYPE_SHFT           0


#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_ADDR         BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_MASK         0xFF000000
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_PPDU_CNT_SHFT         24
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXCOEX_PPDU_CNT_ADDR        BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXCOEX_PPDU_CNT_MASK        0x00FF0000
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXCOEX_PPDU_CNT_SHFT        16
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_ADDR              BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_MASK              0x00000F00
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_NSS_SHFT              8
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_ADDR               BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_MASK               0x00000080
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_SU_SHFT               7
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_ADDR              BN0_WF_RMAC_TOP_RXSMM_INFO_ADDR
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_MASK              0x0000007F
#define BN0_WF_RMAC_TOP_RXSMM_INFO_RXSMM_MCS_SHFT              0


#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_ADDR              BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_MASK              0xC0000000
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_STS_CTRL_SHFT              30
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_ADDR          BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_MASK          0x20000000
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_EN_SHFT          29
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_ADDR             BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_MASK             0x1F000000
#define BN0_WF_RMAC_TOP_DBGCTRL_RXD_PHYACK_TO_SHFT             24
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_ADDR                  BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_MASK                  0x00F00000
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWAP_SHFT                  20
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_ADDR                   BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_MASK                   0x000F0000
#define BN0_WF_RMAC_TOP_DBGCTRL_MIB_USR_SHFT                   16
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_ADDR              BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_MASK              0x0000FF00
#define BN0_WF_RMAC_TOP_DBGCTRL_RXV_DUMP_SEL_SHFT              8
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_ADDR                BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_MASK                0x000000F0
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_SWITCH_SHFT                4
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_ADDR                   BN0_WF_RMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_MASK                   0x0000000F
#define BN0_WF_RMAC_TOP_DBGCTRL_DBG_USR_SHFT                   0


#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_ADDR            BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_MASK            0xF0000000
#define BN0_WF_RMAC_TOP_DBGMIB_MIBCNT_BSSID_EN_SHFT            28
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_ERR_ADDR            BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_ERR_MASK            0x08000000
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_ERR_SHFT            27
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_RST_EN_ADDR         BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_RST_EN_MASK         0x00400000
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_OVERLAP_RST_EN_SHFT         22
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_ADDR            BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_MASK            0x00200000
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_BYPASS_BUSY_SHFT            21
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_ADDR               BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_MASK               0x00100000
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_MODE_SHFT               20
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_ADDR                BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_MASK                0x000F0000
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_DBG_SEL_SHFT                16
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_ADDR                BN0_WF_RMAC_TOP_DBGMIB_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_MASK                0x0000FFFF
#define BN0_WF_RMAC_TOP_DBGMIB_MIB_USR_ENB_SHFT                0


#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_ADDR               BN0_WF_RMAC_TOP_DBGMIB_RD_ADDR
#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_MASK               0xFFFFFFFF
#define BN0_WF_RMAC_TOP_DBGMIB_RD_DBGMIB_RD_SHFT               0


#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_ADDR              BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_MASK              0xFF000000
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_STS_SHFT              24
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_ADDR               BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_MASK               0x00FF0000
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_SRC_EN_SHFT               16
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_ADDR        BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_MASK        0x0000FF00
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_PPDU_RCOV_CNT_SHFT        8
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_ADDR            BN0_WF_RMAC_TOP_SER_CTRL_ADDR
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_MASK            0x000000FF
#define BN0_WF_RMAC_TOP_SER_CTRL_SER_WAIT_TIME_SHFT            0


#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_ADDR                 BN0_WF_RMAC_TOP_RXV_DUMP0_ADDR
#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_MASK                 0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXV_DUMP0_RXV_DW0_SHFT                 0


#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_ADDR                 BN0_WF_RMAC_TOP_RXV_DUMP1_ADDR
#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_MASK                 0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RXV_DUMP1_RXV_DW1_SHFT                 0


#define BN0_WF_RMAC_TOP_MIBVLD0_MIBVLD_31_0_ADDR               BN0_WF_RMAC_TOP_MIBVLD0_ADDR
#define BN0_WF_RMAC_TOP_MIBVLD0_MIBVLD_31_0_MASK               0xFFFFFFFF
#define BN0_WF_RMAC_TOP_MIBVLD0_MIBVLD_31_0_SHFT               0


#define BN0_WF_RMAC_TOP_MIBVLD1_MIBVLD_63_32_ADDR              BN0_WF_RMAC_TOP_MIBVLD1_ADDR
#define BN0_WF_RMAC_TOP_MIBVLD1_MIBVLD_63_32_MASK              0xFFFFFFFF
#define BN0_WF_RMAC_TOP_MIBVLD1_MIBVLD_63_32_SHFT              0


#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS0_ADDR
#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_MASK                   0xFFFF0000
#define BN0_WF_RMAC_TOP_RX_STS0_RXD_STS_SHFT                   16
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS0_ADDR
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_MASK                   0x0000FFFF
#define BN0_WF_RMAC_TOP_RX_STS0_RXV_STS_SHFT                   0


#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS2_ADDR
#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_MASK                   0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RX_STS2_TFP_STS_SHFT                   0


#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_ADDR                   BN0_WF_RMAC_TOP_RX_STS3_ADDR
#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_MASK                   0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RX_STS3_RDP_STS_SHFT                   0


#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_ADDR       BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_ADDR
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_MASK       0xFFFFFFFF
#define BN0_WF_RMAC_TOP_RX_CMDRPT_DBG_RX_CMDRPT_DBG_SHFT       0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_RMAC_TOP_REGS_H__
