============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  12:28:13 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                        Module                      Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_8                                                                                      12534      64619     26556        91175 
  U_inter                                       interpolation_bit_width10                        8935      44107     17574        61681 
    csa_tree_PUs_4__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S14_add_18_10_group_405    100        621       190          810 
    csa_tree_PUs_0__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S14_add_18_10_group_413    103        614       194          808 
    csa_tree_PUs_2__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S14_add_18_10_group_409    102        612       192          804 
    csa_tree_PUs_1__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S14_add_18_10_group_411    100        613       190          802 
    csa_tree_PUs_3__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S14_add_18_10_group_407    101        607       191          798 
    csa_tree_PUs_0__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S26_add_18_10_group_2      110        575       209          784 
    csa_tree_PUs_1__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S6_add_18_10_group_2       110        571       209          780 
    csa_tree_PUs_0__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S6_add_18_10_group_2       108        537       208          744 
    PUs[4].U_F8_U_S24_add_18_10                 add_signed_1387                                   106        534       173          707 
    PUs[4].U_F8_U_S4_add_18_10                  add_signed_1387_1668                              106        534       173          707 
    PUs[3].U_F8_U_S24_add_18_10                 add_signed_1387_1667                              106        534       173          707 
    PUs[3].U_F8_U_S4_add_18_10                  add_signed_1387_1666                              106        534       173          707 
    PUs[2].U_F8_U_S24_add_18_10                 add_signed_1387_1665                              106        534       173          707 
    PUs[2].U_F8_U_S4_add_18_10                  add_signed_1387_1664                              106        534       173          707 
    PUs[1].U_F8_U_S24_add_18_10                 add_signed_1387_1663                              106        534       173          707 
    PUs[1].U_F8_U_S4_add_18_10                  add_signed_1387_1662                              106        534       173          707 
    PUs[0].U_F8_U_S24_add_18_10                 add_signed_1387_1661                              106        534       173          707 
    PUs[0].U_F8_U_S4_add_18_10                  add_signed_1387_1660                              106        534       173          707 
    csa_tree_PUs_4__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S26_add_18_10_group_2      105        472       204          675 
    csa_tree_PUs_4__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S6_add_18_10_group_2       105        472       204          675 
    csa_tree_PUs_3__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S26_add_18_10_group_2      105        472       204          675 
    csa_tree_PUs_3__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S6_add_18_10_group_2       105        472       204          675 
    csa_tree_PUs_2__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S26_add_18_10_group_2      105        472       204          675 
    csa_tree_PUs_2__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S6_add_18_10_group_2       105        472       204          675 
    csa_tree_PUs_1__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S26_add_18_10_group_2      105        472       204          675 
    PUs[3].U_F8_U_S15_add_41_16                 add_unsigned_1365_1741                             96        443       157          600 
    PUs[4].U_F8_U_S15_add_41_16                 add_unsigned_1365_1740                             96        442       157          599 
    PUs[2].U_F8_U_S15_add_41_16                 add_unsigned_1365_1742                             97        439       158          598 
    PUs[0].U_F8_U_S15_add_41_16                 add_unsigned_1365                                  96        440       157          598 
    PUs[1].U_F8_U_S15_add_41_16                 add_unsigned_1365_1743                             96        435       157          592 
    PUs[4].U_F8_U_S16_add_18_10                 add_signed_1363                                   100        398       171          569 
    PUs[3].U_F8_U_S16_add_18_10                 add_signed_1363_1676                              100        398       171          569 
    PUs[2].U_F8_U_S16_add_18_10                 add_signed_1363_1675                              100        398       171          569 
    PUs[1].U_F8_U_S16_add_18_10                 add_signed_1363_1674                              100        398       171          569 
    PUs[0].U_F8_U_S16_add_18_10                 add_signed_1363_1673                              100        398       171          569 
    addinc_PUs[1].U_F8_U_5_U_S1_add_18_16       add_signed_carry_569_1750                          71        440       117          557 
    PUs[0].U_F8_U_5_U_S0_add_18_10              add_signed_1412_1693                               79        427       125          552 
    PUs[1].U_F8_U_5_U_S0_add_18_10              add_signed_1412_1689                               78        428       123          551 
    PUs[0].U_F8_U_4_U_S0_add_18_10              add_signed_1412_1694                               80        424       127          551 
    PUs[2].U_F8_U_5_U_S0_add_18_10              add_signed_1412_1685                               78        426       123          549 
    addinc_PUs[0].U_F8_U_5_U_S1_add_18_16       add_signed_carry_569_1752                          71        429       117          546 
    addinc_PUs[1].U_F8_U_2_U_S1_add_18_16       add_signed_carry_569_1751                          71        423       117          540 
    addinc_PUs[2].U_F8_U_2_U_S1_add_18_16       add_signed_carry_569_1749                          70        419       115          534 
    addinc_PUs[4].U_F8_U_5_U_S1_add_18_16       add_signed_carry_569_1744                          72        418       117          534 
    addinc_PUs[2].U_F8_U_5_U_S1_add_18_16       add_signed_carry_569_1748                          70        419       115          534 
    addinc_PUs[3].U_F8_U_5_U_S1_add_18_16       add_signed_carry_569_1746                          71        413       117          530 
    addinc_PUs[0].U_F8_U_2_U_S1_add_18_16       add_signed_carry_569                               70        408       115          523 
    PUs[0].U_F8_U_3_U_S0_add_18_10              add_signed_1412_1695                               71        394       117          511 
    PUs[3].U_F8_U_5_U_S0_add_18_10              add_signed_1412_1681                               72        391       121          511 
    PUs[4].U_F8_U_5_U_S0_add_18_10              add_signed_1412_1677                               73        345       119          465 
    PUs[0].U_F8_U_2_U_S0_add_18_10              add_signed_1412                                    70        337       115          453 
    csa_tree_PUs_3__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S2_add_18_10_group_421      45        366        75          441 
    csa_tree_PUs_4__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S2_add_18_10_group_417      45        360        75          436 
    csa_tree_PUs_1__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S22_add_18_10_group_427     45        352        75          427 
    csa_tree_PUs_0__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S2_add_18_10_group_433      45        351        75          426 
    csa_tree_PUs_3__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S22_add_18_10_group_419     44        348        74          422 
    csa_tree_PUs_4__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S22_add_18_10_group_415     44        348        74          422 
    csa_tree_PUs_1__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S2_add_18_10_group_429      44        347        74          421 
    csa_tree_PUs_0__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S22_add_18_10_group_431     44        346        74          420 
    csa_tree_PUs_2__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S2_add_18_10_group_425      44        346        74          420 
    csa_tree_PUs_2__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S22_add_18_10_group_423     44        343        74          417 
    PUs[4].U_F8_U_S11_add_41_16                 add_unsigned_1374_1736                             67        289       106          395 
    PUs[0].U_F8_U_S11_add_41_16                 add_unsigned_1374                                  67        289       106          394 
    addinc_PUs[0].U_F8_U_4_U_S2_add_18_16       add_signed_carry_386_1704                          76        268       124          392 
    addinc_PUs[0].U_F8_U_3_U_S2_add_18_16       add_signed_carry_386                               75        268       123          392 
    PUs[3].U_F8_U_S11_add_41_16                 add_unsigned_1374_1737                             67        284       106          390 
    addinc_PUs[2].U_F8_U_4_U_S2_add_18_16       add_signed_carry_386_1700                          74        263       121          384 
    PUs[1].U_F8_U_S11_add_41_16                 add_unsigned_1374_1739                             66        279       104          384 
    PUs[2].U_F8_U_S11_add_41_16                 add_unsigned_1374_1738                             66        279       104          383 
    addinc_PUs[3].U_F8_U_4_U_S2_add_18_16       add_signed_carry_386_1698                          73        257       117          374 
    addinc_PUs[4].U_F8_U_4_U_S2_add_18_16       add_signed_carry_386_1696                          73        253       118          371 
    addinc_PUs[1].U_F8_U_4_U_S2_add_18_16       add_signed_carry_386_1702                          71        255       114          369 
    PUs[1].U_F8_U_S17_add_41_16                 add_unsigned_1361_1670                             74        245       120          365 
    PUs[0].U_F8_U_S17_add_41_16                 add_unsigned_1361_1669                             74        245       120          365 
    addinc_PUs[1].U_F8_U_S23_add_18_16          add_signed_carry_1729                              65        246       104          350 
    addinc_PUs[4].U_F8_U_S23_add_18_16          add_signed_carry_1723                              64        245       103          348 
    addinc_PUs[2].U_F8_U_S23_add_18_16          add_signed_carry_1727                              63        241       102          343 
    addinc_PUs[1].U_F8_U_S3_add_18_16           add_signed_carry_1730                              63        241       102          342 
    addinc_PUs[4].U_F8_U_S3_add_18_16           add_signed_carry_1724                              63        238       100          339 
    addinc_PUs[2].U_F8_U_S3_add_18_16           add_signed_carry_1728                              62        237        99          336 
    addinc_PUs[3].U_F8_U_S23_add_18_16          add_signed_carry_1725                              61        238        98          335 
    addinc_PUs[0].U_F8_U_S23_add_18_16          add_signed_carry_1731                              61        235        98          333 
    addinc_PUs[3].U_F8_U_S3_add_18_16           add_signed_carry_1726                              61        234        98          332 
    addinc_PUs[0].U_F8_U_S3_add_18_16           add_signed_carry                                   61        233        98          331 
    PUs[4].U_F8_U_S17_add_41_16                 add_unsigned_1361                                  71        213       115          327 
    PUs[3].U_F8_U_S17_add_41_16                 add_unsigned_1361_1672                             71        213       115          327 
    PUs[2].U_F8_U_S17_add_41_16                 add_unsigned_1361_1671                             71        213       115          327 
    PUs[0].U_F8_U_4_U_S1_add_18_10              add_signed_1407_1713                               54        222        94          315 
    PUs[1].U_F8_U_4_U_S1_add_18_10              add_signed_1407_1711                               53        217        89          306 
    PUs[2].U_F8_U_S13_add_41_16                 add_unsigned_1368_1734                             48        231        68          299 
    PUs[0].U_F8_U_S13_add_41_16                 add_unsigned_1368                                  45        231        62          294 
    PUs[2].U_F8_U_4_U_S1_add_18_10              add_signed_1407_1709                               53        204        89          293 
    PUs[1].U_F8_U_S13_add_41_16                 add_unsigned_1368_1735                             47        227        66          292 
    PUs[3].U_F8_U_S13_add_41_16                 add_unsigned_1368_1733                             46        228        64          292 
    PUs[4].U_F8_U_4_U_S1_add_18_10              add_signed_1407_1705                               54        200        91          291 
    PUs[3].U_F8_U_4_U_S1_add_18_10              add_signed_1407_1707                               52        201        87          288 
    PUs[4].U_F8_U_S13_add_41_16                 add_unsigned_1368_1732                             45        224        62          286 
    PUs[0].U_F8_U_3_U_S1_add_18_10              add_signed_1407                                    51        194        85          279 
    PUs[4].U_F8_U_p12                           register_n_bit_width16_4_1491                      15        119         0          119 
    PUs[3].U_F8_U_p12                           register_n_bit_width16_4_1490                      15        119         0          119 
    PUs[2].U_F8_U_p12                           register_n_bit_width16_4_1489                      15        119         0          119 
    PUs[1].U_F8_U_p12                           register_n_bit_width16_4_1488                      15        119         0          119 
    PUs[0].U_F8_U_p12                           register_n_bit_width16_4                           15        119         0          119 
    PUs[4].U_F8_U_p22                           register_n_bit_width16_1467                        15        117         0          117 
    PUs[4].U_F8_U_p3                            register_n_bit_width16_1471                        15        117         0          117 
    PUs[3].U_F8_U_p22                           register_n_bit_width16_1468                        15        117         0          117 
    PUs[3].U_F8_U_p3                            register_n_bit_width16_1472                        15        117         0          117 
    PUs[2].U_F8_U_p22                           register_n_bit_width16_1469                        15        117         0          117 
    PUs[2].U_F8_U_p3                            register_n_bit_width16_1473                        15        117         0          117 
    PUs[1].U_F8_U_p22                           register_n_bit_width16_1470                        15        117         0          117 
    PUs[1].U_F8_U_p3                            register_n_bit_width16_1474                        15        117         0          117 
    PUs[0].U_F8_U_p22                           register_n_bit_width16_1466                        15        117         0          117 
    PUs[0].U_F8_U_p3                            register_n_bit_width16                             15        117         0          117 
    PUs[4].U_F8_U_p21                           register_n_bit_width14_19                          14        109         0          109 
    PUs[4].U_F8_U_p2                            register_n_bit_width14_19_1465                     14        109         0          109 
    PUs[3].U_F8_U_p21                           register_n_bit_width14_19_1464                     14        109         0          109 
    PUs[3].U_F8_U_p2                            register_n_bit_width14_19_1463                     14        109         0          109 
    PUs[2].U_F8_U_p21                           register_n_bit_width14_19_1462                     14        109         0          109 
    PUs[2].U_F8_U_p2                            register_n_bit_width14_19_1461                     14        109         0          109 
    PUs[1].U_F8_U_p21                           register_n_bit_width14_19_1460                     14        109         0          109 
    PUs[1].U_F8_U_p2                            register_n_bit_width14_19_1459                     14        109         0          109 
    PUs[0].U_F8_U_p21                           register_n_bit_width14_19_1458                     14        109         0          109 
    PUs[0].U_F8_U_p2                            register_n_bit_width14_19_1457                     14        109         0          109 
    PUs[4].U_F8_U_p10                           register_n_bit_width16_9_1493                      13        105         0          105 
    PUs[3].U_F8_U_p10                           register_n_bit_width16_9_1494                      13        105         0          105 
    PUs[2].U_F8_U_p10                           register_n_bit_width16_9_1495                      13        105         0          105 
    PUs[1].U_F8_U_p10                           register_n_bit_width16_9                           13        105         0          105 
    PUs[0].U_F8_U_p10                           register_n_bit_width16_9_1492                      13        105         0          105 
    PUs[4].U_F8_U_p11                           register_n_bit_width16_3_1478                      13        101         0          101 
    PUs[3].U_F8_U_p11                           register_n_bit_width16_3_1477                      13        101         0          101 
    PUs[2].U_F8_U_p11                           register_n_bit_width16_3_1476                      13        101         0          101 
    PUs[1].U_F8_U_p11                           register_n_bit_width16_3_1475                      13        101         0          101 
    PUs[0].U_F8_U_p11                           register_n_bit_width16_3                           13        101         0          101 
    PUs[4].U_F8_U_p20                           register_n_bit_width14_1449                        12         94         0           94 
    PUs[4].U_F8_U_p1                            register_n_bit_width14_1453                        12         94         0           94 
    PUs[3].U_F8_U_p20                           register_n_bit_width14_1450                        12         94         0           94 
    PUs[3].U_F8_U_p1                            register_n_bit_width14_1454                        12         94         0           94 
    PUs[2].U_F8_U_p20                           register_n_bit_width14_1451                        12         94         0           94 
    PUs[2].U_F8_U_p1                            register_n_bit_width14_1455                        12         94         0           94 
    PUs[1].U_F8_U_p20                           register_n_bit_width14_1452                        12         94         0           94 
    PUs[1].U_F8_U_p1                            register_n_bit_width14_1456                        12         94         0           94 
    PUs[0].U_F8_U_p20                           register_n_bit_width14_1448                        12         94         0           94 
    PUs[0].U_F8_U_p1                            register_n_bit_width14                             12         94         0           94 
    PUs[4].U_F8_U_p23                           register_n_bit_width16_34                          12         94         0           94 
    PUs[4].U_F8_U_p4                            register_n_bit_width16_34_1487                     12         94         0           94 
    PUs[3].U_F8_U_p23                           register_n_bit_width16_34_1486                     12         94         0           94 
    PUs[3].U_F8_U_p4                            register_n_bit_width16_34_1485                     12         94         0           94 
    PUs[2].U_F8_U_p23                           register_n_bit_width16_34_1484                     12         94         0           94 
    PUs[2].U_F8_U_p4                            register_n_bit_width16_34_1483                     12         94         0           94 
    PUs[1].U_F8_U_p23                           register_n_bit_width16_34_1482                     12         94         0           94 
    PUs[1].U_F8_U_p4                            register_n_bit_width16_34_1481                     12         94         0           94 
    PUs[0].U_F8_U_p23                           register_n_bit_width16_34_1480                     12         94         0           94 
    PUs[0].U_F8_U_p4                            register_n_bit_width16_34_1479                     12         94         0           94 
    PUs[4].U_F8_U_S1_add_41_16                  add_unsigned_1390_1715                              4         24         4           28 
    PUs[3].U_F8_U_S1_add_41_16                  add_unsigned_1390_1717                              4         24         4           28 
    PUs[2].U_F8_U_S21_add_41_16                 add_unsigned_1390_1718                              4         24         4           28 
    PUs[2].U_F8_U_S1_add_41_16                  add_unsigned_1390_1719                              4         24         4           28 
    PUs[1].U_F8_U_S21_add_41_16                 add_unsigned_1390_1720                              4         24         4           28 
    PUs[4].U_F8_U_S21_add_41_16                 add_unsigned_1390_1714                              4         23         4           27 
    PUs[3].U_F8_U_S21_add_41_16                 add_unsigned_1390_1716                              4         23         4           27 
    PUs[1].U_F8_U_S1_add_41_16                  add_unsigned_1390_1721                              4         23         4           27 
    PUs[0].U_F8_U_S21_add_41_16                 add_unsigned_1390_1722                              4         23         4           27 
    PUs[0].U_F8_U_S1_add_41_16                  add_unsigned_1390                                   4         23         4           27 
  U_buffer                                      buffer_shift                                     2693      14893      5958        20851 
  U_crtl                                        CRTL_bit_width10                                   92        502       174          676 
    inc_add_1054_29                             increment_unsigned_22_23                            9         41         9           50 
    inc_add_1039_29                             increment_unsigned_19_2671                          8         34         8           42 
    inc_add_1024_29                             increment_unsigned_19                               8         34         8           42 
    lt_966_18                                   lt_signed_1042                                      2          9         1           11 
    lt_959_18                                   lt_signed_1044                                      2          9         1           11 
    lt_952_18                                   lt_signed_1046                                      2          9         1           11 
  clipping[4].U_clip                            clip8_bit_width10_468                              15         51        14           66 
    gte_820_34                                  geq_signed_984_1649                                 6         23         7           30 
  clipping[3].U_clip                            clip8_bit_width10_469                              15         51        14           66 
    gte_820_34                                  geq_signed_984_1648                                 6         23         7           30 
  clipping[2].U_clip                            clip8_bit_width10_470                              15         51        14           66 
    gte_820_34                                  geq_signed_984_1647                                 6         23         7           30 
  clipping[1].U_clip                            clip8_bit_width10_471                              15         51        14           66 
    gte_820_34                                  geq_signed_984_1646                                 6         23         7           30 
  clipping[0].U_clip                            clip8_bit_width10                                  15         51        14           66 
    gte_820_34                                  geq_signed_984_1650                                 6         23         7           30 
  clipping[14].U_clip_gte_820_34                geq_signed_984                                      6         23         7           30 
  clipping[13].U_clip_gte_820_34                geq_signed_984_1659                                 6         23         7           30 
  clipping[12].U_clip_gte_820_34                geq_signed_984_1658                                 6         23         7           30 
  clipping[11].U_clip_gte_820_34                geq_signed_984_1657                                 6         23         7           30 
  clipping[10].U_clip_gte_820_34                geq_signed_984_1656                                 6         23         7           30 
  clipping[9].U_clip_gte_820_34                 geq_signed_984_1655                                 6         23         7           30 
  clipping[8].U_clip_gte_820_34                 geq_signed_984_1654                                 6         23         7           30 
  clipping[7].U_clip_gte_820_34                 geq_signed_984_1653                                 6         23         7           30 
  clipping[6].U_clip_gte_820_34                 geq_signed_984_1652                                 6         23         7           30 
  clipping[5].U_clip_gte_820_34                 geq_signed_984_1651                                 6         23         7           30 
