<html><body><samp><pre>
<!@TC:1718396537>
# Fri Jun 14 15:22:14 2024

<a name=mapperReport2007></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1718396537> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1718396537> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:76:28:76:49:@W:FA239:@XP_MSG">dft_singlebin.sv(76)</a><!@TM:1718396537> | ROM b_3[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:71:28:71:45:@W:FA239:@XP_MSG">dft_singlebin.sv(71)</a><!@TM:1718396537> | ROM b_2[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:76:28:76:49:@W:FA239:@XP_MSG">dft_singlebin.sv(76)</a><!@TM:1718396537> | ROM b_3[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:76:28:76:49:@N:MO106:@XP_MSG">dft_singlebin.sv(76)</a><!@TM:1718396537> | Found ROM .delname. (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) with 32 words by 12 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:71:28:71:45:@W:FA239:@XP_MSG">dft_singlebin.sv(71)</a><!@TM:1718396537> | ROM b_2[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:71:28:71:45:@N:MO106:@XP_MSG">dft_singlebin.sv(71)</a><!@TM:1718396537> | Found ROM .delname. (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) with 32 words by 12 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:MF180:@XP_HELP">MF180</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:65:26:65:34:@N:MF180:@XP_MSG">dft_singlebin.sv(65)</a><!@TM:1718396537> | Generating type mult multiplier 
@N:<a href="@N:MF180:@XP_HELP">MF180</a> : <a href="z:\documents\github\fpga-closed-loop\dft\multiplier.sv:13:18:13:28:@N:MF180:@XP_MSG">multiplier.sv(13)</a><!@TM:1718396537> | Generating type smult multiplier 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[8] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[6] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[5] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[7] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[9] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv:55:4:55:10:@W:BN132:@XP_MSG">dft_singlebin.sv(55)</a><!@TM:1718396537> | Removing instance DFT.DFT_singleBin.b[11] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    22.85ns		 368 /       280
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[0\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[1\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[2\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[3\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[4\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[5\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[6\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[0\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][11] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][10] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][9] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][8] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][7] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][6] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][5] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][4] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][3] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][2] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][1] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@A:BN291:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | Boundary register DFT.o_X\[7\]\[1\][0] (in view: work.DFT_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft_top.sv:17:10:17:19:@N:FX1016:@XP_MSG">dft_top.sv(17)</a><!@TM:1718396537> | SB_GB_IO inserted on the port i_sys_clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="z:\documents\github\fpga-closed-loop\dft\dft.sv:76:4:76:10:@N:FX1017:@XP_MSG">dft.sv(76)</a><!@TM:1718396537> | SB_GB inserted on the net DFT.singleBin_reset.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_58_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_56_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_54_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_52_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_50_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1718396537> | SB_GB inserted on the net N_48_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)



@S |Clock Optimization Summary


<a name=clockReport2008></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
<a href="@|S:i_sys_clk_ibuf_gb_io@|E:DFT.o_done@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       i_sys_clk_ibuf_gb_io     SB_GB_IO               280        DFT.o_done     
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 167MB)

Writing Analyst data base Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 167MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1718396537> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1718396537> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1718396537> | Writing EDF file: Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1718396537> | Found inferred clock DFT_top|i_sys_clk with period 33.33ns. Please declare a user-defined clock on object "p:i_sys_clk"</font> 


<a name=timingReport2009></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Jun 14 15:22:16 2024
#


Top view:               DFT_top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1718396537> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1718396537> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary2010></a>Performance Summary</a>
*******************


Worst slack in design: 17.953

                      Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------
DFT_top|i_sys_clk     30.0 MHz      65.0 MHz      33.333        15.380        17.953     inferred     Inferred_clkgroup_0
=========================================================================================================================





<a name=clockRelationships2011></a>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
DFT_top|i_sys_clk  DFT_top|i_sys_clk  |  No paths    -      |  33.333      17.954  |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo2012></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport2013></a>Detailed Report for Clock: DFT_top|i_sys_clk</a>
====================================



<a name=startingSlack2014></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                        Arrival           
Instance                Reference             Type          Pin     Net                 Time        Slack 
                        Clock                                                                             
----------------------------------------------------------------------------------------------------------
DFT.bin_counter[5]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[5]      0.540       17.953
DFT.bin_counter[4]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[4]      0.540       18.003
DFT.bin_counter[6]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[6]      0.540       18.003
DFT.bin_counter[7]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[7]      0.540       18.024
DFT.bin_counter[8]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[8]      0.540       18.024
DFT.bin_counter[10]     DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[10]     0.540       18.052
DFT.bin_counter[11]     DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[11]     0.540       18.073
DFT.bin_counter[12]     DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[12]     0.540       18.073
DFT.bin_counter[9]      DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[9]      0.540       18.087
DFT.bin_counter[14]     DFT_top|i_sys_clk     SB_DFFNSR     Q       bin_counter[14]     0.540       18.094
==========================================================================================================


<a name=endingSlack2015></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                    Required           
Instance                          Reference             Type           Pin     Net                            Time         Slack 
                                  Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------
DFT.DFT_singleBin.index_ne[4]     DFT_top|i_sys_clk     SB_DFFNE       D       regsA_result[2]                33.228       17.953
DFT.bin_counter[15]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[15]            33.228       18.229
DFT.DFT_singleBin.index_ne[3]     DFT_top|i_sys_clk     SB_DFFNE       D       regsA_result[1]                33.228       18.248
DFT.DFT_singleBin.index_ne[2]     DFT_top|i_sys_clk     SB_DFFNE       D       regsA_result[0]                33.228       18.318
DFT.bin_counter[14]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[14]            33.228       18.369
DFT.bin_counter[13]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[13]            33.228       18.509
DFT.bin_counter[12]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[12]            33.228       18.649
DFT.bin_counter[11]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[11]            33.228       18.789
DFT.bin_counter[10]               DFT_top|i_sys_clk     SB_DFFNSR      D       bin_counter_RNO[10]            33.228       18.930
DFT.o_X\[0\]\[0\]_nesr[11]        DFT_top|i_sys_clk     SB_DFFNESR     D       un33_o_X_cry_10_c_RNIIFDLF     33.228       18.946
=================================================================================================================================



<a name=worstPaths2016></a>Worst Path Information</a>
<a href="Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synlog\icecube_DFT_fpga_mapper.srr:srsfZ:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.srs:fp:69333:74844:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      15.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.953

    Number of logic level(s):                10
    Starting point:                          DFT.bin_counter[5] / Q
    Ending point:                            DFT.DFT_singleBin.index_ne[4] / D
    The start point is clocked by            DFT_top|i_sys_clk [falling] on pin C
    The end   point is clocked by            DFT_top|i_sys_clk [falling] on pin C

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                  Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
DFT.bin_counter[5]                                                                                    SB_DFFNSR     Q        Out     0.540     0.540       -         
bin_counter[5]                                                                                        Net           -        -       1.599     -           3         
DFT.bin_counter_RNIBD2O1[5]                                                                           SB_LUT4       I0       In      -         2.139       -         
DFT.bin_counter_RNIBD2O1[5]                                                                           SB_LUT4       O        Out     0.449     2.588       -         
n_1_sqmuxa_i_a2_0_6                                                                                   Net           -        -       1.371     -           1         
DFT.bin_counter_RNICREA5[4]                                                                           SB_LUT4       I0       In      -         3.959       -         
DFT.bin_counter_RNICREA5[4]                                                                           SB_LUT4       O        Out     0.449     4.408       -         
N_119                                                                                                 Net           -        -       1.371     -           2         
DFT.bin_counter_RNIRAFO5[3]                                                                           SB_LUT4       I1       In      -         5.779       -         
DFT.bin_counter_RNIRAFO5[3]                                                                           SB_LUT4       O        Out     0.379     6.157       -         
N_84                                                                                                  Net           -        -       1.371     -           37        
DFT.bin_counter_RNI7NF66[0]                                                                           SB_LUT4       I1       In      -         7.528       -         
DFT.bin_counter_RNI7NF66[0]                                                                           SB_LUT4       O        Out     0.400     7.928       -         
N_109                                                                                                 Net           -        -       1.371     -           9         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4       I0       In      -         9.299       -         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4       O        Out     0.449     9.748       -         
regsA_result_cry_0_0_c_RNO_0                                                                          Net           -        -       0.905     -           1         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY      I1       In      -         10.653      -         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY      CO       Out     0.229     10.882      -         
regsA_result_cry_0_0                                                                                  Net           -        -       0.014     -           2         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY      CI       In      -         10.896      -         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY      CO       Out     0.126     11.022      -         
regsA_result_cry_1                                                                                    Net           -        -       0.014     -           2         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY      CI       In      -         11.036      -         
DFT.DFT_singleBin.un1_index_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY      CO       Out     0.126     11.162      -         
regsA_result_cry_2                                                                                    Net           -        -       0.386     -           1         
DFT.DFT_singleBin.index_ne_RNO_0[4]                                                                   SB_LUT4       I1       In      -         11.548      -         
DFT.DFT_singleBin.index_ne_RNO_0[4]                                                                   SB_LUT4       O        Out     0.400     11.948      -         
regsA_result_axb_2                                                                                    Net           -        -       1.371     -           1         
DFT.DFT_singleBin.index_ne_RNO[4]                                                                     SB_LUT4       I0       In      -         13.319      -         
DFT.DFT_singleBin.index_ne_RNO[4]                                                                     SB_LUT4       O        Out     0.449     13.768      -         
regsA_result[2]                                                                                       Net           -        -       1.507     -           1         
DFT.DFT_singleBin.index_ne[4]                                                                         SB_DFFNE      D        In      -         15.275      -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 15.380 is 4.100(26.7%) logic and 11.280(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)

---------------------------------------
<a name=resourceUsage2017></a>Resource Usage Report for DFT_top </a>

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        112 uses
SB_DFFN         10 uses
SB_DFFNE        21 uses
SB_DFFNESR      216 uses
SB_DFFNSR       32 uses
SB_DFFNSS       1 use
SB_GB           7 uses
VCC             3 uses
SB_LUT4         448 uses

I/O ports: 208
I/O primitives: 208
SB_GB_IO       1 use
SB_IO          207 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   DFT_top|i_sys_clk: 1

@S |Mapping Summary:
Total  LUTs: 448 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 448 = 448 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 167MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jun 14 15:22:17 2024

###########################################################]

</pre></samp></body></html>
