<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='312' type='llvm::SDValue llvm::RISCVTargetLowering::lowerEXTRACT_VECTOR_ELT(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='776' u='c' c='_ZNK4llvm19RISCVTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1377' ll='1392' type='llvm::SDValue llvm::RISCVTargetLowering::lowerEXTRACT_VECTOR_ELT(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1374'>// Custom-lower EXTRACT_VECTOR_ELT operations to slide the vector down, then
// extract the first element: (extractelt (slidedown vec, idx), 0). This is
// done to maintain partity with the legalization of RV32 vXi64 legalization.</doc>
