0.7
2020.2
Nov  8 2024
22:36:55
/home/mihir/Prism/hardware/fpga_design/fpga_design.sim/sim_1/synth/func/xsim/thread_test_func_synth.v,1740854151,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v,,alu;barrelShifter;flags;glbl;instructionDecode;opSel;pc;registerFile;thread,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/thread_test.v,1740852028,verilog,,,,thread_test,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v,1740842373,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/thread_test.v,,thread_tb,,,,,,,,
