{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609131584294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609131584304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 28 12:59:44 2020 " "Processing started: Mon Dec 28 12:59:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609131584304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131584304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift74x194 -c Shift74x194 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift74x194 -c Shift74x194" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131584304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609131584529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609131584530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift74x194.v 1 1 " "Found 1 design units, including 1 entities, in source file shift74x194.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift74x194 " "Found entity 1: Shift74x194" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609131592399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift74x194 " "Elaborating entity \"Shift74x194\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Shift74x194.v(10) " "Verilog HDL Conditional Statement error at Shift74x194.v(10): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 10 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Shift74x194.v(8) " "Verilog HDL Always Construct warning at Shift74x194.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 "|Shift74x194"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Shift74x194.v(8) " "Inferred latch for \"Q\[0\]\" at Shift74x194.v(8)" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 "|Shift74x194"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Shift74x194.v(8) " "Inferred latch for \"Q\[1\]\" at Shift74x194.v(8)" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 "|Shift74x194"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Shift74x194.v(8) " "Inferred latch for \"Q\[2\]\" at Shift74x194.v(8)" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 "|Shift74x194"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Shift74x194.v(8) " "Inferred latch for \"Q\[3\]\" at Shift74x194.v(8)" {  } { { "Shift74x194.v" "" { Text "D:/verilog/Shift74x194/Shift74x194.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 "|Shift74x194"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609131592419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609131592448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 28 12:59:52 2020 " "Processing ended: Mon Dec 28 12:59:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609131592448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609131592448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609131592448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609131592448 ""}
