char * F_1 ( T_1 V_1 )\r\n{\r\nreturn L_1 ;\r\n}\r\nchar * F_1 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0x0001 :\r\nreturn L_2 ;\r\ncase 0x0002 :\r\nreturn L_3 ;\r\ncase 0x0003 :\r\nreturn L_4 ;\r\ncase 0x1001 :\r\nreturn L_5 ;\r\ncase 0x1002 :\r\nreturn L_6 ;\r\ncase 0x1003 :\r\nreturn L_7 ;\r\ncase 0x1004 :\r\nreturn L_8 ;\r\ncase 0x1005 :\r\nreturn L_9 ;\r\ncase 0x1006 :\r\nreturn L_10 ;\r\ncase 0x1007 :\r\nreturn L_11 ;\r\ncase 0x1008 :\r\nreturn L_12 ;\r\ncase 0x1009 :\r\nreturn L_13 ;\r\ncase 0x100A :\r\nreturn L_14 ;\r\ncase 0x100B :\r\nreturn L_15 ;\r\ncase 0x1101 :\r\nreturn L_16 ;\r\ncase 0x1102 :\r\nreturn L_17 ;\r\ncase 0x1103 :\r\nreturn L_18 ;\r\ncase 0x1104 :\r\nreturn L_19 ;\r\ncase 0x1105 :\r\nreturn L_20 ;\r\ncase 0x1106 :\r\nreturn L_21 ;\r\ncase 0x1107 :\r\nreturn L_22 ;\r\ncase 0x1108 :\r\nreturn L_23 ;\r\ncase 0x1109 :\r\nreturn L_13 ;\r\ncase 0x110A :\r\nreturn L_14 ;\r\ncase 0x110B :\r\nreturn L_15 ;\r\ncase 0x2001 :\r\nreturn L_24 ;\r\ncase 0x2002 :\r\nreturn L_25 ;\r\ncase 0x2003 :\r\nreturn L_26 ;\r\ncase 0x2004 :\r\nreturn L_27 ;\r\ncase 0x2005 :\r\nreturn L_28 ;\r\ncase 0x2006 :\r\nreturn L_29 ;\r\ncase 0x2007 :\r\nreturn L_30 ;\r\ncase 0x3001 :\r\nreturn L_31 ;\r\ncase 0x3002 :\r\nreturn L_32 ;\r\ncase 0x3003 :\r\nreturn L_33 ;\r\ncase 0x3004 :\r\nreturn L_34 ;\r\ncase 0x3005 :\r\nreturn L_35 ;\r\ncase 0x3006 :\r\nreturn L_36 ;\r\ncase 0x3007 :\r\nreturn L_37 ;\r\ncase 0x3008 :\r\nreturn L_38 ;\r\ncase 0x3009 :\r\nreturn L_39 ;\r\ncase 0x300A :\r\nreturn L_40 ;\r\ncase 0x300B :\r\nreturn L_41 ;\r\ncase 0x300C :\r\nreturn L_42 ;\r\ncase 0x300D :\r\nreturn L_43 ;\r\ncase 0x3301 :\r\nreturn L_44 ;\r\ncase 0x3302 :\r\nreturn L_45 ;\r\ncase 0x3303 :\r\nreturn L_46 ;\r\ncase 0x3304 :\r\nreturn L_47 ;\r\ncase 0x3311 :\r\nreturn L_48 ;\r\ncase 0x3312 :\r\nreturn L_49 ;\r\ncase 0x3313 :\r\nreturn L_50 ;\r\ncase 0x3314 :\r\nreturn L_51 ;\r\ncase 0x3315 :\r\nreturn L_52 ;\r\ncase 0x3316 :\r\nreturn L_53 ;\r\ncase 0x3317 :\r\nreturn L_54 ;\r\ncase 0x3318 :\r\nreturn L_55 ;\r\ncase 0x3319 :\r\nreturn L_56 ;\r\ncase 0x3481 : return L_57 ;\r\ncase 0x3482 : return L_58 ;\r\ncase 0x3483 : return L_59 ;\r\ncase 0x3486 : return L_60 ;\r\ncase 0x3487 :\r\nreturn L_61 ;\r\ncase 0x3490 : return L_62 ;\r\ncase 0x3491 : return L_63 ;\r\ncase 0x3492 : return L_64 ;\r\ncase 0x3493 : return L_65 ;\r\ncase 0x3495 : return L_66 ;\r\ncase 0x3496 : return L_67 ;\r\ncase 0x349A : return L_68 ;\r\ncase 0x349B : return L_69 ;\r\ncase 0x349C : return L_70 ;\r\ncase 0x349D : return L_71 ;\r\ncase 0x349E : return L_72 ;\r\ncase 0x349F : return L_73 ;\r\ncase 0x34A2 : return L_74 ;\r\ncase 0x34A6 : return L_75 ;\r\ncase 0x34A9 : return L_76 ;\r\ncase 0x34AA : return L_77 ;\r\ncase 0x34AB : return L_78 ;\r\ncase 0x34AC : return L_79 ;\r\ncase 0x34AF : return L_80 ;\r\ncase 0x34B1 : return L_81 ;\r\ncase 0x34B2 : return L_82 ;\r\ncase 0x34B9 : return L_83 ;\r\ncase 0x34BA : return L_84 ;\r\ncase 0x34BF : return L_85 ;\r\ncase 0x34C1 : return L_86 ;\r\ncase 0x34C2 : return L_87 ;\r\ncase 0x34C5 : return L_88 ;\r\ncase 0x34C6 : return L_89 ;\r\ncase 0x34CF : return L_90 ;\r\ncase 0x34D1 : return L_91 ;\r\ncase 0x34D2 : return L_92 ;\r\ncase 0x34D3 : return L_93 ;\r\ncase 0x34D4 : return L_94 ;\r\ncase 0x34D5 : return L_95 ;\r\ncase 0x34D6 : return L_96 ;\r\ncase 0x34D8 : return L_97 ;\r\ncase 0x34DB : return L_98 ;\r\ncase 0x34DF : return L_99 ;\r\ncase 0x34E0 : return L_100 ;\r\ncase 0x34E1 : return L_101 ;\r\ncase 0x34E2 : return L_102 ;\r\ncase 0x34E3 : return L_103 ;\r\ncase 0x34E4 : return L_104 ;\r\ncase 0x34E5 : return L_105 ;\r\ncase 0x34E6 : return L_106 ;\r\ncase 0x34EF : return L_107 ;\r\ncase 0x34FF : return L_108 ;\r\ndefault: return L_109 ;\r\n}\r\n}\r\nstatic unsigned F_2 ( unsigned V_2 , unsigned V_3 )\r\n{\r\nif ( V_2 & 0x80 )\r\nV_2 = 0x9 + ( V_2 & 0x0f ) ;\r\nelse if ( V_2 <= 0x0f ) ;\r\nelse if ( V_2 == 0x41 )\r\nV_2 = 0x9 + 0x1 ;\r\nelse if ( V_2 == 0xff )\r\nV_2 = 0x00 ;\r\nreturn ( V_3 & 3 ) * ( 0x9 + 0x9 ) + V_2 ;\r\n}\r\nstatic void F_3 ( T_2 * V_4 )\r\n{\r\nunsigned V_5 ;\r\nfor ( V_4 -> V_6 ++ , V_5 = 1 ; V_5 ; ) {\r\nV_4 -> V_6 ++ ;\r\nswitch ( V_7 ) {\r\ncase V_8 :\r\nV_5 ++ ;\r\nbreak;\r\ncase V_9 :\r\nV_5 -- ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_4 ( T_2 * V_4 )\r\n{\r\nfor (; V_7 != V_9 ; V_4 -> V_6 ++ ) {\r\nswitch ( V_7 ) {\r\ncase V_10 :\r\nF_5 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 ++ ;\r\nbreak;\r\ncase V_14 :\r\nF_6 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 += 2 ;\r\nbreak;\r\ncase V_15 :\r\nF_7 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 += 4 ;\r\nbreak;\r\ncase V_16 :\r\nif ( * ( V_17 * * ) V_13 == NULL ) {\r\n* ( V_4 -> V_11 + V_4 -> V_12 ) = '\0' ;\r\nV_4 -> V_12 ++ ;\r\n} else if ( * * ( V_18 * ) V_13 != 0xff ) {\r\nF_8 ( V_4 -> V_11 + V_4 -> V_12 , * ( V_18 * ) V_13 , 1 + * * ( V_18 * ) V_13 ) ;\r\nV_4 -> V_12 += 1 + * * ( V_18 * ) V_13 ;\r\n} else {\r\nV_18 V_19 = * ( V_18 * ) V_13 ;\r\nF_8 ( V_4 -> V_11 + V_4 -> V_12 , V_19 , 3 + * ( T_1 * ) ( V_19 + 1 ) ) ;\r\nV_4 -> V_12 += 3 + * ( T_1 * ) ( V_19 + 1 ) ;\r\n}\r\nbreak;\r\ncase V_8 :\r\nif ( * ( V_20 * ) V_13 == V_21 ) {\r\n* ( V_4 -> V_11 + V_4 -> V_12 ) = '\0' ;\r\nV_4 -> V_12 ++ ;\r\nF_3 ( V_4 ) ;\r\n}\r\nelse {\r\nunsigned V_22 = V_4 -> V_12 ;\r\nunsigned V_23 ;\r\nV_4 -> V_12 ++ ;\r\nV_4 -> V_6 ++ ;\r\nF_4 ( V_4 ) ;\r\nV_23 = V_4 -> V_12 - V_22 - 1 ;\r\nif ( V_23 < 255 )\r\n( V_4 -> V_11 + V_22 ) [ 0 ] = ( V_17 ) V_23 ;\r\nelse {\r\nF_9 ( V_4 -> V_11 + V_22 + 3 , V_4 -> V_11 + V_22 + 1 , V_23 ) ;\r\n( V_4 -> V_11 + V_22 ) [ 0 ] = 0xff ;\r\nF_6 ( V_4 -> V_11 + V_22 + 1 , & V_23 ) ;\r\n}\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nunsigned F_10 ( T_2 * V_4 , V_17 * V_24 )\r\n{\r\nV_4 -> V_11 = V_24 ;\r\nV_4 -> V_12 = 8 ;\r\nV_4 -> V_6 = 0 ;\r\nV_4 -> V_25 = V_26 [ F_2 ( V_4 -> V_27 , V_4 -> V_28 ) ] ;\r\nF_4 ( V_4 ) ;\r\nF_6 ( V_24 + 0 , & V_4 -> V_12 ) ;\r\nF_5 ( V_4 -> V_11 + 4 , & V_4 -> V_27 ) ;\r\nF_5 ( V_4 -> V_11 + 5 , & V_4 -> V_28 ) ;\r\nF_6 ( V_4 -> V_11 + 2 , & V_4 -> V_29 ) ;\r\nF_6 ( V_4 -> V_11 + 6 , & V_4 -> V_30 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( T_2 * V_4 )\r\n{\r\nfor (; V_7 != V_9 ; V_4 -> V_6 ++ ) {\r\nswitch ( V_7 ) {\r\ncase V_10 :\r\nF_12 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 ++ ;\r\nbreak;\r\ncase V_14 :\r\nF_13 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 += 2 ;\r\nbreak;\r\ncase V_15 :\r\nF_14 ( V_4 -> V_11 + V_4 -> V_12 , V_13 ) ;\r\nV_4 -> V_12 += 4 ;\r\nbreak;\r\ncase V_16 :\r\n* ( V_17 * * ) V_13 = V_4 -> V_11 + V_4 -> V_12 ;\r\nif ( V_4 -> V_11 [ V_4 -> V_12 ] != 0xff )\r\nV_4 -> V_12 += 1 + V_4 -> V_11 [ V_4 -> V_12 ] ;\r\nelse\r\nV_4 -> V_12 += 3 + * ( T_1 * ) ( V_4 -> V_11 + V_4 -> V_12 + 1 ) ;\r\nbreak;\r\ncase V_8 :\r\nif ( V_4 -> V_11 [ V_4 -> V_12 ] == '\0' ) {\r\n* ( V_20 * ) V_13 = V_21 ;\r\nV_4 -> V_12 ++ ;\r\nF_3 ( V_4 ) ;\r\n} else {\r\nunsigned V_22 = V_4 -> V_12 ;\r\n* ( V_20 * ) V_13 = V_31 ;\r\nV_4 -> V_12 = ( V_4 -> V_11 + V_22 ) [ 0 ] == 255 ? V_4 -> V_12 + 3 : V_4 -> V_12 + 1 ;\r\nV_4 -> V_6 ++ ;\r\nF_11 ( V_4 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nunsigned F_15 ( T_2 * V_4 , V_17 * V_24 )\r\n{\r\nmemset ( V_4 , 0 , sizeof( T_2 ) ) ;\r\nV_4 -> V_11 = V_24 ;\r\nV_4 -> V_12 = 8 ;\r\nV_4 -> V_6 = 0 ;\r\nF_12 ( V_4 -> V_11 + 4 , & V_4 -> V_27 ) ;\r\nF_12 ( V_4 -> V_11 + 5 , & V_4 -> V_28 ) ;\r\nV_4 -> V_25 = V_26 [ F_2 ( V_4 -> V_27 , V_4 -> V_28 ) ] ;\r\nF_11 ( V_4 ) ;\r\nF_13 ( V_24 + 0 , & V_4 -> V_12 ) ;\r\nF_13 ( V_4 -> V_11 + 2 , & V_4 -> V_29 ) ;\r\nF_13 ( V_4 -> V_11 + 6 , & V_4 -> V_30 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned F_16 ( T_2 * V_4 , T_1 V_32 ,\r\nV_17 V_33 , V_17 V_34 ,\r\nT_1 V_35 , T_3 V_36 )\r\n{\r\nmemset ( V_4 , 0 , sizeof( T_2 ) ) ;\r\nV_4 -> V_29 = V_32 ;\r\nV_4 -> V_27 = V_33 ;\r\nV_4 -> V_28 = V_34 ;\r\nV_4 -> V_30 = V_35 ;\r\nV_4 -> V_37 . V_38 = V_36 ;\r\nreturn 0 ;\r\n}\r\nchar * F_17 ( V_17 V_39 , V_17 V_40 )\r\n{\r\nreturn V_41 [ F_2 ( V_39 , V_40 ) ] ;\r\n}\r\nstatic T_4 * F_18 ( T_4 * V_42 , char * V_43 , ... )\r\n{\r\nT_5 V_44 ;\r\nT_6 V_45 , V_46 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nva_start ( V_44 , V_43 ) ;\r\nV_46 = V_42 -> V_47 - V_42 -> V_48 ;\r\nV_45 = vsnprintf ( V_42 -> V_6 , V_46 , V_43 , V_44 ) ;\r\nva_end ( V_44 ) ;\r\nif ( V_45 >= V_46 ) {\r\nT_6 V_49 = 2 * V_42 -> V_47 ;\r\nT_7 * V_50 ;\r\nwhile ( ( V_49 - V_42 -> V_48 ) <= V_45 )\r\nV_49 *= 2 ;\r\nV_50 = F_19 ( V_49 , V_51 ) ;\r\nif ( ! V_50 ) {\r\nF_20 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nmemcpy ( V_50 , V_42 -> V_52 , V_42 -> V_48 ) ;\r\nF_21 ( V_42 -> V_52 ) ;\r\nV_50 [ V_42 -> V_48 ] = 0 ;\r\nV_42 -> V_52 = V_50 ;\r\nV_42 -> V_6 = V_42 -> V_52 + V_42 -> V_48 ;\r\nV_42 -> V_47 = V_49 ;\r\nva_start ( V_44 , V_43 ) ;\r\nV_46 = V_42 -> V_47 - V_42 -> V_48 ;\r\nV_45 = vsnprintf ( V_42 -> V_6 , V_46 , V_43 , V_44 ) ;\r\nva_end ( V_44 ) ;\r\n}\r\nV_42 -> V_6 += V_45 ;\r\nV_42 -> V_48 += V_45 ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_22 ( T_4 * V_42 , V_17 * V_11 , unsigned V_53 )\r\n{\r\nunsigned V_54 = 0 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nfor (; V_53 ; V_53 -- , V_11 ++ )\r\nif ( isalnum ( * V_11 ) || * V_11 == ' ' ) {\r\nif ( V_54 )\r\nV_42 = F_18 ( V_42 , L_110 ) ;\r\nV_42 = F_18 ( V_42 , L_111 , * V_11 ) ;\r\nV_54 = 0 ;\r\n} else {\r\nif ( ! V_54 )\r\nV_42 = F_18 ( V_42 , L_112 , * V_11 ) ;\r\nelse\r\nV_42 = F_18 ( V_42 , L_113 , * V_11 ) ;\r\nV_54 = 1 ;\r\n}\r\nif ( V_54 )\r\nV_42 = F_18 ( V_42 , L_110 ) ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_23 ( T_4 * V_42 , V_17 * V_11 )\r\n{\r\nunsigned V_53 ;\r\nif ( V_11 [ 0 ] != 0xff ) {\r\nV_53 = V_11 [ 0 ] ;\r\nV_11 += 1 ;\r\n} else {\r\nV_53 = ( ( T_1 * ) ( V_11 + 1 ) ) [ 0 ] ;\r\nV_11 += 3 ;\r\n}\r\nV_42 = F_22 ( V_42 , V_11 , V_53 ) ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_24 ( T_4 * V_42 , T_2 * V_4 , int V_55 )\r\n{\r\nfor (; V_7 != V_9 ; V_4 -> V_6 ++ ) {\r\nint V_56 = 29 + 3 - V_55 ;\r\nint V_57 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_42 = F_18 ( V_42 , L_114 ) ;\r\nfor ( V_57 = 0 ; V_57 < V_55 - 1 ; V_57 ++ )\r\nV_42 = F_18 ( V_42 , L_115 ) ;\r\nswitch ( V_7 ) {\r\ncase V_10 :\r\nV_42 = F_18 ( V_42 , L_116 , V_56 , V_58 , * ( V_17 * ) ( V_4 -> V_11 + V_4 -> V_12 ) ) ;\r\nV_4 -> V_12 ++ ;\r\nbreak;\r\ncase V_14 :\r\nV_42 = F_18 ( V_42 , L_116 , V_56 , V_58 , * ( T_1 * ) ( V_4 -> V_11 + V_4 -> V_12 ) ) ;\r\nV_4 -> V_12 += 2 ;\r\nbreak;\r\ncase V_15 :\r\nV_42 = F_18 ( V_42 , L_117 , V_56 , V_58 , * ( T_3 * ) ( V_4 -> V_11 + V_4 -> V_12 ) ) ;\r\nV_4 -> V_12 += 4 ;\r\nbreak;\r\ncase V_16 :\r\nV_42 = F_18 ( V_42 , L_118 , V_56 , V_58 ) ;\r\nif ( V_4 -> V_11 [ V_4 -> V_12 ] == '\0' )\r\nV_42 = F_18 ( V_42 , L_119 ) ;\r\nelse\r\nV_42 = F_23 ( V_42 , V_4 -> V_11 + V_4 -> V_12 ) ;\r\nV_42 = F_18 ( V_42 , L_120 ) ;\r\nif ( V_4 -> V_11 [ V_4 -> V_12 ] != 0xff )\r\nV_4 -> V_12 += 1 + V_4 -> V_11 [ V_4 -> V_12 ] ;\r\nelse\r\nV_4 -> V_12 += 3 + * ( T_1 * ) ( V_4 -> V_11 + V_4 -> V_12 + 1 ) ;\r\nbreak;\r\ncase V_8 :\r\nif ( V_4 -> V_11 [ V_4 -> V_12 ] == '\0' ) {\r\nV_42 = F_18 ( V_42 , L_121 , V_56 , V_58 ) ;\r\nV_4 -> V_12 ++ ;\r\nF_3 ( V_4 ) ;\r\n} else {\r\nchar * V_59 = V_58 ;\r\nunsigned V_22 = V_4 -> V_12 ;\r\nV_42 = F_18 ( V_42 , L_122 , V_56 , V_59 ) ;\r\nV_4 -> V_12 = ( V_4 -> V_11 + V_22 ) [ 0 ] == 255 ? V_4 -> V_12 + 3 : V_4 -> V_12 + 1 ;\r\nV_4 -> V_6 ++ ;\r\nV_42 = F_24 ( V_42 , V_4 , V_55 + 1 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_25 ( void )\r\n{\r\nT_4 * V_42 ;\r\nif ( F_26 ( ! F_27 ( 1 , & V_60 ) ) ) {\r\nV_42 = V_61 ;\r\ngoto V_62;\r\n} else\r\nV_42 = F_19 ( sizeof( T_4 ) , V_51 ) ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_42 -> V_52 = F_19 ( V_63 , V_51 ) ;\r\nif ( ! V_42 -> V_52 ) {\r\nF_21 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nV_42 -> V_47 = V_63 ;\r\nV_62:\r\nV_42 -> V_52 [ 0 ] = 0 ;\r\nV_42 -> V_6 = V_42 -> V_52 ;\r\nV_42 -> V_48 = 0 ;\r\nreturn V_42 ;\r\n}\r\nvoid F_20 ( T_4 * V_42 )\r\n{\r\nif ( F_26 ( V_42 == V_61 ) ) {\r\nF_28 ( 1 , & V_60 ) ;\r\nreturn;\r\n}\r\nif ( F_26 ( V_42 ) )\r\nF_21 ( V_42 -> V_52 ) ;\r\nF_21 ( V_42 ) ;\r\n}\r\nT_4 * F_29 ( V_17 * V_24 )\r\n{\r\nT_4 * V_42 ;\r\nT_2 * V_4 ;\r\nV_42 = F_25 () ;\r\nif ( F_30 ( ! V_42 ) )\r\nreturn NULL ;\r\nif ( F_26 ( V_42 == V_61 ) )\r\nV_4 = V_64 ;\r\nelse\r\nV_4 = F_19 ( sizeof( T_2 ) , V_51 ) ;\r\nif ( F_30 ( ! V_4 ) ) {\r\nF_20 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nV_4 -> V_11 = V_24 ;\r\nV_4 -> V_12 = 8 ;\r\nV_4 -> V_6 = 0 ;\r\nF_12 ( V_4 -> V_11 + 4 , & V_4 -> V_27 ) ;\r\nF_12 ( V_4 -> V_11 + 5 , & V_4 -> V_28 ) ;\r\nV_4 -> V_25 = V_26 [ F_2 ( V_4 -> V_27 , V_4 -> V_28 ) ] ;\r\nV_42 = F_18 ( V_42 , L_123 ,\r\nV_41 [ F_2 ( V_4 -> V_27 , V_4 -> V_28 ) ] ,\r\n( ( unsigned short * ) V_24 ) [ 1 ] ,\r\n( ( unsigned short * ) V_24 ) [ 3 ] ,\r\n( ( unsigned short * ) V_24 ) [ 0 ] ) ;\r\nV_42 = F_24 ( V_42 , V_4 , 1 ) ;\r\nif ( F_30 ( V_4 != V_64 ) )\r\nF_21 ( V_4 ) ;\r\nreturn V_42 ;\r\n}\r\nT_4 * F_31 ( T_2 * V_4 )\r\n{\r\nT_4 * V_42 ;\r\nif ( ! V_4 -> V_11 )\r\nreturn NULL ;\r\nV_42 = F_25 () ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_4 -> V_12 = 8 ;\r\nV_4 -> V_6 = 0 ;\r\nV_42 = F_18 ( V_42 , L_124 ,\r\nV_41 [ F_2 ( V_4 -> V_27 , V_4 -> V_28 ) ] ,\r\n( ( T_1 * ) V_4 -> V_11 ) [ 1 ] ,\r\n( ( T_1 * ) V_4 -> V_11 ) [ 3 ] ,\r\n( ( T_1 * ) V_4 -> V_11 ) [ 0 ] ) ;\r\nV_42 = F_24 ( V_42 , V_4 , 1 ) ;\r\nreturn V_42 ;\r\n}\r\nint T_8 F_32 ( void )\r\n{\r\nV_64 = F_19 ( sizeof( T_2 ) , V_65 ) ;\r\nif ( ! V_64 )\r\nreturn - V_66 ;\r\nV_61 = F_19 ( sizeof( T_4 ) , V_65 ) ;\r\nif ( ! V_61 ) {\r\nF_21 ( V_64 ) ;\r\nreturn - V_66 ;\r\n}\r\nV_61 -> V_52 = F_19 ( V_67 , V_65 ) ;\r\nif ( ! V_61 -> V_52 ) {\r\nF_21 ( V_64 ) ;\r\nF_21 ( V_61 ) ;\r\nreturn - V_66 ;\r\n}\r\nV_61 -> V_47 = V_67 ;\r\nV_61 -> V_52 [ 0 ] = 0 ;\r\nV_61 -> V_6 = V_61 -> V_52 ;\r\nV_61 -> V_48 = 0 ;\r\nreturn 0 ;\r\n}\r\nvoid T_9 F_33 ( void )\r\n{\r\nif ( V_61 )\r\nF_21 ( V_61 -> V_52 ) ;\r\nF_21 ( V_61 ) ;\r\nF_21 ( V_64 ) ;\r\n}\r\nT_4 * F_29 ( V_17 * V_24 )\r\n{\r\nreturn & V_61 ;\r\n}\r\nT_4 * F_31 ( T_2 * V_4 )\r\n{\r\nreturn & V_61 ;\r\n}\r\nvoid F_20 ( T_4 * V_42 )\r\n{\r\n}\r\nint T_8 F_32 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_9 F_33 ( void )\r\n{\r\n}
