Release 10.1.03 reportgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

AVIV::  Sat Feb 21 00:16:47 2009

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\reportgen.exe -intstyle ise -delay -o
AvivFPGA2 AvivFPGA2.ncd 

Loading device for application Rf_Device from file '3s400.nph' in environment
C:\Xilinx\10.1\ISE.
   "AvivFPGA2" is an NCD, version 3.2, device xc3s400, package pq208, speed -4
ReportGen:LoadDesign: 'AvivFPGA2.ncd'
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
Device speed data version:  "PRODUCTION 1.39 2008-01-09".

Generating Delay Report: AvivFPGA2.dly


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.596
   The MAXIMUM PIN DELAY IS:                               7.274
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   6.333

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 8.00  d >= 8.00
   ---------   ---------   ---------   ---------   ---------   ---------
        1285        1133         357         148         350           0


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk1_BUFGP |      BUFGMUX1| No   |  176 |  0.020     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|             ok1<24> |      BUFGMUX3| No   |  147 |  0.021     |  1.035      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

reportgen done!
