<stg><name>syr2k_Pipeline_VITIS_LOOP_48_2</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %p_cast8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %indvars_iv81_cast5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv81_cast5

]]></Node>
<StgValue><ssdm name="indvars_iv81_cast5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %indvars_iv79_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv79

]]></Node>
<StgValue><ssdm name="indvars_iv79_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="45" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_cast8_cast = zext i32 %p_cast8_read

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="4">
<![CDATA[
for.inc:2 %indvars_iv_cast = zext i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:3 %exitcond1 = icmp_eq  i5 %indvars_iv_cast, i5 %indvars_iv79_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 17, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:5 %indvars_iv_next = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln0 = br i1 %exitcond1, void %for.inc.split, void %VITIS_LOOP_54_4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc.split:2 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv81_cast5_read, i4 %indvars_iv_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:3 %p_cast82 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %empty_91 = add i64 %p_cast82, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_91, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:6 %p_cast7_cast = sext i62 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast7_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:7 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast7_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln0 = store i4 %indvars_iv_next, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
VITIS_LOOP_54_4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="49" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="45" op_0_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_cast = sext i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_load_cast"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
for.inc.split:11 %empty_92 = mul i45 %gmem_load_cast, i45 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i45.i32.i32, i45 %empty_92, i32 29, i32 44

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:14 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %mul12_u0_32fixp4_cast = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="mul12_u0_32fixp4_cast"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:15 %write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %mul12_u0_32fixp4_cast, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="56" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:16 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="57" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:16 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="58" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:16 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="59" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:16 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="60" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:16 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="63" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="103" name="indvars_iv79" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv79"/></StgValue>
</port>
<port id="104" name="indvars_iv81_cast5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv81_cast5"/></StgValue>
</port>
<port id="105" name="C" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C"/></StgValue>
</port>
<port id="106" name="p_cast8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast8"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="indvars_iv" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i32" to="p_cast8_read" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="p_cast8" to="p_cast8_read" fromId="106" toId="20">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i64" to="C_read" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="C" to="C_read" fromId="105" toId="21">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i4" to="indvars_iv81_cast5_read" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="indvars_iv81_cast5" to="indvars_iv81_cast5_read" fromId="104" toId="22">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i5" to="indvars_iv79_read" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="indvars_iv79" to="indvars_iv79_read" fromId="103" toId="23">
</dataflow>
<dataflow id="121" from="p_cast8_read" to="p_cast8_cast" fromId="20" toId="24">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="gmem" to="specinterface_ln0" fromId="102" toId="25">
</dataflow>
<dataflow id="126" from="empty" to="specinterface_ln0" fromId="125" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="131" from="empty_12" to="specinterface_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="25">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="135" toId="25">
</dataflow>
<dataflow id="138" from="empty_1" to="specinterface_ln0" fromId="137" toId="25">
</dataflow>
<dataflow id="139" from="empty_12" to="specinterface_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="25">
</dataflow>
<dataflow id="145" from="empty_12" to="specinterface_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="146" from="empty_12" to="specinterface_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="151" from="StgValue_150" to="store_ln0" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="indvars_iv" to="store_ln0" fromId="19" toId="26">
</dataflow>
<dataflow id="153" from="indvars_iv" to="indvars_iv_load" fromId="19" toId="28">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="154" toId="29">
</dataflow>
<dataflow id="156" from="gmem" to="specbitsmap_ln0" fromId="102" toId="29">
</dataflow>
<dataflow id="157" from="indvars_iv_load" to="indvars_iv_cast" fromId="28" toId="30">
</dataflow>
<dataflow id="158" from="indvars_iv_cast" to="exitcond1" fromId="30" toId="31">
</dataflow>
<dataflow id="159" from="indvars_iv79_read" to="exitcond1" fromId="23" toId="31">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="160" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_162" to="empty" fromId="162" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty" fromId="164" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty" fromId="166" toId="32">
</dataflow>
<dataflow id="168" from="indvars_iv_load" to="indvars_iv_next" fromId="28" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_169" to="indvars_iv_next" fromId="169" toId="33">
</dataflow>
<dataflow id="171" from="exitcond1" to="br_ln0" fromId="31" toId="34">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="tmp_6" fromId="172" toId="35">
</dataflow>
<dataflow id="174" from="indvars_iv81_cast5_read" to="tmp_6" fromId="22" toId="35">
</dataflow>
<dataflow id="175" from="indvars_iv_load" to="tmp_6" fromId="28" toId="35">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_6" fromId="176" toId="35">
</dataflow>
<dataflow id="178" from="tmp_6" to="p_cast82" fromId="35" toId="36">
</dataflow>
<dataflow id="179" from="p_cast82" to="empty_91" fromId="36" toId="37">
</dataflow>
<dataflow id="180" from="C_read" to="empty_91" fromId="21" toId="37">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast7" fromId="181" toId="38">
</dataflow>
<dataflow id="183" from="empty_91" to="p_cast7" fromId="37" toId="38">
</dataflow>
<dataflow id="185" from="StgValue_184" to="p_cast7" fromId="184" toId="38">
</dataflow>
<dataflow id="187" from="StgValue_186" to="p_cast7" fromId="186" toId="38">
</dataflow>
<dataflow id="188" from="p_cast7" to="p_cast7_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="189" from="gmem" to="gmem_addr" fromId="102" toId="40">
</dataflow>
<dataflow id="190" from="p_cast7_cast" to="gmem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="191" from="indvars_iv_next" to="store_ln0" fromId="33" toId="41">
</dataflow>
<dataflow id="192" from="indvars_iv" to="store_ln0" fromId="19" toId="41">
</dataflow>
<dataflow id="194" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="gmem_addr" to="gmem_load_req" fromId="40" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_107" to="gmem_load_req" fromId="107" toId="42">
</dataflow>
<dataflow id="197" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="43">
</dataflow>
<dataflow id="198" from="gmem_addr" to="gmem_load_req" fromId="40" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_107" to="gmem_load_req" fromId="107" toId="43">
</dataflow>
<dataflow id="200" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="44">
</dataflow>
<dataflow id="201" from="gmem_addr" to="gmem_load_req" fromId="40" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_107" to="gmem_load_req" fromId="107" toId="44">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="45">
</dataflow>
<dataflow id="204" from="gmem_addr" to="gmem_load_req" fromId="40" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_107" to="gmem_load_req" fromId="107" toId="45">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="46">
</dataflow>
<dataflow id="207" from="gmem_addr" to="gmem_load_req" fromId="40" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_107" to="gmem_load_req" fromId="107" toId="46">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="47">
</dataflow>
<dataflow id="210" from="gmem_addr" to="gmem_load_req" fromId="40" toId="47">
</dataflow>
<dataflow id="211" from="StgValue_107" to="gmem_load_req" fromId="107" toId="47">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="193" toId="48">
</dataflow>
<dataflow id="213" from="gmem_addr" to="gmem_load_req" fromId="40" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_107" to="gmem_load_req" fromId="107" toId="48">
</dataflow>
<dataflow id="216" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="215" toId="49">
</dataflow>
<dataflow id="217" from="gmem_addr" to="gmem_addr_read" fromId="40" toId="49">
</dataflow>
<dataflow id="218" from="gmem_addr_read" to="gmem_load_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="219" from="gmem_load_cast" to="empty_92" fromId="50" toId="51">
</dataflow>
<dataflow id="220" from="p_cast8_cast" to="empty_92" fromId="24" toId="51">
</dataflow>
<dataflow id="222" from="_ssdm_op_PartSelect.i16.i45.i32.i32" to="tmp_7" fromId="221" toId="52">
</dataflow>
<dataflow id="223" from="empty_92" to="tmp_7" fromId="51" toId="52">
</dataflow>
<dataflow id="225" from="StgValue_224" to="tmp_7" fromId="224" toId="52">
</dataflow>
<dataflow id="227" from="StgValue_226" to="tmp_7" fromId="226" toId="52">
</dataflow>
<dataflow id="229" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="228" toId="53">
</dataflow>
<dataflow id="230" from="gmem_addr" to="gmem_addr_req" fromId="40" toId="53">
</dataflow>
<dataflow id="231" from="StgValue_107" to="gmem_addr_req" fromId="107" toId="53">
</dataflow>
<dataflow id="232" from="tmp_7" to="mul12_u0_32fixp4_cast" fromId="52" toId="54">
</dataflow>
<dataflow id="234" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln0" fromId="233" toId="55">
</dataflow>
<dataflow id="235" from="gmem_addr" to="write_ln0" fromId="40" toId="55">
</dataflow>
<dataflow id="236" from="mul12_u0_32fixp4_cast" to="write_ln0" fromId="54" toId="55">
</dataflow>
<dataflow id="238" from="StgValue_237" to="write_ln0" fromId="237" toId="55">
</dataflow>
<dataflow id="240" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="239" toId="56">
</dataflow>
<dataflow id="241" from="gmem_addr" to="gmem_addr_resp" fromId="40" toId="56">
</dataflow>
<dataflow id="242" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="239" toId="57">
</dataflow>
<dataflow id="243" from="gmem_addr" to="gmem_addr_resp" fromId="40" toId="57">
</dataflow>
<dataflow id="244" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="239" toId="58">
</dataflow>
<dataflow id="245" from="gmem_addr" to="gmem_addr_resp" fromId="40" toId="58">
</dataflow>
<dataflow id="246" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="239" toId="59">
</dataflow>
<dataflow id="247" from="gmem_addr" to="gmem_addr_resp" fromId="40" toId="59">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="248" toId="60">
</dataflow>
<dataflow id="250" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="60">
</dataflow>
<dataflow id="251" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="60">
</dataflow>
<dataflow id="252" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="60">
</dataflow>
<dataflow id="253" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="60">
</dataflow>
<dataflow id="254" from="empty_12" to="specpipeline_ln0" fromId="130" toId="60">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="255" toId="61">
</dataflow>
<dataflow id="258" from="empty_9" to="specloopname_ln0" fromId="257" toId="61">
</dataflow>
<dataflow id="259" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="239" toId="62">
</dataflow>
<dataflow id="260" from="gmem_addr" to="gmem_addr_resp" fromId="40" toId="62">
</dataflow>
<dataflow id="261" from="exitcond1" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="262" from="exitcond1" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="263" from="exitcond1" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="264" from="exitcond1" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="265" from="exitcond1" to="StgValue_6" fromId="31" toId="6">
</dataflow>
<dataflow id="266" from="exitcond1" to="StgValue_7" fromId="31" toId="7">
</dataflow>
<dataflow id="267" from="exitcond1" to="StgValue_8" fromId="31" toId="8">
</dataflow>
<dataflow id="268" from="exitcond1" to="StgValue_9" fromId="31" toId="9">
</dataflow>
<dataflow id="269" from="exitcond1" to="StgValue_10" fromId="31" toId="10">
</dataflow>
<dataflow id="270" from="exitcond1" to="StgValue_11" fromId="31" toId="11">
</dataflow>
<dataflow id="271" from="exitcond1" to="StgValue_12" fromId="31" toId="12">
</dataflow>
<dataflow id="272" from="exitcond1" to="StgValue_13" fromId="31" toId="13">
</dataflow>
<dataflow id="273" from="exitcond1" to="StgValue_14" fromId="31" toId="14">
</dataflow>
<dataflow id="274" from="exitcond1" to="StgValue_15" fromId="31" toId="15">
</dataflow>
<dataflow id="275" from="exitcond1" to="StgValue_16" fromId="31" toId="16">
</dataflow>
</dataflows>


</stg>
