{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:EkHepimYqZsC", "title": "Asymptotic waveform evaluation for timing analysis", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1990", "authors": ["LT Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6587767688701408159", "cited_by": 2334.0, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:u5HHmVD_uO8C", "title": "PRIMA: Passive reduced-order interconnect macromodeling algorithm", "published_by": "The Best of ICCAD: 20 Years of Excellence in Computer-Aided Design, 433-450, 2003", "authors": ["A Odabasioglu", "M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6691845821432932971", "cited_by": 2039.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:epqYDVWIO7EC", "title": "Modeling the\" Effective capacitance\" for the RC interconnect of CMOS gates", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1994", "authors": ["J Qian", "S Pullela", "L Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8852727053967116284", "cited_by": 435.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:u-x6o8ySG0sC", "title": "IC interconnect analysis", "published_by": "Springer Science & Business Media, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17540451265358529411", "cited_by": 352.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:d1gkVwhDpl0C", "title": "The Elmore delay as bound for RC trees with generalized input signals", "published_by": "Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, 364-369, 1995", "authors": ["R Gupta", "B Krauter", "B Tutuianu", "J Willis", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2297287342557338267", "cited_by": 324.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:LhH-TYMQEocC", "title": "Programmable gate array based on configurable metal interconnect vias", "published_by": "US Patent 6,633,182, 2003", "authors": ["L Pileggi", "H Schmit"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15950832568903196275", "cited_by": 268.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:0EnyYjriUFMC", "title": "Digital circuit design challenges and opportunities in the era of nanoscale CMOS", "published_by": "Proceedings of the IEEE 96 (2), 343-365, 2008", "authors": ["BH Calhoun", "Y Cao", "X Li", "K Mai", "LT Pileggi", "RA Rutenbar", "KL Shepard"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17395352437326939706", "cited_by": 259.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:v6i8RKmR8ToC", "title": "Energy-efficient abundant-data computing: The N3XT 1,000 x", "published_by": "Computer 48 (12), 24-33, 2015", "authors": ["MMS Aly", "M Gao", "G Hills", "CS Lee", "G Pitner", "MM Shulaker", "TF Wu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2764676254995798371", "cited_by": 254.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:OcBU2YAGkTUC", "title": "RICE: Rapid interconnect circuit evaluation using AWE", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1994", "authors": ["CL Ratzlaff", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2529709747292658317", "cited_by": 233.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:DJbcl8HfkQkC", "title": "RICE: Rapid interconnect circuit evaluation using AWE", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1994", "authors": ["CL Ratzlaff", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2529709747292658317", "cited_by": 233.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:vDijr-p_gm4C", "title": "RICE: Rapid interconnect circuit evaluation using AWE", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1994", "authors": ["CL Ratzlaff", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2529709747292658317", "cited_by": 233.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:otzGkya1bYkC", "title": "Method and process for design of integrated circuits using regular geometry patterns to obtain geometrically consistent component features", "published_by": "US Patent 7,278,118, 2007", "authors": ["LT Pileggi", "AJ Strojwas", "LL Lanza"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1934427698474533754,1025162786918382242,11682613639509361959", "cited_by": 229.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:9yKSN-GCB0IC", "title": "Correlation-aware statistical timing analysis with non-Gaussian delay distributions", "published_by": "Proceedings of the 42nd annual Design Automation Conference, 77-82, 2005", "authors": ["Y Zhan", "AJ Strojwas", "X Li", "LT Pileggi", "D Newmark", "M Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14977800984170959064", "cited_by": 228.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:uWiczbcajpAC", "title": "RICE: Rapid interconnect circuit evaluator", "published_by": "Proceedings of the 28th ACM/IEEE Design Automation Conference, 555-560, 1991", "authors": ["CL Ratzlaff", "N Gopal", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4635745336457785154", "cited_by": 226.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:Aul-kAQHnToC", "title": "Why do people tag? Motivations for photo tagging", "published_by": "Communications of the ACM 53 (7), 128-131, 2010", "authors": ["O Nov", "C Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3921162679559487530,17872526469162680507,18088257377488223786,16859500758518586971,11974197695688478829,5080555721560111071,17119055765249194278,13916404685410959892,14402358084772489235", "cited_by": 223.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:u-coK7KVo8oC", "title": "Method and process for design of integrated circuits using regular geometry patterns to obtain geometrically consistent component features", "published_by": "US Patent 7,906,254, 2011", "authors": ["LT Pileggi", "AJ Strojwas", "LL Lanza"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1025162786918382242,11682613639509361959", "cited_by": 208.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:2osOgNQ5qMEC", "title": "Calculating worst-case gate delays due to dominant capacitance coupling", "published_by": "Proceedings of the 34th annual Design Automation Conference, 46-51, 1997", "authors": ["F Dartu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10737255880301088391", "cited_by": 206.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:qjMakFHDy7sC", "title": "Performance computation for precharacterized CMOS gates with RC loads", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1996", "authors": ["F Dartu", "N Menezes", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11338009401741382007", "cited_by": 203.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:UeHWp8X0CEIC", "title": "Model order-reduction of RC (L) interconnect including variational analysis", "published_by": "Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 201-206, 1999", "authors": ["Y Liu", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5182761240845530257", "cited_by": 195.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&citation_for_view=Mm-vQM8AAAAJ:Tyk-4Ss8FVUC", "title": "Impact of interconnect variations on the clock skew of a gigahertz microprocessor", "published_by": "Proceedings of the 37th Annual Design Automation Conference, 168-171, 2000", "authors": ["Y Liu", "SR Nassif", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15454183873508746216", "cited_by": 178.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:PVjk1bu6vJQC", "title": "Exact combinatorial optimization methods for physical design of regular logic bricks", "published_by": "Proceedings of the 44th annual Design Automation Conference, 344-349, 2007", "authors": ["B Taylor", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3454365764450332621", "cited_by": 170.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:IjCSPb-OGe4C", "title": "STAC: Statistical timing analysis with correlation", "published_by": "Proceedings of the 41st annual Design Automation Conference, 343-348, 2004", "authors": ["J Le", "X Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15081489858139600366", "cited_by": 166.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:URolC5Kub84C", "title": "A gate-delay model for high-speed CMOS circuits", "published_by": "Proceedings of the 31st annual Design Automation Conference, 576-580, 1994", "authors": ["F Dartu", "N Menezes", "J Qian", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4105829071589757807", "cited_by": 155.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:zYLM7Y9cAGgC", "title": "Method for design optimization using logical and physical information", "published_by": "US Patent 6,286,128, 2001", "authors": ["L Pileggi", "M Sarrafzadeh", "S Malik", "A Chakraborty", "A Li", "RE Shortt", "C Dunn", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=671740699108691312", "cited_by": 154.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:W7OEmFMy1HYC", "title": "Taco: Timing analysis with coupling", "published_by": "Proceedings of the 37th Annual Design Automation Conference, 266-269, 2000", "authors": ["R Arunachalam", "K Rajagopal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2766711446993302224", "cited_by": 153.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Y0pCki6q_DkC", "title": "Determination of worst-case aggressor alignment for delay calculation", "published_by": "Proceedings of the 1998 IEEE/ACM international conference on Computer-aided\u00a0\u2026, 1998", "authors": ["PD Gross", "R Arunachalam", "K Rajagopal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13872567894993473801", "cited_by": 151.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:FPJr55Dyh1AC", "title": "Maximization of layout printability/manufacturability by extreme layout regularity", "published_by": "Design and Process Integration for Microelectronic Manufacturing IV 6156, 67-81, 2006", "authors": ["T Jhaveri", "L Pileggi", "V Rovner", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18397742846781790346", "cited_by": 148.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:QyXJ3EUuO1IC", "title": "A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing", "published_by": "2013 IEEE international 3D systems integration conference (3DIC), 1-7, 2013", "authors": ["Q Zhu", "B Akin", "HE Sumbul", "F Sadi", "JC Hoe", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=463065815151567504", "cited_by": 143.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:ruyezt5ZtCIC", "title": "Exploring regular fabrics to optimize the performance-cost trade-off", "published_by": "Proceedings of the 40th annual Design Automation Conference, 782-787, 2003", "authors": ["L Pileggi", "H Schmit", "AJ Strojwas", "P Gopalakrishnan", "V Kheterpal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1010581193457931243", "cited_by": 141.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:eQOLeE2rZwMC", "title": "An explicit RC-circuit delay approximation based on the first three moments of the impulse response", "published_by": "Proceedings of the 33rd annual Design Automation Conference, 611-616, 1996", "authors": ["B Tutuianu", "F Dartu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6509374034913614327", "cited_by": 140.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:XoXfffV-tXoC", "title": "Design methodology for IC manufacturability based on regular logic-bricks", "published_by": "Proceedings of the 42nd annual Design Automation Conference, 353-358, 2005", "authors": ["V Kheterpal", "V Rovner", "TG Hersan", "D Motiani", "Y Takegawa", "AJ Strojwas", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17963608490652553765", "cited_by": 135.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:YsMSGLbcyi4C", "title": "Generating sparse partial inductance matrices with guaranteed stability", "published_by": "Proceedings of IEEE International Conference on Computer Aided Design (ICCAD\u00a0\u2026, 1995", "authors": ["B Krauter", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2645989214558671620", "cited_by": 135.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:AvfA0Oy_GE0C", "title": "Skew and delay optimization for reliable buffered clock trees", "published_by": "Proceedings of 1993 International Conference on Computer Aided Design (ICCAD\u00a0\u2026, 1993", "authors": ["S Pullela", "N Menezes", "J Omar", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11756407556950923512", "cited_by": 135.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:ufrVoPGSRksC", "title": "Asymptotic probability extraction for non-normal distributions of circuit performance", "published_by": "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004\u00a0\u2026, 2004", "authors": ["X Li", "J Le", "P Gopalakrishnan", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15974354620922512495", "cited_by": 134.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:5MTHONV0fEkC", "title": "Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware", "published_by": "2013 IEEE High Performance Extreme Computing Conference (HPEC), 1-6, 2013", "authors": ["Q Zhu", "T Graf", "HE Sumbul", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1766970673437794134", "cited_by": 129.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:UebtZRa9Y70C", "title": "Efficient full-chip thermal modeling and analysis", "published_by": "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004\u00a0\u2026, 2004", "authors": ["P Li", "LT Pileggi", "M Asheghi", "R Chandra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4792825398865270890", "cited_by": 129.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Z5m8FVwuT1cC", "title": "Reliable non-zero skew clock trees using wire width optimization", "published_by": "Proceedings of the 30th international Design Automation Conference, 165-170, 1993", "authors": ["S Pullela", "N Menezes", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3790955172163860829", "cited_by": 127.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:BUYA1_V_uYcC", "title": "Time-domain macromodels for VLSI interconnect analysis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1994", "authors": ["SY Kim", "N Gopal", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3507689388622840712", "cited_by": 126.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:OzeSX8-yOCQC", "title": "Building trusted ICs using split fabrication", "published_by": "2014 IEEE international symposium on hardware-oriented security and trust\u00a0\u2026, 2014", "authors": ["K Vaidyanathan", "BP Das", "E Sumbul", "R Liu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14966035072488421846", "cited_by": 122.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:aqlVkmm33-oC", "title": "IC thermal simulation and modeling via efficient multigrid-based approaches", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2006", "authors": ["P Li", "LT Pileggi", "M Asheghi", "R Chandra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5349963069190537166", "cited_by": 122.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:0N-VGjzr574C", "title": "Co-optimization of circuits, layout and lithography for predictive technology scaling beyond gratings", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2010", "authors": ["T Jhaveri", "V Rovner", "L Liebmann", "L Pileggi", "AJ Strojwas", "JD Hibbeler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2864895508491523459", "cited_by": 119.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Se3iqnhoufwC", "title": "Inductance 101: Modeling and extraction", "published_by": "Proceedings of the 38th annual Design Automation Conference, 323-328, 2001", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5134492431314788685", "cited_by": 118.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:_FxGoFyzp5QC", "title": "h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response", "published_by": "Proceedings of the 1998 IEEE/ACM international conference on Computer-aided\u00a0\u2026, 1998", "authors": ["T Lin", "E Acar", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9621797369944586329", "cited_by": 117.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:LkGwnXOMwfcC", "title": "PRIMO: Probability interpretation of moments for delay calculation", "published_by": "Proceedings of the 35th annual design automation conference, 463-468, 1998", "authors": ["R Kay", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17311614695334281546", "cited_by": 116.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:ML0RJ9NH7IQC", "title": "Method and apparatus for simulating a microelectric interconnect circuit", "published_by": "US Patent 5,379,231, 1995", "authors": ["LT Pillage", "CL Ratzlaff", "N Gopal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16345327727028064974", "cited_by": 114.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:roLk4NBRz8UC", "title": "A sequential quadratic programming approach to concurrent gate and wire sizing", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1997", "authors": ["N Menezes", "R Baldick", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1080523705455908039", "cited_by": 112.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:5nxA0vEk-isC", "title": "Limitations and challenges of computer-aided design technology for CMOS VLSI", "published_by": "Proceedings of the IEEE 89 (3), 341-365, 2001", "authors": ["RE Bryant", "KT Cheng", "AB Kahng", "K Keutzer", "W Maly", "R Newton", "L Pileggi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15964095771741979448", "cited_by": 111.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:2l5NCbZemmgC", "title": "3D-stacked memory-side acceleration: Accelerator and system design", "published_by": "WoNDP, 2014", "authors": ["Q Guo", "N Alachiotis", "B Akin", "F Sadi", "G Xu", "TM Low", "L Pileggi", "JC Hoe", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6442415655147207095", "cited_by": 110.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:4vMrXwiscB8C", "title": "mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices", "published_by": "Proceedings of the 49th Annual Design Automation Conference, 486-491, 2012", "authors": ["D Morris", "D Bromberg", "JG Zhu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1826173483218295784", "cited_by": 107.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:9ZlFYXVOiuMC", "title": "Compact reduced-order modeling of weakly nonlinear analog and RF circuits", "published_by": "IEEE Transactions on computer-aided design of integrated circuits and\u00a0\u2026, 2005", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9513020620859146063", "cited_by": 106.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:RoXSNcbkSzsC", "title": "A 69.5 mW 20 GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI", "published_by": "IEEE Journal of Solid-State Circuits 49 (12), 2891-2901, 2014", "authors": ["VHC Chen", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17347429215962414125", "cited_by": 105.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:k_IJM867U9cC", "title": "Placement method for integrated circuit design using topo-clustering", "published_by": "US Patent 6,442,743, 2002", "authors": ["M Sarrafzadeh", "L Pileggi", "S Malik", "FP Taraporevala", "A Chakraborty", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13674013069191352273,13914746225042511040", "cited_by": 105.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:4MWp96NkSFoC", "title": "AWE-inspired", "published_by": "Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 18.1. 1\u00a0\u2026, 1993", "authors": ["V Raghavan", "RA Rohrer", "LT Pillage", "JY Lee", "JE Bracken", "MM Alaybeyi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14435443797812581594", "cited_by": 100.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:4fGpz3EwCPoC", "title": "Formal verification of phase-locked loops using reachability analysis and continuization", "published_by": "Communications of the ACM 56 (10), 97-104, 2013", "authors": ["M Althoff", "A Rajhans", "BH Krogh", "S Yaldiz", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11020935061359741456", "cited_by": 99.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:tH6gc1N1XXoC", "title": "A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing", "published_by": "IEEE Journal of Solid-State Circuits 48 (5), 1138-1150, 2013", "authors": ["B Sadhu", "MA Ferriss", "AS Natarajan", "S Yaldiz", "JO Plouchart", "AV Rylyakov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5148496676021661230,16651781967252891199", "cited_by": 99.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:qmtmRrLr0tkC", "title": "Robust power flow and three-phase power flow analyses", "published_by": "IEEE Transactions on Power Systems 34 (1), 616-626, 2018", "authors": ["A Pandey", "M Jereminov", "MR Wagner", "DM Bromberg", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2377609577466095809,621455698949987265", "cited_by": 98.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:AHdEip9mkN0C", "title": "A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing", "published_by": "IEEE Journal of Solid-State Circuits 48 (5), 1138-1150, 2013", "authors": ["B Sadhu", "MA Ferriss", "AS Natarajan", "S Yaldiz", "JO Plouchart", "AV Rylyakov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5148496676021661230", "cited_by": 98.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Zph67rFs4hoC", "title": "Modeling interconnect variability using efficient parametric model order reduction", "published_by": "Design, Automation and Test in Europe, 958-963, 2005", "authors": ["P Li", "T Liu", "X Li", "LT Pileggi", "SR Nassif"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8900226381302099416", "cited_by": 98.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:MXK_kJrjxJIC", "title": "NORM: Compact model order reduction of weakly nonlinear systems", "published_by": "Proceedings of the 40th annual Design Automation Conference, 472-477, 2003", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2693210219822675748", "cited_by": 98.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Ug5p-4gJ2f0C", "title": "An architectural exploration of via patterned gate arrays", "published_by": "Proceedings of the 2003 international symposium on Physical design, 184-189, 2003", "authors": ["C Patel", "A Cozzie", "H Schmit", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1303413533341620558", "cited_by": 98.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:8k81kl-MbHgC", "title": "SPIE: Sparse partial inductance extraction", "published_by": "Proceedings of the 34th annual Design Automation Conference, 137-140, 1997", "authors": ["Z He", "M Celik", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=996916241843987315", "cited_by": 98.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:edDO8Oi4QzsC", "title": "Regular logic fabrics for a via patterned gate array (VPGA)", "published_by": "Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003., 53-56, 2003", "authors": ["KY Tong", "V Kheterpal", "V Rovner", "L Pileggi", "H Schmit"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14831459810988042974", "cited_by": 97.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:hqOjcs7Dif8C", "title": "Coping with RC (L) interconnect design headaches", "published_by": "Proceedings of IEEE International Conference on Computer Aided Design (ICCAD\u00a0\u2026, 1995", "authors": ["L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12115448036694269005", "cited_by": 96.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:4DMP91E08xMC", "title": "Asymptotic probability extraction for nonnormal performance distributions", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2006", "authors": ["X Li", "J Le", "P Gopalakrishnan", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=964344542754698851", "cited_by": 91.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:KlAtU1dfN6UC", "title": "Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations", "published_by": "ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005\u00a0\u2026, 2005", "authors": ["X Li", "P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9141546554551536553", "cited_by": 90.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:w1MjKQ0l0TYC", "title": "Efficient and secure intellectual property (IP) design with split fabrication", "published_by": "2014 IEEE international symposium on hardware-oriented security and trust\u00a0\u2026, 2014", "authors": ["K Vaidyanathan", "R Liu", "E Sumbul", "Q Zhu", "F Franchetti", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6587792646024090089", "cited_by": 83.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:hFOr9nPyWt4C", "title": "Statistical performance modeling and optimization", "published_by": "Foundations and Trends\u00ae in Electronic Design Automation 1 (4), 331-480, 2007", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1814301407408279585", "cited_by": 82.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:9c2xU6iGI7YC", "title": "Robust analog/RF circuit design with projection-based posynomial modeling", "published_by": "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004\u00a0\u2026, 2004", "authors": ["X Li", "P Gopalakrishnan", "Y Xu", "T Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2888829615887267613", "cited_by": 80.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:kNdYIx-mwKoC", "title": "CMOS gate delay models for general RLC loading", "published_by": "Proceedings International Conference on Computer Design VLSI in Computers\u00a0\u2026, 1997", "authors": ["R Arunachalam", "F Dartu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1477100394793544164", "cited_by": 79.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:ULOm3_A8WrAC", "title": "Maximization of layout printability/manufacturability by extreme layout regularity", "published_by": "Journal of Micro/Nanolithography, MEMS and MOEMS 6 (3), 031011-031011-15, 2007", "authors": ["T Jhaveri", "V Rovner", "L Pileggi", "AJ Strojwas", "D Motiani", "V Kheterpal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=101628087667799066", "cited_by": 78.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:YOwf2qJgpHMC", "title": "Projection-based performance modeling for inter/intra-die variations", "published_by": "ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005\u00a0\u2026, 2005", "authors": ["X Li", "J Le", "LT Pileggi", "A Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17926392276199441513", "cited_by": 77.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:hCrLmN-GePgC", "title": "Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond", "published_by": "Design for Manufacturability through Design-Process Integration III 7275, 53-61, 2009", "authors": ["L Liebmann", "L Pileggi", "J Hibbeler", "V Rovner", "T Jhaveri", "G Northrop"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=667042524315351099", "cited_by": 76.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Ak0FvsSvgGUC", "title": "Novel STT-MTJ device enabling all-metallic logic circuits", "published_by": "IEEE transactions on Magnetics 48 (11), 3215-3218, 2012", "authors": ["DM Bromberg", "DH Morris", "L Pileggi", "JG Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10611319454551382912", "cited_by": 75.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:WJVC3Jt7v1AC", "title": "Practical considerations for passive reduction of RLC circuits", "published_by": "1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of\u00a0\u2026, 1999", "authors": ["A Odabasioglu", "M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12508908658463134781", "cited_by": 74.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:4TOpqqG69KYC", "title": "Efficient inductance extraction via windowing", "published_by": "Proceedings Design, Automation and Test in Europe. Conference and Exhibition\u00a0\u2026, 2001", "authors": ["M Beattie", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5519084899832945539", "cited_by": 73.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:BwyfMAYsbu0C", "title": "Modeling the RC-interconnect effects in a hierarchical timing analyzer", "published_by": "1992 Proceedings of the IEEE Custom Integrated Circuits Conference, 15.6. 1\u00a0\u2026, 1992", "authors": ["CL Ratzlaff", "S Pullela", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16042592782631838986", "cited_by": 73.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:QIV2ME_5wuYC", "title": "Robust analog/RF circuit design with projection-based performance modeling", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2006", "authors": ["X Li", "P Gopalakrishnan", "Y Xu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2367994682833488283", "cited_by": 72.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:hkOj_22Ku90C", "title": "An 8.5 mW 5GS/s 6b flash ADC with dynamic offset calibration in 32nm CMOS SOI", "published_by": "2013 Symposium on VLSI Circuits, C264-C265, 2013", "authors": ["VHC Chen", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8935829060160427778", "cited_by": 71.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:vbGhcppDl1QC", "title": "Predicting circuit performance using circuit-level statistical timing analysis", "published_by": "Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, 332-337, 1994", "authors": ["RB Brawhear", "N Menezes", "C Oh", "LT Pillage", "MR Mercer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6762119211082790793", "cited_by": 71.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:JTqpx9DYBaYC", "title": "Oscillatory neural networks based on TMO nano-oscillators and multi-level RRAM cells", "published_by": "IEEE journal on Emerging and Selected Topics in Circuits and Systems 5 (2\u00a0\u2026, 2015", "authors": ["TC Jackson", "AA Sharma", "JA Bain", "JA Weldon", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8405061625571411670", "cited_by": 70.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:_kc_bZDykSQC", "title": "Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions", "published_by": "Proceedings of the 43rd annual Design Automation Conference, 103-108, 2006", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4248517269093021345", "cited_by": 65.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:L8Ckcad2t8MC", "title": "OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", "published_by": "Proceedings of the 42nd annual Design Automation Conference, 632-637, 2005", "authors": ["Y Xu", "KL Hsiung", "X Li", "I Nausieda", "S Boyd", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4192009830268399320", "cited_by": 63.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:5qfkUJPXOUwC", "title": "Specification test compaction for analog circuits and mems [accelerometer and opamp examples]", "published_by": "Design, Automation and Test in Europe, 164-169, 2005", "authors": ["S Biswas", "P Li", "RD Blanton", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10975137300790342599", "cited_by": 63.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:xyvS_IvSCKsC", "title": "Efficient spmv operation for large and highly sparse matrices using scalable multi-way merge parallelization", "published_by": "Proceedings of the 52nd Annual IEEE/ACM International Symposium on\u00a0\u2026, 2019", "authors": ["F Sadi", "J Sweeney", "TM Low", "JC Hoe", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10234903202637284294", "cited_by": 62.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:7PzlFSSx8tAC", "title": "S2P: A stable 2-pole RC delay and coupling noise metric [IC interconnects]", "published_by": "Proceedings Ninth Great Lakes Symposium on VLSI, 60-63, 1999", "authors": ["E Acar", "A Odabasioglu", "M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1891925349024640707", "cited_by": 61.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:L7CI7m0gUJcC", "title": "On the stability of moment-matching approximations in asymptotic waveform evaluation", "published_by": "[1992] Proceedings 29th ACM/IEEE Design Automation Conference, 207-212, 1992", "authors": ["DF Anastasakis", "N Gopal", "SY Kim", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6838362161969057040", "cited_by": 61.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:LO7wyVUgiFcC", "title": "IC analyses including extracted inductance models", "published_by": "Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 915-920, 1999", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4372076055201673209", "cited_by": 60.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:bKqednn6t2AC", "title": "Evaluating RC-interconnect using moment-matching approximations", "published_by": "1991 IEEE International Conference on Computer-Aided Design Digest of\u00a0\u2026, 1991", "authors": ["N Gopal", "DP Neikirk", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8461753472885566460", "cited_by": 60.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:EYYDruWGBe4C", "title": "Evaluating RC-interconnect using moment-matching approximations", "published_by": "1991 IEEE International Conference on Computer-Aided Design Digest of\u00a0\u2026, 1991", "authors": ["N Gopal", "DP Neikirk", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8461753472885566460", "cited_by": 60.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:jSAVyFp_754C", "title": "3DIC memory chips including computational logic-in-memory for performing accelerated data processing", "published_by": "US Patent 9,286,216, 2016", "authors": ["F Franchetti", "Q Zhu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10291456155516026207", "cited_by": 59.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:NaGl4SEjCO4C", "title": "Architecture-aware FPGA placement using metric embedding", "published_by": "Proceedings of the 43rd annual design automation conference, 460-465, 2006", "authors": ["P Gopalakrishnan", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5942207047305116802", "cited_by": 56.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:ClCfbGk0d_YC", "title": "An interconnect channel design methodology for high performance integrated circuits", "published_by": "Proceedings Design, Automation and Test in Europe Conference and Exhibition\u00a0\u2026, 2004", "authors": ["V Chandra", "A Xu", "H Schmit", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10656823928018070021", "cited_by": 56.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:dhFuZR0502QC", "title": "Modeling magnetic coupling for on-chip interconnect", "published_by": "Proceedings of the 38th annual Design Automation Conference, 335-340, 2001", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13147872725911128987", "cited_by": 56.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Wp0gIr-vW9MC", "title": "Timing metrics for physical design of deep submicron technologies", "published_by": "Proceedings of the 1998 international symposium on Physical design, 28-33, 1998", "authors": ["L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6280624034679757503", "cited_by": 55.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:Kqc1aDSOPooC", "title": "Clustering and load balancing for buffered clock tree synthesis", "published_by": "Proceedings International Conference on Computer Design VLSI in Computers\u00a0\u2026, 1997", "authors": ["AD Mehta", "YP Chen", "N Menezes", "DF Wong", "LT Pilegg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7465452302023718213", "cited_by": 55.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:M3ejUd6NZC8C", "title": "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", "published_by": "ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005\u00a0\u2026, 2005", "authors": ["X Li", "J Le", "M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16697552271857254334", "cited_by": 53.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:qUcmZB5y_30C", "title": "Robust and passive model order reduction for circuits containing susceptance elements", "published_by": "Proceedings of the 2002 IEEE/ACM international conference on Computer-aided\u00a0\u2026, 2002", "authors": ["H Zheng", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10381639043202617882", "cited_by": 52.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:p__nRnzSRKYC", "title": "RC interconnect synthesis\u2014a moment fitting approach", "published_by": "Proceedings of the 1994 IEEE/ACM international conference on Computer-aided\u00a0\u2026, 1994", "authors": ["N Menezes", "S Pullela", "F Dartu", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=870834477637929351", "cited_by": 52.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:TFP_iSt0sucC", "title": "SRAM parametric failure analysis", "published_by": "Proceedings of the 46th annual design automation conference, 496-501, 2009", "authors": ["J Wang", "S Yaldiz", "X Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8561219236608271856", "cited_by": 51.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=20&pagesize=80&citation_for_view=Mm-vQM8AAAAJ:3s1wT3WcHBgC", "title": "Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines", "published_by": "2008 IEEE Custom Integrated Circuits Conference, 415-418, 2008", "authors": ["U Arslan", "MP McCartney", "M Bhargava", "X Li", "K Mai", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16234829613075267445", "cited_by": 50.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:a3BOlSfXSfwC", "title": "Method and apparatus for thermal modeling and analysis of semiconductor chip designs", "published_by": "US Patent 7,401,304, 2008", "authors": ["P Li", "L Pileggi", "M Asheghi", "R Chandra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10115018095056269549", "cited_by": 50.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:YohjEiUPhakC", "title": "Phase change random access memory, thermal analysis", "published_by": "Thermal and Thermomechanical Proceedings 10th Intersociety Conference on\u00a0\u2026, 2006", "authors": ["SM Sadeghipour", "L Pileggi", "M Asheghi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8664448777923771614", "cited_by": 50.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:VN7nJs4JPk0C", "title": "Detecting reliability attacks during split fabrication using test-only BEOL stack", "published_by": "Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014", "authors": ["K Vaidyanathan", "BP Das", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16896490398940549583", "cited_by": 48.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:M05iB0D1s5AC", "title": "A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS", "published_by": "2008 IEEE Custom Integrated Circuits Conference, 153-156, 2008", "authors": ["JE Proesel", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10358835681582373263", "cited_by": 48.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:bEWYMUwI8FkC", "title": "Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2009", "authors": ["Y Xu", "KL Hsiung", "X Li", "LT Pileggi", "SP Boyd"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6897796085471722778", "cited_by": 47.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:uWQEDVKXjbEC", "title": "System and method to test integrated circuits on a wafer", "published_by": "US Patent 7,325,180, 2008", "authors": ["L Pileggi", "CP Yue", "RS Blanton", "T Vogels"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12403117556828012621", "cited_by": 47.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ZeXyd9-uunAC", "title": "False coupling interactions in static timing analysis", "published_by": "Proceedings of the 38th annual Design Automation Conference, 726-731, 2001", "authors": ["R Arunachalam", "RD Blanton", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17872392963445671583", "cited_by": 46.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_axFR9aDTf0C", "title": "Mismatch analysis and statistical design at 65 nm and below", "published_by": "2008 IEEE Custom Integrated Circuits Conference, 9-12, 2008", "authors": ["L Pileggi", "G Keskin", "X Li", "K Mai", "J Proesel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6963291037925346561", "cited_by": 45.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:f2IySw72cVMC", "title": "Systems, methods and computer program products for creating hierarchical equivalent circuit models", "published_by": "US Patent 7,096,174, 2006", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12161015929487839603", "cited_by": 43.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eO3_k5sD8BwC", "title": "Experimental demonstration of four-terminal magnetic logic device with separate read-and write-paths", "published_by": "2014 IEEE International Electron Devices Meeting, 33.1. 1-33.1. 4, 2014", "authors": ["DM Bromberg", "MT Moneck", "VM Sokalski", "J Zhu", "L Pileggi", "JG Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11401757587147029134", "cited_by": 42.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:u9iWguZQMMsC", "title": "A non-volatile look-up table design using PCM (phase-change memory) cells", "published_by": "2011 Symposium on VLSI Circuits-Digest of Technical Papers, 302-303, 2011", "authors": ["CY Wen", "J Li", "S Kim", "M Breitwisch", "C Lam", "J Paramesh", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14165303885022532306", "cited_by": 42.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BqipwSGYUEgC", "title": "Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", "published_by": "2007 IEEE/ACM International Conference on Computer-Aided Design, 450-457, 2007", "authors": ["X Li", "B Taylor", "YT Chien", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2131178060697088868", "cited_by": 42.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:hC7cP41nSMkC", "title": "Min/max on-chip inductance models and delay metrics", "published_by": "Proceedings of the 38th annual Design Automation Conference, 341-346, 2001", "authors": ["YC Lu", "M Celik", "T Young", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1327220975511539429", "cited_by": 42.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:35N4QoGY0k4C", "title": "An 8-bit 1.5 GS/s flash ADC using post-manufacturing statistical selection", "published_by": "IEEE Custom Integrated Circuits Conference 2010, 1-4, 2010", "authors": ["J Proesel", "G Keskin", "JO Plouchart", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10753799609803181312", "cited_by": 41.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:r0BpntZqJG4C", "title": "Electromagnetic parasitic extraction via a multipole method with hierarchical refinement", "published_by": "1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of\u00a0\u2026, 1999", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16454291408234070882", "cited_by": 40.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-f6ydRqryjwC", "title": "TETA: Transistor-level engine for timing analysis", "published_by": "Proceedings of the 35th annual Design Automation Conference, 595-598, 1998", "authors": ["F Dartu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5338307580801595058", "cited_by": 40.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:IWHjjKOFINEC", "title": "Window-based susceptance models for large-scale RLC circuit analyses", "published_by": "Proceedings 2002 Design, Automation and Test in Europe Conference and\u00a0\u2026, 2002", "authors": ["H Zheng", "B Krauter", "M Beattie", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10943515451602368350", "cited_by": 39.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HDshCWvjkbEC", "title": "EWA: Efficient wiring-sizing algorithm for signal nets and clock nets", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1998", "authors": ["R Kay", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4095093717439530286", "cited_by": 39.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HtEfBTGE9r8C", "title": "Design and manufacturability tradeoffs in unidirectional and bidirectional standard cell layouts in 14 nm node", "published_by": "Design for Manufacturability through Design-Process Integration VI 8327, 164-175, 2012", "authors": ["K Vaidyanathan", "SH Ng", "D Morris", "N Lafferty", "L Liebmann", "M Bender", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12399086317601588753", "cited_by": 38.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:R3hNpaxXUhUC", "title": "Performance-centering optimization for system-level analog design exploration", "published_by": "ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005\u00a0\u2026, 2005", "authors": ["X Li", "J Wang", "LT Pileggi", "TS Chen", "W Chiang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9357388310316249375", "cited_by": 37.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:vV6vV6tmYwMC", "title": "Methods, systems, and computer program products for modeling nonlinear systems", "published_by": "US Patent App. 10/859,621, 2005", "authors": ["P Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12042016253334139617", "cited_by": 37.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_AeoHAGD03cC", "title": "Analysis and background self-calibration of comparator offset in loop-unrolled SAR ADCs", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 65 (2), 458-470, 2017", "authors": ["S Liu", "T Rabuske", "J Paramesh", "L Pileggi", "J Fernandes"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3832974951140418843", "cited_by": 36.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:j3f4tGmQtD8C", "title": "Efficient per-nonlinearity distortion analysis for analog and RF circuits", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2003", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2945977207368137746", "cited_by": 36.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jmjb1lOE9QIC", "title": "Powercast: Mining and forecasting power grid sequences", "published_by": "Machine Learning and Knowledge Discovery in Databases: European Conference\u00a0\u2026, 2017", "authors": ["HA Song", "B Hooi", "M Jereminov", "A Pandey", "L Pileggi", "C Faloutsos"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13324643123308555891", "cited_by": 35.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CHSYGLWDkRkC", "title": "A phase-change via-reconfigurable on-chip inductor", "published_by": "2010 International Electron Devices Meeting, 10.3. 1-10.3. 4, 2010", "authors": ["CY Wen", "EK Chua", "R Zhao", "TC Chong", "JA Bain", "TE Schlesinger", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2369508342398042947", "cited_by": 35.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:e5wmG9Sq2KIC", "title": "Assessment of true worst case circuit performance under interconnect parameter variations", "published_by": "Proceedings of the IEEE 2001. 2nd International Symposium on Quality\u00a0\u2026, 2001", "authors": ["E Acar", "S Nassif", "Y Liu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6131428366020743393", "cited_by": 35.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:YFjsv_pBGBYC", "title": "Error bounds for capacitance extraction via window techniques", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1999", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7382834515462996465", "cited_by": 35.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:hMsQuOkrut0C", "title": "Enhancing the stability of asymptotic waveform evaluation for digital interconnect circuit applications", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1994", "authors": ["DF Anastasakis", "N Gopal", "SY Kim", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9468645370587225551", "cited_by": 35.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8d8msizDQcsC", "title": "Statistical modeling and post manufacturing configuration for scaled analog CMOS", "published_by": "IEEE Custom Integrated Circuits Conference 2010, 1-4, 2010", "authors": ["G Keskin", "J Proesel", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7736609712726687061", "cited_by": 34.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:GnPB-g6toBAC", "title": "On-package decoupling optimization with package macromodels", "published_by": "Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003\u00a0\u2026, 2003", "authors": ["H Zheng", "B Krauter", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6308938790911846331", "cited_by": 34.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ILKRHgRFtOwC", "title": "AWEsim: Asymptotic waveform evaluation for timing analysis", "published_by": "Proceedings of the 26th ACM/IEEE Design Automation Conference, 634-637, 1989", "authors": ["LT Pillage", "X Huang", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=258855060532978335", "cited_by": 34.0, "year": 1989.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:IRz6iEL74y4C", "title": "Design automation framework for application-specific logic-in-memory blocks", "published_by": "2012 IEEE 23rd International Conference on Application-Specific Systems\u00a0\u2026, 2012", "authors": ["Q Zhu", "K Vaidyanathan", "O Shacham", "M Horowitz", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8004041040042715260", "cited_by": 33.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:UxriW0iASnsC", "title": "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", "published_by": "US Patent 7,487,486, 2009", "authors": ["M Celik", "J Le", "L Pileggi", "X Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9738172842241288295", "cited_by": 33.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:M3NEmzRMIkIC", "title": "Congestion-aware logic synthesis", "published_by": "Proceedings 2002 Design, Automation and Test in Europe Conference and\u00a0\u2026, 2002", "authors": ["D Pandini", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17158123941557014824", "cited_by": 33.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:RHpTSmoSYBkC", "title": "Simultaneous gate and interconnect sizing for circuit-level delay optimization", "published_by": "Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, 690-695, 1995", "authors": ["N Menezes", "S Pullela", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9184206556397995828", "cited_by": 33.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:oi2SiIJ9l4AC", "title": "Indirect performance sensing for on-chip self-healing of analog and RF circuits", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (8), 2243-2252, 2014", "authors": ["S Sun", "F Wang", "S Yaldiz", "X Li", "L Pileggi", "A Natarajan", "M Ferriss", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2380673686090536124", "cited_by": 32.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:k_7cPK9k7w8C", "title": "An equivalent circuit formulation of the power flow problem with current and voltage state variables", "published_by": "2015 IEEE Eindhoven PowerTech, 1-6, 2015", "authors": ["DM Bromberg", "M Jereminov", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16381280586910458849", "cited_by": 31.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ZHo1McVdvXMC", "title": "Quadratic statistical $ MAX $ approximation for parametric yield estimation of analog/RF integrated circuits", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["X Li", "Y Zhan", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5206999459126446359", "cited_by": 31.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NMxIlDl6LWMC", "title": "On-chip induction modeling: Basics and advanced methods", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 10 (6), 712-729, 2002", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17007719038995439593", "cited_by": 31.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:VL0QpB8kHFEC", "title": "A Phase-Change Via-Reconfigurable CMOS  VCO", "published_by": "IEEE transactions on electron devices 60 (12), 3979-3988, 2013", "authors": ["CY Wen", "G Slovin", "JA Bain", "TE Schlesinger", "LT Pileggi", "J Paramesh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7005107016257497568", "cited_by": 30.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4fKUyHm3Qg0C", "title": "Exploiting combinatorial redundancy for offset calibration in flash ADCs", "published_by": "IEEE journal of solid-state circuits 46 (8), 1904-1918, 2011", "authors": ["G Keskin", "J Proesel", "JO Plouchart", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13147716110788559440", "cited_by": 30.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:TQgYirikUcIC", "title": "Throughput-driven IC communication fabric synthesis", "published_by": "Proceedings of the 2002 IEEE/ACM international conference on Computer-aided\u00a0\u2026, 2002", "authors": ["T Lin", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6698927950335301645", "cited_by": 30.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:mB3voiENLucC", "title": "TETA: Transistor-level waveform evaluation for timing analysis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2002", "authors": ["E Acar", "F Dartu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=69848147663104225", "cited_by": 30.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:QsKbpXNoaWkC", "title": "Equivalent circuit formulation for solving AC optimal power flow", "published_by": "IEEE Transactions on Power Systems 34 (3), 2354-2365, 2018", "authors": ["M Jereminov", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11377373081477183982", "cited_by": 29.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Ri6SYOTghG4C", "title": "OPC simplification and mask cost reduction using regular design fabrics", "published_by": "Optical Microlithography XXII 7274, 408-415, 2009", "authors": ["T Jhaveri", "I Stobert", "L Liebmann", "P Karakatsanis", "V Rovner", "A Strojwas", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12342365856307419119", "cited_by": 29.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:maZDTaKrznsC", "title": "Transmission line synthesis via constrained multivariable optimization", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1997", "authors": ["R Gupta", "B Krauter", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15632229548995692326", "cited_by": 29.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:9LpHyFPp1DQC", "title": "Hardware redaction via designer-directed fine-grained eFPGA insertion", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["P Mohan", "O Atli", "J Sweeney", "O Kibar", "L Pileggi", "K Mai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15418208337024217122", "cited_by": 28.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:86PQX7AUzd4C", "title": "Exploring logic block granularity for regular fabrics", "published_by": "Proceedings Design, Automation and Test in Europe Conference and Exhibition\u00a0\u2026, 2004", "authors": ["A Koorapaty", "V Kheterpal", "P Gopalakrishnan", "M Fu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=222683954628120038", "cited_by": 28.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:JV2RwH3_ST0C", "title": "Equipotential shells for efficient inductance extraction", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2001", "authors": ["M Beattie", "B Krauter", "L Alatan", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5419931593813953221", "cited_by": 28.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_Qo2XoVZTnwC", "title": "Transmission line synthesis", "published_by": "Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, 358-363, 1995", "authors": ["B Krauter", "R Gupta", "J Willis", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7584517255678667050", "cited_by": 28.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:c59VksA5Vz4C", "title": "Robust convergence of power flow using Tx stepping method with equivalent circuit formulation", "published_by": "2018 Power Systems Computation Conference (PSCC), 1-7, 2018", "authors": ["A Pandey", "M Jereminov", "MR Wagner", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13125684555370596255", "cited_by": 27.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:D_tqNUsBuKoC", "title": "Improving robustness and modeling generality for power flow analysis", "published_by": "2016 IEEE/PES Transmission and Distribution Conference and Exposition (T&D), 1-5, 2016", "authors": ["M Jereminov", "DM Bromberg", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17620038116163764868", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:iH-uZ7U-co4C", "title": "Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1997", "authors": ["S Pullela", "N Menezes", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2934667597090787443", "cited_by": 27.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WwIwg2wKZ0QC", "title": "A linear formulation for power system state estimation including RTU and PMU measurements", "published_by": "2019 IEEE PES Innovative Smart Grid Technologies Europe (ISGT-Europe), 1-5, 2019", "authors": ["A Jovicic", "M Jereminov", "L Pileggi", "G Hug"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3399354458972875891", "cited_by": 26.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jlhcAiayVhoC", "title": "An oscillatory neural network with programmable resistive synapses in 28 nm CMOS", "published_by": "2018 IEEE International Conference on Rebooting Computing (ICRC), 1-7, 2018", "authors": ["T Jackson", "S Pagliarini", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7555731073306295911", "cited_by": 26.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:GtLg2Ama23sC", "title": "Design of embedded memory and logic based on pattern constructs", "published_by": "2011 Symposium on VLSI Technology-Digest of Technical Papers, 104-105, 2011", "authors": ["D Morris", "K Vaidyanathan", "N Lafferty", "K Lai", "L Liebmann", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5919666059085904419", "cited_by": 26.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4JMBOYKVnBMC", "title": "On the efficacy of simplified 2D on-chip inductance models", "published_by": "Proceedings of the 39th annual Design Automation Conference, 757-762, 2002", "authors": ["T Lin", "MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3107346130562940697", "cited_by": 26.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:KUbvn5osdkgC", "title": "Low power IC clock tree design", "published_by": "Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, 263-266, 1995", "authors": ["S Pullela", "N Menezes", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1951182177666684559", "cited_by": 26.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:EBV337fEn3EC", "title": "Modeling techniques for logic locking", "published_by": "Proceedings of the 39th International Conference on Computer-Aided Design, 1-9, 2020", "authors": ["J Sweeney", "MJH Heule", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11821433073959877353", "cited_by": 25.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SAZ1SQo2q1kC", "title": "An equivalent circuit formulation for three-phase power flow analysis of distribution systems", "published_by": "2016 IEEE/PES Transmission and Distribution Conference and Exposition (T&D), 1-5, 2016", "authors": ["M Jereminov", "DM Bromberg", "A Pandey", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2310657561992762713", "cited_by": 25.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:MAUkC_7iAq8C", "title": "Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion", "published_by": "Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 1-4, 2013", "authors": ["S Sun", "F Wang", "S Yaldiz", "X Li", "L Pileggi", "A Natarajan", "M Ferriss", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8027793623188017495", "cited_by": 25.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:0izLItjtcgwC", "title": "Enabling application-specific integrated circuits on limited pattern constructs", "published_by": "2010 Symposium on VLSI Technology, 139-140, 2010", "authors": ["D Morris", "V Rovner", "L Pileggi", "A Strojwas", "K Vaidyanathan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10814136272139630350", "cited_by": 25.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:abG-DnoFyZgC", "title": "Methods, systems, and computer program products for modeling inductive effects in a circuit by combining a plurality of localized models", "published_by": "US Patent 6,820,245, 2004", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17678752248914277012,14620396206924544150", "cited_by": 25.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:J_g5lzvAfSwC", "title": "Analog and RF circuit macromodels for system-level analysis", "published_by": "Proceedings of the 40th annual Design Automation Conference, 478-483, 2003", "authors": ["X Li", "P Li", "Y Xu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10627300075476904257", "cited_by": 25.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:blknAaTinKkC", "title": "Domain characterization of transmission line models and analyses", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1996", "authors": ["R Gupta", "SY Kim", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6948047571142633361", "cited_by": 25.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:V_vSwabWVtYC", "title": "Latch-based logic locking", "published_by": "2020 IEEE International Symposium on Hardware Oriented Security and Trust\u00a0\u2026, 2020", "authors": ["J Sweeney", "VM Zackriya", "S Pagliarini", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=857771158267166586", "cited_by": 24.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jE2MZjpN3IcC", "title": "A 23.5 GHz PLL with an adaptively biased VCO in 32 nm SOI-CMOS", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 60 (8), 2009-2017, 2013", "authors": ["JO Plouchart", "MA Ferriss", "AS Natarajan", "A Valdes-Garcia", "B Sadhu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2245001873002321145", "cited_by": 24.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Br1UauaknNIC", "title": "Configurable circuits using phase change switches", "published_by": "US Patent 7,634,248, 2009", "authors": ["Y Xu", "L Pileggi", "M Asheghi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9920167287950836483", "cited_by": 24.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HoB7MX3m0LUC", "title": "Efficient harmonic balance simulation using multi-level frequency decomposition", "published_by": "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004\u00a0\u2026, 2004", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4574239734605192707", "cited_by": 24.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rmuvC79q63oC", "title": "Routing architecture exploration for regular fabrics", "published_by": "Proceedings of the 41st annual Design Automation Conference, 204-207, 2004", "authors": ["V Kheterpal", "AJ Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10080626687444680461", "cited_by": 24.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:pqnbT2bcN3wC", "title": "Method and system for progressive clock tree or mesh construction concurrently with physical design", "published_by": "US Patent 6,651,232, 2003", "authors": ["L Pileggi", "C Dunn", "S Pullela", "M Sarrafzadeh", "T Gao", "S Raje"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3186258695748961658", "cited_by": 24.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:prdVHNxh-e8C", "title": "Method and apparatus for analysing and modeling of analog systems", "published_by": "US Patent App. 10/100,402, 2003", "authors": ["L Pileggi", "P Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3245560781669199052,1962013775561950237", "cited_by": 24.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7H_MAutzIkAC", "title": "Method and apparatus for analysing and modeling of analog systems", "published_by": "US Patent App. 10/100,402, 2003", "authors": ["L Pileggi", "P Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3245560781669199052,1962013775561950237", "cited_by": 24.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:isC4tDSrTZIC", "title": "Metrics and bounds for phase delay and signal attenuation in RC (L) clock trees", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1999", "authors": ["M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8808653801076984757", "cited_by": 24.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rbGdIwl2e6cC", "title": "Evaluating feasibility within power flow", "published_by": "IEEE Transactions on Smart Grid 11 (4), 3522-3534, 2020", "authors": ["M Jereminov", "DM Bromberg", "A Pandey", "MR Wagner", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10783456063939045312", "cited_by": 23.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ijdKiLOsEJMC", "title": "Linear load model for robust power system analysis", "published_by": "2017 IEEE PES Innovative Smart Grid Technologies Conference Europe (ISGT\u00a0\u2026, 2017", "authors": ["M Jereminov", "A Pandey", "HA Song", "B Hooi", "C Faloutsos", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11652633339603019422", "cited_by": 23.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Ic1VZgkJnDsC", "title": "Improving power flow robustness via circuit simulation methods", "published_by": "2017 IEEE Power & Energy Society General Meeting, 1-5, 2017", "authors": ["A Pandey", "M Jereminov", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=652216690992695726", "cited_by": 23.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:AzKEL7Gb_04C", "title": "Unified power system analyses and models using equivalent circuit formulation", "published_by": "2016 IEEE Power & Energy Society Innovative Smart Grid Technologies\u00a0\u2026, 2016", "authors": ["A Pandey", "M Jereminov", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17081470314932302330", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:B3FOqHPlNUQC", "title": "Optimization and design method for configurable analog circuits and devices", "published_by": "US Patent 7,350,164, 2008", "authors": ["Y Xu", "L Pileggi", "SP Boyd"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5719480507926401221", "cited_by": 23.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kh2fBNsKQNwC", "title": "Heterogeneous programmable logic block architectures", "published_by": "2003 Design, Automation and Test in Europe Conference and Exhibition, 1118-1119, 2003", "authors": ["A Koorapaty", "V Chandra", "KY Tong", "C Patel", "L Pileggi", "H Schmit"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17444913051086866129", "cited_by": 23.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:hMod-77fHWUC", "title": "Hierarchical interconnect circuit models", "published_by": "IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE\u00a0\u2026, 2000", "authors": ["M Beattie", "S Gupta", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10481075252072166260", "cited_by": 23.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:gsN89kCJA0AC", "title": "Skew reduction in clock trees using wire width optimization", "published_by": "Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 9.6. 1-9.6. 4, 1993", "authors": ["N Menezes", "A Balivada", "S Pullela", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13749244227137562234", "cited_by": 23.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:g3aElNc5_aQC", "title": "Delay evaluation with lumped linear RLC interconnect circuit models", "published_by": "Proceedings of the decennial Caltech conference on VLSI on Advanced research\u00a0\u2026, 1989", "authors": ["LT Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17930386894603579174", "cited_by": 23.0, "year": 1989.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:69ZgNCALVd0C", "title": "Low-overhead self-healing methodology for current matching in current-steering DAC", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 62 (7), 651-655, 2015", "authors": ["R Liu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12303968672267497981", "cited_by": 22.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:gKiMpY-AVTkC", "title": "Naturally oxidized FeCo as a magnetic coupling layer for electrically isolated read/write paths in mLogic", "published_by": "IEEE transactions on magnetics 49 (7), 4351-4354, 2013", "authors": ["V Sokalski", "DM Bromberg", "D Morris", "MT Moneck", "E Yang", "L Pileggi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14302052307687063026", "cited_by": 22.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:RGFaLdJalmkC", "title": "ORACLE: Optimization with recourse of analog circuits including layout extraction", "published_by": "Proceedings of the 41st annual design automation conference, 151-154, 2004", "authors": ["Y Xu", "LT Pileggi", "SP Boyd"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16625819653656331945", "cited_by": 22.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ns9cj8rnVeAC", "title": "Global and local congestion optimization in technology mapping", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2003", "authors": ["D Pandini", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10674153176642438749", "cited_by": 22.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:O3NaXMp0MMsC", "title": "A sparse image method for BEM capacitance extraction", "published_by": "Proceedings of the 33rd annual Design Automation Conference, 357-362, 1996", "authors": ["B Krauter", "Y Xia", "A Dengi", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7735308191422644905", "cited_by": 22.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sJPMR1oEGYQC", "title": "Streamcast: Fast and online mining of power grid time sequences", "published_by": "Proceedings of the 2018 SIAM International Conference on Data Mining, 531-539, 2018", "authors": ["B Hooi", "HA Song", "A Pandey", "M Jereminov", "L Pileggi", "C Faloutsos"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2534948828803150080", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:OP4eGU-M3BUC", "title": "Statistical optimization and design method for analog and digital circuits", "published_by": "US Patent 7,669,150, 2010", "authors": ["X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6787563075017078144", "cited_by": 21.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:OU6Ihb5iCvQC", "title": "System and method for concurrent placement of gates and associated wiring", "published_by": "US Patent 6,385,760, 2002", "authors": ["L Pileggi", "M Sarrafzadeh", "GK Yeap", "FP Taraporevala", "T Gao", "DB Boyle"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12487012850424966113", "cited_by": 21.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Xl6nMSl579sC", "title": "Nonvolatile magnetic logic device", "published_by": "US Patent 9,300,301, 2016", "authors": ["DM Bromberg", "JG Zhu", "L Pileggi", "V Sokalski", "M Moneck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18033263028765615177", "cited_by": 20.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nVrZBo8bIpAC", "title": "Rethinking ASIC design with next generation lithography and process integration", "published_by": "Design for Manufacturability through Design-Process Integration VII 8684, 74-88, 2013", "authors": ["K Vaidyanathan", "R Liu", "L Liebmann", "K Lai", "A Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13600284969067113142", "cited_by": 20.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:70eg2SAEIzsC", "title": "Defining statistical timing sensitivity for logic circuits with large-scale process and environmental variations", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["X Li", "J Le", "M Celik", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17033194067248035893", "cited_by": 20.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ldfaerwXgEUC", "title": "Temperature-dependent optimization of cache leakage power dissipation", "published_by": "2005 International Conference on Computer Design, 7-12, 2005", "authors": ["P Li", "Y Deng", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6893749513496475569", "cited_by": 20.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:lSLTfruPkqcC", "title": "System and method for concurrent buffer insertion and placement of logic gates", "published_by": "US Patent 6,367,051, 2002", "authors": ["L Pileggi", "S Malik", "E Tuncer", "A Chakraborty", "S Pullela", "A Odabasioglu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6997876340394252048", "cited_by": 20.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:dfsIfKJdRG4C", "title": "Time-domain simulation of variational interconnect models", "published_by": "Proceedings International Symposium on Quality Electronic Design, 419-424, 2002", "authors": ["E Acar", "S Nassif", "Y Liu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8696186001391863872", "cited_by": 20.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:zA6iFVUQeVQC", "title": "Modeling lossy transmission lines using the method of characteristics", "published_by": "IEEE Transactions on Circuits and Systems I: Fundamental Theory and\u00a0\u2026, 1996", "authors": ["R Gupta", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11587423502726073706", "cited_by": 20.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:MLfJN-KU85MC", "title": "An early introduction to circuit simulation techniques", "published_by": "IEEE Transactions on Education 36 (1), 16-19, 1993", "authors": ["LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13817497261610737062", "cited_by": 20.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=100&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:TIZ-Mc8IlK0C", "title": "AWE macromodels of VLSI interconnect for circuit simulation", "published_by": "1992 IEEE/ACM International Conference on Computer-Aided Design, 64-70, 1992", "authors": ["Gopal", "Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1661054093862396100", "cited_by": 20.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cWzG1nlazyYC", "title": "Constrained approximation of dominant time constant (s) in RC circuit delay models", "published_by": "Proc. 13th IMACS World Congress Comp. App. Math, 1991", "authors": ["N Gopal", "C Ratzlaff", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16020880222016861702", "cited_by": 19.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4xDN1ZYqzskC", "title": "Elevator communication controller", "published_by": "US Patent 4,683,989, 1987", "authors": ["LT Pillage", "AA Anderson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=285372601092577474", "cited_by": 19.0, "year": 1987.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:G1UMdFYMoxkC", "title": "Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling", "published_by": "SPIE, 2015", "authors": ["LW Liebmann", "K Vaidyanathan", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2017676241118023374", "cited_by": 18.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:raTqNPD5sRQC", "title": "Design implications of extremely restricted patterning", "published_by": "Journal of Micro/Nanolithography, MEMS, and MOEMS 13 (3), 031309-031309, 2014", "authors": ["K Vaidyanathan", "R Liu", "L Liebmann", "K Lai", "AJ Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15409747048776643788", "cited_by": 18.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:uDGL6kOW6j0C", "title": "Regular pattern arrays for memory and logic on a semiconductor substrate", "published_by": "US Patent 8,198,655, 2012", "authors": ["LT Pileggi", "D Morris"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11654703260352069288", "cited_by": 18.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jU7OWUQzBzMC", "title": "Method for the definition of a library of application-domain-specific logic cells", "published_by": "US Patent 7,784,013, 2010", "authors": ["D Motiani", "V Kheterpal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9648091970030638553,6545923828306789974", "cited_by": 18.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PYBJJbyH-FwC", "title": "Method for the definition of a library of application-domain-specific logic cells", "published_by": "US Patent 7,784,013, 2010", "authors": ["D Motiani", "V Kheterpal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9648091970030638553,6545923828306789974", "cited_by": 18.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:GFxP56DSvIMC", "title": "Method for the definition of a library of application-domain-specific logic cells", "published_by": "US Patent 7,784,013, 2010", "authors": ["D Motiani", "V Kheterpal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9648091970030638553,6545923828306789974", "cited_by": 18.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:bz8QjSJIRt4C", "title": "Enabling technology scaling with\" in production\" lithography processes", "published_by": "Optical Microlithography XXI 6924, 186-195, 2008", "authors": ["T Jhaveri", "A Strojwas", "L Pileggi", "V Rovner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1291511224599257534", "cited_by": 18.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cFHS6HbyZ2cC", "title": "Modeling and analysis of regular symmetrically structured power/ground distribution networks", "published_by": "Proceedings of the 39th annual Design Automation Conference, 395-398, 2002", "authors": ["H Zheng", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3869317966719158657", "cited_by": 18.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:pyW8ca7W8N0C", "title": "A linear-centric modeling approach to harmonic balance analysis", "published_by": "Proceedings 2002 Design, Automation and Test in Europe Conference and\u00a0\u2026, 2002", "authors": ["P Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8927947283130775191", "cited_by": 18.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:u_35RYKgDlwC", "title": "Post-processing of clock trees via wiresizing and buffering for robust design", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1996", "authors": ["S Pullela", "N Menezes", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14640533965585992035", "cited_by": 18.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kuK5TVdYjLIC", "title": "Asymptotic waveform evaluation for circuits containing floating nodes", "published_by": "1990 IEEE International Symposium on Circuits and Systems (ISCAS), 613-616, 1990", "authors": ["LT Pillage", "X Huang", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6052182624827722269", "cited_by": 18.0, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:RYcK_YlVTxYC", "title": "Design methodology of regular logic bricks for robust integrated circuits", "published_by": "2006 International Conference on Computer Design, 162-167, 2006", "authors": ["KY Tong", "V Rovner", "LT Pileggi", "V Kheterpal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8949355677923016816", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sgsej9ZJWHMC", "title": "Dynamic graph-based anomaly detection in the electrical grid", "published_by": "IEEE Transactions on Power Systems 37 (5), 3408-3422, 2021", "authors": ["S Li", "A Pandey", "B Hooi", "C Faloutsos", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17022405764230975074", "cited_by": 16.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:lg2tdxc6qMwC", "title": "An equivalent circuit formulation for power system state estimation including PMUs", "published_by": "2018 North American Power Symposium (NAPS), 1-6, 2018", "authors": ["A Jovicic", "M Jereminov", "L Pileggi", "G Hug"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6821952279121929383", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:EPG8bYD4jVwC", "title": "Sub-20 nm design technology co-optimization for standard cell logic", "published_by": "2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 124-131, 2014", "authors": ["K Vaidyanathan", "L Liebmann", "A Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17417304258742621483", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_xSYboBqXhAC", "title": "A methodology for analog circuit macromodeling", "published_by": "Proceedings of the 2004 IEEE International Behavioral Modeling and\u00a0\u2026, 2004", "authors": ["R Batra", "P Li", "LT Pileggi", "YT Chien"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4052723953102184216", "cited_by": 16.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2P1L_qKh6hAC", "title": "Heterogeneous logic block architectures for via-patterned programmable fabrics", "published_by": "Field Programmable Logic and Application: 13th International Conference, FPL\u00a0\u2026, 2003", "authors": ["A Koorapaty", "L Pileggi", "H Schmit"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2053110978459980377", "cited_by": 16.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rO6llkc54NcC", "title": "Method for logic optimization for improving timing and congestion during placement in integrated circuit design", "published_by": "US Patent 6,192,508, 2001", "authors": ["S Malik", "L Pileggi", "A Chakraborty", "GK Yeap", "DB Boyle"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17022106879668090896", "cited_by": 16.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yD5IFk8b50cC", "title": "Modeling signal waveshapes for empirical CMOS gate delay models", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1996", "authors": ["F Dartu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16694109674324898780", "cited_by": 16.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:M0leSnx2MbUC", "title": "Pagerank acceleration for large graphs with scalable hardware and two-step spmv", "published_by": "2018 IEEE High Performance extreme Computing Conference (HPEC), 1-7, 2018", "authors": ["F Sadi", "J Sweeney", "S McMillan", "TM Low", "JC Hoe", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8560907933830558749", "cited_by": 15.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SGW5VrABaM0C", "title": "Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip", "published_by": "Journal of Micro/Nanolithography, MEMS, and MOEMS 14 (1), 011007-011007, 2015", "authors": ["K Vaidyanathan", "Q Zhu", "L Liebmann", "K Lai", "S Wu", "R Liu", "Y Liu", "A Strojwas", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16321404615598035666", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:48xauSegjOkC", "title": "Magnetic switching cells and methods of making and operating same", "published_by": "US Patent 8,476,925, 2013", "authors": ["JGJ Zhu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10577822931727560319", "cited_by": 15.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:F9fV5C73w3QC", "title": "A 21.8\u201327.5 GHz PLL in 32nm SOI using Gm linearization to achieve\u2212 130dBc/Hz phase noise at 10MHz offset from a 22GHz carrier", "published_by": "2012 IEEE Radio Frequency Integrated Circuits Symposium, 75-78, 2012", "authors": ["B Sadhu", "MA Ferriss", "JO Plouchart", "AS Natarajan", "AV Rylyakov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8147548322166386049", "cited_by": 15.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4OULZ7Gr8RgC", "title": "An analysis of the wire-load model uncertainty problem", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2002", "authors": ["P Gopalakrishnan", "A Odabasioglu", "L Pileggi", "S Raje"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8137052142062369480", "cited_by": 15.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SeFeTyx0c_EC", "title": "Equipotential shells for efficient partial inductance extraction", "published_by": "International Electron Devices Meeting 1998. Technical Digest (Cat. No\u00a0\u2026, 1998", "authors": ["M Beattie", "L Alatan", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5626134312857581585", "cited_by": 15.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:tYavs44e6CUC", "title": "A quadratic metric with a simple solution scheme for initial placement", "published_by": "Proceedings of the 25th ACM/IEEE Design Automation Conference, 324-329, 1988", "authors": ["LT Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5438743569310867884", "cited_by": 15.0, "year": 1988.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:UuEBAcK4md4C", "title": "High performance, integrated 1T1R oxide-based oscillator: Stack engineering for low-power operation in neural network applications", "published_by": "2015 Symposium on VLSI Technology (VLSI Technology), T186-T187, 2015", "authors": ["AA Sharma", "TC Jackson", "M Schulaker", "C Kuo", "C Augustine", "JA Bain", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9704097400845204041", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:mWEH9CqjF64C", "title": "All-magnetic magnetoresistive random access memory based on four terminal mCell device", "published_by": "Journal of Applied Physics 117 (17), 2015", "authors": ["DM Bromberg", "HE Sumbul", "JG Zhu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15705988084569443769", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:mKu_rENv82IC", "title": "Toward efficient programming of reconfigurable radio frequency (RF) receivers", "published_by": "2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 256-261, 2014", "authors": ["J Tao", "YC Wang", "M Jun", "X Li", "R Negi", "T Mukherjee", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13469217596798762860", "cited_by": 14.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:OBSaB-F7qqsC", "title": "Fully-digital oscillatory associative memories enabled by non-volatile logic", "published_by": "The 2013 International Joint Conference on Neural Networks (IJCNN), 1-6, 2013", "authors": ["V Calayir", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7325002046909647330", "cited_by": 14.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:oTdOBqtIf_kC", "title": "Analog and radio frequency (RF) system-level simulation using frequency relaxation", "published_by": "US Patent 7,653,524, 2010", "authors": ["X Li", "Y Xu", "P Li", "L Piileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10523112323226889336", "cited_by": 14.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:g5m5HwL7SMYC", "title": "Overcoming wireload model uncertainty during physical design", "published_by": "Proceedings of the 2001 international symposium on Physical design, 182-189, 2001", "authors": ["P Gopalakrishnan", "A Odabasioglu", "L Pileggi", "S Raje"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=297134378107891010", "cited_by": 14.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:fPk4N6BV_jEC", "title": "ftd an exact frequency to time domain conversion for reduced order RLC interconnect models", "published_by": "Proceedings of the 35th annual Design Automation Conference, 469-472, 1998", "authors": ["Y Liu", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3646246001905316100", "cited_by": 14.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SjuI4pbJlxcC", "title": "Simulation of lossy multiconductor transmission lines using backward Euler integration", "published_by": "IEEE Transactions on Circuits and Systems I: Fundamental Theory and\u00a0\u2026, 1998", "authors": ["M Celik", "LT Oileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11151365175978461687", "cited_by": 14.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:tuHXwOkdijsC", "title": "An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules", "published_by": "Proceedings of 1993 International Conference on Computer Aided Design (ICCAD\u00a0\u2026, 1993", "authors": ["SY Kim", "E Tuncer", "R Gupta", "B Krauter", "T Savarino", "DP Neikirk", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12531645735937383181", "cited_by": 14.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Y9VhQm-5nPIC", "title": "A probabilistic synapse with strained MTJs for spiking neural networks", "published_by": "IEEE Transactions on Neural Networks and Learning Systems 31 (4), 1113-1123, 2019", "authors": ["SN Pagliarini", "S Bhuin", "MM Isgenc", "AK Biswas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14387285919514522666", "cited_by": 13.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4aZ_i-5WJEQC", "title": "Steady-state analysis of power system harmonics using equivalent split-circuit models", "published_by": "2016 IEEE PES Innovative Smart Grid Technologies Conference Europe (ISGT\u00a0\u2026, 2016", "authors": ["M Jereminov", "A Pandey", "DM Bromberg", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9657481059219493142", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2VqYfGB8ITEC", "title": "Indirect phase noise sensing for self-healing voltage controlled oscillators", "published_by": "2011 IEEE Custom Integrated Circuits Conference (CICC), 1-4, 2011", "authors": ["S Yaldiz", "V Calayir", "X Li", "L Pileggi", "AS Natarajan", "MA Ferriss", "J Tierno"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14546171637164064458", "cited_by": 13.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:dshw04ExmUIC", "title": "Parameterized macromodeling for analog system-level design exploration", "published_by": "Proceedings of the 44th annual Design Automation Conference, 940-943, 2007", "authors": ["J Wang", "X Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8994334441123103866", "cited_by": 13.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:bFI3QPDXJZMC", "title": "Ftd: frequency to time domain conversion for reduced-order interconnect simulation", "published_by": "IEEE Transactions on Circuits and Systems I: Fundamental Theory and\u00a0\u2026, 2001", "authors": ["Y Liu", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18375943551296413219", "cited_by": 13.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:b1wdh0AR-JQC", "title": "OTTER: Optimal termination of transmission lines excluding radiation", "published_by": "Proceedings of the 31st annual Design Automation Conference, 640-645, 1994", "authors": ["R Gupta", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6485651502399613411", "cited_by": 13.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:lmc2jWPfTJgC", "title": "DC parameterized piecewise-function transistor models for bipolar and MOS logic stage delay evaluation", "published_by": "1990 IEEE International Conference on Computer-Aided Design, 546,547,548,549\u00a0\u2026, 1990", "authors": ["DR Holberg", "S Dutta", "L Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10412889461353414505", "cited_by": 13.0, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4e5Qn2KL_jwC", "title": "GridWatch: Sensor Placement and Anomaly Detection in the Electrical Grid", "published_by": "Machine Learning and Knowledge Discovery in Databases: European Conference\u00a0\u2026, 2019", "authors": ["B Hooi", "D Eswaran", "HA Song", "A Pandey", "M Jereminov", "L Pileggi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9334112390883930271", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:9DLIHnF0jcYC", "title": "Adjoint power flow analysis for evaluating feasibility", "published_by": "arXiv preprint arXiv:1809.01569, 2018", "authors": ["M Jereminov", "DM Bromberg", "A Pandey", "MR Wagner", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15893093460652523977", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:H_jBuBxbQIAC", "title": "Aggregated load and generation equivalent circuit models with semi-empirical data fitting", "published_by": "2016 IEEE Green Energy and Systems Conference (IGSEC), 1-6, 2016", "authors": ["A Pandey", "M Jereminov", "X Li", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2803435347073111311", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ji7lAbPyDbYC", "title": "Method for the definition of a library of application-domain-specific logic cells", "published_by": "US Patent 8,271,916, 2012", "authors": ["D Motiani", "V Kheterpal", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13327354448871037341", "cited_by": 12.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:a9-T7VOCCH8C", "title": "Polar format synthetic aperture radar in energy efficient application-specific logic-in-memory", "published_by": "2012 IEEE International Conference on Acoustics, Speech and Signal\u00a0\u2026, 2012", "authors": ["Q Zhu", "CR Berger", "EL Turner", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14901126683040214172", "cited_by": 12.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:geHnlv5EZngC", "title": "Integrating dynamic voltage/frequency scaling and adaptive body biasing using test-time voltage selection", "published_by": "Proceedings of the 2009 ACM/IEEE international symposium on Low power\u00a0\u2026, 2009", "authors": ["A Bonnoit", "S Herbert", "D Marculescu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9097438594521063897", "cited_by": 12.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1sJd4Hv_s6UC", "title": "Efficient parametric yield extraction for multiple correlated non-Normal performance distributions of analog/RF circuits", "published_by": "Proceedings of the 44th annual Design Automation Conference, 928-933, 2007", "authors": ["X Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9568231702679931226", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rFyVMFCKTwsC", "title": "Large scale multi-period optimal power flow with energy storage systems using differential dynamic programming", "published_by": "IEEE Transactions on Power Systems 37 (3), 1750-1759, 2021", "authors": ["A Agarwal", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9019528460193145228", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cRMvf6lLvU8C", "title": "Top-down physical design of soft embedded fpga fabrics", "published_by": "The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays\u00a0\u2026, 2021", "authors": ["P Mohan", "O Atli", "O Kibar", "M Zackriya", "L Pileggi", "K Mai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3435561113268334271", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:l6Q3WhenKVUC", "title": "Incremental model building homotopy approach for solving exact ac-constrained optimal power flow", "published_by": "arXiv preprint arXiv:2011.00587, 2020", "authors": ["A Pandey", "A Agarwal", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4931856173222154698", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:KTwcwpFFj4wC", "title": "Impact of load models on power flow optimization", "published_by": "2019 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2019", "authors": ["M Jereminov", "B Hooi", "A Pandey", "HA Song", "C Faloutsos", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13300350695210022429", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:m92CDrhVnKEC", "title": "Algorithm and hardware co-optimized solution for large SpMV problems", "published_by": "2017 IEEE High Performance Extreme Computing Conference (HPEC), 1-7, 2017", "authors": ["F Sadi", "L Fileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10949513945602324455", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:5bg8sr1QxYwC", "title": "A wideband RF receiver with> 80 dB harmonic rejection ratio", "published_by": "Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 1-4, 2014", "authors": ["R Liu", "L Pileggi", "JA Weldon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=415637603337040370", "cited_by": 11.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:iyewoVqAXLQC", "title": "Method and apparatus for thermal modeling and analysis of semiconductor chip designs", "published_by": "US Patent 8,082,137, 2011", "authors": ["P Li", "L Pileggi", "M Asheghi", "R Chandra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15446515287476269846", "cited_by": 11.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:FAceZFleit8C", "title": "Economic assessment of lithography strategies for the 22nm technology node", "published_by": "Photomask Technology 2009 7488, 873-882, 2009", "authors": ["T Jhaveri", "A Strojwas", "L Pileggi", "V Rovner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10382462884402764923", "cited_by": 11.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:anf4URPfarAC", "title": "Ring oscillators for single process-parameter monitoring", "published_by": "Proc. Workshop on Test Structure Design for Variability Characterization, 2008, 2008", "authors": ["B Wan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2422311684477634148", "cited_by": 11.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:XiSMed-E-HIC", "title": "Metal-mask configurable RF front-end circuits", "published_by": "IEEE Journal of Solid-State Circuits 39 (8), 1347-1351, 2004", "authors": ["Y Xu", "C Boone", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14601996023213051572", "cited_by": 11.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NhqRSupF_l8C", "title": "Bounds for BEM capacitance extraction", "published_by": "Proceedings of the 34th annual Design Automation Conference, 133-136, 1997", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1423523982786474944", "cited_by": 11.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eH23hyXCXa4C", "title": "Enhanced modelling framework for equivalent circuit-based power system state estimation", "published_by": "IEEE Transactions on Power Systems 35 (5), 3790-3799, 2020", "authors": ["A Jovicic", "M Jereminov", "L Pileggi", "G Hug"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2902137125790353190", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:3A3nxV7CjKIC", "title": "Steady-state simulation for combined transmission and distribution systems", "published_by": "IEEE Transactions on Smart Grid 11 (2), 1124-1135, 2019", "authors": ["A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1244353768441456599", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ymY9cBF3mdcC", "title": "Continuously differentiable analytical models for implicit control within power flow", "published_by": "arXiv preprint arXiv:1811.02000, 2018", "authors": ["A Agarwal", "A Pandey", "M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2250071297734590394", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WC23djZS0W4C", "title": "Magnetic logic circuits and systems incorporating same", "published_by": "US Patent 8,400,066, 2013", "authors": ["LT Pileggi", "JGJ Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15977662227726972788", "cited_by": 10.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:OTTXONDVkokC", "title": "Efficient statistical analysis of read timing failures in SRAM circuits", "published_by": "2009 10th International Symposium on Quality Electronic Design, 617-621, 2009", "authors": ["S Yaldiz", "U Arslan", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16816134061716914050", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:DUooU5lO8OsC", "title": "Thermal analyses of confined cell design for phase change random access memory (PCRAM)", "published_by": "2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena\u00a0\u2026, 2008", "authors": ["E Small", "SM Sadeghipour", "L Pileggi", "M Asheghi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10007929544128373676", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_FM0Bhl9EiAC", "title": "Active on-die suppression of power supply noise", "published_by": "IEEE Custom Integrated Circuits Conference 2006, 813-816, 2006", "authors": ["G Keskin", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9098739510406517353", "cited_by": 10.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NDuN12AVoxsC", "title": "Fast, cheap and under control: the next implementation fabric", "published_by": "Proceedings of the 40th annual Design Automation Conference, 354-355, 2003", "authors": ["A El-Gamal", "I Bolsens", "A Broom", "C Hamlin", "P Magarshack", "Z Or-Bach", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8897313354179074107", "cited_by": 10.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:EUQCXRtRnyEC", "title": "Understanding and addressing the impact of wiring congestion during technology mapping", "published_by": "Proceedings of the 2002 international symposium on Physical design, 131-136, 2002", "authors": ["D Pandini", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8828481969657422661", "cited_by": 10.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jL-93Qbq4QoC", "title": "A via patterned gate array (vpga)", "published_by": "Technical Reports Series of the CMU Center for Silicon System Implementation\u00a0\u2026, 2002", "authors": ["L Pileggi", "H Schmit", "J Shah", "Y Tong", "C Patel", "V Chandra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8014782579224211349", "cited_by": 10.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:D03iK_w7-QYC", "title": "Ewa: exact wiring-sizing algorithm", "published_by": "Proceedings of the 1997 international symposium on Physical design, 178-185, 1997", "authors": ["R Kay", "G Bucheuv", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8262449017006795102", "cited_by": 10.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sSrBHYA8nusC", "title": "RC-Interconnect macromodels for timing simulation", "published_by": "Proceedings of the 33rd annual Design Automation Conference, 544-547, 1996", "authors": ["F Dartu", "B Tutuianu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7126437249471855468", "cited_by": 10.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:U0iAMwwPxtsC", "title": "A probabilistic approach to power system state estimation using a linear algorithm", "published_by": "2019 IEEE International Conference on Environment and Electrical Engineering\u00a0\u2026, 2019", "authors": ["MR Wagner", "M Jereminov", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17591711074026982670", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:qwy9JoKyICEC", "title": "Enabling portable energy efficiency with memory accelerated library", "published_by": "Proceedings of the 48th International Symposium on Microarchitecture, 750-761, 2015", "authors": ["Q Guo", "TM Low", "N Alachiotis", "B Akin", "L Pileggi", "JC Hoe", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6205508462620413954", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HJSXoJQnj-YC", "title": "Analog neuromorphic computing enabled by multi-gate programmable resistive devices", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 928-931, 2015", "authors": ["V Calayir", "M Darwish", "J Weldon", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17478226811384001487", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WAzi4Gm8nLoC", "title": "Algorithm/hardware co-optimized sar image reconstruction with 3d-stacked logic in memory", "published_by": "2014 IEEE High Performance Extreme Computing Conference (HPEC), 1-6, 2014", "authors": ["F Sadi", "B Akin", "DT Popovici", "JC Hoe", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14966072754926593643", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4hFrxpcac9AC", "title": "Application-specific logic-in-memory for polar format synthetic aperture radar", "published_by": "Proc. High Performance Embedded Computing (HPEC), 2011", "authors": ["Q Zhu", "EL Turnerz", "CR Bergery", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10831960495942884358", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:buQ7SEKw-1sC", "title": "Tunable integrated circuit design for nano-scale technologies", "published_by": "US Patent 7,945,868, 2011", "authors": ["LT Pileggi", "X Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4592908836794556605", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ZzlSgRqYykMC", "title": "Creating an affordable 22nm node using design-lithography co-optimization", "published_by": "Proceedings of the 46th Annual Design Automation Conference, 95-96, 2009", "authors": ["AJ Strojwas", "T Jhaveri", "V Rovner", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3814003328451413057", "cited_by": 9.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_OXeSy2IsFwC", "title": "Creating an affordable 22nm node using design-lithography co-optimization", "published_by": "Proceedings of the 46th Annual Design Automation Conference, 95-96, 2009", "authors": ["AJ Strojwas", "T Jhaveri", "V Rovner", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3814003328451413057", "cited_by": 9.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Ehil0879vHcC", "title": "An electronic packaging design for reduction of thermal interface resistance", "published_by": "Thermal and Thermomechanical Proceedings 10th Intersociety Conference on\u00a0\u2026, 2006", "authors": ["K Lo", "W Liu", "L Pileggi", "M Asheghi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16924149473095747965", "cited_by": 9.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:9pM33mqn1YgC", "title": "The Tenth Intersociety Conference on ITHERM", "published_by": "IEEE, New York, 660-665, 2006", "authors": ["SM Sadeghipour", "L Pileggi", "M Asheghi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12546939144014042289", "cited_by": 9.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:xtRiw3GOFMkC", "title": "A frequency relaxation approach for analog/RF system-level simulation", "published_by": "Proceedings of the 41st annual Design Automation Conference, 842-847, 2004", "authors": ["X Li", "Y Xu", "P Li", "P Gopalakrishnan", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1570850488870411053", "cited_by": 9.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:XvxMoLDsR5gC", "title": "Circuit simulation of nanotechnology devices with non-monotonic IV characteristics", "published_by": "ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No\u00a0\u2026, 2003", "authors": ["J Le", "L Pileggi", "A Devgan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17822433632496476700", "cited_by": 9.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Tiz5es2fbqcC", "title": "Electrical modeling of integrated-package power and ground distributions", "published_by": "IEEE design & test of computers 20 (3), 24-31, 2003", "authors": ["H Zheng", "L Pileggi", "B Kratiter"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14791780402317253985", "cited_by": 9.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:l7t_Zn2s7bgC", "title": "Method for accurate and efficient updates of timing information logic synthesis, placement and routing for integrated circuit design", "published_by": "US Patent 6,449,756, 2002", "authors": ["S Malik", "L Pileggi", "E McCaughrin", "A Chakraborty", "DB Boyle"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3748461821751401712", "cited_by": 9.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:a0OBvERweLwC", "title": "Achieving timing closure for giga-scale IC designs", "published_by": "Proc. Intl. Symp. on Timing Issues, 25-28, 1999", "authors": ["LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3583206302925012484", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:VaXvl8Fpj5cC", "title": "Calculation and application of time-domain waveform sensitivities in asymptotic waveform evaluation", "published_by": "Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 8.4/1-8.4/4, 1991", "authors": ["A Balivada", "DR Holberg", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13745976344529137046", "cited_by": 9.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WWeOtg8bX_EC", "title": "Robust and efficient power flow convergence with G-min stepping homotopy method", "published_by": "2019 IEEE International Conference on Environment and Electrical Engineering\u00a0\u2026, 2019", "authors": ["M Jereminov", "A Terzakis", "M Wagner", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17309422183690105899", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:MIg0yeAD4ggC", "title": "On the design of phase locked loop oscillatory neural networks: mitigation of transmission delay effects", "published_by": "2016 International Joint Conference on Neural Networks (IJCNN), 2039-2046, 2016", "authors": ["R Shi", "TC Jackson", "B Swenson", "S Kar", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1835900028113608275", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ghEM2AJqZyQC", "title": "Ultracompact graphene multigate variable resistor for neuromorphic computing", "published_by": "IEEE Transactions on Nanotechnology 15 (2), 318-327, 2016", "authors": ["M Darwish", "V Calayir", "L Pileggi", "JA Weldon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12439662810964635060", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-jrNzM816MMC", "title": "Neurocomputing and associative memories based on ovenized aluminum nitride resonators", "published_by": "The 2013 International Joint Conference on Neural Networks (IJCNN), 1-8, 2013", "authors": ["V Calayir", "T Jackson", "A Tazzoli", "G Piazza", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2844010131052125848", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:fbc8zXXH2BUC", "title": "All-magnetic analog associative memory", "published_by": "2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), 1-4, 2013", "authors": ["V Calayir", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8879743111842301658", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2tRrZ1ZAMYUC", "title": "Local loops for robust inter-layer routing at sub-20 nm nodes", "published_by": "Design for Manufacturability through Design-Process Integration VI 8327, 111-119, 2012", "authors": ["W Huang", "D Morris", "N Lafferty", "L Liebmann", "K Vaidyanathan", "K Lai", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12011660381388542363", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:P7Ujq4OLJYoC", "title": "Performance and manufacturability trade-offs of pattern minimization for sub-22nm technology nodes", "published_by": "Design for Manufacturability through Design-Process Integration V 7974, 136-145, 2011", "authors": ["VV Rovner", "T Jhaveri", "D Morris", "A Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5540808127071984942", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CaZNVDsoPx4C", "title": "Method for mapping a Boolean logic network to a limited set of application-domain specific logic cells", "published_by": "US Patent 7,757,187, 2010", "authors": ["V Kheterpal", "LT Pileggi", "D Motiani"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10827412482097162297", "cited_by": 8.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sNmaIFBj_lkC", "title": "A power aware system level interconnect design methodology for latency-insensitive systems", "published_by": "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004\u00a0\u2026, 2004", "authors": ["V Chandra", "H Schmit", "A Xu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=356349374432371843", "cited_by": 8.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=200&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:tOudhMTPpwUC", "title": "Nonlinear distortion analysis via linear-centric models", "published_by": "Proceedings of the 2003 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2003", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7686420520376511081", "cited_by": 8.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ALROH1vI_8AC", "title": "Analyzing on-chips Interconnect effects", "published_by": "Design of High Performance Microprocessor Circuits, 2001", "authors": ["N Menezes", "L Pillegi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16258869719825800244", "cited_by": 8.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:p2g8aNsByqUC", "title": "Constrained multivariable optimization of transmission lines with general topologies", "published_by": "Proceedings of IEEE International Conference on Computer Aided Design (ICCAD\u00a0\u2026, 1995", "authors": ["R Gupta", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13144456455568004418", "cited_by": 8.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:i2xiXl-TujoC", "title": "Finite-pole macromodels of transmission lines for circuit simulation", "published_by": "Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 18.2. 1\u00a0\u2026, 1993", "authors": ["SY Kim", "N Gopal", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17085105388583941297", "cited_by": 8.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:S16KYo8Pm5AC", "title": "Dominant pole (s)/zero (s) analysis for analog circuit design", "published_by": "1989 Proceedings of the IEEE Custom Integrated Circuits Conference, 21.3/1\u00a0\u2026, 1989", "authors": ["LT Pillage", "CM Wolff", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14785663367135492061", "cited_by": 8.0, "year": 1989.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wBLCggQE-ToC", "title": "Adversarially robust learning for security-constrained optimal power flow", "published_by": "Advances in Neural Information Processing Systems 34, 28677-28689, 2021", "authors": ["P Donti", "A Agarwal", "NV Bedmutha", "L Pileggi", "JZ Kolter"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12710368100237325189", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PVqtIyvKoSUC", "title": "A WLAV-based robust hybrid state estimation using circuit-theoretic approach", "published_by": "2021 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2021", "authors": ["S Li", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2789707644255342768", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:pYKElYtJMmwC", "title": "A 125 MS/s 10.4 ENOB 10.1 fJ/conv-step multi-comparator SAR ADC with comparator noise scaling in 65nm CMOS", "published_by": "ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC), 22-25, 2018", "authors": ["S Liu", "J Paramesh", "L Pileggi", "T Rabuske", "J Fernandcs"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16412456683964088567", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CMvovTBb2okC", "title": "Strained MTJs with latch-based sensing for stochastic computing", "published_by": "2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO), 1027-1030, 2017", "authors": ["S Bhuin", "AK Biswas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9727624433965622026", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:TaaCk18tZOkC", "title": "A self-calibrating sense amplifier for a true random number generator using hybrid FinFET-straintronic MTJ", "published_by": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2017", "authors": ["S Bhuin", "J Sweeney", "S Pagliarini", "AK Biswas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10230605659282569561", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:tHtfpZlB6tUC", "title": "Implementing delay insensitive oscillatory neural networks using CMOS and emerging technology", "published_by": "Analog Integrated Circuits and Signal Processing 89, 619-629, 2016", "authors": ["TC Jackson", "R Shi", "AA Sharma", "JA Bain", "JA Weldon", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13306556668645523282", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:EsEWqaRxkBgC", "title": "Technologies for secure RFID authentication of medicinal pills and capsules", "published_by": "2016 IEEE International Conference on RFID Technology and Applications (RFID\u00a0\u2026, 2016", "authors": ["LR Carley", "G Colak", "L Chomas", "L Pileggi", "K Mai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12648098232714578644", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:DyXnQzXoVgIC", "title": "mLogic: All spin logic device and circuits", "published_by": "2015 Fourth Berkeley Symposium on Energy Efficient Electronic Systems (E3S), 1-2, 2015", "authors": ["JGJ Zhu", "DM Bromberg", "M Moneck", "V Sokalski", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3011222559446898497", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LXmCCkuhhTsC", "title": "An RRAM-based oscillatory neural network", "published_by": "2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2015", "authors": ["TC Jackson", "AA Sharma", "JA Bain", "JA Weldon", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=742382749837391412", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LgRImbQfgY4C", "title": "SPINTRONIC DEVICES AND CIRCUITS FOR LOW-VOLTAGE LOGIC", "published_by": "International Journal of High Speed Electronics and Systems 21 (01), 1250005, 2012", "authors": ["DH MORRIS", "DM BROMBERG", "JG ZHU", "L PILEGGI"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17272071581819304770", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:KxtntwgDAa4C", "title": "Reducing variability in chip-multiprocessors with adaptive body biasing", "published_by": "Proceedings of the 16th ACM/IEEE international symposium on Low power\u00a0\u2026, 2010", "authors": ["A Bonnoit", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7760552469105661581", "cited_by": 7.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:mlAyqtXpCwEC", "title": "Regular fabrics for nano-scaled CMOS technologies", "published_by": "Proc. Int. Solid State Circuits Conf, 2006", "authors": ["L Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15894114388378009454", "cited_by": 7.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WbkHhVStYXYC", "title": "A behavioral level approach for nonlinear dynamic modeling of voltage-controlled oscillators", "published_by": "Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005\u00a0\u2026, 2005", "authors": ["R Batra", "P Li", "LT Pileggi", "W Chiang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16051588579892296946", "cited_by": 7.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:6ZxmRoH8BuwC", "title": "Toward an integrated design methodology for fault-tolerant, multiple clock/voltage integrated systems", "published_by": "IEEE International Conference on Computer Design: VLSI in Computers and\u00a0\u2026, 2004", "authors": ["R Marculescu", "D Marculescu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3894679690874335633", "cited_by": 7.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:b0M2c_1WBrUC", "title": "Method and apparatus for generating sign-off prototypes for the design and fabrication of integrated circuits", "published_by": "US Patent 6,775,808, 2004", "authors": ["SR Raje", "LT Pileggi", "DD Gaitonde", "OR Coudert", "P Gopalakrishnan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6307129319903627829", "cited_by": 7.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:dBIO0h50nwkC", "title": "Modeling nonlinear communication ICs using a multivariate formulation", "published_by": "Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling\u00a0\u2026, 2003", "authors": ["P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3659764274572535076", "cited_by": 7.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NXb4pA-qfm4C", "title": "Efficient per-nonlinearity distortion analysis for analog and RF circuit", "published_by": "IEEE Trans. Computer Aided Design 22 (10), 1297-1309, 2003", "authors": ["L Peng", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4708789883486571733", "cited_by": 7.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:vRqMK49ujn8C", "title": "Noise macromodel for radio frequency integrated circuits", "published_by": "2003 Design, Automation and Test in Europe Conference and Exhibition, 150-155, 2003", "authors": ["Y Xu", "X Li", "P Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9395542196716627186", "cited_by": 7.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:P5F9QuxV20EC", "title": "A linear-centric simulation framework for parametric fluctuations", "published_by": "Proceedings 2002 Design, Automation and Test in Europe Conference and\u00a0\u2026, 2002", "authors": ["E Acar", "LT Pileggi", "SR Nassif"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9632677032622510416", "cited_by": 7.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:tS2w5q8j5-wC", "title": "A hierarchical decomposition methodology for single-stage clock circuits", "published_by": "Proceedings of CICC 97-Custom Integrated Circuits Conference, 115-118, 1997", "authors": ["G Ellis", "LT Pileggi", "RA Rutenbar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11583826995440650126", "cited_by": 7.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:M7yex6snE4oC", "title": "The essence of AWE", "published_by": "IEEE Circuit Devices, 12-19, 1994", "authors": ["LT Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3445001527833788829", "cited_by": 7.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LI9QrySNdTsC", "title": "Non-uniform lumped models for transmission line analysis", "published_by": "[1992 Proceedings] Electrical Performance of Electronic Packaging, 119-121, 1992", "authors": ["N Gopal", "E Tuncer", "DP Neikirk", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4098756476487695003", "cited_by": 7.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kz9GbA2Ns4gC", "title": "Efficient final placement based on nets-as-points", "published_by": "Proceedings of the 26th ACM/IEEE Design Automation Conference, 578-581, 1989", "authors": ["X Zhang", "TL Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=929199890035088647", "cited_by": 7.0, "year": 1989.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SpbeaW3--B0C", "title": "Tree/link partitioning for the implicit solution of circuit equations", "published_by": "SRC-CMU Research Center for Computer-Aided Design, Department of Electrical\u00a0\u2026, 1987", "authors": ["LT Pillage", "XD Huang", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17926026260610720067", "cited_by": 7.0, "year": 1987.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:u3T1itk59dMC", "title": "Split-chip design to prevent ip reverse engineering", "published_by": "IEEE Design & Test 38 (4), 109-118, 2020", "authors": ["S Pagliarini", "J Sweeney", "K Mai", "S Blanton", "L Pileggi", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9208435565779070520", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SpPTWFSNUtQC", "title": "Sensitivity analysis of locked circuits", "published_by": "EPiC Series in Computing 73, 2020", "authors": ["J Sweeney", "MJ Heule", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7658567292703878287", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:QaSi33NTfwYC", "title": "Chip-to-chip authentication method based on SRAM PUF and public key cryptography", "published_by": "Journal of Hardware and Systems Security 3, 382-396, 2019", "authors": ["I Karageorgos", "MM Isgenc", "S Pagliarini", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7393025175211921348", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PuOEWVtPfzwC", "title": "Implicitly modeling frequency control within power flow", "published_by": "2019 IEEE PES Innovative Smart Grid Technologies Europe (ISGT-Europe), 1-5, 2019", "authors": ["A Agarwal", "A Pandey", "M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=584641250278057298", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:VRfTbSk87rEC", "title": "Robust sequential steady-state analysis of cascading outages", "published_by": "2019 IEEE PES Innovative Smart Grid Technologies Europe (ISGT-Europe), 1-5, 2019", "authors": ["A Pandey", "A Agarwal", "M Jereminov", "MR Wagner", "DM Bromberg", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2041466328385723854", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:R22Rs3tN8aoC", "title": "Equivalent circuit programming for estimating the state of a power system", "published_by": "2019 IEEE Milan PowerTech, 1-6, 2019", "authors": ["M Jereminov", "MR Wagner", "A Jovicic", "G Hug", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8092478137449114871", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2vr6o8x5NLkC", "title": "Methods and Software for Calculating Optimal Power Flow in an Electrical Power Grid and Utilizations of Same", "published_by": "US Patent App. 15/658,335, 2018", "authors": ["M Jereminov", "L Pileggi", "A Pandey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3943380763567855453", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:AZju0d2GQJ0C", "title": "Application and product-volume-specific customization of BEOL metal pitch", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (9\u00a0\u2026, 2018", "authors": ["SN Pagliarini", "MM Isgenc", "MGA Martins", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3322397175773286489", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BJrgspguQaEC", "title": "Virtual characterization for exhaustive DFM evaluation of logic cell libraries", "published_by": "2017 18th International Symposium on Quality Electronic Design (ISQED), 93-98, 2017", "authors": ["S Pagliarini", "M Martins", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=512120972998937649", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2ywjKiB__4kC", "title": "Extended statistical element selection: A calibration method for high resolution in analog/RF designs", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["R Liu", "JA Weldon", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1933701198057924910", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wvYxNZNCP7wC", "title": "Device requirements and technology-driven architecture optimization for analog neurocomputing", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 5 (2\u00a0\u2026, 2015", "authors": ["V Calayir", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18244860054920311216", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BrOSOlqYqPUC", "title": "Environment-adaptable efficient optimization for programming of reconfigurable radio frequency (rf) receivers", "published_by": "2014 IEEE Military Communications Conference, 1459-1465, 2014", "authors": ["M Jun", "R Negi", "J Tao", "YC Wang", "S Yin", "T Mukherjee", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6316256106569940022", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:j8SEvjWlNXcC", "title": "Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", "published_by": "Proceedings of the 49th Annual Design Automation Conference, 176-181, 2012", "authors": ["F Wang", "G Keskin", "A Phelps", "J Rotner", "X Li", "GK Fedder", "T Mukherjee", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14870007687742549358", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:umqufdRvDiIC", "title": "Demonstrating the benefits of template-based design-technology co-optimization", "published_by": "Design for Manufacturability through Design-Process Integration IV 7641, 212-219, 2010", "authors": ["L Liebmann", "J Hibbeler", "N Hieter", "L Pileggi", "T Jhaveri", "M Moe", "V Rovner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7875395962023463635", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:738O_yMBCRsC", "title": "A hybrid approach to nonlinear macromodel generation for time-varying analog circuits", "published_by": "ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No\u00a0\u2026, 2003", "authors": ["P Li", "X Li", "Y Xu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1571303826274830154", "cited_by": 6.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LPZeul_q3PIC", "title": "A frequency separation macromodel for system-level simulation of RF circuits", "published_by": "Proceedings of the 2003 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2003", "authors": ["X Li", "P Li", "Y Xu", "R Dimaggio", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3251875403687207664", "cited_by": 6.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nb7KW1ujOQ8C", "title": "RC (L) interconnect sizing with second order considerations via posynomial programming", "published_by": "Proceedings of the 2001 international symposium on Physical design, 16-21, 2001", "authors": ["T Lin", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12308538017631116719", "cited_by": 6.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:08ZZubdj9fEC", "title": "Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 6 (3), 457-463, 1998", "authors": ["R Gupta", "J Willis", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8929061542083581623", "cited_by": 6.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SP6oXDckpogC", "title": "Low power design of off-chip drivers and transmission lines: A branch and bound approach", "published_by": "International journal of high speed electronics and systems 7 (02), 249-267, 1996", "authors": ["R GUPTA", "J WILLIS", "LT PILEGGI"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10787675256677488232", "cited_by": 6.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HeT0ZceujKMC", "title": "Simulation of Nonlinear Circuits", "published_by": "Electronic Circuit and System Simulation Methods, 285-314, 1994", "authors": ["LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4279869191191568242", "cited_by": 6.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PoWvk5oyLR8C", "title": "ETA: electrical-level timing analysis", "published_by": "1992 IEEE/ACM International Conference on Computer-Aided Design, 258-262, 1992", "authors": ["Brashear", "Holberg", "Mercer", "Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2826146513123384518,11742712579018992735", "cited_by": 6.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:k8Z6L05lTy4C", "title": "AWE: Asymptotic waveform estimation", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17464962831165272416", "cited_by": 6.0, "year": 1988.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:pRWBApOjXDcC", "title": "GridWarm: Towards Practical Physics-Informed ML Design and Evaluation for Power Grid", "published_by": "arXiv preprint arXiv:2205.03673, 2022", "authors": ["S Li", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5483170895555757643", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Ej9njvOgR2oC", "title": "Logic ip for low-cost ic design in advanced cmos nodes", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (2), 585-595, 2019", "authors": ["MM Isgenc", "MGA Martins", "VM Zackriya", "SN Pagliarini", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12122038641702625788", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nPTYJWkExTIC", "title": "Changedar: Online localized change detection for sensor data on a graph", "published_by": "Proceedings of the 27th ACM International Conference on Information and\u00a0\u2026, 2018", "authors": ["B Hooi", "L Akoglu", "D Eswaran", "A Pandey", "M Jereminov", "L Pileggi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3303735963246641547", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PkcyUWeTMh0C", "title": "A synthesis methodology for application-specific logic-in-memory designs", "published_by": "Proceedings of the 52Nd Annual Design Automation Conference, 1-6, 2015", "authors": ["HE Sumbul", "K Vaidyanathan", "Q Zhu", "F Franchetti", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12990711533106120211", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:6_hjMsCP8ZoC", "title": "Local interpolation-based polar format sar: Algorithm, hardware implementation and design automation", "published_by": "Journal of Signal Processing Systems 71, 297-312, 2013", "authors": ["Q Zhu", "CR Berger", "EL Turner", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=564589759519786603", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:XUvXOeBm_78C", "title": "Method and system for grouping logic in an integrated circuit design to minimize number of transistors and number of unique geometry patterns", "published_by": "US Patent App. 12/938,226, 2011", "authors": ["MD Moe", "LT Pileggi", "VV Rovner", "T Hersan", "D Motiani", "V Kheterpal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17882026365748443743,12088491035113694858", "cited_by": 5.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_5tno0g5mFcC", "title": "Automated testability enhancements for logic brick libraries", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 480-485, 2008", "authors": ["JG Brown", "B Taylor", "RD Blanton", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14118650451593802159", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rHJHxKgnXwkC", "title": "Enabling technology scaling with``in production''lithography processes [6924-19]", "published_by": "PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING 6924 (1\u00a0\u2026, 2008", "authors": ["T Jhaveri", "A Strojwas", "L Pileggi", "V Rovner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6382924050014471256", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8AbLer7MMksC", "title": "A hierarchical decomposition methodology for multistage clock circuits", "published_by": "1997 Proceedings of IEEE International Conference on Computer Aided Design\u00a0\u2026, 1997", "authors": ["Pileggi", "Rutenbar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3134929848051621359", "cited_by": 5.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yMeIxYmEMEAC", "title": "Sparse Partial Inductance Matrix Formulation", "published_by": "PIERS, 1995", "authors": ["B Krauter", "D Neikirk", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12139343539453047631", "cited_by": 5.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BW2nPTmhBn4C", "title": "Two-stage homotopy method to incorporate discrete control variables into AC-OPF", "published_by": "Electric Power Systems Research 212, 108283, 2022", "authors": ["T McNamara", "A Pandey", "A Agarwal", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6805813981863906387", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:E7VqQtBCVmcC", "title": "A circuit-theoretic approach to state estimation", "published_by": "2020 IEEE PES Innovative Smart Grid Technologies Europe (ISGT-Europe), 1126-1130, 2020", "authors": ["S Li", "A Pandey", "S Kar", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18086025487089381812", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:A8cqit5AE6sC", "title": "Magnetic shift register", "published_by": "US Patent 10,026,431, 2018", "authors": ["DM Bromberg", "L Pileggi", "JG Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1747951008019513105", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:z8nqeaKD1nsC", "title": "Self-healing narrowband filters via 3D heterogeneous integration of AlN MEMS and CMOS chips", "published_by": "2017 IEEE International Ultrasonics Symposium (IUS), 1-4, 2017", "authors": ["E Calayir", "S Merugu", "J Xu", "N Singh", "L Pileggi", "G Piazza", "GK Fedder"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=307701852925956709", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:RJOyoaXV5v8C", "title": "Physically Unclonable Functions Using Neuromorphic Networks", "published_by": "US Patent App. 14/931,592, 2016", "authors": ["LT Pileggi", "AA Sharma", "TC Jackson", "JA Weldon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=929069014832961477", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eGYfIraVYiQC", "title": "Re-thinking polynomial optimization: efficient programming of reconfigurable radio frequency (RF) systems by convexification", "published_by": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 545-550, 2016", "authors": ["F Wang", "S Yin", "M Jun", "X Li", "T Mukherjee", "R Negi", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16680131758435772777", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rbm3iO8VlycC", "title": "A wideband RF receiver with extended statistical element selection based harmonic rejection calibration", "published_by": "Integration 52, 185-194, 2016", "authors": ["R Liu", "L Pileggi", "JA Weldon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17358854014383530552", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:L1USKYWJimsC", "title": "Self-configuring CMOS microsystems", "published_by": "Control Technologies for Emerging Micro and Nanoscale Systems, 181-200, 2011", "authors": ["GK Fedder", "T Mukherjee", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2311071512278384317", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HIFyuExEbWQC", "title": "IC Interconnect Analysis", "published_by": "Kluwer Academic Publishers, 2002", "authors": ["C Mustafa", "L Pileggi", "A Odabasioglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8731232986455518607", "cited_by": 4.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:QD3KBmkZPeQC", "title": "Coping with RC (L) Interconnect Induced Headaches", "published_by": "Proceedings of the International Conference on Computer-Aided Design, 1995", "authors": ["L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15598353389318602376", "cited_by": 4.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:5Ul4iDaHHb8C", "title": "Two optimizations to accelerated method-of-moments algorithms for signal integrity analysis of complicated 3-D packages", "published_by": "Proceedings of Electrical Performance of Electronic Packaging, 213-216, 1995", "authors": ["M Kamon", "B Krauter", "J Phillips", "L Pileggi", "J White"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17233520460987740263", "cited_by": 4.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:oNZyr7d5Mn4C", "title": "Metrics for RLC transmission line termination", "published_by": "Proceedings of 1994 IEEE Electrical Performance of Electronic Packaging, 27-29, 1994", "authors": ["J Willis", "R Gupta", "L Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=922990485863381181", "cited_by": 4.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:e_rmSamDkqQC", "title": "Domain characterization of transmission line models for efficient simulation", "published_by": "Proceedings 1994 IEEE International Conference on Computer Design: VLSI in\u00a0\u2026, 1994", "authors": ["R Gupta", "SY Kim", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9836423854190089242", "cited_by": 4.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yFnVuubrUp4C", "title": "Computer-Aided Analysis and Design of Interconnect", "published_by": "Tutorial of IEEE/ACM International Conference on Computer-Aided Design, 1993", "authors": ["J White", "L Pillage", "J Cohn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=845509158309754333", "cited_by": 4.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:oAywNP-vUhwC", "title": "Shedding light on inconsistencies in grid cybersecurity: Disconnects and recommendations", "published_by": "2023 IEEE Symposium on Security and Privacy (SP), 38-55, 2023", "authors": ["B Singer", "A Pandey", "S Li", "L Bauer", "C Miller", "L Pileggi", "V Sekar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4453431206659028347", "cited_by": 3.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:oYLFIHfuHKwC", "title": "Equivalent circuit programming for power flow analysis and optimization", "published_by": "arXiv preprint arXiv:2112.01351, 2021", "authors": ["M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7563383141299276187", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:d4tt_xEv1X8C", "title": "Fast AC steady-state power grid simulation and optimization using prior knowledge", "published_by": "2021 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2021", "authors": ["A Agarwal", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2920981342821124940", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cNe27ouKFcQC", "title": "Securing digital systems via split-chip obfuscation", "published_by": "arXiv preprint arXiv:2005.10083, 2020", "authors": ["J Sweeney", "S Pagliarini", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2944000960496536735", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BOlwja0KXvYC", "title": "Robust Probabilistic Analysis of Transmission Power Systems based on Equivalent Circuit Formulation", "published_by": "2018 IEEE International Conference on Probabilistic Methods Applied to Power\u00a0\u2026, 2018", "authors": ["MR Wagner", "A Pandey", "M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8460730279511115102", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SxCCDk4iOpsC", "title": "Evaluating the benefits of relaxed BEOL pitch for deeply scaled ICs", "published_by": "2017 18th International Symposium on Quality Electronic Design (ISQED), 180-185, 2017", "authors": ["MM Isgenc", "S Pagliarini", "R Liu", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11773626283632629945", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:aIdbFUkbNIkC", "title": "A robust and efficient power series method for tracing PV curves", "published_by": "2015 North American Power Symposium (NAPS), 1-6, 2015", "authors": ["X Chen", "D Bromberg", "X Li", "L Pileggi", "G Hug"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3263658583381992338", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:gVv57TyPmFsC", "title": "All-magnetic, nonvolatile, addressable chainlink memory", "published_by": "IEEE transactions on magnetics 49 (7), 4394-4397, 2013", "authors": ["DM Bromberg", "DH Morris", "L Pileggi", "JG Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10335473529222288414", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:lvd772isFD0C", "title": "Cost-effective smart memory implementation for parallel backprojection in computed tomography", "published_by": "2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip\u00a0\u2026, 2012", "authors": ["Q Zhu", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9534566367108915023", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wUn16MOA3RoC", "title": "Methods, systems, and computer program products for modeling inductive effects in a circuit by combining a plurality of localized models", "published_by": "US Patent App. 10/961,309, 2005", "authors": ["M Beattie", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12346290332789355646", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:bnK-pcrLprsC", "title": "CHIME: Coupled hierarchical inductance model evaluation", "published_by": "Proceedings of the 41st annual Design Automation Conference, 800-805, 2004", "authors": ["S Gupta", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11524523770843989516", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:XiVPGOgt02cC", "title": "Parasitics extraction with multipole refinement", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2004", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11751385378395522498", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1lhNe0rCu4AC", "title": "Power comparison of throughput optimized IC busses", "published_by": "IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings., 35-44, 2003", "authors": ["E Malley", "A Salinas", "K Ismail", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3353065148495235818", "cited_by": 3.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:J-pR_7NvFogC", "title": "Efficient reduction of susceptance-based package models using PRIMA", "published_by": "2002 IEEE 11th Topical Meeting on Electrical Performance of Electronic\u00a0\u2026, 2002", "authors": ["M Celik", "H Zheng", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9311539770668868934", "cited_by": 3.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nZcligLrVowC", "title": "Timing Closure in DSM Design", "published_by": "Integrated System Design 12, 50-57, 2000", "authors": ["R Arunachalam", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8144734744343485101", "cited_by": 3.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eJXPG6dFmWUC", "title": "A simple algorithm for calculating frequency-dependent inductance bounds", "published_by": "Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No\u00a0\u2026, 1998", "authors": ["Z He", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14208072797145005154", "cited_by": 3.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:IUKN3-7HHlwC", "title": "Delay metrics", "published_by": "ISPD98, 1998", "authors": ["L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1429469728912618982", "cited_by": 3.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1qzjygNMrQYC", "title": "S2P: A new accurate metric for RC interconnects", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1998", "authors": ["A Odbasioglu", "E Acar", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6451965128104482411", "cited_by": 3.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:QYdC8u9Cj1oC", "title": "A sequential quadratic programming approach to concurrent gate and interconnect sizing", "published_by": "IEEE trans. Computer-Aided Design 10 (43.644611), 1997", "authors": ["N Menezes", "R Baldick", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17701732029830663914", "cited_by": 3.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WZBGuue-350C", "title": "Wire width optimization of transmission lines for low power design", "published_by": "Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95), 123-129, 1995", "authors": ["R Gupta", "J Willis", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2026547022514461744", "cited_by": 3.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:r_AWSJRzSzQC", "title": "Interconnect and Packaging Analysis", "published_by": "ICCAD-92 Tutorial 2, 1992", "authors": ["L Pillage", "Z Cendes", "J White"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4030924192292823246", "cited_by": 3.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ODE9OILHJdcC", "title": "Rice: rapid interconnect circuit evaluation'", "published_by": "Proc. IEEE/ACM Int. Conf. on Design Automation, 555-560, 1991", "authors": ["N Gopal", "CL Ratflaff", "LT Pillage"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5695672803217718988", "cited_by": 3.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-FonjvnnhkoC", "title": "TALISMAN: A piecewise linear simulator based on tree/link repartitioning", "published_by": "SRC-CMU Research Center for Computer-Aided Design, Department of Electrical\u00a0\u2026, 1987", "authors": ["X Huang", "LT Pillage", "RA Rohrer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8397559043091151790", "cited_by": 3.0, "year": 1987.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:iKswqCX-FLkC", "title": "Generalized Smooth Functions for Modeling Steady-State Response of Controls in Transmission and Distribution", "published_by": "Electric Power Systems Research 213, 108657, 2022", "authors": ["A Agarwal", "A Pandey", "NT Bandele", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14945966422668120515", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:IT1MJ6E3JesC", "title": "Employing adversarial robustness techniques for large-scale stochastic optimal power flow", "published_by": "Electric Power Systems Research 212, 108497, 2022", "authors": ["A Agarwal", "PL Donti", "JZ Kolter", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5684590302931205101", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=300&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:K4-iKlO5MD4C", "title": "Three-phase infeasibility analysis for distribution grid studies", "published_by": "Electric Power Systems Research 212, 108486, 2022", "authors": ["E Foster", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2531657282406004861", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NU-BerS4NX4C", "title": "Circuit-theoretic line outage distribution factor", "published_by": "arXiv preprint arXiv:2204.07684, 2022", "authors": ["S Li", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16038165685976148045", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:i91s68tWr-MC", "title": "Logic locking-connecting theory and practice", "published_by": "Cryptology ePrint Archive, 2022", "authors": ["E Masserova", "D Garg", "K Mai", "L Pileggi", "V Goyal", "B Parno"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11553250574977230695", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cB__R-XWw9UC", "title": "A convex method of generalized state estimation using circuit-theoretic node-breaker model", "published_by": "arXiv preprint arXiv:2109.14742, 2021", "authors": ["S Li", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2320462027084191017", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:DQNrXyjhriIC", "title": "CircuitGraph: A Python package for Boolean circuits", "published_by": "Journal of Open Source Software 5 (56), 2646, 2020", "authors": ["J Sweeney", "R Purdy", "RD Blanton", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18024863339490831385", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:JH5k92_tO-AC", "title": "A LASSO-Inspired Approach for Localizing Power System Infeasibility", "published_by": "2020 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2020", "authors": ["S Li", "A Pandey", "A Agarwal", "M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7197020414254652221", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kUhpeDhEZMUC", "title": "Improving voltage profile of the Nigerian Power Grid", "published_by": "2019 IEEE PES/IAS PowerAfrica, 30-35, 2019", "authors": ["A Pandey", "A Agarwal", "M Jereminov", "T Nwachuku", "BG Rawn", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16170051707607177537", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:orDZ08hpP44C", "title": "From virtual characterization to test-chips: DFM analysis through pattern enumeration", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["MGA Martins", "SN Pagliarini", "MM Isgenc", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8080142735597987107", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NxmKEeNBbOMC", "title": "3d dram based application specific hardware accelerator for spmv", "published_by": "2016 IEEE High Performance Extreme Computing Conference (HPEC), 1-1, 2016", "authors": ["F Sadi", "L Pileggi", "F Franchetti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12095540620991295748", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SnGPuo6Feq8C", "title": "Accurate passivity-enforced macromodeling for RF circuits via iterative zero/pole update based on measurement data", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 441-446, 2015", "authors": ["YC Wang", "S Yin", "M Jun", "X Li", "LT Pileggi", "T Mukherjee", "R Negi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4010669877389030401", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:TlpoogIpr_IC", "title": "Joint invariant estimation of RF impairments for reconfigurable Radio Frequency (RF) front-end", "published_by": "2014 IEEE Globecom Workshops (GC Wkshps), 954-959, 2014", "authors": ["M Jun", "R Negi", "YC Wang", "T Mukherjee", "X Li", "J Tao", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17583495904149784289", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:4X0JR2_MtJMC", "title": "A Smart Memory Accelerated Computed Tomography Parallel Backprojection", "published_by": "VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design: 20th IFIP\u00a0\u2026, 2013", "authors": ["Q Zhu", "L Pileggi", "F Franchettis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9514982784149952657", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:5icHVeHT4IsC", "title": "Post-silicon calibration of analog CMOS using phase-change memory cells", "published_by": "2011 Proceedings of the ESSCIRC (ESSCIRC), 423-426, 2011", "authors": ["CY Wen", "J Paramesh", "L Pileggi", "J Li", "SB Kim", "J Proesel", "C Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16278595732986368281", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8xutWZnSdmoC", "title": "Application of the cost-per-good-die metric for process design co-optimization", "published_by": "Design for Manufacturability through Design-Process Integration IV 7641, 9-21, 2010", "authors": ["T Jhaveri", "U Arslan", "V Rovner", "A Strojwas", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6050275677390400788", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:lgwcVrK6X84C", "title": "Active resistors for reduction of transient power grid noise", "published_by": "US Patent App. 11/176,055, 2007", "authors": ["G Keskin", "X Li", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6171396494041564551", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7H_jS4BsgvYC", "title": "Maximization of layout printability", "published_by": "Proceedings of SPIE, the International Society for Optical Engineering\u00a0\u2026, 2006", "authors": ["T JHAVERI", "L PILEGGI", "V ROVNER", "AJ STROJWAS"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6454160724225048188", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:9shLKfS_uJEC", "title": "What is the next implementation fabric?", "published_by": "IEEE Design & Test of Computers 20 (6), 86-95, 2003", "authors": ["A Kahng", "I Bolsens", "B Gupta", "L Pileggi", "Z Or-Bach", "C Hamlin", "J Cohn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17407325500220860502", "cited_by": 2.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:VOx2b1Wkg3QC", "title": "Modular, fabric-specific synthesis for programmable architectures", "published_by": "International Conference on Field Programmable Logic and Applications, 132-141, 2002", "authors": ["A Koorapaty", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8451542053509842245", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:dAp6zn-oMfAC", "title": "Proceedings of the 2002 IEEEACM International Conference on Computer-aided Design", "published_by": "ACM, 2002", "authors": ["LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2483350846645933649", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:fQNAKQ3IYiAC", "title": "Interfacing Interconnect and Gate-Delay Models", "published_by": "IC Interconnect Analysis, 271-306, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5990159052818081153", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:6bLC7aUMtPcC", "title": "Muslafa Celik, and Lawrence T", "published_by": "Pileggi,\" PRIMA: Passive Reduced-Order Interconnee1 Macromadeling Algorithm\u00a0\u2026, 1998", "authors": ["AIU Odabasiaglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12939892471208637618", "cited_by": 2.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kw52XkFRtyQC", "title": "A sparse macromodeling method for RC interconnect multiports", "published_by": "Proceedings of CICC 97-Custom Integrated Circuits Conference, 163-166, 1997", "authors": ["Y Liu", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17853046949597713741", "cited_by": 2.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yqoGN6RLRZoC", "title": "Electronic Circuit and System Simulation Methods\u2016, McGraw_Hill", "published_by": "Inc, 1995", "authors": ["LT Pillage", "RA Rohrer", "C Visweswariah"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2939038981638860408", "cited_by": 2.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Dip1O2bNi0gC", "title": "A new, efficient circuit model for microstrip lines including both current crowding and skin depth effects", "published_by": "Proceedings of IEEE Electrical Performance of Electronic Packaging, 85-88, 1993", "authors": ["E Tuncer", "SY Kim", "LT Pillage", "DP Neikirk"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7123791570552743120", "cited_by": 2.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:3htObqc8RwsC", "title": "AWE\u2014inspired. InProc", "published_by": "IEEE Custom Integrated Circuits Conference, 1993", "authors": ["V Raghavan", "RA Rohrer", "LT Pillage", "JY Lee", "JE Bracken", "MM Alaybeyi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9067772093894609169", "cited_by": 2.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7Frjd3zlGBUC", "title": "Parameterized interconnect order reduction with explicit-andimplicit multi-parameter moment matching for inter/intra-die variations", "published_by": "Proceedings of the 2005 IEEE/ACM International conference on Computer-aided\u00a0\u2026, 0", "authors": ["X Li", "P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2170739456991595517", "cited_by": 2.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:GtqhT-R7ZnwC", "title": "An Equivalent Circuit Workflow for Unconstrained Optimization", "published_by": "arXiv preprint arXiv:2305.14061, 2023", "authors": ["A Agarwal", "C Fiscko", "S Kar", "L Pileggi", "B Sinopoli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6332699251335552522", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nU66GSXDKhoC", "title": "Contingency Analyses with Warm Starter using Probabilistic Graphical Model", "published_by": "arXiv preprint arXiv:2304.06727, 2023", "authors": ["S Li", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2344270444939416490", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:XtJa11BXPS4C", "title": "Homotopy Learning of Parametric Solutions to Constrained Optimization Problems", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=966395356042006595", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SrKkpNFED5gC", "title": "Robust event-driven dynamic simulation using power flow", "published_by": "Electric Power Systems Research 189, 106752, 2020", "authors": ["A Agarwal", "A Pandey", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11831774685613124812", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Vr2j17o0sqMC", "title": "Linear Power Grid State Estimation with Modeling Uncertainties", "published_by": "arXiv preprint arXiv:1812.05052, 2018", "authors": ["MR Wagner", "M Jereminov", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=857383064913587457", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LK8CI43ZvvMC", "title": "Systems, Methods, and Software for Planning, Simulating, and Operating Electrical Power Systems", "published_by": "US Patent App. 15/456,341, 2017", "authors": ["L Pileggi", "DM Bromberg", "X Li", "G Hug", "A Pandey", "M Jereminov"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4215612468393813831", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BmWJbWwHJAwC", "title": "A systems approach to computing in beyond CMOS fabrics", "published_by": "Proceedings of the 54th Annual Design Automation Conference 2017, 1-2, 2017", "authors": ["A Patil", "N Shanbhag", "L Varshney", "E Pop", "HSP Wong", "S Mitra", "J Rabaey", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8548264504224443007", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Hck25ST_3aIC", "title": "Chainlink memory", "published_by": "US Patent 9,117,523, 2015", "authors": ["DH Morris", "DM Bromberg", "LT Pileggi", "JGJ Zhu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15418952050453905146", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:MpfHP-DdYjUC", "title": "Self-Healing Circuits Using Statistical Element Selection", "published_by": "Analog/RF and Mixed-Signal Circuit Systematic Design, 53-75, 2013", "authors": ["VHC Chen", "G Keskin", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1462213615846991083", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:MhiOAD_qIWkC", "title": "Method for parameterized model order reduction of integrated circuit interconnects", "published_by": "US Patent 7,908,131, 2011", "authors": ["X Li", "P Li", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14386175685188651959", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WHdLCjDvYFkC", "title": "Method and system for grouping logic in an integrated circuit design to minimize number of transistors and number of unique geometry patterns", "published_by": "US Patent 7,827,516, 2010", "authors": ["MD Moe", "LT Pileggi", "VV Rovner", "T Hersan", "D Motiani", "V Kheterpal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12088491035113694858", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:DBa1UEJaJKAC", "title": "Memory-Based Structured Application Specific Integrated Circuit (ASIC) Study", "published_by": "University of Notre Dame, 2008", "authors": ["J Brockman", "P Kogge", "M Niemier", "L Pileggi", "NOTRE DAME UNIV IN"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9971904495585213795", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ubry08Y2EpUC", "title": "Hierarchical modeling of electrostatic and magnetostatic couplings", "published_by": "SRC Techcon Conference, 2003", "authors": ["S Gupta", "L Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1472490179201658840", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:olpn-zPbct0C", "title": "Bounding the efforts on congestion optimization for physical synthesis", "published_by": "Proceedings of the 13th ACM Great Lakes symposium on VLSI, 7-10, 2003", "authors": ["D Pandini", "LT Pileggi", "AJ Strojwas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18048443757649792496", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:zCSUwVk65WsC", "title": "The Elmore Delay", "published_by": "IC Interconnect Analysis, 25-66, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17569865396042194225", "cited_by": 1.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:V3AGJWp-ZtQC", "title": "TACO: Timing Analysis with Coupling", "published_by": "Design Automation Conference, 266-269, 2000", "authors": ["K Rajagopal", "LT Pileggi", "R Arunachalam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6220408465358007418", "cited_by": 1.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:L24QuVWYgZ0C", "title": "PRIMO: Probability Interpretation of Moments for Delay Calculation", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1998", "authors": ["LT Pileggi", "R Kay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7876600334557503902", "cited_by": 1.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wKETBy42zhYC", "title": "On moment based metrics for optimal termination of transmission line interconnects", "published_by": "Proceedings of 9th International Conference on VLSI Design, 150-155, 1996", "authors": ["R Gupta", "B Krauters", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1350569756013619449", "cited_by": 1.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sJK75vZXtG0C", "title": "Generating sparse partial inductance matrices with guaranteed stability", "published_by": "ICCAD, 1995", "authors": ["LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5100602479217469188", "cited_by": 1.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kRWSkSYxWN8C", "title": "Timing analysis models for gates and cells with bipolar-transistor output stages", "published_by": "Proceedings of Eighth International Application Specific Integrated Circuits\u00a0\u2026, 1995", "authors": ["IC Tesu", "LT Pileggi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5945477833241491141", "cited_by": 1.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HbR8gkJAVGIC", "title": "Digital Circuit Interconnec: Issues, Models, Analysis And Design", "published_by": "IEEE/ACM International Conference on Computer-Aided Design, xxviii-xxviii, 1994", "authors": ["I Young", "L Pillage", "J Cohn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=257885485520300301", "cited_by": 1.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:xtoqd-5pKcoC", "title": "Evaluation of parts by mixed-level DC-connected components in logic simulation", "published_by": "Proceedings of the 30th international Design Automation Conference, 367-372, 1993", "authors": ["DC Yuan", "LT Pillage", "JT Rahmeh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4350520116196612342", "cited_by": 1.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2Q0AJrNhS-QC", "title": "Towards Hyperparameter-Agnostic DNN Training via Dynamical System Insights", "published_by": "arXiv preprint arXiv:2310.13901, 2023", "authors": ["C Fiscko", "A Agarwal", "Y Ruan", "S Kar", "L Pileggi", "B Sinopoli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8p8iYwVyaVcC", "title": "Actionable Three-Phase Infeasibility Optimization with Varying Slack Sources", "published_by": "2023 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2023", "authors": ["E Foster", "T McNamara", "A Pandey", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Cvh0bltMcLgC", "title": "An Equivalent Circuit Approach to Distributed Optimization", "published_by": "arXiv preprint arXiv:2305.14607, 2023", "authors": ["A Agarwal", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1xBWf43XMUgC", "title": "Power Grid Behavioral Patterns and Risks of Generalization in Applied Machine Learning", "published_by": "arXiv preprint arXiv:2304.10702, 2023", "authors": ["S Li", "J Drgona", "S Abhyankar", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CCeGMaHljPEC", "title": "Efficient steady state analysis of the grid using electromagnetic transient models", "published_by": "Electric Power Systems Research 213, 108408, 2022", "authors": ["A Agarwal", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SWgZeABleR0C", "title": "ECCO: Equivalent Circuit Controlled Optimization", "published_by": "arXiv preprint arXiv:2211.08478, 2022", "authors": ["A Agarwal", "C Fiscko", "S Kar", "L Pileggi", "B Sinopoli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:qsWQJNntlusC", "title": "High performance merge sort with scalable parallelization and full-throughput reduction", "published_by": "US Patent 11,249,720, 2022", "authors": ["F Sadi", "L Pileggi", "F Franchetti"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:S2WlVNSe3u4C", "title": "A Risk-Managed Steady-State Analysis to Assess the Impact of Power Grid Uncertainties", "published_by": "arXiv preprint arXiv:2111.10290, 2021", "authors": ["N Turner-Bandele", "A Pandey", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:T8_be82Iz5gC", "title": "Analytical Inverter-Based Distributed Generator Model for Power Flow Analysis", "published_by": "2021 IEEE Power & Energy Society General Meeting (PESGM), 1-5, 2021", "authors": ["N Turner-Bandele", "A Pandey", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:17ZO-CJnx_8C", "title": "Combined Transmission and Distribution State-Estimation for Future Electric Grids", "published_by": "arXiv preprint arXiv:2105.10395, 2021", "authors": ["A Pandey", "S Li", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8uzoZH4hB9AC", "title": "Quantifying the Efficacy of Logic Locking Methods", "published_by": "arXiv preprint arXiv:2103.06990, 2021", "authors": ["J Sweeney", "D Garg", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yIeBiWEAh44C", "title": "Large-Scale Power Grid Simulation Via Equivalent Circuit Formulation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:rqnDXT1GswoC", "title": "SUGAR-R: Robust Online Restoration Platform for SCADA-Absent Grid", "published_by": "arXiv preprint arXiv:1910.03557, 2019", "authors": ["A Pandey", "A Agrawal", "M Jereminov", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CNPyR2KL9-0C", "title": "Testing integrated circuits during split fabrication", "published_by": "US Patent 10,393,796, 2019", "authors": ["L Pileggi", "BP Das", "K Vaidyanathan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:aDl3D7KC1E4C", "title": "Robust Online Simulation Framework for Grid Restoration Under Loss of SCADA.", "published_by": "CoRR, 2019", "authors": ["A Pandey", "A Agrawal", "M Jereminov", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:0sTkTiv_uMkC", "title": "Exhaustive DFM Evaluation of Logic Cell Libraries via Virtual Characterization", "published_by": "EasyChair, 2018", "authors": ["MM Isgenc", "M Martins", "S Pagliarini", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:s85pQhAUCrAC", "title": "Reconfigurable AlN resonator filter design based on extended statistical element selection", "published_by": "2017 19th International Conference on Solid-State Sensors, Actuators and\u00a0\u2026, 2017", "authors": ["J Xu", "S Merugu", "N Singh", "G Piazza", "L Pileggi", "GK Fedder"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eAlLMO4JVmQC", "title": "Bitcell wth magnetic switching elements", "published_by": "US Patent 9,524,767, 2016", "authors": ["L Pileggi", "DM Bromberg", "HE Sumbul"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:5rMqqAh47xYC", "title": "Self-healing analog/RF circuits", "published_by": "Nano-CMOS and Post-CMOS Electronics: Circuits and Design, 1-34, 2016", "authors": ["S Sun", "F Wang", "S Yaldiz", "X Li", "L Pileggi", "A Natarajan", "M Ferriss", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:8dzOF9BpDQoC", "title": "Thursday, March 12, 2015", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:I8rxH6phXEkC", "title": "Comments and Corrections", "published_by": "IEEE Journal of Solid-State Circuits 48 (6), 1539, 2013", "authors": ["B Sadhu", "MA Ferriss", "AS Natarajan", "S Yaldiz", "JO Plouchart", "AV Rylyakov", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:DrR-2ekChdkC", "title": "LINEAR (IZED) CIRCUIT ANALYSIS", "published_by": "Semiconductors: Part I 58, 115, 2012", "authors": ["N GOPAL", "A BALIVADA", "LT PILLAGE"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:60iIaj97TE0C", "title": "Using Continuization in Reachability Analysis for the Verification of a Phase-Locked Loop", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:NyGDZy8z5eUC", "title": "Regular fabric for regular FPGA", "published_by": "Proceedings of the 19th ACM/SIGDA international symposium on Field\u00a0\u2026, 2011", "authors": ["X Chen", "J Zhu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7wO8s98CvbsC", "title": "Method and process for design of integrated circuits using regular geometry patterns to obtain geometrically consistent component features", "published_by": "US Patent App. 12/697,161, 2010", "authors": ["LT Pileggi", "AJ Strojwas", "LL Lanza"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LdasjJ6CEcoC", "title": "Configurable Analog and Radio Frequency Integrated Circuits", "published_by": "VDM Verlag, 2008", "authors": ["Y Xu", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Og1tA8FjbJAC", "title": "Statistical Performance Modeling and Optimization (Foundations and Trends in Electronic Design Automation)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:2v_ZtQDX9iAC", "title": "2 Process variations", "published_by": "Foundations and Trends in Electronic Design Automation 1 (4), 336-336, 2006", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Xz60mAmATU4C", "title": "5 Robust design of future ICs", "published_by": "Foundations and Trends in Electronic Design Automation 1 (4), 468-468, 2006", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:qe6vwMD2xtsC", "title": "3 Transistor-level statistical methodologies", "published_by": "Foundations and Trends in Electronic Design Automation 1 (4), 358-358, 2006", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CYCckWUYoCcC", "title": "4 System-level statistical methodologies", "published_by": "Foundations and Trends in Electronic Design Automation 1 (4), 426-426, 2006", "authors": ["X Li", "J Le", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yTLRzDEmwhEC", "title": "Maximization of layout printability/manufacturability by extreme layout regularity (Invited Paper)[6156-18]", "published_by": "PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING 6156, 615609, 2006", "authors": ["T Jhaveri", "L Pileggi", "V Rovner", "AJ Strojwas"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:owLR8QvbtFgC", "title": "Synthesis of Regular Logic Bricks for Robust IC Design.", "published_by": "ICCD, 2006", "authors": ["KY Tong", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:6yz0xqPARnAC", "title": "SE3 integration in the 3rd dimension: opportunities and challenges", "published_by": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State\u00a0\u2026, 2005", "authors": ["L Pileggi", "W Weber"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:w2UhwfzvF0QC", "title": "9B. 2 Parameterized Interconnect Order Reduction with Explicit-and-Implicit Multi-Parameter Moment Matching for Inter/Intra-Die Variations", "published_by": "IEEE ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN 2005, 806, 2005", "authors": ["X Li", "P Li", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:urP0JZOBBUsC", "title": "STAC", "published_by": "Proceedings of the 41st annual Design Automation Conference, 2004", "authors": ["J Le", "X Li", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:WC9gN4BGCRcC", "title": "Affordable analog and radio frequency integrated circuits design and optimization", "published_by": "Carnegie Mellon University, 2004", "authors": ["Y Xu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_B80troHkn4C", "title": "A fast simulation approach for inductive effects of VLSI interconnects", "published_by": "Proceedings of the 13th ACM Great Lakes symposium on VLSI, 108-111, 2003", "authors": ["X Qi", "G Leonhardt", "D Flees", "XD Yang", "S Kim", "S Mueller", "H Mau", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:c1AJUTjuCtUC", "title": "PRIMA: PASSIVE INTERCONNECT ALGORITHM", "published_by": "The Best of ICCAD: 20 Years of Excellence in Computer-Aided Design, 433, 2003", "authors": ["A Odabasioglu\u00b9", "M Celik", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:IaI1MmNe2tcC", "title": "PHYSICAL SIMULATION AND ANALYSIS", "published_by": "The Best of ICCAD: 20 Years of Excellence in Computer-Aided Design, 365, 2003", "authors": ["KS Kundert", "J White", "A Sangiovanni-Vincentelli", "PR O'Brien", "TL Savarino", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:YTuZlYwrTOUC", "title": "Circuit Simulation of Nanotechnology Devices with Non-monotonic IV Characteristics", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:TesyEGJKHF4C", "title": "PANEL: Nanometer Design: What Hurts Next.,.?", "published_by": "Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324), 242-242, 2002", "authors": ["L Pileggi", "RA Rutenbar"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:F1b5ZUV5XREC", "title": "Nanometer design: what hurts next...?", "published_by": "Proceedings of the 39th annual Design Automation Conference, 242-242, 2002", "authors": ["B Brodersen", "A Hill", "J Kibarian", "DA Kirkpatrick", "M Lavin", "M Koyanagi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:35r97b3x0nAC", "title": "On-chip inductance models: 3D or not 3D?", "published_by": "Proceedings 2002 Design, Automation and Test in Europe Conference and\u00a0\u2026, 2002", "authors": ["T Lin", "MW Beattie", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Ade32sEp0pkC", "title": "Nanometer Design: What Hurts Next...?", "published_by": "Annual ACM IEEE Design Automation Conference: Proceedings of the 39 th\u00a0\u2026, 2002", "authors": ["LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1yWc8FF-_SYC", "title": "Passive Reduced-Order Multiport Models", "published_by": "IC Interconnect Analysis, 181-242, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:yxmsSjX2EkcC", "title": "Accurate coupling-centric timing analysis incorporating temporal and functional isolation", "published_by": "VLSI Design 15 (3), 605-618, 2002", "authors": ["R Arunachalam", "RDS Blanton", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7BrZ7Jt4UNcC", "title": "Higher-Order RC (L) Delay Metrics", "published_by": "IC Interconnect Analysis, 67-118, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:7Hz3ACDFbsoC", "title": "Interfacing with SPICE", "published_by": "IC Interconnect Analysis, 243-269, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:kVjdVfd2voEC", "title": "Asymptotic Waveform Evaluation", "published_by": "IC Interconnect Analysis, 119-152, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:BzfGm06jWhQC", "title": "Accurate coupling-centric timing analysis incorporating temporal and functional isolation", "published_by": "VLSI Design 15 (3), 605-618, 2002", "authors": ["R Arunachalam", "RDS Blanton", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:43bX7VzcjpAC", "title": "Moment Generation", "published_by": "IC Interconnect Analysis, 153-180, 2002", "authors": ["M Celik", "L Pileggi", "A Odabasioglu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=400&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:0CzhzZyukY4C", "title": "Power Comparison of Throughput Optimized IC Busses", "published_by": "Submitted to ISSCC, 2002", "authors": ["L Pileggi", "ET Malley", "A Salinas", "K Islam"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cF7EPgIk0B4C", "title": "Assessment of True Worst Case Circuit Performance Under Interconnect", "published_by": "Proceedings 2, 431, 2001", "authors": ["E Acar", "S Nassif", "Y Liu", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:xii_ZKWM4-0C", "title": "Inductance 101", "published_by": "Proceedings of the 38th conference on Design automation-DAC'01, 2001", "authors": ["MW Beattie", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:ukw-9cB-YDkC", "title": "Min/max On-Chip Inductance Models and Delay Metrics", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:AXkvAH5U_nMC", "title": "Design closure (panel session) hope or hype?", "published_by": "Proceedings of the 37th Annual Design Automation Conference, 176-177, 2000", "authors": ["R Camposano", "J Greidinger", "P Groeneveld", "M Jackson", "L Pileggi", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LPtt_HFRSbwC", "title": "Session 11 B: embedded tutorial", "published_by": "International Conference on Computer Aided Design: Proceedings of the 2000\u00a0\u2026, 2000", "authors": ["LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:cK4Rrx0J3m0C", "title": "Analysis and Optimization of Power/ground Distribution", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 2000", "authors": ["H Zheng", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:U4n9YNQMCAIC", "title": "Hierarchical Interconnect Circiut [ie Circuit] Models", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 2000", "authors": ["M Beattie", "S Gupta", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:PVgj2kMGcgYC", "title": "Analysis of Design of Mixed-Signal Electronic Packaging", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:mNrWkgRL2YcC", "title": "Electronic Circuit & System Simulation Methods (SRE)", "published_by": "McGraw-Hill, Inc., 1998", "authors": ["L Pillage"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:zLWjf1WUPmwC", "title": "Electronic Circuit & System Simulation Methods (SRE)", "published_by": "McGraw-Hill, Inc., 1998", "authors": ["L Pillage"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:_9Xh93LWpsYC", "title": "PRIMO", "published_by": "Proceedings of the 35th annual conference on Design automation conference-DAC'98, 1998", "authors": ["R Kay", "L Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:3NQIlFlcGxIC", "title": "Equipotential Shells for Efficient Partial Surface Inductance", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1998", "authors": ["MW Beattie", "L Alatan", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-mN3Mh-tlDkC", "title": "Determination of Worst-case Aggressor for Transistor-level Waveform Analysis", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1998", "authors": ["PD Gross", "K Rajagopal", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1taIhTC69MYC", "title": "Determination of Worst-Case Aggressor Alignment for Delay Calculation (PDF)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-yGd096yOn8C", "title": "Interconnect Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:j7_hQOaDUrUC", "title": "EWA: Efficient Wiring-sizing Algorithm", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1997", "authors": ["R Kay", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jgBuDB5drN8C", "title": "Noise Analysis and Modeling", "published_by": "Digest of Technical Papers, 131, 1997", "authors": ["LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:FiytvqdAVhgC", "title": "Combined ac and Transient Power Distribution Analysis", "published_by": "Proceedings of Custom Integrated Circuits Conference, 233, 1996", "authors": ["X Yang", "B Krauter", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:nRpfm8aw39MC", "title": "An Explicit RC-circuit Delay Approximation Based on the First Three Moments of the Impluse [ie Impulse] Response", "published_by": "Center for Electronic Design Automation, Carnegie Mellon University, 1996", "authors": ["B Tutianu", "F Dartu", "LT Pileggi"], "cited_by_link": NaN, "cited_by": NaN, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:fFSKOagxvKUC", "title": "Calculating moments in awe with linear complexity", "published_by": "Proceeding oj: Techcon 90, 47-50, 1990", "authors": ["S Dutta", "LT Pillage"], "cited_by_link": NaN, "cited_by": NaN, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wkm4DBaukwsC", "title": "NSF Integrated Circuit Research, Education and Workforce Development Workshop Final Report1", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1EqfMoDn7-AC", "title": "Session details: Session 11B: embedded tutorial", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:a2necdfpwlEC", "title": "Silicon and Column IV Semiconductors Devices", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:eFf2swCANGcC", "title": "Session details: Fast, cheap and under control: the next implementation fabric", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:Tfl4UtY-dJUC", "title": "PRIMO: Proba", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:X4-KO54GjGYC", "title": "An Improved N-Step Value Gradient Learning Adaptive Dynamic Programming Algorithm for Online Learning....", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:wLxue7F8ec0C", "title": "Analog and Mixed Mode Circuits and Systems Adaptive Cancellation of Static and Dynamic Mismatch Error in Continuous-Time DACs.... D. Kong and I. Galton 421 Continuous-Time\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:zUl2_INMlC4C", "title": "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:LGlY6t8CeOMC", "title": "An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:zwpXiJ37cpgC", "title": "Overcoming Wireload Model Uncertainty in Physical Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:unp9ATQDT5gC", "title": "PANEL SUB-COMMITTEE", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:0aBXIfxlw9sC", "title": "Ellen M. Sentovich", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:X9ykpCP0fEIC", "title": "Keynote Presentation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:hSRAE-fF4OAC", "title": "Eli Yablonovitch, University of California, Berkeley (co-chair) Jeffrey Bokor, University of California, Berkeley (co-chair) Ajith Amerasekera, Texas Instruments John Bowers\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:SIv7DqKytYAC", "title": "SOLID-STATE MEMRISTIVE DEVICES AND SYSTEMS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:-7ulzOJl1JYC", "title": "EUROPEAN REGIONAL COMMITTEE", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:1Ye0OR6EYb4C", "title": "IEEE CEDA Early Career Award", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:jFemdcug13IC", "title": "Overview for the Special Section on the 2012 Radio Frequency Integrated Circuits (RFIC) Symposium........ S. Mehta 1111", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:CdxZDUztZiMC", "title": "Structured BEOL Mask Configurable RF Integrated Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:hsZV8lGYWTMC", "title": "Two Optimizations to Accelerated Method-of-Moments Algorithms for Signal Integrity Analysis of Complicated 3-D Packages.", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:sJsF-0ZLhtgC", "title": "Clasificaci\u00f3n general", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:vDZJ-YLwNdEC", "title": "Energy Efficient Application-Specific Logic-in-Memory for Interpolation in Synthetic Aperture Radar", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:artPoR2Yc-kC", "title": "Smart Memory Synthesis for Energy-Efficient Computed Tomography Reconstruction", "published_by": "Carnegie Mellon University, 0", "authors": ["Q Zhu", "L Pileggi", "F Franchetti"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:KbBQZpvPDL4C", "title": "Asymptotic waveform eva luation f or t iming a nalysis", "published_by": "IEEETra nsactions Computer\u30fbAided Design, l990, 9r41 352, 0", "authors": ["LT Pillage", "RA Rohrer"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Mm-vQM8AAAAJ&cstart=500&pagesize=100&citation_for_view=Mm-vQM8AAAAJ:HtS1dXgVpQUC", "title": "Electronic Circuit and System Simulation Methods,(1995)", "published_by": "McGraw-Hill, 0", "authors": ["LT Pillage", "RA Rohrer", "C Visweswariah"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["20468", "72", "266"], "Since 2018": ["3687", "28", "95"]}, "chart": {"1992": 76, "1993": 124, "1994": 147, "1995": 204, "1996": 278, "1997": 317, "1998": 319, "1999": 374, "2000": 481, "2001": 513, "2002": 639, "2003": 774, "2004": 915, "2005": 1023, "2006": 957, "2007": 906, "2008": 922, "2009": 841, "2010": 982, "2011": 986, "2012": 884, "2013": 740, "2014": 815, "2015": 752, "2016": 773, "2017": 729, "2018": 732, "2019": 722, "2020": 588, "2021": 626, "2022": 594, "2023": 424}}, "co_authors": [], "interests": ["Integrated Electronic Systems and Electric Power Systems"], "affiliates": [{"name": "Carnegie Mellon University", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=17554517495610703090"}], "last_updated": "2023/10/31 20:28"}