
*** Running vivado
    with args -log basys.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source basys.tcl -notrace
Command: synth_design -top basys -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34244 
ERROR: [Synth 8-2715] syntax error near = [C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.srcs/sources_1/new/clock_divider.sv:47]
INFO: [Synth 8-2350] module clock_divider ignored due to previous errors [C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.srcs/sources_1/new/clock_divider.sv:23]
Failed to read verilog 'C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.srcs/sources_1/new/clock_divider.sv'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 01:39:16 2023...
