{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621074049800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621074049816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 20:20:49 2021 " "Processing started: Sat May 15 20:20:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621074049816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074049816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S2S5 -c S2S5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S2S5 -c S2S5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074049816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621074050277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621074050277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074057962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/MyComputer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074057962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074057979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "3 Disp2cNum " "Found entity 3: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispDec " "Found entity 4: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSeg " "Found entity 6: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""} { "Info" "ISGN_ENTITY_NAME" "7 DetectFallingEdge " "Found entity 7: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621074057994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074057994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset MyComputer.v(52) " "Verilog HDL Implicit Net warning at MyComputer.v(52): created implicit net for \"Reset\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/MyComputer.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621074057994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621074058057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db\"" {  } { { "MyComputer.v" "db" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/MyComputer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621074058057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Debounce:db\|Synchroniser:sync " "Elaborating entity \"Synchroniser\" for hierarchy \"Debounce:db\|Synchroniser:sync\"" {  } { { "AuxMod.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/AuxMod.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/MyComputer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CPU.v(25) " "Verilog HDL assignment warning at CPU.v(25): truncated value with size 32 to match size of target (24)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 "|MyComputer|CPU:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Debug CPU.v(12) " "Output port \"Debug\" at CPU.v(12) has no driver" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 "|MyComputer|CPU:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO CPU.v(15) " "Output port \"GPO\" at CPU.v(15) has no driver" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 "|MyComputer|CPU:cpu"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[7\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[7\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "CPU.v(33) " "Constant driver at CPU.v(33)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 33 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[6\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[6\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[5\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[5\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[4\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[4\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[3\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[3\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[2\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[2\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[1\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[1\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IP\[0\] CPU.v(38) " "Can't resolve multiple constant drivers for net \"IP\[0\]\" at CPU.v(38)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/CPU.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:cpu " "Can't elaborate user hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Step2 of Stage5/MyComputer.v" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621074058073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621074058135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 15 20:20:58 2021 " "Processing ended: Sat May 15 20:20:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621074058135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621074058135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621074058135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058135 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621074058715 ""}
