
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromNetlist.tcl
# create_project -name Total_link -dir "C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link_cs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/TM/Desktop/FPGA/Total/Total_link} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "total_link.ucf" [current_fileset -constrset]
Adding file 'C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf' to fileset 'constrs_1'
# add_files [list {total_link.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design total_link_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wireless/Data_to_master<10 : 0> on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Sended_count[7]_GND_25_o_add_80_OUT<7 : 2> on block total_link is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/spi_cmd_data[127]_GND_25_o_mux_9_OUT<5 : 0> on block total_link is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Spi_Current_State[5]_Data_to_master[15]_wide_mux_102_OUT<7 : 0> on
   block total_link is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/spi_cmd_data[127]_Spi_Current_State[5]_mux_126_OUT<55 : 0> on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/spi_return_len[4]_GND_25_o_mux_8_OUT<3 : 0> on block total_link is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wireless/spi_return_len<3 : 0> on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wireless/spi_cmd_data<55 : 0> on block
   total_link is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file total_link_cs.edif ...
ngc2edif: Total memory usage is 84512 kilobytes

Parsing EDIF File [./planAhead_run_1/Total_link.data/cache/total_link_cs_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Total_link.data/cache/total_link_cs_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/.Xil/PlanAhead-7708-HSV7VFNFYUTGMME/ngc2edif/total_link_cs.xncf]
Finished Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/.Xil/PlanAhead-7708-HSV7VFNFYUTGMME/ngc2edif/total_link_cs.xncf]
Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf]
Finished Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 21fc920e
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 675.137 ; gain = 180.324
startgroup
set_property package_pin P27 [get_ports {Dout[0]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {Dout[1]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {Dout[2]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {Dout[3]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {Dout[4]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {Dout[5]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {Dout[6]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {Dout[7]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Dout[8]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {Dout[9]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {Dout[10]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Dout[11]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {Dout[12]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {Dout[13]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {Dout[14]}]
endgroup
startgroup
set_property package_pin P97 [get_ports {Dout[15]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {sram_mem_addr[0]}]
endgroup
startgroup
set_property package_pin P21 [get_ports {sram_mem_addr[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {sram_mem_addr[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {sram_mem_addr[3]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {sram_mem_addr[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {sram_mem_addr[5]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {sram_mem_addr[6]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {sram_mem_addr[7]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {sram_mem_addr[8]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {sram_mem_addr[9]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {sram_mem_addr[10]}]
endgroup
startgroup
set_property package_pin P84 [get_ports {sram_mem_addr[11]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {sram_mem_addr[12]}]
endgroup
startgroup
set_property package_pin P87 [get_ports {sram_mem_addr[13]}]
endgroup
startgroup
set_property package_pin P94 [get_ports {sram_mem_addr[14]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {sram_mem_addr[15]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {sram_mem_addr[16]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {sram_mem_addr[17]}]
endgroup
set_property package_pin "" [get_ports [list  CE_n]]
startgroup
set_property package_pin P26 [get_ports CE_n]
endgroup
startgroup
set_property package_pin P56 [get_ports clk]
endgroup
startgroup
set_property package_pin P55 [get_ports cpu_miso]
endgroup
startgroup
set_property package_pin P57 [get_ports cpu_mosi]
endgroup
startgroup
set_property package_pin P75 [get_ports cpu_sclk]
endgroup
startgroup
set_property package_pin P11 [get_ports LB_n]
endgroup
startgroup
set_property package_pin P12 [get_ports UB_n]
endgroup
startgroup
set_property package_pin P83 [get_ports WE_n]
endgroup
startgroup
set_property package_pin P14 [get_ports OE_n]
endgroup
startgroup
set_property package_pin P105 [get_ports si4463_sclk]
endgroup
set_property package_pin "" [get_ports [list  si4463_miso]]
set_property package_pin "" [get_ports [list  si4463_reset]]
startgroup
set_property package_pin P104 [get_ports si4463_miso]
endgroup
startgroup
set_property package_pin P102 [get_ports si4463_mosi]
endgroup
set_property package_pin "" [get_ports [list  si4463_reset]]
startgroup
set_property package_pin P74 [get_ports si4463_ss_n]
endgroup
set_property package_pin "" [get_ports [list  si4463_reset]]
set_property package_pin "" [get_ports [list  si4463_irq]]
set_property package_pin "" [get_ports [list  si4463_reset]]
startgroup
set_property package_pin P64 [get_ports si4463_irq]
endgroup
startgroup
set_property package_pin P67 [get_ports si4463_reset]
endgroup
startgroup
set_property package_pin P101 [get_ports cpu_irq]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 05 17:31:06 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
