Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 22 10:06:15 2016
| Host         : DESKTOP-IQ9RCDV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file light_control_sets_placed.rpt
| Design       : light
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+---------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------+---------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG           |               |                     |                2 |              2 |
|  clk1khz                 |               |                     |                2 |              3 |
|  seg_reg[6]_i_2_n_0      |               |                     |                2 |              7 |
|  led_int_reg[15]_i_2_n_0 |               | eqOp                |                4 |              7 |
|  clk4hz                  |               |                     |                2 |              8 |
|  clk_IBUF_BUFG           |               | clear               |                5 |             17 |
|  clk_IBUF_BUFG           |               | clk4hz_i[0]_i_1_n_0 |                6 |             24 |
+--------------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


