// Seed: 2676280046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd52,
    parameter id_14 = 32'd45
) (
    output tri id_0,
    output uwire _id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri id_7,
    input uwire id_8,
    output wand id_9,
    input wand id_10,
    output logic id_11,
    input tri id_12,
    output wor id_13,
    input wire _id_14,
    output wire id_15
);
  assign id_13 = id_14 * 1 ? id_5 ^ -1 : ~id_4;
  logic [1 : id_1] id_17[-1 : id_14];
  ;
  assign id_15 = 1'h0;
  assign id_1  = id_12;
  initial id_11 <= -1'b0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
