
00_CORTEX_02_ASSEMBLY_f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000291c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08002a28  08002a28  00003a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ae0  08002ae0  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002ae0  08002ae0  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ae0  08002ae0  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ae0  08002ae0  00003ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ae4  08002ae4  00003ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002ae8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000068  08002b50  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08002b50  0000421c  2**0
                  ALLOC
 11 .ARM.attributes 0000002f  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_line   000071bb  00000000  00000000  00004097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000080  00000000  00000000  0000b252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000555e  00000000  00000000  0000b2d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000014e3  00000000  00000000  00010830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006e8  00000000  00000000  00011d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00083beb  00000000  00000000  00012400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000051d  00000000  00000000  00095feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001612b  00000000  00000000  00096508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac633  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000021dc  00000000  00000000  000ac678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a10 	.word	0x08002a10

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002a10 	.word	0x08002a10

0800014c <FIRST_ASM_FUNC>:
	 	------------------------
		*/
	.global  FIRST_ASM_FUNC
FIRST_ASM_FUNC:
	@ return to main function
	add a1,a2 @r0=r0+r1
 800014c:	4408      	add	r0, r1
@	add r0,r0,r1 @r0=r0+r1
	bx lr @pc=lr, LR[0]=1 thumb
 800014e:	4770      	bx	lr

08000150 <ADD8>:
	 	a8: r0, b8: r1
		*/
	.global  ADD8
ADD8:
	@ return the sum of two numbers
	add r0,r1	@r0=r0+r1
 8000150:	4408      	add	r0, r1
	bx lr @return
 8000152:	4770      	bx	lr

08000154 <ADD32>:
	 	a: r0, b: r1
		*/
	.global  ADD32
ADD32:
	@ return the sum of two numbers
	add r0,r1	@r0=r0+r1
 8000154:	4408      	add	r0, r1
	bx lr
 8000156:	4770      	bx	lr

08000158 <max>:
max:
	@ IMPLEMENT HERE
	@ returning the max between two numbers
	@ use MOV, CMP and B instruction
@ before N=0, Z=0, C=0, V=1
	cmp r0,r1	@ r0(34)-r1(100)= N,Z,C,V,Q, @ r0이 기준이다!
 8000158:	4288      	cmp	r0, r1
@ after N=1, Z=0, C=0, V=0
	bge 1f @ goto label 1
 800015a:	da00      	bge.n	800015e <max+0x6>
	blt 2f @ goto label 2
 800015c:	db01      	blt.n	8000162 <max+0xa>
1: @pipeline stall
	mov r0,r0 @ 생략가능
 800015e:	4600      	mov	r0, r0
	bx lr
 8000160:	4770      	bx	lr
2:
	mov r0,r1 @ r1이 더 크다면, AAPCS규칙에 따라, r0으로 옮겨줘야 r1을 반환가능
 8000162:	4608      	mov	r0, r1
	bx lr
 8000164:	4770      	bx	lr

08000166 <max_prac>:


	.global max_prac
max_prac:
	cmp r0,r1 @ compare with r0, r1 based on r0
 8000166:	4288      	cmp	r0, r1

	bge 1f @ greator equal
 8000168:	da00      	bge.n	800016c <max_prac+0x6>
	blt 2f @ less than
 800016a:	db01      	blt.n	8000170 <max_prac+0xa>
1: @ r0가 더 클때
	mov r0, r0
 800016c:	4600      	mov	r0, r0
	bx lr
 800016e:	4770      	bx	lr
2: @ r1가 더 클때
	mov r0, r1 @ r0이 반환 레지스터이기 때문에 결과를 r0에 저장
 8000170:	4608      	mov	r0, r1
	bx lr @ 복귀주소로 복귀
 8000172:	4770      	bx	lr

08000174 <max2_prac>:


	.global max2_prac
max2_prac:
	cmp r0, r1
 8000174:	4288      	cmp	r0, r1
	ite ge
 8000176:	bfac      	ite	ge
	movge r0, r0
 8000178:	4600      	movge	r0, r0
	movlt r0, r1
 800017a:	4608      	movlt	r0, r1
	bx lr
 800017c:	4770      	bx	lr

0800017e <max2>:
max2:
	@ IMPLEMENT HERE
	@ returning the max between two numbers
	@ use MOV, CMP and IT??? instruction: under 6 lines
	@ hint: https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/condition-codes-3-conditional-execution-in-thumb-2
	cmp r0,r1
 800017e:	4288      	cmp	r0, r1
	ite ge
 8000180:	bfac      	ite	ge
	movge r0,r0
 8000182:	4600      	movge	r0, r0
	movlt r0,r1
 8000184:	4608      	movlt	r0, r1
	bx lr
 8000186:	4770      	bx	lr

08000188 <clear_unused>:
	.global  clear_unused
clear_unused:
	@ IMPLEMENT HERE
	@ returning v & ~(1<<bitnum);
	@ use MOV, LSL and BIC instruction: under 5 lines
	mov r2,#1 @r2에 숫자 1저장
 8000188:	f04f 0201 	mov.w	r2, #1
	lsl r2, r1 @ logical shift left, r1만큼 왼쪽으로 민다
 800018c:	fa02 f201 	lsl.w	r2, r2, r1
	bic r0, r2 @ bit clean, r0에서 r2의 비트만 clear한다
 8000190:	ea20 0002 	bic.w	r0, r0, r2
	bx lr
 8000194:	4770      	bx	lr

08000196 <clears_unused>:
	.global  clears_unused
clears_unused:
	@ IMPLEMENT HERE
	@ returning v & ~(pattern);
	@ use BIC instruction: under 5 lines
	bic r0,r1
 8000196:	ea20 0001 	bic.w	r0, r0, r1
	bx lr
 800019a:	4770      	bx	lr

0800019c <sum>:
		*/
	.global  sum
sum:
	@ IMPLEMENT HERE
	@ use MOV, ADD, CMP and B instruction: under 10 lines
	mov r2,#0 @sum(r2)
 800019c:	f04f 0200 	mov.w	r2, #0

080001a0 <loop1>:
loop1:
	add r2,r0
 80001a0:	4402      	add	r2, r0
	add r0,#1
 80001a2:	f100 0001 	add.w	r0, r0, #1
	cmp r1,r0
 80001a6:	4281      	cmp	r1, r0
	bge loop1
 80001a8:	dafa      	bge.n	80001a0 <loop1>
	mov r0,r2 @return value
 80001aa:	4610      	mov	r0, r2
	bx lr	 @ return
 80001ac:	4770      	bx	lr

080001ae <MEMCPY_SINGLE>:
	 	------------------------
			r0=dst, r1=src, r2=size
		*/
	.global  MEMCPY_SINGLE
MEMCPY_SINGLE:
	push {lr} 	 @ push
 80001ae:	b500      	push	{lr}
	@ IMPLEMENT HERE
	@ use LDR, STR, SUB, CMP and B instruction: under 10 lines
	lsl r2,#2 @ r2=r2*(2^2)=4r2
 80001b0:	ea4f 0282 	mov.w	r2, r2, lsl #2

080001b4 <loop2>:
loop2:
	ldrb r3,[r1],#1
 80001b4:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb r3,[r0],#1
 80001b8:	f800 3b01 	strb.w	r3, [r0], #1
	sub r2,#1
 80001bc:	f1a2 0201 	sub.w	r2, r2, #1
	cmp r2,#0
 80001c0:	2a00      	cmp	r2, #0
	bgt loop2
 80001c2:	dcf7      	bgt.n	80001b4 <loop2>

	pop {pc}	 @ pop(pc=lr), likely bx lr
 80001c4:	bd00      	pop	{pc}

080001c6 <MEMCPY_BLOCK>:
	 	------------------------
			r0=dst, r1=src, r2=size
		*/
	.global  MEMCPY_BLOCK
MEMCPY_BLOCK:
	push {r4-r6,lr} 	 @ push
 80001c6:	b570      	push	{r4, r5, r6, lr}

080001c8 <loop3>:
	@ IMPLEMENT HERE
	@ Make a copy in units of 4 words
	@ use LDMIA, STMIA, SUB and CBZ instruction: under 10 lines

loop3:
	cbz r2,_exit_MEMCPY_BLOCK
 80001c8:	b122      	cbz	r2, 80001d4 <_exit_MEMCPY_BLOCK>
	ldmia r1!,{r3-r5,r6}
 80001ca:	c978      	ldmia	r1!, {r3, r4, r5, r6}
	stmia r0!,{r3-r5,r6}
 80001cc:	c078      	stmia	r0!, {r3, r4, r5, r6}
	sub r2,#4
 80001ce:	f1a2 0204 	sub.w	r2, r2, #4
	b loop3
 80001d2:	e7f9      	b.n	80001c8 <loop3>

080001d4 <_exit_MEMCPY_BLOCK>:
_exit_MEMCPY_BLOCK:
	pop {r4-r6,pc}	 @ pop
 80001d4:	bd70      	pop	{r4, r5, r6, pc}

080001d6 <__bswap_32_asm>:
	 	------------------------
			r0=a
		*/
	.global  __bswap_32_asm
__bswap_32_asm:
	push {lr} 	 @ push
 80001d6:	b500      	push	{lr}
	@ byte swap by rev
	@ use rev, rev16, revsh OR rbit: under 4 lines
	@rev r0,r0
	@rev16 r0,r0
	@revsh r0,r0
	rbit r0,r0
 80001d8:	fa90 f0a0 	rbit	r0, r0

	pop {pc}	 @ pop
 80001dc:	bd00      	pop	{pc}

080001de <whereIsBit>:
	@ int whereIsBit(int c)
	@	c:r0
	@
	.global whereIsBit
whereIsBit:
	push {lr}
 80001de:	b500      	push	{lr}
	@ IMPLEMENT HERE
	@ use clz: under 7 lines
	mov r1,#31
 80001e0:	f04f 011f 	mov.w	r1, #31
	clz r0,r0
 80001e4:	fab0 f080 	clz	r0, r0
	sub r1,r0
 80001e8:	eba1 0100 	sub.w	r1, r1, r0
	mov r0,r1
 80001ec:	4608      	mov	r0, r1
	pop {pc}
 80001ee:	bd00      	pop	{pc}

080001f0 <MY_LL_GPIO_TogglePin>:
	@ int MY_LL_GPIO_TogglePin(void)
	@
	@
	.global MY_LL_GPIO_TogglePin
MY_LL_GPIO_TogglePin:
	push {lr}
 80001f0:	b500      	push	{lr}

	pop {pc}
 80001f2:	bd00      	pop	{pc}

080001f4 <xPSR_TEST>:
	*/
	.global xPSR_TEST
xPSR_TEST:

	// N-flag
	mov r0,#0x80000000
 80001f4:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
	subs r0,#1 @ N(0):0x7FFFFFFF
 80001f8:	3801      	subs	r0, #1
	adds r0,#1 @ N(1):0x80000000
 80001fa:	3001      	adds	r0, #1
	// Z-flag
	mov r0,#2
 80001fc:	f04f 0002 	mov.w	r0, #2
	subs r0,#1 @ Z(0)
 8000200:	3801      	subs	r0, #1
	subs r0,#1 @ Z(1)
 8000202:	3801      	subs	r0, #1
	// C-flag
	mov r0,#-1
 8000204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	adds r0,#1 @ C(1)
 8000208:	3001      	adds	r0, #1
	mov r0,#0x40000000
 800020a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
	lsls r0,#1 @ C(0)
 800020e:	0040      	lsls	r0, r0, #1
	lsls r0,#1 @ C(1)
 8000210:	0040      	lsls	r0, r0, #1
	mov r0,#2
 8000212:	f04f 0002 	mov.w	r0, #2
	lsrs r0,#1 @ C(0)
 8000216:	0840      	lsrs	r0, r0, #1
	lsrs r0,#1 @ C(1)
 8000218:	0840      	lsrs	r0, r0, #1
	// V-flag
	mov r0,#0x80000000 @ V
 800021a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
	adds r0,#1 @ V(0):0x80000001
 800021e:	3001      	adds	r0, #1
	subs r0,#2 @ V(1):0x7FFFFFFF
 8000220:	3802      	subs	r0, #2
	adds r0,#1 @ V(1):0x80000000
 8000222:	3001      	adds	r0, #1
	// Q-flag
	mov r1,#1
 8000224:	f04f 0101 	mov.w	r1, #1
	mov r0,#0x80000000
 8000228:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
	subs r0,#1 @ 0x7FFFFFFF
 800022c:	3801      	subs	r0, #1
	divide by zero error is occured!
	Note that this symptom does not occur in cortex-m4.
	*/
@	qadd r0,r0,r1 @ Q(1):0x7FFFFFFF

	bx lr
 800022e:	4770      	bx	lr

08000230 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2b0a      	cmp	r3, #10
 800023c:	d106      	bne.n	800024c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800023e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000242:	2201      	movs	r2, #1
 8000244:	4907      	ldr	r1, [pc, #28]	@ (8000264 <__io_putchar+0x34>)
 8000246:	4808      	ldr	r0, [pc, #32]	@ (8000268 <__io_putchar+0x38>)
 8000248:	f001 fa41 	bl	80016ce <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800024c:	1d39      	adds	r1, r7, #4
 800024e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000252:	2201      	movs	r2, #1
 8000254:	4804      	ldr	r0, [pc, #16]	@ (8000268 <__io_putchar+0x38>)
 8000256:	f001 fa3a 	bl	80016ce <HAL_UART_Transmit>
 return ch;
 800025a:	687b      	ldr	r3, [r7, #4]
}
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	08002a28 	.word	0x08002a28
 8000268:	20000084 	.word	0x20000084

0800026c <__io_getchar>:

int __io_getchar(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
	uint8_t ch;

	while( HAL_OK != HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY) )
 8000272:	bf00      	nop
 8000274:	1df9      	adds	r1, r7, #7
 8000276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800027a:	2201      	movs	r2, #1
 800027c:	4805      	ldr	r0, [pc, #20]	@ (8000294 <__io_getchar+0x28>)
 800027e:	f001 fab8 	bl	80017f2 <HAL_UART_Receive>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d1f5      	bne.n	8000274 <__io_getchar+0x8>
	{
		;
	}
	return ch;
 8000288:	79fb      	ldrb	r3, [r7, #7]
}
 800028a:	4618      	mov	r0, r3
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	20000084 	.word	0x20000084

08000298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029e:	f000 fa81 	bl	80007a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a2:	f000 f82f 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a6:	f000 f899 	bl	80003dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002aa:	f000 f86d 	bl	8000388 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n\nHELLO, STM32\n");
 80002ae:	4811      	ldr	r0, [pc, #68]	@ (80002f4 <main+0x5c>)
 80002b0:	f001 fd44 	bl	8001d3c <puts>
  SCB->SHCSR = SCB->SHCSR | (7<<16); // If you do not do this, it will be treated as a hard fault.
 80002b4:	4b10      	ldr	r3, [pc, #64]	@ (80002f8 <main+0x60>)
 80002b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002b8:	4a0f      	ldr	r2, [pc, #60]	@ (80002f8 <main+0x60>)
 80002ba:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80002be:	6253      	str	r3, [r2, #36]	@ 0x24

#if 1
	{
		/* actual initialization */
		volatile unsigned result;
		unsigned int a=0xffffffff;
 80002c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002c4:	60fb      	str	r3, [r7, #12]
		int bitnum=0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
		int pattern=0xc0;
 80002ca:	23c0      	movs	r3, #192	@ 0xc0
 80002cc:	607b      	str	r3, [r7, #4]

		/* function returning a & ~(1<<bitnum) */
		printf("ex4. bit clear(mask off)\n");
 80002ce:	480b      	ldr	r0, [pc, #44]	@ (80002fc <main+0x64>)
 80002d0:	f001 fd34 	bl	8001d3c <puts>

		result = clear_unused(a, bitnum);
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	68b9      	ldr	r1, [r7, #8]
 80002d8:	4618      	mov	r0, r3
 80002da:	f7ff ff55 	bl	8000188 <clear_unused>
 80002de:	4603      	mov	r3, r0
 80002e0:	603b      	str	r3, [r7, #0]
		//result = clears_unused(a, pattern<<8);
		printf("masked value is : 0x%08x (must 0x12340078)\n", result);
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	4619      	mov	r1, r3
 80002e6:	4806      	ldr	r0, [pc, #24]	@ (8000300 <main+0x68>)
 80002e8:	f001 fcc0 	bl	8001c6c <iprintf>
		__BKPT(0);
 80002ec:	be00      	bkpt	0x0000

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ee:	bf00      	nop
 80002f0:	e7fd      	b.n	80002ee <main+0x56>
 80002f2:	bf00      	nop
 80002f4:	08002a2c 	.word	0x08002a2c
 80002f8:	e000ed00 	.word	0xe000ed00
 80002fc:	08002a3c 	.word	0x08002a3c
 8000300:	08002a58 	.word	0x08002a58

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b090      	sub	sp, #64	@ 0x40
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0318 	add.w	r3, r7, #24
 800030e:	2228      	movs	r2, #40	@ 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fd1a 	bl	8001d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
 8000324:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000326:	2302      	movs	r3, #2
 8000328:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032a:	2301      	movs	r3, #1
 800032c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032e:	2310      	movs	r3, #16
 8000330:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000332:	2302      	movs	r3, #2
 8000334:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000336:	2300      	movs	r3, #0
 8000338:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800033a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800033e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000340:	f107 0318 	add.w	r3, r7, #24
 8000344:	4618      	mov	r0, r3
 8000346:	f000 fd5b 	bl	8000e00 <HAL_RCC_OscConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000350:	f000 f8b2 	bl	80004b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000354:	230f      	movs	r3, #15
 8000356:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000358:	2302      	movs	r3, #2
 800035a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035c:	2300      	movs	r3, #0
 800035e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2102      	movs	r1, #2
 800036e:	4618      	mov	r0, r3
 8000370:	f000 ffc8 	bl	8001304 <HAL_RCC_ClockConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800037a:	f000 f89d 	bl	80004b8 <Error_Handler>
  }
}
 800037e:	bf00      	nop
 8000380:	3740      	adds	r7, #64	@ 0x40
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800038c:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 800038e:	4a12      	ldr	r2, [pc, #72]	@ (80003d8 <MX_USART2_UART_Init+0x50>)
 8000390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000392:	4b10      	ldr	r3, [pc, #64]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 8000394:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800039a:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ac:	4b09      	ldr	r3, [pc, #36]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ae:	220c      	movs	r2, #12
 80003b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b8:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003be:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003c0:	f001 f938 	bl	8001634 <HAL_UART_Init>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003ca:	f000 f875 	bl	80004b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	20000084 	.word	0x20000084
 80003d8:	40004400 	.word	0x40004400

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b088      	sub	sp, #32
 80003e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	f107 0310 	add.w	r3, r7, #16
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f0:	4b2d      	ldr	r3, [pc, #180]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a2c      	ldr	r2, [pc, #176]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 80003f6:	f043 0310 	orr.w	r3, r3, #16
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b2a      	ldr	r3, [pc, #168]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0310 	and.w	r3, r3, #16
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000408:	4b27      	ldr	r3, [pc, #156]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a26      	ldr	r2, [pc, #152]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b24      	ldr	r3, [pc, #144]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b21      	ldr	r3, [pc, #132]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a20      	ldr	r2, [pc, #128]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b1e      	ldr	r3, [pc, #120]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000438:	4b1b      	ldr	r3, [pc, #108]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a1a      	ldr	r2, [pc, #104]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 800043e:	f043 0308 	orr.w	r3, r3, #8
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <MX_GPIO_Init+0xcc>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	603b      	str	r3, [r7, #0]
 800044e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2120      	movs	r1, #32
 8000454:	4815      	ldr	r0, [pc, #84]	@ (80004ac <MX_GPIO_Init+0xd0>)
 8000456:	f000 fc99 	bl	8000d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800045a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800045e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000460:	4b13      	ldr	r3, [pc, #76]	@ (80004b0 <MX_GPIO_Init+0xd4>)
 8000462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000468:	f107 0310 	add.w	r3, r7, #16
 800046c:	4619      	mov	r1, r3
 800046e:	4811      	ldr	r0, [pc, #68]	@ (80004b4 <MX_GPIO_Init+0xd8>)
 8000470:	f000 fb08 	bl	8000a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000474:	2320      	movs	r3, #32
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000478:	2301      	movs	r3, #1
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000480:	2302      	movs	r3, #2
 8000482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	4619      	mov	r1, r3
 800048a:	4808      	ldr	r0, [pc, #32]	@ (80004ac <MX_GPIO_Init+0xd0>)
 800048c:	f000 fafa 	bl	8000a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000490:	2200      	movs	r2, #0
 8000492:	2100      	movs	r1, #0
 8000494:	2028      	movs	r0, #40	@ 0x28
 8000496:	f000 fabe 	bl	8000a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800049a:	2028      	movs	r0, #40	@ 0x28
 800049c:	f000 fad7 	bl	8000a4e <HAL_NVIC_EnableIRQ>

}
 80004a0:	bf00      	nop
 80004a2:	3720      	adds	r7, #32
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	40021000 	.word	0x40021000
 80004ac:	40010800 	.word	0x40010800
 80004b0:	10110000 	.word	0x10110000
 80004b4:	40011000 	.word	0x40011000

080004b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004bc:	b672      	cpsid	i
}
 80004be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <Error_Handler+0x8>

080004c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004ca:	4b15      	ldr	r3, [pc, #84]	@ (8000520 <HAL_MspInit+0x5c>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	4a14      	ldr	r2, [pc, #80]	@ (8000520 <HAL_MspInit+0x5c>)
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6193      	str	r3, [r2, #24]
 80004d6:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <HAL_MspInit+0x5c>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	f003 0301 	and.w	r3, r3, #1
 80004de:	60bb      	str	r3, [r7, #8]
 80004e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000520 <HAL_MspInit+0x5c>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000520 <HAL_MspInit+0x5c>)
 80004e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004ec:	61d3      	str	r3, [r2, #28]
 80004ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000520 <HAL_MspInit+0x5c>)
 80004f0:	69db      	ldr	r3, [r3, #28]
 80004f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000524 <HAL_MspInit+0x60>)
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000506:	60fb      	str	r3, [r7, #12]
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800050e:	60fb      	str	r3, [r7, #12]
 8000510:	4a04      	ldr	r2, [pc, #16]	@ (8000524 <HAL_MspInit+0x60>)
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000516:	bf00      	nop
 8000518:	3714      	adds	r7, #20
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	40021000 	.word	0x40021000
 8000524:	40010000 	.word	0x40010000

08000528 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000530:	f107 0310 	add.w	r3, r7, #16
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	4a15      	ldr	r2, [pc, #84]	@ (8000598 <HAL_UART_MspInit+0x70>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d123      	bne.n	8000590 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000548:	4b14      	ldr	r3, [pc, #80]	@ (800059c <HAL_UART_MspInit+0x74>)
 800054a:	69db      	ldr	r3, [r3, #28]
 800054c:	4a13      	ldr	r2, [pc, #76]	@ (800059c <HAL_UART_MspInit+0x74>)
 800054e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000552:	61d3      	str	r3, [r2, #28]
 8000554:	4b11      	ldr	r3, [pc, #68]	@ (800059c <HAL_UART_MspInit+0x74>)
 8000556:	69db      	ldr	r3, [r3, #28]
 8000558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800055c:	60fb      	str	r3, [r7, #12]
 800055e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000560:	4b0e      	ldr	r3, [pc, #56]	@ (800059c <HAL_UART_MspInit+0x74>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a0d      	ldr	r2, [pc, #52]	@ (800059c <HAL_UART_MspInit+0x74>)
 8000566:	f043 0304 	orr.w	r3, r3, #4
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <HAL_UART_MspInit+0x74>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0304 	and.w	r3, r3, #4
 8000574:	60bb      	str	r3, [r7, #8]
 8000576:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000578:	230c      	movs	r3, #12
 800057a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800057c:	2302      	movs	r3, #2
 800057e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000580:	2302      	movs	r3, #2
 8000582:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	4619      	mov	r1, r3
 800058a:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <HAL_UART_MspInit+0x78>)
 800058c:	f000 fa7a 	bl	8000a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000590:	bf00      	nop
 8000592:	3720      	adds	r7, #32
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40004400 	.word	0x40004400
 800059c:	40021000 	.word	0x40021000
 80005a0:	40010800 	.word	0x40010800

080005a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <NMI_Handler+0x4>

080005ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <HardFault_Handler+0x4>

080005b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <MemManage_Handler+0x4>

080005bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <BusFault_Handler+0x4>

080005c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <UsageFault_Handler+0x4>

080005cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f4:	f000 f91c 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}

080005fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000600:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000604:	f000 fbda 	bl	8000dbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}

0800060c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000618:	2300      	movs	r3, #0
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	e00a      	b.n	8000634 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800061e:	f7ff fe25 	bl	800026c <__io_getchar>
 8000622:	4601      	mov	r1, r0
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	b2ca      	uxtb	r2, r1
 800062c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	3301      	adds	r3, #1
 8000632:	617b      	str	r3, [r7, #20]
 8000634:	697a      	ldr	r2, [r7, #20]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	429a      	cmp	r2, r3
 800063a:	dbf0      	blt.n	800061e <_read+0x12>
	}

return len;
 800063c:	687b      	ldr	r3, [r7, #4]
}
 800063e:	4618      	mov	r0, r3
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b086      	sub	sp, #24
 800064a:	af00      	add	r7, sp, #0
 800064c:	60f8      	str	r0, [r7, #12]
 800064e:	60b9      	str	r1, [r7, #8]
 8000650:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
 8000656:	e009      	b.n	800066c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	1c5a      	adds	r2, r3, #1
 800065c:	60ba      	str	r2, [r7, #8]
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fde5 	bl	8000230 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	3301      	adds	r3, #1
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	697a      	ldr	r2, [r7, #20]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	429a      	cmp	r2, r3
 8000672:	dbf1      	blt.n	8000658 <_write+0x12>
	}
	return len;
 8000674:	687b      	ldr	r3, [r7, #4]
}
 8000676:	4618      	mov	r0, r3
 8000678:	3718      	adds	r7, #24
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <_close>:

int _close(int file)
{
 800067e:	b480      	push	{r7}
 8000680:	b083      	sub	sp, #12
 8000682:	af00      	add	r7, sp, #0
 8000684:	6078      	str	r0, [r7, #4]
	return -1;
 8000686:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800068a:	4618      	mov	r0, r3
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006a4:	605a      	str	r2, [r3, #4]
	return 0;
 80006a6:	2300      	movs	r3, #0
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bc80      	pop	{r7}
 80006b0:	4770      	bx	lr

080006b2 <_isatty>:

int _isatty(int file)
{
 80006b2:	b480      	push	{r7}
 80006b4:	b083      	sub	sp, #12
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
	return 1;
 80006ba:	2301      	movs	r3, #1
}
 80006bc:	4618      	mov	r0, r3
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bc80      	pop	{r7}
 80006c4:	4770      	bx	lr

080006c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006c6:	b480      	push	{r7}
 80006c8:	b085      	sub	sp, #20
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	60f8      	str	r0, [r7, #12]
 80006ce:	60b9      	str	r1, [r7, #8]
 80006d0:	607a      	str	r2, [r7, #4]
	return 0;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3714      	adds	r7, #20
 80006d8:	46bd      	mov	sp, r7
 80006da:	bc80      	pop	{r7}
 80006dc:	4770      	bx	lr
	...

080006e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006e8:	4a14      	ldr	r2, [pc, #80]	@ (800073c <_sbrk+0x5c>)
 80006ea:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <_sbrk+0x60>)
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006f4:	4b13      	ldr	r3, [pc, #76]	@ (8000744 <_sbrk+0x64>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d102      	bne.n	8000702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <_sbrk+0x64>)
 80006fe:	4a12      	ldr	r2, [pc, #72]	@ (8000748 <_sbrk+0x68>)
 8000700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000702:	4b10      	ldr	r3, [pc, #64]	@ (8000744 <_sbrk+0x64>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4413      	add	r3, r2
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	429a      	cmp	r2, r3
 800070e:	d207      	bcs.n	8000720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000710:	f001 fb24 	bl	8001d5c <__errno>
 8000714:	4603      	mov	r3, r0
 8000716:	220c      	movs	r2, #12
 8000718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800071a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800071e:	e009      	b.n	8000734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000720:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <_sbrk+0x64>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000726:	4b07      	ldr	r3, [pc, #28]	@ (8000744 <_sbrk+0x64>)
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	4413      	add	r3, r2
 800072e:	4a05      	ldr	r2, [pc, #20]	@ (8000744 <_sbrk+0x64>)
 8000730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000732:	68fb      	ldr	r3, [r7, #12]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3718      	adds	r7, #24
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20005000 	.word	0x20005000
 8000740:	00000400 	.word	0x00000400
 8000744:	200000c8 	.word	0x200000c8
 8000748:	20000220 	.word	0x20000220

0800074c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000758:	480c      	ldr	r0, [pc, #48]	@ (800078c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800075a:	490d      	ldr	r1, [pc, #52]	@ (8000790 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800075c:	4a0d      	ldr	r2, [pc, #52]	@ (8000794 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800075e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000760:	e002      	b.n	8000768 <LoopCopyDataInit>

08000762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000766:	3304      	adds	r3, #4

08000768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800076c:	d3f9      	bcc.n	8000762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076e:	4a0a      	ldr	r2, [pc, #40]	@ (8000798 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000770:	4c0a      	ldr	r4, [pc, #40]	@ (800079c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000774:	e001      	b.n	800077a <LoopFillZerobss>

08000776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000778:	3204      	adds	r2, #4

0800077a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800077c:	d3fb      	bcc.n	8000776 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800077e:	f7ff ffe5 	bl	800074c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000782:	f001 faf1 	bl	8001d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000786:	f7ff fd87 	bl	8000298 <main>
	b . @endless loop
 800078a:	e7fe      	b.n	800078a <LoopFillZerobss+0x10>
  ldr r0, =_sdata
 800078c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000790:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000794:	08002ae8 	.word	0x08002ae8
  ldr r2, =_sbss
 8000798:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800079c:	2000021c 	.word	0x2000021c

080007a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007a0:	e7fe      	b.n	80007a0 <ADC1_2_IRQHandler>
	...

080007a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a8:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <HAL_Init+0x28>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a07      	ldr	r2, [pc, #28]	@ (80007cc <HAL_Init+0x28>)
 80007ae:	f043 0310 	orr.w	r3, r3, #16
 80007b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f000 f923 	bl	8000a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ba:	2000      	movs	r0, #0
 80007bc:	f000 f808 	bl	80007d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c0:	f7ff fe80 	bl	80004c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40022000 	.word	0x40022000

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <HAL_InitTick+0x54>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <HAL_InitTick+0x58>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f93b 	bl	8000a6a <HAL_SYSTICK_Config>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e00e      	b.n	800081c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b0f      	cmp	r3, #15
 8000802:	d80a      	bhi.n	800081a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000804:	2200      	movs	r2, #0
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800080c:	f000 f903 	bl	8000a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000810:	4a06      	ldr	r2, [pc, #24]	@ (800082c <HAL_InitTick+0x5c>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	e000      	b.n	800081c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800081a:	2301      	movs	r3, #1
}
 800081c:	4618      	mov	r0, r3
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000000 	.word	0x20000000
 8000828:	20000008 	.word	0x20000008
 800082c:	20000004 	.word	0x20000004

08000830 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000834:	4b05      	ldr	r3, [pc, #20]	@ (800084c <HAL_IncTick+0x1c>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_IncTick+0x20>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4413      	add	r3, r2
 8000840:	4a03      	ldr	r2, [pc, #12]	@ (8000850 <HAL_IncTick+0x20>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr
 800084c:	20000008 	.word	0x20000008
 8000850:	200000cc 	.word	0x200000cc

08000854 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return uwTick;
 8000858:	4b02      	ldr	r3, [pc, #8]	@ (8000864 <HAL_GetTick+0x10>)
 800085a:	681b      	ldr	r3, [r3, #0]
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	200000cc 	.word	0x200000cc

08000868 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000878:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <__NVIC_SetPriorityGrouping+0x44>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800087e:	68ba      	ldr	r2, [r7, #8]
 8000880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000884:	4013      	ands	r3, r2
 8000886:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000890:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800089a:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <__NVIC_SetPriorityGrouping+0x44>)
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	60d3      	str	r3, [r2, #12]
}
 80008a0:	bf00      	nop
 80008a2:	3714      	adds	r7, #20
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008b4:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <__NVIC_GetPriorityGrouping+0x18>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	0a1b      	lsrs	r3, r3, #8
 80008ba:	f003 0307 	and.w	r3, r3, #7
}
 80008be:	4618      	mov	r0, r3
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	e000ed00 	.word	0xe000ed00

080008cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	db0b      	blt.n	80008f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	f003 021f 	and.w	r2, r3, #31
 80008e4:	4906      	ldr	r1, [pc, #24]	@ (8000900 <__NVIC_EnableIRQ+0x34>)
 80008e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ea:	095b      	lsrs	r3, r3, #5
 80008ec:	2001      	movs	r0, #1
 80008ee:	fa00 f202 	lsl.w	r2, r0, r2
 80008f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008f6:	bf00      	nop
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	e000e100 	.word	0xe000e100

08000904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	6039      	str	r1, [r7, #0]
 800090e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000914:	2b00      	cmp	r3, #0
 8000916:	db0a      	blt.n	800092e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	b2da      	uxtb	r2, r3
 800091c:	490c      	ldr	r1, [pc, #48]	@ (8000950 <__NVIC_SetPriority+0x4c>)
 800091e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000922:	0112      	lsls	r2, r2, #4
 8000924:	b2d2      	uxtb	r2, r2
 8000926:	440b      	add	r3, r1
 8000928:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800092c:	e00a      	b.n	8000944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	b2da      	uxtb	r2, r3
 8000932:	4908      	ldr	r1, [pc, #32]	@ (8000954 <__NVIC_SetPriority+0x50>)
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	f003 030f 	and.w	r3, r3, #15
 800093a:	3b04      	subs	r3, #4
 800093c:	0112      	lsls	r2, r2, #4
 800093e:	b2d2      	uxtb	r2, r2
 8000940:	440b      	add	r3, r1
 8000942:	761a      	strb	r2, [r3, #24]
}
 8000944:	bf00      	nop
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	e000e100 	.word	0xe000e100
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000958:	b480      	push	{r7}
 800095a:	b089      	sub	sp, #36	@ 0x24
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	f003 0307 	and.w	r3, r3, #7
 800096a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800096c:	69fb      	ldr	r3, [r7, #28]
 800096e:	f1c3 0307 	rsb	r3, r3, #7
 8000972:	2b04      	cmp	r3, #4
 8000974:	bf28      	it	cs
 8000976:	2304      	movcs	r3, #4
 8000978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	3304      	adds	r3, #4
 800097e:	2b06      	cmp	r3, #6
 8000980:	d902      	bls.n	8000988 <NVIC_EncodePriority+0x30>
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	3b03      	subs	r3, #3
 8000986:	e000      	b.n	800098a <NVIC_EncodePriority+0x32>
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	fa02 f303 	lsl.w	r3, r2, r3
 8000996:	43da      	mvns	r2, r3
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	401a      	ands	r2, r3
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	fa01 f303 	lsl.w	r3, r1, r3
 80009aa:	43d9      	mvns	r1, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b0:	4313      	orrs	r3, r2
         );
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3724      	adds	r7, #36	@ 0x24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr

080009bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009cc:	d301      	bcc.n	80009d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ce:	2301      	movs	r3, #1
 80009d0:	e00f      	b.n	80009f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d2:	4a0a      	ldr	r2, [pc, #40]	@ (80009fc <SysTick_Config+0x40>)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009da:	210f      	movs	r1, #15
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009e0:	f7ff ff90 	bl	8000904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <SysTick_Config+0x40>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ea:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <SysTick_Config+0x40>)
 80009ec:	2207      	movs	r2, #7
 80009ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	e000e010 	.word	0xe000e010

08000a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff2d 	bl	8000868 <__NVIC_SetPriorityGrouping>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
 8000a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a28:	f7ff ff42 	bl	80008b0 <__NVIC_GetPriorityGrouping>
 8000a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	6978      	ldr	r0, [r7, #20]
 8000a34:	f7ff ff90 	bl	8000958 <NVIC_EncodePriority>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ff5f 	bl	8000904 <__NVIC_SetPriority>
}
 8000a46:	bf00      	nop
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b082      	sub	sp, #8
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	4603      	mov	r3, r0
 8000a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff35 	bl	80008cc <__NVIC_EnableIRQ>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f7ff ffa2 	bl	80009bc <SysTick_Config>
 8000a78:	4603      	mov	r3, r0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b08b      	sub	sp, #44	@ 0x2c
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a92:	2300      	movs	r3, #0
 8000a94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a96:	e169      	b.n	8000d6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	69fa      	ldr	r2, [r7, #28]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000aac:	69ba      	ldr	r2, [r7, #24]
 8000aae:	69fb      	ldr	r3, [r7, #28]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	f040 8158 	bne.w	8000d66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	4a9a      	ldr	r2, [pc, #616]	@ (8000d24 <HAL_GPIO_Init+0x2a0>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d05e      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
 8000ac0:	4a98      	ldr	r2, [pc, #608]	@ (8000d24 <HAL_GPIO_Init+0x2a0>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d875      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000ac6:	4a98      	ldr	r2, [pc, #608]	@ (8000d28 <HAL_GPIO_Init+0x2a4>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d058      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
 8000acc:	4a96      	ldr	r2, [pc, #600]	@ (8000d28 <HAL_GPIO_Init+0x2a4>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d86f      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000ad2:	4a96      	ldr	r2, [pc, #600]	@ (8000d2c <HAL_GPIO_Init+0x2a8>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d052      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
 8000ad8:	4a94      	ldr	r2, [pc, #592]	@ (8000d2c <HAL_GPIO_Init+0x2a8>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d869      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000ade:	4a94      	ldr	r2, [pc, #592]	@ (8000d30 <HAL_GPIO_Init+0x2ac>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d04c      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
 8000ae4:	4a92      	ldr	r2, [pc, #584]	@ (8000d30 <HAL_GPIO_Init+0x2ac>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d863      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000aea:	4a92      	ldr	r2, [pc, #584]	@ (8000d34 <HAL_GPIO_Init+0x2b0>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d046      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
 8000af0:	4a90      	ldr	r2, [pc, #576]	@ (8000d34 <HAL_GPIO_Init+0x2b0>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d85d      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000af6:	2b12      	cmp	r3, #18
 8000af8:	d82a      	bhi.n	8000b50 <HAL_GPIO_Init+0xcc>
 8000afa:	2b12      	cmp	r3, #18
 8000afc:	d859      	bhi.n	8000bb2 <HAL_GPIO_Init+0x12e>
 8000afe:	a201      	add	r2, pc, #4	@ (adr r2, 8000b04 <HAL_GPIO_Init+0x80>)
 8000b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b04:	08000b7f 	.word	0x08000b7f
 8000b08:	08000b59 	.word	0x08000b59
 8000b0c:	08000b6b 	.word	0x08000b6b
 8000b10:	08000bad 	.word	0x08000bad
 8000b14:	08000bb3 	.word	0x08000bb3
 8000b18:	08000bb3 	.word	0x08000bb3
 8000b1c:	08000bb3 	.word	0x08000bb3
 8000b20:	08000bb3 	.word	0x08000bb3
 8000b24:	08000bb3 	.word	0x08000bb3
 8000b28:	08000bb3 	.word	0x08000bb3
 8000b2c:	08000bb3 	.word	0x08000bb3
 8000b30:	08000bb3 	.word	0x08000bb3
 8000b34:	08000bb3 	.word	0x08000bb3
 8000b38:	08000bb3 	.word	0x08000bb3
 8000b3c:	08000bb3 	.word	0x08000bb3
 8000b40:	08000bb3 	.word	0x08000bb3
 8000b44:	08000bb3 	.word	0x08000bb3
 8000b48:	08000b61 	.word	0x08000b61
 8000b4c:	08000b75 	.word	0x08000b75
 8000b50:	4a79      	ldr	r2, [pc, #484]	@ (8000d38 <HAL_GPIO_Init+0x2b4>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d013      	beq.n	8000b7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b56:	e02c      	b.n	8000bb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	623b      	str	r3, [r7, #32]
          break;
 8000b5e:	e029      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	3304      	adds	r3, #4
 8000b66:	623b      	str	r3, [r7, #32]
          break;
 8000b68:	e024      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	3308      	adds	r3, #8
 8000b70:	623b      	str	r3, [r7, #32]
          break;
 8000b72:	e01f      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	330c      	adds	r3, #12
 8000b7a:	623b      	str	r3, [r7, #32]
          break;
 8000b7c:	e01a      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d102      	bne.n	8000b8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b86:	2304      	movs	r3, #4
 8000b88:	623b      	str	r3, [r7, #32]
          break;
 8000b8a:	e013      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d105      	bne.n	8000ba0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b94:	2308      	movs	r3, #8
 8000b96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	69fa      	ldr	r2, [r7, #28]
 8000b9c:	611a      	str	r2, [r3, #16]
          break;
 8000b9e:	e009      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ba0:	2308      	movs	r3, #8
 8000ba2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	69fa      	ldr	r2, [r7, #28]
 8000ba8:	615a      	str	r2, [r3, #20]
          break;
 8000baa:	e003      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bac:	2300      	movs	r3, #0
 8000bae:	623b      	str	r3, [r7, #32]
          break;
 8000bb0:	e000      	b.n	8000bb4 <HAL_GPIO_Init+0x130>
          break;
 8000bb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	2bff      	cmp	r3, #255	@ 0xff
 8000bb8:	d801      	bhi.n	8000bbe <HAL_GPIO_Init+0x13a>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	e001      	b.n	8000bc2 <HAL_GPIO_Init+0x13e>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	2bff      	cmp	r3, #255	@ 0xff
 8000bc8:	d802      	bhi.n	8000bd0 <HAL_GPIO_Init+0x14c>
 8000bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	e002      	b.n	8000bd6 <HAL_GPIO_Init+0x152>
 8000bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd2:	3b08      	subs	r3, #8
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	210f      	movs	r1, #15
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	401a      	ands	r2, r3
 8000be8:	6a39      	ldr	r1, [r7, #32]
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f000 80b1 	beq.w	8000d66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c04:	4b4d      	ldr	r3, [pc, #308]	@ (8000d3c <HAL_GPIO_Init+0x2b8>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a4c      	ldr	r2, [pc, #304]	@ (8000d3c <HAL_GPIO_Init+0x2b8>)
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b4a      	ldr	r3, [pc, #296]	@ (8000d3c <HAL_GPIO_Init+0x2b8>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c1c:	4a48      	ldr	r2, [pc, #288]	@ (8000d40 <HAL_GPIO_Init+0x2bc>)
 8000c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c20:	089b      	lsrs	r3, r3, #2
 8000c22:	3302      	adds	r3, #2
 8000c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2c:	f003 0303 	and.w	r3, r3, #3
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	220f      	movs	r2, #15
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a40      	ldr	r2, [pc, #256]	@ (8000d44 <HAL_GPIO_Init+0x2c0>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d013      	beq.n	8000c70 <HAL_GPIO_Init+0x1ec>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4a3f      	ldr	r2, [pc, #252]	@ (8000d48 <HAL_GPIO_Init+0x2c4>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d00d      	beq.n	8000c6c <HAL_GPIO_Init+0x1e8>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a3e      	ldr	r2, [pc, #248]	@ (8000d4c <HAL_GPIO_Init+0x2c8>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d007      	beq.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	4a3d      	ldr	r2, [pc, #244]	@ (8000d50 <HAL_GPIO_Init+0x2cc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d101      	bne.n	8000c64 <HAL_GPIO_Init+0x1e0>
 8000c60:	2303      	movs	r3, #3
 8000c62:	e006      	b.n	8000c72 <HAL_GPIO_Init+0x1ee>
 8000c64:	2304      	movs	r3, #4
 8000c66:	e004      	b.n	8000c72 <HAL_GPIO_Init+0x1ee>
 8000c68:	2302      	movs	r3, #2
 8000c6a:	e002      	b.n	8000c72 <HAL_GPIO_Init+0x1ee>
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	e000      	b.n	8000c72 <HAL_GPIO_Init+0x1ee>
 8000c70:	2300      	movs	r3, #0
 8000c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c74:	f002 0203 	and.w	r2, r2, #3
 8000c78:	0092      	lsls	r2, r2, #2
 8000c7a:	4093      	lsls	r3, r2
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c82:	492f      	ldr	r1, [pc, #188]	@ (8000d40 <HAL_GPIO_Init+0x2bc>)
 8000c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c86:	089b      	lsrs	r3, r3, #2
 8000c88:	3302      	adds	r3, #2
 8000c8a:	68fa      	ldr	r2, [r7, #12]
 8000c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d006      	beq.n	8000caa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	492c      	ldr	r1, [pc, #176]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	600b      	str	r3, [r1, #0]
 8000ca8:	e006      	b.n	8000cb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000caa:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	4928      	ldr	r1, [pc, #160]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d006      	beq.n	8000cd2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cc4:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	4922      	ldr	r1, [pc, #136]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	604b      	str	r3, [r1, #4]
 8000cd0:	e006      	b.n	8000ce0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cd2:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	491e      	ldr	r1, [pc, #120]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cdc:	4013      	ands	r3, r2
 8000cde:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d006      	beq.n	8000cfa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cec:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cee:	689a      	ldr	r2, [r3, #8]
 8000cf0:	4918      	ldr	r1, [pc, #96]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	608b      	str	r3, [r1, #8]
 8000cf8:	e006      	b.n	8000d08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cfa:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cfc:	689a      	ldr	r2, [r3, #8]
 8000cfe:	69bb      	ldr	r3, [r7, #24]
 8000d00:	43db      	mvns	r3, r3
 8000d02:	4914      	ldr	r1, [pc, #80]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d04:	4013      	ands	r3, r2
 8000d06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d021      	beq.n	8000d58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d14:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d16:	68da      	ldr	r2, [r3, #12]
 8000d18:	490e      	ldr	r1, [pc, #56]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	60cb      	str	r3, [r1, #12]
 8000d20:	e021      	b.n	8000d66 <HAL_GPIO_Init+0x2e2>
 8000d22:	bf00      	nop
 8000d24:	10320000 	.word	0x10320000
 8000d28:	10310000 	.word	0x10310000
 8000d2c:	10220000 	.word	0x10220000
 8000d30:	10210000 	.word	0x10210000
 8000d34:	10120000 	.word	0x10120000
 8000d38:	10110000 	.word	0x10110000
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	40010000 	.word	0x40010000
 8000d44:	40010800 	.word	0x40010800
 8000d48:	40010c00 	.word	0x40010c00
 8000d4c:	40011000 	.word	0x40011000
 8000d50:	40011400 	.word	0x40011400
 8000d54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <HAL_GPIO_Init+0x304>)
 8000d5a:	68da      	ldr	r2, [r3, #12]
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	4909      	ldr	r1, [pc, #36]	@ (8000d88 <HAL_GPIO_Init+0x304>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d68:	3301      	adds	r3, #1
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d72:	fa22 f303 	lsr.w	r3, r2, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f47f ae8e 	bne.w	8000a98 <HAL_GPIO_Init+0x14>
  }
}
 8000d7c:	bf00      	nop
 8000d7e:	bf00      	nop
 8000d80:	372c      	adds	r7, #44	@ 0x2c
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	40010400 	.word	0x40010400

08000d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d9c:	787b      	ldrb	r3, [r7, #1]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d003      	beq.n	8000daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000da2:	887a      	ldrh	r2, [r7, #2]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000da8:	e003      	b.n	8000db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000daa:	887b      	ldrh	r3, [r7, #2]
 8000dac:	041a      	lsls	r2, r3, #16
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	611a      	str	r2, [r3, #16]
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bc80      	pop	{r7}
 8000dba:	4770      	bx	lr

08000dbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000dc6:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dc8:	695a      	ldr	r2, [r3, #20]
 8000dca:	88fb      	ldrh	r3, [r7, #6]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d006      	beq.n	8000de0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000dd2:	4a05      	ldr	r2, [pc, #20]	@ (8000de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 f806 	bl	8000dec <HAL_GPIO_EXTI_Callback>
  }
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40010400 	.word	0x40010400

08000dec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr

08000e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d101      	bne.n	8000e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e272      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f000 8087 	beq.w	8000f2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e20:	4b92      	ldr	r3, [pc, #584]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f003 030c 	and.w	r3, r3, #12
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	d00c      	beq.n	8000e46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e2c:	4b8f      	ldr	r3, [pc, #572]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f003 030c 	and.w	r3, r3, #12
 8000e34:	2b08      	cmp	r3, #8
 8000e36:	d112      	bne.n	8000e5e <HAL_RCC_OscConfig+0x5e>
 8000e38:	4b8c      	ldr	r3, [pc, #560]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e44:	d10b      	bne.n	8000e5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e46:	4b89      	ldr	r3, [pc, #548]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d06c      	beq.n	8000f2c <HAL_RCC_OscConfig+0x12c>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d168      	bne.n	8000f2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e24c      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e66:	d106      	bne.n	8000e76 <HAL_RCC_OscConfig+0x76>
 8000e68:	4b80      	ldr	r3, [pc, #512]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a7f      	ldr	r2, [pc, #508]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	e02e      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d10c      	bne.n	8000e98 <HAL_RCC_OscConfig+0x98>
 8000e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a7a      	ldr	r2, [pc, #488]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	4b78      	ldr	r3, [pc, #480]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a77      	ldr	r2, [pc, #476]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e94:	6013      	str	r3, [r2, #0]
 8000e96:	e01d      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ea0:	d10c      	bne.n	8000ebc <HAL_RCC_OscConfig+0xbc>
 8000ea2:	4b72      	ldr	r3, [pc, #456]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a71      	ldr	r2, [pc, #452]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	4b6f      	ldr	r3, [pc, #444]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	e00b      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a6a      	ldr	r2, [pc, #424]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	4b68      	ldr	r3, [pc, #416]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a67      	ldr	r2, [pc, #412]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ed2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d013      	beq.n	8000f04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fcba 	bl	8000854 <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee4:	f7ff fcb6 	bl	8000854 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	@ 0x64
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e200      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	4b5d      	ldr	r3, [pc, #372]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d0f0      	beq.n	8000ee4 <HAL_RCC_OscConfig+0xe4>
 8000f02:	e014      	b.n	8000f2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f04:	f7ff fca6 	bl	8000854 <HAL_GetTick>
 8000f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f0c:	f7ff fca2 	bl	8000854 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b64      	cmp	r3, #100	@ 0x64
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e1ec      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1e:	4b53      	ldr	r3, [pc, #332]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1f0      	bne.n	8000f0c <HAL_RCC_OscConfig+0x10c>
 8000f2a:	e000      	b.n	8000f2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d063      	beq.n	8001002 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d00b      	beq.n	8000f5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f46:	4b49      	ldr	r3, [pc, #292]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b08      	cmp	r3, #8
 8000f50:	d11c      	bne.n	8000f8c <HAL_RCC_OscConfig+0x18c>
 8000f52:	4b46      	ldr	r3, [pc, #280]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d116      	bne.n	8000f8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5e:	4b43      	ldr	r3, [pc, #268]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d005      	beq.n	8000f76 <HAL_RCC_OscConfig+0x176>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	691b      	ldr	r3, [r3, #16]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d001      	beq.n	8000f76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e1c0      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f76:	4b3d      	ldr	r3, [pc, #244]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	4939      	ldr	r1, [pc, #228]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f86:	4313      	orrs	r3, r2
 8000f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	e03a      	b.n	8001002 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d020      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f94:	4b36      	ldr	r3, [pc, #216]	@ (8001070 <HAL_RCC_OscConfig+0x270>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fc5b 	bl	8000854 <HAL_GetTick>
 8000f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fc57 	bl	8000854 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e1a1      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f0      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	695b      	ldr	r3, [r3, #20]
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	4927      	ldr	r1, [pc, #156]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	600b      	str	r3, [r1, #0]
 8000fd4:	e015      	b.n	8001002 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fd6:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <HAL_RCC_OscConfig+0x270>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc3a 	bl	8000854 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fe4:	f7ff fc36 	bl	8000854 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e180      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	2b00      	cmp	r3, #0
 800100c:	d03a      	beq.n	8001084 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d019      	beq.n	800104a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <HAL_RCC_OscConfig+0x274>)
 8001018:	2201      	movs	r2, #1
 800101a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800101c:	f7ff fc1a 	bl	8000854 <HAL_GetTick>
 8001020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001022:	e008      	b.n	8001036 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001024:	f7ff fc16 	bl	8000854 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e160      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8001038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d0f0      	beq.n	8001024 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001042:	2001      	movs	r0, #1
 8001044:	f000 fad8 	bl	80015f8 <RCC_Delay>
 8001048:	e01c      	b.n	8001084 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800104a:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <HAL_RCC_OscConfig+0x274>)
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001050:	f7ff fc00 	bl	8000854 <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001056:	e00f      	b.n	8001078 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001058:	f7ff fbfc 	bl	8000854 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d908      	bls.n	8001078 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e146      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000
 8001070:	42420000 	.word	0x42420000
 8001074:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001078:	4b92      	ldr	r3, [pc, #584]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d1e9      	bne.n	8001058 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0304 	and.w	r3, r3, #4
 800108c:	2b00      	cmp	r3, #0
 800108e:	f000 80a6 	beq.w	80011de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001096:	4b8b      	ldr	r3, [pc, #556]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10d      	bne.n	80010be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b88      	ldr	r3, [pc, #544]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a87      	ldr	r2, [pc, #540]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b85      	ldr	r3, [pc, #532]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010ba:	2301      	movs	r3, #1
 80010bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010be:	4b82      	ldr	r3, [pc, #520]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d118      	bne.n	80010fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ca:	4b7f      	ldr	r3, [pc, #508]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a7e      	ldr	r2, [pc, #504]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d6:	f7ff fbbd 	bl	8000854 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010dc:	e008      	b.n	80010f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010de:	f7ff fbb9 	bl	8000854 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b64      	cmp	r3, #100	@ 0x64
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e103      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f0:	4b75      	ldr	r3, [pc, #468]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0f0      	beq.n	80010de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d106      	bne.n	8001112 <HAL_RCC_OscConfig+0x312>
 8001104:	4b6f      	ldr	r3, [pc, #444]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	4a6e      	ldr	r2, [pc, #440]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	6213      	str	r3, [r2, #32]
 8001110:	e02d      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d10c      	bne.n	8001134 <HAL_RCC_OscConfig+0x334>
 800111a:	4b6a      	ldr	r3, [pc, #424]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	4a69      	ldr	r2, [pc, #420]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001120:	f023 0301 	bic.w	r3, r3, #1
 8001124:	6213      	str	r3, [r2, #32]
 8001126:	4b67      	ldr	r3, [pc, #412]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	f023 0304 	bic.w	r3, r3, #4
 8001130:	6213      	str	r3, [r2, #32]
 8001132:	e01c      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	2b05      	cmp	r3, #5
 800113a:	d10c      	bne.n	8001156 <HAL_RCC_OscConfig+0x356>
 800113c:	4b61      	ldr	r3, [pc, #388]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	4a60      	ldr	r2, [pc, #384]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001142:	f043 0304 	orr.w	r3, r3, #4
 8001146:	6213      	str	r3, [r2, #32]
 8001148:	4b5e      	ldr	r3, [pc, #376]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4a5d      	ldr	r2, [pc, #372]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6213      	str	r3, [r2, #32]
 8001154:	e00b      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001156:	4b5b      	ldr	r3, [pc, #364]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	4a5a      	ldr	r2, [pc, #360]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800115c:	f023 0301 	bic.w	r3, r3, #1
 8001160:	6213      	str	r3, [r2, #32]
 8001162:	4b58      	ldr	r3, [pc, #352]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a57      	ldr	r2, [pc, #348]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001168:	f023 0304 	bic.w	r3, r3, #4
 800116c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d015      	beq.n	80011a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001176:	f7ff fb6d 	bl	8000854 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff fb69 	bl	8000854 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800118c:	4293      	cmp	r3, r2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e0b1      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001194:	4b4b      	ldr	r3, [pc, #300]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0ee      	beq.n	800117e <HAL_RCC_OscConfig+0x37e>
 80011a0:	e014      	b.n	80011cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a2:	f7ff fb57 	bl	8000854 <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a8:	e00a      	b.n	80011c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff fb53 	bl	8000854 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e09b      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c0:	4b40      	ldr	r3, [pc, #256]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1ee      	bne.n	80011aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011cc:	7dfb      	ldrb	r3, [r7, #23]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d105      	bne.n	80011de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011d2:	4b3c      	ldr	r3, [pc, #240]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a3b      	ldr	r2, [pc, #236]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f000 8087 	beq.w	80012f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011e8:	4b36      	ldr	r3, [pc, #216]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 030c 	and.w	r3, r3, #12
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d061      	beq.n	80012b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d146      	bne.n	800128a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fc:	4b33      	ldr	r3, [pc, #204]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001202:	f7ff fb27 	bl	8000854 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120a:	f7ff fb23 	bl	8000854 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e06d      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1f0      	bne.n	800120a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001230:	d108      	bne.n	8001244 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001232:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	4921      	ldr	r1, [pc, #132]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001240:	4313      	orrs	r3, r2
 8001242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a19      	ldr	r1, [r3, #32]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001254:	430b      	orrs	r3, r1
 8001256:	491b      	ldr	r1, [pc, #108]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001262:	f7ff faf7 	bl	8000854 <HAL_GetTick>
 8001266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001268:	e008      	b.n	800127c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126a:	f7ff faf3 	bl	8000854 <HAL_GetTick>
 800126e:	4602      	mov	r2, r0
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d901      	bls.n	800127c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e03d      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800127c:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f0      	beq.n	800126a <HAL_RCC_OscConfig+0x46a>
 8001288:	e035      	b.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fae0 	bl	8000854 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001298:	f7ff fadc 	bl	8000854 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e026      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0x498>
 80012b6:	e01e      	b.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d107      	bne.n	80012d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e019      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40007000 	.word	0x40007000
 80012cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_RCC_OscConfig+0x500>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d106      	bne.n	80012f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d001      	beq.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40021000 	.word	0x40021000

08001304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0d0      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001318:	4b6a      	ldr	r3, [pc, #424]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d910      	bls.n	8001348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001326:	4b67      	ldr	r3, [pc, #412]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 0207 	bic.w	r2, r3, #7
 800132e:	4965      	ldr	r1, [pc, #404]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4313      	orrs	r3, r2
 8001334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001336:	4b63      	ldr	r3, [pc, #396]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d001      	beq.n	8001348 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e0b8      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d020      	beq.n	8001396 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001360:	4b59      	ldr	r3, [pc, #356]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	4a58      	ldr	r2, [pc, #352]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800136a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001378:	4b53      	ldr	r3, [pc, #332]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4a52      	ldr	r2, [pc, #328]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001382:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001384:	4b50      	ldr	r3, [pc, #320]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	494d      	ldr	r1, [pc, #308]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	4313      	orrs	r3, r2
 8001394:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d040      	beq.n	8001424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d107      	bne.n	80013ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	4b47      	ldr	r3, [pc, #284]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d115      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e07f      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c2:	4b41      	ldr	r3, [pc, #260]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d109      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e073      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d2:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e06b      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e2:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f023 0203 	bic.w	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4936      	ldr	r1, [pc, #216]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fa2e 	bl	8000854 <HAL_GetTick>
 80013f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fa:	e00a      	b.n	8001412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fc:	f7ff fa2a 	bl	8000854 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e053      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001412:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 020c 	and.w	r2, r3, #12
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	429a      	cmp	r2, r3
 8001422:	d1eb      	bne.n	80013fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001424:	4b27      	ldr	r3, [pc, #156]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	429a      	cmp	r2, r3
 8001430:	d210      	bcs.n	8001454 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001432:	4b24      	ldr	r3, [pc, #144]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f023 0207 	bic.w	r2, r3, #7
 800143a:	4922      	ldr	r1, [pc, #136]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	4313      	orrs	r3, r2
 8001440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d001      	beq.n	8001454 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e032      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d008      	beq.n	8001472 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001460:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	4916      	ldr	r1, [pc, #88]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	4313      	orrs	r3, r2
 8001470:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	2b00      	cmp	r3, #0
 800147c:	d009      	beq.n	8001492 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800147e:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	490e      	ldr	r1, [pc, #56]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001492:	f000 f821 	bl	80014d8 <HAL_RCC_GetSysClockFreq>
 8001496:	4602      	mov	r2, r0
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	091b      	lsrs	r3, r3, #4
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	490a      	ldr	r1, [pc, #40]	@ (80014cc <HAL_RCC_ClockConfig+0x1c8>)
 80014a4:	5ccb      	ldrb	r3, [r1, r3]
 80014a6:	fa22 f303 	lsr.w	r3, r2, r3
 80014aa:	4a09      	ldr	r2, [pc, #36]	@ (80014d0 <HAL_RCC_ClockConfig+0x1cc>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <HAL_RCC_ClockConfig+0x1d0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f98c 	bl	80007d0 <HAL_InitTick>

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40022000 	.word	0x40022000
 80014c8:	40021000 	.word	0x40021000
 80014cc:	08002a94 	.word	0x08002a94
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000004 	.word	0x20000004

080014d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014d8:	b490      	push	{r4, r7}
 80014da:	b08a      	sub	sp, #40	@ 0x28
 80014dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014de:	4b29      	ldr	r3, [pc, #164]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xac>)
 80014e0:	1d3c      	adds	r4, r7, #4
 80014e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014e8:	f240 2301 	movw	r3, #513	@ 0x201
 80014ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001502:	4b21      	ldr	r3, [pc, #132]	@ (8001588 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	f003 030c 	and.w	r3, r3, #12
 800150e:	2b04      	cmp	r3, #4
 8001510:	d002      	beq.n	8001518 <HAL_RCC_GetSysClockFreq+0x40>
 8001512:	2b08      	cmp	r3, #8
 8001514:	d003      	beq.n	800151e <HAL_RCC_GetSysClockFreq+0x46>
 8001516:	e02b      	b.n	8001570 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001518:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <HAL_RCC_GetSysClockFreq+0xb4>)
 800151a:	623b      	str	r3, [r7, #32]
      break;
 800151c:	e02b      	b.n	8001576 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	0c9b      	lsrs	r3, r3, #18
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	3328      	adds	r3, #40	@ 0x28
 8001528:	443b      	add	r3, r7
 800152a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800152e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d012      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800153a:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <HAL_RCC_GetSysClockFreq+0xb0>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	0c5b      	lsrs	r3, r3, #17
 8001540:	f003 0301 	and.w	r3, r3, #1
 8001544:	3328      	adds	r3, #40	@ 0x28
 8001546:	443b      	add	r3, r7
 8001548:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800154c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	4a0e      	ldr	r2, [pc, #56]	@ (800158c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001552:	fb03 f202 	mul.w	r2, r3, r2
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	fbb2 f3f3 	udiv	r3, r2, r3
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
 800155e:	e004      	b.n	800156a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001564:	fb02 f303 	mul.w	r3, r2, r3
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800156a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156c:	623b      	str	r3, [r7, #32]
      break;
 800156e:	e002      	b.n	8001576 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001570:	4b06      	ldr	r3, [pc, #24]	@ (800158c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001572:	623b      	str	r3, [r7, #32]
      break;
 8001574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001576:	6a3b      	ldr	r3, [r7, #32]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3728      	adds	r7, #40	@ 0x28
 800157c:	46bd      	mov	sp, r7
 800157e:	bc90      	pop	{r4, r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	08002a84 	.word	0x08002a84
 8001588:	40021000 	.word	0x40021000
 800158c:	007a1200 	.word	0x007a1200
 8001590:	003d0900 	.word	0x003d0900

08001594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001598:	4b02      	ldr	r3, [pc, #8]	@ (80015a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800159a:	681b      	ldr	r3, [r3, #0]
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	20000000 	.word	0x20000000

080015a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015ac:	f7ff fff2 	bl	8001594 <HAL_RCC_GetHCLKFreq>
 80015b0:	4602      	mov	r2, r0
 80015b2:	4b05      	ldr	r3, [pc, #20]	@ (80015c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	0a1b      	lsrs	r3, r3, #8
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	4903      	ldr	r1, [pc, #12]	@ (80015cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80015be:	5ccb      	ldrb	r3, [r1, r3]
 80015c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40021000 	.word	0x40021000
 80015cc:	08002aa4 	.word	0x08002aa4

080015d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015d4:	f7ff ffde 	bl	8001594 <HAL_RCC_GetHCLKFreq>
 80015d8:	4602      	mov	r2, r0
 80015da:	4b05      	ldr	r3, [pc, #20]	@ (80015f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	0adb      	lsrs	r3, r3, #11
 80015e0:	f003 0307 	and.w	r3, r3, #7
 80015e4:	4903      	ldr	r1, [pc, #12]	@ (80015f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015e6:	5ccb      	ldrb	r3, [r1, r3]
 80015e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40021000 	.word	0x40021000
 80015f4:	08002aa4 	.word	0x08002aa4

080015f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001600:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <RCC_Delay+0x34>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <RCC_Delay+0x38>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	0a5b      	lsrs	r3, r3, #9
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	fb02 f303 	mul.w	r3, r2, r3
 8001612:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001614:	bf00      	nop
  }
  while (Delay --);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1e5a      	subs	r2, r3, #1
 800161a:	60fa      	str	r2, [r7, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1f9      	bne.n	8001614 <RCC_Delay+0x1c>
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	20000000 	.word	0x20000000
 8001630:	10624dd3 	.word	0x10624dd3

08001634 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e03f      	b.n	80016c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d106      	bne.n	8001660 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7fe ff64 	bl	8000528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2224      	movs	r2, #36	@ 0x24
 8001664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001676:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f000 f9a7 	bl	80019cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	691a      	ldr	r2, [r3, #16]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800168c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	695a      	ldr	r2, [r3, #20]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800169c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68da      	ldr	r2, [r3, #12]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80016ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2220      	movs	r2, #32
 80016b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2220      	movs	r2, #32
 80016c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b08a      	sub	sp, #40	@ 0x28
 80016d2:	af02      	add	r7, sp, #8
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	4613      	mov	r3, r2
 80016dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d17c      	bne.n	80017e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <HAL_UART_Transmit+0x2c>
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e075      	b.n	80017ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001704:	2b01      	cmp	r3, #1
 8001706:	d101      	bne.n	800170c <HAL_UART_Transmit+0x3e>
 8001708:	2302      	movs	r3, #2
 800170a:	e06e      	b.n	80017ea <HAL_UART_Transmit+0x11c>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2201      	movs	r2, #1
 8001710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2221      	movs	r2, #33	@ 0x21
 800171e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001722:	f7ff f897 	bl	8000854 <HAL_GetTick>
 8001726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	88fa      	ldrh	r2, [r7, #6]
 800172c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	88fa      	ldrh	r2, [r7, #6]
 8001732:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800173c:	d108      	bne.n	8001750 <HAL_UART_Transmit+0x82>
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d104      	bne.n	8001750 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	61bb      	str	r3, [r7, #24]
 800174e:	e003      	b.n	8001758 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8001760:	e02a      	b.n	80017b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	2200      	movs	r2, #0
 800176a:	2180      	movs	r1, #128	@ 0x80
 800176c:	68f8      	ldr	r0, [r7, #12]
 800176e:	f000 f8e2 	bl	8001936 <UART_WaitOnFlagUntilTimeout>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e036      	b.n	80017ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10b      	bne.n	800179a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	461a      	mov	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001790:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	3302      	adds	r3, #2
 8001796:	61bb      	str	r3, [r7, #24]
 8001798:	e007      	b.n	80017aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	3301      	adds	r3, #1
 80017a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	3b01      	subs	r3, #1
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80017bc:	b29b      	uxth	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1cf      	bne.n	8001762 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2200      	movs	r2, #0
 80017ca:	2140      	movs	r1, #64	@ 0x40
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f000 f8b2 	bl	8001936 <UART_WaitOnFlagUntilTimeout>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e006      	b.n	80017ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2220      	movs	r2, #32
 80017e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	e000      	b.n	80017ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80017e8:	2302      	movs	r3, #2
  }
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3720      	adds	r7, #32
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b08a      	sub	sp, #40	@ 0x28
 80017f6:	af02      	add	r7, sp, #8
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	4613      	mov	r3, r2
 8001800:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b20      	cmp	r3, #32
 8001810:	f040 808c 	bne.w	800192c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d002      	beq.n	8001820 <HAL_UART_Receive+0x2e>
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d101      	bne.n	8001824 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e084      	b.n	800192e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800182a:	2b01      	cmp	r3, #1
 800182c:	d101      	bne.n	8001832 <HAL_UART_Receive+0x40>
 800182e:	2302      	movs	r3, #2
 8001830:	e07d      	b.n	800192e <HAL_UART_Receive+0x13c>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2200      	movs	r2, #0
 800183e:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2222      	movs	r2, #34	@ 0x22
 8001844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2200      	movs	r2, #0
 800184c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800184e:	f7ff f801 	bl	8000854 <HAL_GetTick>
 8001852:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	88fa      	ldrh	r2, [r7, #6]
 8001858:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	88fa      	ldrh	r2, [r7, #6]
 800185e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001868:	d108      	bne.n	800187c <HAL_UART_Receive+0x8a>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d104      	bne.n	800187c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	61bb      	str	r3, [r7, #24]
 800187a:	e003      	b.n	8001884 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001880:	2300      	movs	r3, #0
 8001882:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800188c:	e043      	b.n	8001916 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	2200      	movs	r2, #0
 8001896:	2120      	movs	r1, #32
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f84c 	bl	8001936 <UART_WaitOnFlagUntilTimeout>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e042      	b.n	800192e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10c      	bne.n	80018c8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	3302      	adds	r3, #2
 80018c4:	61bb      	str	r3, [r7, #24]
 80018c6:	e01f      	b.n	8001908 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018d0:	d007      	beq.n	80018e2 <HAL_UART_Receive+0xf0>
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10a      	bne.n	80018f0 <HAL_UART_Receive+0xfe>
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d106      	bne.n	80018f0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	701a      	strb	r2, [r3, #0]
 80018ee:	e008      	b.n	8001902 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3301      	adds	r3, #1
 8001906:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800190c:	b29b      	uxth	r3, r3
 800190e:	3b01      	subs	r3, #1
 8001910:	b29a      	uxth	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800191a:	b29b      	uxth	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1b6      	bne.n	800188e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2220      	movs	r2, #32
 8001924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    return HAL_OK;
 8001928:	2300      	movs	r3, #0
 800192a:	e000      	b.n	800192e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800192c:	2302      	movs	r3, #2
  }
}
 800192e:	4618      	mov	r0, r3
 8001930:	3720      	adds	r7, #32
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	4613      	mov	r3, r2
 8001944:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001946:	e02c      	b.n	80019a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800194e:	d028      	beq.n	80019a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <UART_WaitOnFlagUntilTimeout+0x30>
 8001956:	f7fe ff7d 	bl	8000854 <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	429a      	cmp	r2, r3
 8001964:	d21d      	bcs.n	80019a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8001974:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	695a      	ldr	r2, [r3, #20]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f022 0201 	bic.w	r2, r2, #1
 8001984:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2220      	movs	r2, #32
 800198a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2220      	movs	r2, #32
 8001992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e00f      	b.n	80019c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4013      	ands	r3, r2
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	bf0c      	ite	eq
 80019b2:	2301      	moveq	r3, #1
 80019b4:	2300      	movne	r3, #0
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	461a      	mov	r2, r3
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d0c3      	beq.n	8001948 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	430a      	orrs	r2, r1
 80019e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	431a      	orrs	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001a06:	f023 030c 	bic.w	r3, r3, #12
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	430b      	orrs	r3, r1
 8001a12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	699a      	ldr	r2, [r3, #24]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	430a      	orrs	r2, r1
 8001a28:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ae0 <UART_SetConfig+0x114>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d103      	bne.n	8001a3c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a34:	f7ff fdcc 	bl	80015d0 <HAL_RCC_GetPCLK2Freq>
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	e002      	b.n	8001a42 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a3c:	f7ff fdb4 	bl	80015a8 <HAL_RCC_GetPCLK1Freq>
 8001a40:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	009a      	lsls	r2, r3, #2
 8001a4c:	441a      	add	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a58:	4a22      	ldr	r2, [pc, #136]	@ (8001ae4 <UART_SetConfig+0x118>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	095b      	lsrs	r3, r3, #5
 8001a60:	0119      	lsls	r1, r3, #4
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	4613      	mov	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	009a      	lsls	r2, r3, #2
 8001a6c:	441a      	add	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <UART_SetConfig+0x118>)
 8001a7a:	fba3 0302 	umull	r0, r3, r3, r2
 8001a7e:	095b      	lsrs	r3, r3, #5
 8001a80:	2064      	movs	r0, #100	@ 0x64
 8001a82:	fb00 f303 	mul.w	r3, r0, r3
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	3332      	adds	r3, #50	@ 0x32
 8001a8c:	4a15      	ldr	r2, [pc, #84]	@ (8001ae4 <UART_SetConfig+0x118>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	095b      	lsrs	r3, r3, #5
 8001a94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a98:	4419      	add	r1, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	009a      	lsls	r2, r3, #2
 8001aa4:	441a      	add	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <UART_SetConfig+0x118>)
 8001ab2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2064      	movs	r0, #100	@ 0x64
 8001aba:	fb00 f303 	mul.w	r3, r0, r3
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	3332      	adds	r3, #50	@ 0x32
 8001ac4:	4a07      	ldr	r2, [pc, #28]	@ (8001ae4 <UART_SetConfig+0x118>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	095b      	lsrs	r3, r3, #5
 8001acc:	f003 020f 	and.w	r2, r3, #15
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	440a      	add	r2, r1
 8001ad6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40013800 	.word	0x40013800
 8001ae4:	51eb851f 	.word	0x51eb851f

08001ae8 <std>:
 8001ae8:	2300      	movs	r3, #0
 8001aea:	b510      	push	{r4, lr}
 8001aec:	4604      	mov	r4, r0
 8001aee:	e9c0 3300 	strd	r3, r3, [r0]
 8001af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001af6:	6083      	str	r3, [r0, #8]
 8001af8:	8181      	strh	r1, [r0, #12]
 8001afa:	6643      	str	r3, [r0, #100]	@ 0x64
 8001afc:	81c2      	strh	r2, [r0, #14]
 8001afe:	6183      	str	r3, [r0, #24]
 8001b00:	4619      	mov	r1, r3
 8001b02:	2208      	movs	r2, #8
 8001b04:	305c      	adds	r0, #92	@ 0x5c
 8001b06:	f000 f921 	bl	8001d4c <memset>
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <std+0x58>)
 8001b0c:	6224      	str	r4, [r4, #32]
 8001b0e:	6263      	str	r3, [r4, #36]	@ 0x24
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <std+0x5c>)
 8001b12:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <std+0x60>)
 8001b16:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <std+0x64>)
 8001b1a:	6323      	str	r3, [r4, #48]	@ 0x30
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <std+0x68>)
 8001b1e:	429c      	cmp	r4, r3
 8001b20:	d006      	beq.n	8001b30 <std+0x48>
 8001b22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001b26:	4294      	cmp	r4, r2
 8001b28:	d002      	beq.n	8001b30 <std+0x48>
 8001b2a:	33d0      	adds	r3, #208	@ 0xd0
 8001b2c:	429c      	cmp	r4, r3
 8001b2e:	d105      	bne.n	8001b3c <std+0x54>
 8001b30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b38:	f000 b93a 	b.w	8001db0 <__retarget_lock_init_recursive>
 8001b3c:	bd10      	pop	{r4, pc}
 8001b3e:	bf00      	nop
 8001b40:	08002601 	.word	0x08002601
 8001b44:	08002623 	.word	0x08002623
 8001b48:	0800265b 	.word	0x0800265b
 8001b4c:	0800267f 	.word	0x0800267f
 8001b50:	200000d0 	.word	0x200000d0

08001b54 <stdio_exit_handler>:
 8001b54:	4a02      	ldr	r2, [pc, #8]	@ (8001b60 <stdio_exit_handler+0xc>)
 8001b56:	4903      	ldr	r1, [pc, #12]	@ (8001b64 <stdio_exit_handler+0x10>)
 8001b58:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <stdio_exit_handler+0x14>)
 8001b5a:	f000 b869 	b.w	8001c30 <_fwalk_sglue>
 8001b5e:	bf00      	nop
 8001b60:	2000000c 	.word	0x2000000c
 8001b64:	08002599 	.word	0x08002599
 8001b68:	2000001c 	.word	0x2000001c

08001b6c <cleanup_stdio>:
 8001b6c:	6841      	ldr	r1, [r0, #4]
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <cleanup_stdio+0x34>)
 8001b70:	b510      	push	{r4, lr}
 8001b72:	4299      	cmp	r1, r3
 8001b74:	4604      	mov	r4, r0
 8001b76:	d001      	beq.n	8001b7c <cleanup_stdio+0x10>
 8001b78:	f000 fd0e 	bl	8002598 <_fflush_r>
 8001b7c:	68a1      	ldr	r1, [r4, #8]
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <cleanup_stdio+0x38>)
 8001b80:	4299      	cmp	r1, r3
 8001b82:	d002      	beq.n	8001b8a <cleanup_stdio+0x1e>
 8001b84:	4620      	mov	r0, r4
 8001b86:	f000 fd07 	bl	8002598 <_fflush_r>
 8001b8a:	68e1      	ldr	r1, [r4, #12]
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <cleanup_stdio+0x3c>)
 8001b8e:	4299      	cmp	r1, r3
 8001b90:	d004      	beq.n	8001b9c <cleanup_stdio+0x30>
 8001b92:	4620      	mov	r0, r4
 8001b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b98:	f000 bcfe 	b.w	8002598 <_fflush_r>
 8001b9c:	bd10      	pop	{r4, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200000d0 	.word	0x200000d0
 8001ba4:	20000138 	.word	0x20000138
 8001ba8:	200001a0 	.word	0x200001a0

08001bac <global_stdio_init.part.0>:
 8001bac:	b510      	push	{r4, lr}
 8001bae:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <global_stdio_init.part.0+0x30>)
 8001bb0:	4c0b      	ldr	r4, [pc, #44]	@ (8001be0 <global_stdio_init.part.0+0x34>)
 8001bb2:	4a0c      	ldr	r2, [pc, #48]	@ (8001be4 <global_stdio_init.part.0+0x38>)
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	2104      	movs	r1, #4
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f7ff ff94 	bl	8001ae8 <std>
 8001bc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2109      	movs	r1, #9
 8001bc8:	f7ff ff8e 	bl	8001ae8 <std>
 8001bcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bd6:	2112      	movs	r1, #18
 8001bd8:	f7ff bf86 	b.w	8001ae8 <std>
 8001bdc:	20000208 	.word	0x20000208
 8001be0:	200000d0 	.word	0x200000d0
 8001be4:	08001b55 	.word	0x08001b55

08001be8 <__sfp_lock_acquire>:
 8001be8:	4801      	ldr	r0, [pc, #4]	@ (8001bf0 <__sfp_lock_acquire+0x8>)
 8001bea:	f000 b8e2 	b.w	8001db2 <__retarget_lock_acquire_recursive>
 8001bee:	bf00      	nop
 8001bf0:	2000020d 	.word	0x2000020d

08001bf4 <__sfp_lock_release>:
 8001bf4:	4801      	ldr	r0, [pc, #4]	@ (8001bfc <__sfp_lock_release+0x8>)
 8001bf6:	f000 b8dd 	b.w	8001db4 <__retarget_lock_release_recursive>
 8001bfa:	bf00      	nop
 8001bfc:	2000020d 	.word	0x2000020d

08001c00 <__sinit>:
 8001c00:	b510      	push	{r4, lr}
 8001c02:	4604      	mov	r4, r0
 8001c04:	f7ff fff0 	bl	8001be8 <__sfp_lock_acquire>
 8001c08:	6a23      	ldr	r3, [r4, #32]
 8001c0a:	b11b      	cbz	r3, 8001c14 <__sinit+0x14>
 8001c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c10:	f7ff bff0 	b.w	8001bf4 <__sfp_lock_release>
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <__sinit+0x28>)
 8001c16:	6223      	str	r3, [r4, #32]
 8001c18:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <__sinit+0x2c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f5      	bne.n	8001c0c <__sinit+0xc>
 8001c20:	f7ff ffc4 	bl	8001bac <global_stdio_init.part.0>
 8001c24:	e7f2      	b.n	8001c0c <__sinit+0xc>
 8001c26:	bf00      	nop
 8001c28:	08001b6d 	.word	0x08001b6d
 8001c2c:	20000208 	.word	0x20000208

08001c30 <_fwalk_sglue>:
 8001c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c34:	4607      	mov	r7, r0
 8001c36:	4688      	mov	r8, r1
 8001c38:	4614      	mov	r4, r2
 8001c3a:	2600      	movs	r6, #0
 8001c3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001c40:	f1b9 0901 	subs.w	r9, r9, #1
 8001c44:	d505      	bpl.n	8001c52 <_fwalk_sglue+0x22>
 8001c46:	6824      	ldr	r4, [r4, #0]
 8001c48:	2c00      	cmp	r4, #0
 8001c4a:	d1f7      	bne.n	8001c3c <_fwalk_sglue+0xc>
 8001c4c:	4630      	mov	r0, r6
 8001c4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c52:	89ab      	ldrh	r3, [r5, #12]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d907      	bls.n	8001c68 <_fwalk_sglue+0x38>
 8001c58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	d003      	beq.n	8001c68 <_fwalk_sglue+0x38>
 8001c60:	4629      	mov	r1, r5
 8001c62:	4638      	mov	r0, r7
 8001c64:	47c0      	blx	r8
 8001c66:	4306      	orrs	r6, r0
 8001c68:	3568      	adds	r5, #104	@ 0x68
 8001c6a:	e7e9      	b.n	8001c40 <_fwalk_sglue+0x10>

08001c6c <iprintf>:
 8001c6c:	b40f      	push	{r0, r1, r2, r3}
 8001c6e:	b507      	push	{r0, r1, r2, lr}
 8001c70:	4906      	ldr	r1, [pc, #24]	@ (8001c8c <iprintf+0x20>)
 8001c72:	ab04      	add	r3, sp, #16
 8001c74:	6808      	ldr	r0, [r1, #0]
 8001c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c7a:	6881      	ldr	r1, [r0, #8]
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	f000 f8c1 	bl	8001e04 <_vfiprintf_r>
 8001c82:	b003      	add	sp, #12
 8001c84:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c88:	b004      	add	sp, #16
 8001c8a:	4770      	bx	lr
 8001c8c:	20000018 	.word	0x20000018

08001c90 <_puts_r>:
 8001c90:	6a03      	ldr	r3, [r0, #32]
 8001c92:	b570      	push	{r4, r5, r6, lr}
 8001c94:	4605      	mov	r5, r0
 8001c96:	460e      	mov	r6, r1
 8001c98:	6884      	ldr	r4, [r0, #8]
 8001c9a:	b90b      	cbnz	r3, 8001ca0 <_puts_r+0x10>
 8001c9c:	f7ff ffb0 	bl	8001c00 <__sinit>
 8001ca0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001ca2:	07db      	lsls	r3, r3, #31
 8001ca4:	d405      	bmi.n	8001cb2 <_puts_r+0x22>
 8001ca6:	89a3      	ldrh	r3, [r4, #12]
 8001ca8:	0598      	lsls	r0, r3, #22
 8001caa:	d402      	bmi.n	8001cb2 <_puts_r+0x22>
 8001cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001cae:	f000 f880 	bl	8001db2 <__retarget_lock_acquire_recursive>
 8001cb2:	89a3      	ldrh	r3, [r4, #12]
 8001cb4:	0719      	lsls	r1, r3, #28
 8001cb6:	d502      	bpl.n	8001cbe <_puts_r+0x2e>
 8001cb8:	6923      	ldr	r3, [r4, #16]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d135      	bne.n	8001d2a <_puts_r+0x9a>
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	4628      	mov	r0, r5
 8001cc2:	f000 fd1f 	bl	8002704 <__swsetup_r>
 8001cc6:	b380      	cbz	r0, 8001d2a <_puts_r+0x9a>
 8001cc8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001ccc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001cce:	07da      	lsls	r2, r3, #31
 8001cd0:	d405      	bmi.n	8001cde <_puts_r+0x4e>
 8001cd2:	89a3      	ldrh	r3, [r4, #12]
 8001cd4:	059b      	lsls	r3, r3, #22
 8001cd6:	d402      	bmi.n	8001cde <_puts_r+0x4e>
 8001cd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001cda:	f000 f86b 	bl	8001db4 <__retarget_lock_release_recursive>
 8001cde:	4628      	mov	r0, r5
 8001ce0:	bd70      	pop	{r4, r5, r6, pc}
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	da04      	bge.n	8001cf0 <_puts_r+0x60>
 8001ce6:	69a2      	ldr	r2, [r4, #24]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dc17      	bgt.n	8001d1c <_puts_r+0x8c>
 8001cec:	290a      	cmp	r1, #10
 8001cee:	d015      	beq.n	8001d1c <_puts_r+0x8c>
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	1c5a      	adds	r2, r3, #1
 8001cf4:	6022      	str	r2, [r4, #0]
 8001cf6:	7019      	strb	r1, [r3, #0]
 8001cf8:	68a3      	ldr	r3, [r4, #8]
 8001cfa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	60a3      	str	r3, [r4, #8]
 8001d02:	2900      	cmp	r1, #0
 8001d04:	d1ed      	bne.n	8001ce2 <_puts_r+0x52>
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	da11      	bge.n	8001d2e <_puts_r+0x9e>
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	210a      	movs	r1, #10
 8001d0e:	4628      	mov	r0, r5
 8001d10:	f000 fcb9 	bl	8002686 <__swbuf_r>
 8001d14:	3001      	adds	r0, #1
 8001d16:	d0d7      	beq.n	8001cc8 <_puts_r+0x38>
 8001d18:	250a      	movs	r5, #10
 8001d1a:	e7d7      	b.n	8001ccc <_puts_r+0x3c>
 8001d1c:	4622      	mov	r2, r4
 8001d1e:	4628      	mov	r0, r5
 8001d20:	f000 fcb1 	bl	8002686 <__swbuf_r>
 8001d24:	3001      	adds	r0, #1
 8001d26:	d1e7      	bne.n	8001cf8 <_puts_r+0x68>
 8001d28:	e7ce      	b.n	8001cc8 <_puts_r+0x38>
 8001d2a:	3e01      	subs	r6, #1
 8001d2c:	e7e4      	b.n	8001cf8 <_puts_r+0x68>
 8001d2e:	6823      	ldr	r3, [r4, #0]
 8001d30:	1c5a      	adds	r2, r3, #1
 8001d32:	6022      	str	r2, [r4, #0]
 8001d34:	220a      	movs	r2, #10
 8001d36:	701a      	strb	r2, [r3, #0]
 8001d38:	e7ee      	b.n	8001d18 <_puts_r+0x88>
	...

08001d3c <puts>:
 8001d3c:	4b02      	ldr	r3, [pc, #8]	@ (8001d48 <puts+0xc>)
 8001d3e:	4601      	mov	r1, r0
 8001d40:	6818      	ldr	r0, [r3, #0]
 8001d42:	f7ff bfa5 	b.w	8001c90 <_puts_r>
 8001d46:	bf00      	nop
 8001d48:	20000018 	.word	0x20000018

08001d4c <memset>:
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4402      	add	r2, r0
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d100      	bne.n	8001d56 <memset+0xa>
 8001d54:	4770      	bx	lr
 8001d56:	f803 1b01 	strb.w	r1, [r3], #1
 8001d5a:	e7f9      	b.n	8001d50 <memset+0x4>

08001d5c <__errno>:
 8001d5c:	4b01      	ldr	r3, [pc, #4]	@ (8001d64 <__errno+0x8>)
 8001d5e:	6818      	ldr	r0, [r3, #0]
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000018 	.word	0x20000018

08001d68 <__libc_init_array>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	2600      	movs	r6, #0
 8001d6c:	4d0c      	ldr	r5, [pc, #48]	@ (8001da0 <__libc_init_array+0x38>)
 8001d6e:	4c0d      	ldr	r4, [pc, #52]	@ (8001da4 <__libc_init_array+0x3c>)
 8001d70:	1b64      	subs	r4, r4, r5
 8001d72:	10a4      	asrs	r4, r4, #2
 8001d74:	42a6      	cmp	r6, r4
 8001d76:	d109      	bne.n	8001d8c <__libc_init_array+0x24>
 8001d78:	f000 fe4a 	bl	8002a10 <_init>
 8001d7c:	2600      	movs	r6, #0
 8001d7e:	4d0a      	ldr	r5, [pc, #40]	@ (8001da8 <__libc_init_array+0x40>)
 8001d80:	4c0a      	ldr	r4, [pc, #40]	@ (8001dac <__libc_init_array+0x44>)
 8001d82:	1b64      	subs	r4, r4, r5
 8001d84:	10a4      	asrs	r4, r4, #2
 8001d86:	42a6      	cmp	r6, r4
 8001d88:	d105      	bne.n	8001d96 <__libc_init_array+0x2e>
 8001d8a:	bd70      	pop	{r4, r5, r6, pc}
 8001d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d90:	4798      	blx	r3
 8001d92:	3601      	adds	r6, #1
 8001d94:	e7ee      	b.n	8001d74 <__libc_init_array+0xc>
 8001d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d9a:	4798      	blx	r3
 8001d9c:	3601      	adds	r6, #1
 8001d9e:	e7f2      	b.n	8001d86 <__libc_init_array+0x1e>
 8001da0:	08002ae0 	.word	0x08002ae0
 8001da4:	08002ae0 	.word	0x08002ae0
 8001da8:	08002ae0 	.word	0x08002ae0
 8001dac:	08002ae4 	.word	0x08002ae4

08001db0 <__retarget_lock_init_recursive>:
 8001db0:	4770      	bx	lr

08001db2 <__retarget_lock_acquire_recursive>:
 8001db2:	4770      	bx	lr

08001db4 <__retarget_lock_release_recursive>:
 8001db4:	4770      	bx	lr

08001db6 <__sfputc_r>:
 8001db6:	6893      	ldr	r3, [r2, #8]
 8001db8:	b410      	push	{r4}
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	6093      	str	r3, [r2, #8]
 8001dc0:	da07      	bge.n	8001dd2 <__sfputc_r+0x1c>
 8001dc2:	6994      	ldr	r4, [r2, #24]
 8001dc4:	42a3      	cmp	r3, r4
 8001dc6:	db01      	blt.n	8001dcc <__sfputc_r+0x16>
 8001dc8:	290a      	cmp	r1, #10
 8001dca:	d102      	bne.n	8001dd2 <__sfputc_r+0x1c>
 8001dcc:	bc10      	pop	{r4}
 8001dce:	f000 bc5a 	b.w	8002686 <__swbuf_r>
 8001dd2:	6813      	ldr	r3, [r2, #0]
 8001dd4:	1c58      	adds	r0, r3, #1
 8001dd6:	6010      	str	r0, [r2, #0]
 8001dd8:	7019      	strb	r1, [r3, #0]
 8001dda:	4608      	mov	r0, r1
 8001ddc:	bc10      	pop	{r4}
 8001dde:	4770      	bx	lr

08001de0 <__sfputs_r>:
 8001de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001de2:	4606      	mov	r6, r0
 8001de4:	460f      	mov	r7, r1
 8001de6:	4614      	mov	r4, r2
 8001de8:	18d5      	adds	r5, r2, r3
 8001dea:	42ac      	cmp	r4, r5
 8001dec:	d101      	bne.n	8001df2 <__sfputs_r+0x12>
 8001dee:	2000      	movs	r0, #0
 8001df0:	e007      	b.n	8001e02 <__sfputs_r+0x22>
 8001df2:	463a      	mov	r2, r7
 8001df4:	4630      	mov	r0, r6
 8001df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dfa:	f7ff ffdc 	bl	8001db6 <__sfputc_r>
 8001dfe:	1c43      	adds	r3, r0, #1
 8001e00:	d1f3      	bne.n	8001dea <__sfputs_r+0xa>
 8001e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e04 <_vfiprintf_r>:
 8001e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e08:	460d      	mov	r5, r1
 8001e0a:	4614      	mov	r4, r2
 8001e0c:	4698      	mov	r8, r3
 8001e0e:	4606      	mov	r6, r0
 8001e10:	b09d      	sub	sp, #116	@ 0x74
 8001e12:	b118      	cbz	r0, 8001e1c <_vfiprintf_r+0x18>
 8001e14:	6a03      	ldr	r3, [r0, #32]
 8001e16:	b90b      	cbnz	r3, 8001e1c <_vfiprintf_r+0x18>
 8001e18:	f7ff fef2 	bl	8001c00 <__sinit>
 8001e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e1e:	07d9      	lsls	r1, r3, #31
 8001e20:	d405      	bmi.n	8001e2e <_vfiprintf_r+0x2a>
 8001e22:	89ab      	ldrh	r3, [r5, #12]
 8001e24:	059a      	lsls	r2, r3, #22
 8001e26:	d402      	bmi.n	8001e2e <_vfiprintf_r+0x2a>
 8001e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e2a:	f7ff ffc2 	bl	8001db2 <__retarget_lock_acquire_recursive>
 8001e2e:	89ab      	ldrh	r3, [r5, #12]
 8001e30:	071b      	lsls	r3, r3, #28
 8001e32:	d501      	bpl.n	8001e38 <_vfiprintf_r+0x34>
 8001e34:	692b      	ldr	r3, [r5, #16]
 8001e36:	b99b      	cbnz	r3, 8001e60 <_vfiprintf_r+0x5c>
 8001e38:	4629      	mov	r1, r5
 8001e3a:	4630      	mov	r0, r6
 8001e3c:	f000 fc62 	bl	8002704 <__swsetup_r>
 8001e40:	b170      	cbz	r0, 8001e60 <_vfiprintf_r+0x5c>
 8001e42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e44:	07dc      	lsls	r4, r3, #31
 8001e46:	d504      	bpl.n	8001e52 <_vfiprintf_r+0x4e>
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e4c:	b01d      	add	sp, #116	@ 0x74
 8001e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e52:	89ab      	ldrh	r3, [r5, #12]
 8001e54:	0598      	lsls	r0, r3, #22
 8001e56:	d4f7      	bmi.n	8001e48 <_vfiprintf_r+0x44>
 8001e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e5a:	f7ff ffab 	bl	8001db4 <__retarget_lock_release_recursive>
 8001e5e:	e7f3      	b.n	8001e48 <_vfiprintf_r+0x44>
 8001e60:	2300      	movs	r3, #0
 8001e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e64:	2320      	movs	r3, #32
 8001e66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001e6a:	2330      	movs	r3, #48	@ 0x30
 8001e6c:	f04f 0901 	mov.w	r9, #1
 8001e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8001e74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002020 <_vfiprintf_r+0x21c>
 8001e78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001e7c:	4623      	mov	r3, r4
 8001e7e:	469a      	mov	sl, r3
 8001e80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e84:	b10a      	cbz	r2, 8001e8a <_vfiprintf_r+0x86>
 8001e86:	2a25      	cmp	r2, #37	@ 0x25
 8001e88:	d1f9      	bne.n	8001e7e <_vfiprintf_r+0x7a>
 8001e8a:	ebba 0b04 	subs.w	fp, sl, r4
 8001e8e:	d00b      	beq.n	8001ea8 <_vfiprintf_r+0xa4>
 8001e90:	465b      	mov	r3, fp
 8001e92:	4622      	mov	r2, r4
 8001e94:	4629      	mov	r1, r5
 8001e96:	4630      	mov	r0, r6
 8001e98:	f7ff ffa2 	bl	8001de0 <__sfputs_r>
 8001e9c:	3001      	adds	r0, #1
 8001e9e:	f000 80a7 	beq.w	8001ff0 <_vfiprintf_r+0x1ec>
 8001ea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001ea4:	445a      	add	r2, fp
 8001ea6:	9209      	str	r2, [sp, #36]	@ 0x24
 8001ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 809f 	beq.w	8001ff0 <_vfiprintf_r+0x1ec>
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001eb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ebc:	f10a 0a01 	add.w	sl, sl, #1
 8001ec0:	9304      	str	r3, [sp, #16]
 8001ec2:	9307      	str	r3, [sp, #28]
 8001ec4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001ec8:	931a      	str	r3, [sp, #104]	@ 0x68
 8001eca:	4654      	mov	r4, sl
 8001ecc:	2205      	movs	r2, #5
 8001ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ed2:	4853      	ldr	r0, [pc, #332]	@ (8002020 <_vfiprintf_r+0x21c>)
 8001ed4:	f000 fd46 	bl	8002964 <memchr>
 8001ed8:	9a04      	ldr	r2, [sp, #16]
 8001eda:	b9d8      	cbnz	r0, 8001f14 <_vfiprintf_r+0x110>
 8001edc:	06d1      	lsls	r1, r2, #27
 8001ede:	bf44      	itt	mi
 8001ee0:	2320      	movmi	r3, #32
 8001ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ee6:	0713      	lsls	r3, r2, #28
 8001ee8:	bf44      	itt	mi
 8001eea:	232b      	movmi	r3, #43	@ 0x2b
 8001eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8001ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ef6:	d015      	beq.n	8001f24 <_vfiprintf_r+0x120>
 8001ef8:	4654      	mov	r4, sl
 8001efa:	2000      	movs	r0, #0
 8001efc:	f04f 0c0a 	mov.w	ip, #10
 8001f00:	9a07      	ldr	r2, [sp, #28]
 8001f02:	4621      	mov	r1, r4
 8001f04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f08:	3b30      	subs	r3, #48	@ 0x30
 8001f0a:	2b09      	cmp	r3, #9
 8001f0c:	d94b      	bls.n	8001fa6 <_vfiprintf_r+0x1a2>
 8001f0e:	b1b0      	cbz	r0, 8001f3e <_vfiprintf_r+0x13a>
 8001f10:	9207      	str	r2, [sp, #28]
 8001f12:	e014      	b.n	8001f3e <_vfiprintf_r+0x13a>
 8001f14:	eba0 0308 	sub.w	r3, r0, r8
 8001f18:	fa09 f303 	lsl.w	r3, r9, r3
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	46a2      	mov	sl, r4
 8001f20:	9304      	str	r3, [sp, #16]
 8001f22:	e7d2      	b.n	8001eca <_vfiprintf_r+0xc6>
 8001f24:	9b03      	ldr	r3, [sp, #12]
 8001f26:	1d19      	adds	r1, r3, #4
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	9103      	str	r1, [sp, #12]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	bfbb      	ittet	lt
 8001f30:	425b      	neglt	r3, r3
 8001f32:	f042 0202 	orrlt.w	r2, r2, #2
 8001f36:	9307      	strge	r3, [sp, #28]
 8001f38:	9307      	strlt	r3, [sp, #28]
 8001f3a:	bfb8      	it	lt
 8001f3c:	9204      	strlt	r2, [sp, #16]
 8001f3e:	7823      	ldrb	r3, [r4, #0]
 8001f40:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f42:	d10a      	bne.n	8001f5a <_vfiprintf_r+0x156>
 8001f44:	7863      	ldrb	r3, [r4, #1]
 8001f46:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f48:	d132      	bne.n	8001fb0 <_vfiprintf_r+0x1ac>
 8001f4a:	9b03      	ldr	r3, [sp, #12]
 8001f4c:	3402      	adds	r4, #2
 8001f4e:	1d1a      	adds	r2, r3, #4
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	9203      	str	r2, [sp, #12]
 8001f54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001f58:	9305      	str	r3, [sp, #20]
 8001f5a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002024 <_vfiprintf_r+0x220>
 8001f5e:	2203      	movs	r2, #3
 8001f60:	4650      	mov	r0, sl
 8001f62:	7821      	ldrb	r1, [r4, #0]
 8001f64:	f000 fcfe 	bl	8002964 <memchr>
 8001f68:	b138      	cbz	r0, 8001f7a <_vfiprintf_r+0x176>
 8001f6a:	2240      	movs	r2, #64	@ 0x40
 8001f6c:	9b04      	ldr	r3, [sp, #16]
 8001f6e:	eba0 000a 	sub.w	r0, r0, sl
 8001f72:	4082      	lsls	r2, r0
 8001f74:	4313      	orrs	r3, r2
 8001f76:	3401      	adds	r4, #1
 8001f78:	9304      	str	r3, [sp, #16]
 8001f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f7e:	2206      	movs	r2, #6
 8001f80:	4829      	ldr	r0, [pc, #164]	@ (8002028 <_vfiprintf_r+0x224>)
 8001f82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001f86:	f000 fced 	bl	8002964 <memchr>
 8001f8a:	2800      	cmp	r0, #0
 8001f8c:	d03f      	beq.n	800200e <_vfiprintf_r+0x20a>
 8001f8e:	4b27      	ldr	r3, [pc, #156]	@ (800202c <_vfiprintf_r+0x228>)
 8001f90:	bb1b      	cbnz	r3, 8001fda <_vfiprintf_r+0x1d6>
 8001f92:	9b03      	ldr	r3, [sp, #12]
 8001f94:	3307      	adds	r3, #7
 8001f96:	f023 0307 	bic.w	r3, r3, #7
 8001f9a:	3308      	adds	r3, #8
 8001f9c:	9303      	str	r3, [sp, #12]
 8001f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001fa0:	443b      	add	r3, r7
 8001fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8001fa4:	e76a      	b.n	8001e7c <_vfiprintf_r+0x78>
 8001fa6:	460c      	mov	r4, r1
 8001fa8:	2001      	movs	r0, #1
 8001faa:	fb0c 3202 	mla	r2, ip, r2, r3
 8001fae:	e7a8      	b.n	8001f02 <_vfiprintf_r+0xfe>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f04f 0c0a 	mov.w	ip, #10
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	3401      	adds	r4, #1
 8001fba:	9305      	str	r3, [sp, #20]
 8001fbc:	4620      	mov	r0, r4
 8001fbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001fc2:	3a30      	subs	r2, #48	@ 0x30
 8001fc4:	2a09      	cmp	r2, #9
 8001fc6:	d903      	bls.n	8001fd0 <_vfiprintf_r+0x1cc>
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0c6      	beq.n	8001f5a <_vfiprintf_r+0x156>
 8001fcc:	9105      	str	r1, [sp, #20]
 8001fce:	e7c4      	b.n	8001f5a <_vfiprintf_r+0x156>
 8001fd0:	4604      	mov	r4, r0
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8001fd8:	e7f0      	b.n	8001fbc <_vfiprintf_r+0x1b8>
 8001fda:	ab03      	add	r3, sp, #12
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	462a      	mov	r2, r5
 8001fe0:	4630      	mov	r0, r6
 8001fe2:	4b13      	ldr	r3, [pc, #76]	@ (8002030 <_vfiprintf_r+0x22c>)
 8001fe4:	a904      	add	r1, sp, #16
 8001fe6:	f3af 8000 	nop.w
 8001fea:	4607      	mov	r7, r0
 8001fec:	1c78      	adds	r0, r7, #1
 8001fee:	d1d6      	bne.n	8001f9e <_vfiprintf_r+0x19a>
 8001ff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ff2:	07d9      	lsls	r1, r3, #31
 8001ff4:	d405      	bmi.n	8002002 <_vfiprintf_r+0x1fe>
 8001ff6:	89ab      	ldrh	r3, [r5, #12]
 8001ff8:	059a      	lsls	r2, r3, #22
 8001ffa:	d402      	bmi.n	8002002 <_vfiprintf_r+0x1fe>
 8001ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001ffe:	f7ff fed9 	bl	8001db4 <__retarget_lock_release_recursive>
 8002002:	89ab      	ldrh	r3, [r5, #12]
 8002004:	065b      	lsls	r3, r3, #25
 8002006:	f53f af1f 	bmi.w	8001e48 <_vfiprintf_r+0x44>
 800200a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800200c:	e71e      	b.n	8001e4c <_vfiprintf_r+0x48>
 800200e:	ab03      	add	r3, sp, #12
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	462a      	mov	r2, r5
 8002014:	4630      	mov	r0, r6
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <_vfiprintf_r+0x22c>)
 8002018:	a904      	add	r1, sp, #16
 800201a:	f000 f91f 	bl	800225c <_printf_i>
 800201e:	e7e4      	b.n	8001fea <_vfiprintf_r+0x1e6>
 8002020:	08002aac 	.word	0x08002aac
 8002024:	08002ab2 	.word	0x08002ab2
 8002028:	08002ab6 	.word	0x08002ab6
 800202c:	00000000 	.word	0x00000000
 8002030:	08001de1 	.word	0x08001de1

08002034 <sbrk_aligned>:
 8002034:	b570      	push	{r4, r5, r6, lr}
 8002036:	4e0f      	ldr	r6, [pc, #60]	@ (8002074 <sbrk_aligned+0x40>)
 8002038:	460c      	mov	r4, r1
 800203a:	6831      	ldr	r1, [r6, #0]
 800203c:	4605      	mov	r5, r0
 800203e:	b911      	cbnz	r1, 8002046 <sbrk_aligned+0x12>
 8002040:	f000 fc4c 	bl	80028dc <_sbrk_r>
 8002044:	6030      	str	r0, [r6, #0]
 8002046:	4621      	mov	r1, r4
 8002048:	4628      	mov	r0, r5
 800204a:	f000 fc47 	bl	80028dc <_sbrk_r>
 800204e:	1c43      	adds	r3, r0, #1
 8002050:	d103      	bne.n	800205a <sbrk_aligned+0x26>
 8002052:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002056:	4620      	mov	r0, r4
 8002058:	bd70      	pop	{r4, r5, r6, pc}
 800205a:	1cc4      	adds	r4, r0, #3
 800205c:	f024 0403 	bic.w	r4, r4, #3
 8002060:	42a0      	cmp	r0, r4
 8002062:	d0f8      	beq.n	8002056 <sbrk_aligned+0x22>
 8002064:	1a21      	subs	r1, r4, r0
 8002066:	4628      	mov	r0, r5
 8002068:	f000 fc38 	bl	80028dc <_sbrk_r>
 800206c:	3001      	adds	r0, #1
 800206e:	d1f2      	bne.n	8002056 <sbrk_aligned+0x22>
 8002070:	e7ef      	b.n	8002052 <sbrk_aligned+0x1e>
 8002072:	bf00      	nop
 8002074:	20000210 	.word	0x20000210

08002078 <_malloc_r>:
 8002078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800207c:	1ccd      	adds	r5, r1, #3
 800207e:	f025 0503 	bic.w	r5, r5, #3
 8002082:	3508      	adds	r5, #8
 8002084:	2d0c      	cmp	r5, #12
 8002086:	bf38      	it	cc
 8002088:	250c      	movcc	r5, #12
 800208a:	2d00      	cmp	r5, #0
 800208c:	4606      	mov	r6, r0
 800208e:	db01      	blt.n	8002094 <_malloc_r+0x1c>
 8002090:	42a9      	cmp	r1, r5
 8002092:	d904      	bls.n	800209e <_malloc_r+0x26>
 8002094:	230c      	movs	r3, #12
 8002096:	6033      	str	r3, [r6, #0]
 8002098:	2000      	movs	r0, #0
 800209a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800209e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002174 <_malloc_r+0xfc>
 80020a2:	f000 faa1 	bl	80025e8 <__malloc_lock>
 80020a6:	f8d8 3000 	ldr.w	r3, [r8]
 80020aa:	461c      	mov	r4, r3
 80020ac:	bb44      	cbnz	r4, 8002100 <_malloc_r+0x88>
 80020ae:	4629      	mov	r1, r5
 80020b0:	4630      	mov	r0, r6
 80020b2:	f7ff ffbf 	bl	8002034 <sbrk_aligned>
 80020b6:	1c43      	adds	r3, r0, #1
 80020b8:	4604      	mov	r4, r0
 80020ba:	d158      	bne.n	800216e <_malloc_r+0xf6>
 80020bc:	f8d8 4000 	ldr.w	r4, [r8]
 80020c0:	4627      	mov	r7, r4
 80020c2:	2f00      	cmp	r7, #0
 80020c4:	d143      	bne.n	800214e <_malloc_r+0xd6>
 80020c6:	2c00      	cmp	r4, #0
 80020c8:	d04b      	beq.n	8002162 <_malloc_r+0xea>
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	4639      	mov	r1, r7
 80020ce:	4630      	mov	r0, r6
 80020d0:	eb04 0903 	add.w	r9, r4, r3
 80020d4:	f000 fc02 	bl	80028dc <_sbrk_r>
 80020d8:	4581      	cmp	r9, r0
 80020da:	d142      	bne.n	8002162 <_malloc_r+0xea>
 80020dc:	6821      	ldr	r1, [r4, #0]
 80020de:	4630      	mov	r0, r6
 80020e0:	1a6d      	subs	r5, r5, r1
 80020e2:	4629      	mov	r1, r5
 80020e4:	f7ff ffa6 	bl	8002034 <sbrk_aligned>
 80020e8:	3001      	adds	r0, #1
 80020ea:	d03a      	beq.n	8002162 <_malloc_r+0xea>
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	442b      	add	r3, r5
 80020f0:	6023      	str	r3, [r4, #0]
 80020f2:	f8d8 3000 	ldr.w	r3, [r8]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	bb62      	cbnz	r2, 8002154 <_malloc_r+0xdc>
 80020fa:	f8c8 7000 	str.w	r7, [r8]
 80020fe:	e00f      	b.n	8002120 <_malloc_r+0xa8>
 8002100:	6822      	ldr	r2, [r4, #0]
 8002102:	1b52      	subs	r2, r2, r5
 8002104:	d420      	bmi.n	8002148 <_malloc_r+0xd0>
 8002106:	2a0b      	cmp	r2, #11
 8002108:	d917      	bls.n	800213a <_malloc_r+0xc2>
 800210a:	1961      	adds	r1, r4, r5
 800210c:	42a3      	cmp	r3, r4
 800210e:	6025      	str	r5, [r4, #0]
 8002110:	bf18      	it	ne
 8002112:	6059      	strne	r1, [r3, #4]
 8002114:	6863      	ldr	r3, [r4, #4]
 8002116:	bf08      	it	eq
 8002118:	f8c8 1000 	streq.w	r1, [r8]
 800211c:	5162      	str	r2, [r4, r5]
 800211e:	604b      	str	r3, [r1, #4]
 8002120:	4630      	mov	r0, r6
 8002122:	f000 fa67 	bl	80025f4 <__malloc_unlock>
 8002126:	f104 000b 	add.w	r0, r4, #11
 800212a:	1d23      	adds	r3, r4, #4
 800212c:	f020 0007 	bic.w	r0, r0, #7
 8002130:	1ac2      	subs	r2, r0, r3
 8002132:	bf1c      	itt	ne
 8002134:	1a1b      	subne	r3, r3, r0
 8002136:	50a3      	strne	r3, [r4, r2]
 8002138:	e7af      	b.n	800209a <_malloc_r+0x22>
 800213a:	6862      	ldr	r2, [r4, #4]
 800213c:	42a3      	cmp	r3, r4
 800213e:	bf0c      	ite	eq
 8002140:	f8c8 2000 	streq.w	r2, [r8]
 8002144:	605a      	strne	r2, [r3, #4]
 8002146:	e7eb      	b.n	8002120 <_malloc_r+0xa8>
 8002148:	4623      	mov	r3, r4
 800214a:	6864      	ldr	r4, [r4, #4]
 800214c:	e7ae      	b.n	80020ac <_malloc_r+0x34>
 800214e:	463c      	mov	r4, r7
 8002150:	687f      	ldr	r7, [r7, #4]
 8002152:	e7b6      	b.n	80020c2 <_malloc_r+0x4a>
 8002154:	461a      	mov	r2, r3
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	42a3      	cmp	r3, r4
 800215a:	d1fb      	bne.n	8002154 <_malloc_r+0xdc>
 800215c:	2300      	movs	r3, #0
 800215e:	6053      	str	r3, [r2, #4]
 8002160:	e7de      	b.n	8002120 <_malloc_r+0xa8>
 8002162:	230c      	movs	r3, #12
 8002164:	4630      	mov	r0, r6
 8002166:	6033      	str	r3, [r6, #0]
 8002168:	f000 fa44 	bl	80025f4 <__malloc_unlock>
 800216c:	e794      	b.n	8002098 <_malloc_r+0x20>
 800216e:	6005      	str	r5, [r0, #0]
 8002170:	e7d6      	b.n	8002120 <_malloc_r+0xa8>
 8002172:	bf00      	nop
 8002174:	20000214 	.word	0x20000214

08002178 <_printf_common>:
 8002178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800217c:	4616      	mov	r6, r2
 800217e:	4698      	mov	r8, r3
 8002180:	688a      	ldr	r2, [r1, #8]
 8002182:	690b      	ldr	r3, [r1, #16]
 8002184:	4607      	mov	r7, r0
 8002186:	4293      	cmp	r3, r2
 8002188:	bfb8      	it	lt
 800218a:	4613      	movlt	r3, r2
 800218c:	6033      	str	r3, [r6, #0]
 800218e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002192:	460c      	mov	r4, r1
 8002194:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002198:	b10a      	cbz	r2, 800219e <_printf_common+0x26>
 800219a:	3301      	adds	r3, #1
 800219c:	6033      	str	r3, [r6, #0]
 800219e:	6823      	ldr	r3, [r4, #0]
 80021a0:	0699      	lsls	r1, r3, #26
 80021a2:	bf42      	ittt	mi
 80021a4:	6833      	ldrmi	r3, [r6, #0]
 80021a6:	3302      	addmi	r3, #2
 80021a8:	6033      	strmi	r3, [r6, #0]
 80021aa:	6825      	ldr	r5, [r4, #0]
 80021ac:	f015 0506 	ands.w	r5, r5, #6
 80021b0:	d106      	bne.n	80021c0 <_printf_common+0x48>
 80021b2:	f104 0a19 	add.w	sl, r4, #25
 80021b6:	68e3      	ldr	r3, [r4, #12]
 80021b8:	6832      	ldr	r2, [r6, #0]
 80021ba:	1a9b      	subs	r3, r3, r2
 80021bc:	42ab      	cmp	r3, r5
 80021be:	dc2b      	bgt.n	8002218 <_printf_common+0xa0>
 80021c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80021c4:	6822      	ldr	r2, [r4, #0]
 80021c6:	3b00      	subs	r3, #0
 80021c8:	bf18      	it	ne
 80021ca:	2301      	movne	r3, #1
 80021cc:	0692      	lsls	r2, r2, #26
 80021ce:	d430      	bmi.n	8002232 <_printf_common+0xba>
 80021d0:	4641      	mov	r1, r8
 80021d2:	4638      	mov	r0, r7
 80021d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80021d8:	47c8      	blx	r9
 80021da:	3001      	adds	r0, #1
 80021dc:	d023      	beq.n	8002226 <_printf_common+0xae>
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	6922      	ldr	r2, [r4, #16]
 80021e2:	f003 0306 	and.w	r3, r3, #6
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	bf14      	ite	ne
 80021ea:	2500      	movne	r5, #0
 80021ec:	6833      	ldreq	r3, [r6, #0]
 80021ee:	f04f 0600 	mov.w	r6, #0
 80021f2:	bf08      	it	eq
 80021f4:	68e5      	ldreq	r5, [r4, #12]
 80021f6:	f104 041a 	add.w	r4, r4, #26
 80021fa:	bf08      	it	eq
 80021fc:	1aed      	subeq	r5, r5, r3
 80021fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002202:	bf08      	it	eq
 8002204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002208:	4293      	cmp	r3, r2
 800220a:	bfc4      	itt	gt
 800220c:	1a9b      	subgt	r3, r3, r2
 800220e:	18ed      	addgt	r5, r5, r3
 8002210:	42b5      	cmp	r5, r6
 8002212:	d11a      	bne.n	800224a <_printf_common+0xd2>
 8002214:	2000      	movs	r0, #0
 8002216:	e008      	b.n	800222a <_printf_common+0xb2>
 8002218:	2301      	movs	r3, #1
 800221a:	4652      	mov	r2, sl
 800221c:	4641      	mov	r1, r8
 800221e:	4638      	mov	r0, r7
 8002220:	47c8      	blx	r9
 8002222:	3001      	adds	r0, #1
 8002224:	d103      	bne.n	800222e <_printf_common+0xb6>
 8002226:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800222a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800222e:	3501      	adds	r5, #1
 8002230:	e7c1      	b.n	80021b6 <_printf_common+0x3e>
 8002232:	2030      	movs	r0, #48	@ 0x30
 8002234:	18e1      	adds	r1, r4, r3
 8002236:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800223a:	1c5a      	adds	r2, r3, #1
 800223c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002240:	4422      	add	r2, r4
 8002242:	3302      	adds	r3, #2
 8002244:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002248:	e7c2      	b.n	80021d0 <_printf_common+0x58>
 800224a:	2301      	movs	r3, #1
 800224c:	4622      	mov	r2, r4
 800224e:	4641      	mov	r1, r8
 8002250:	4638      	mov	r0, r7
 8002252:	47c8      	blx	r9
 8002254:	3001      	adds	r0, #1
 8002256:	d0e6      	beq.n	8002226 <_printf_common+0xae>
 8002258:	3601      	adds	r6, #1
 800225a:	e7d9      	b.n	8002210 <_printf_common+0x98>

0800225c <_printf_i>:
 800225c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002260:	7e0f      	ldrb	r7, [r1, #24]
 8002262:	4691      	mov	r9, r2
 8002264:	2f78      	cmp	r7, #120	@ 0x78
 8002266:	4680      	mov	r8, r0
 8002268:	460c      	mov	r4, r1
 800226a:	469a      	mov	sl, r3
 800226c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800226e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002272:	d807      	bhi.n	8002284 <_printf_i+0x28>
 8002274:	2f62      	cmp	r7, #98	@ 0x62
 8002276:	d80a      	bhi.n	800228e <_printf_i+0x32>
 8002278:	2f00      	cmp	r7, #0
 800227a:	f000 80d1 	beq.w	8002420 <_printf_i+0x1c4>
 800227e:	2f58      	cmp	r7, #88	@ 0x58
 8002280:	f000 80b8 	beq.w	80023f4 <_printf_i+0x198>
 8002284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002288:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800228c:	e03a      	b.n	8002304 <_printf_i+0xa8>
 800228e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002292:	2b15      	cmp	r3, #21
 8002294:	d8f6      	bhi.n	8002284 <_printf_i+0x28>
 8002296:	a101      	add	r1, pc, #4	@ (adr r1, 800229c <_printf_i+0x40>)
 8002298:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800229c:	080022f5 	.word	0x080022f5
 80022a0:	08002309 	.word	0x08002309
 80022a4:	08002285 	.word	0x08002285
 80022a8:	08002285 	.word	0x08002285
 80022ac:	08002285 	.word	0x08002285
 80022b0:	08002285 	.word	0x08002285
 80022b4:	08002309 	.word	0x08002309
 80022b8:	08002285 	.word	0x08002285
 80022bc:	08002285 	.word	0x08002285
 80022c0:	08002285 	.word	0x08002285
 80022c4:	08002285 	.word	0x08002285
 80022c8:	08002407 	.word	0x08002407
 80022cc:	08002333 	.word	0x08002333
 80022d0:	080023c1 	.word	0x080023c1
 80022d4:	08002285 	.word	0x08002285
 80022d8:	08002285 	.word	0x08002285
 80022dc:	08002429 	.word	0x08002429
 80022e0:	08002285 	.word	0x08002285
 80022e4:	08002333 	.word	0x08002333
 80022e8:	08002285 	.word	0x08002285
 80022ec:	08002285 	.word	0x08002285
 80022f0:	080023c9 	.word	0x080023c9
 80022f4:	6833      	ldr	r3, [r6, #0]
 80022f6:	1d1a      	adds	r2, r3, #4
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6032      	str	r2, [r6, #0]
 80022fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002300:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002304:	2301      	movs	r3, #1
 8002306:	e09c      	b.n	8002442 <_printf_i+0x1e6>
 8002308:	6833      	ldr	r3, [r6, #0]
 800230a:	6820      	ldr	r0, [r4, #0]
 800230c:	1d19      	adds	r1, r3, #4
 800230e:	6031      	str	r1, [r6, #0]
 8002310:	0606      	lsls	r6, r0, #24
 8002312:	d501      	bpl.n	8002318 <_printf_i+0xbc>
 8002314:	681d      	ldr	r5, [r3, #0]
 8002316:	e003      	b.n	8002320 <_printf_i+0xc4>
 8002318:	0645      	lsls	r5, r0, #25
 800231a:	d5fb      	bpl.n	8002314 <_printf_i+0xb8>
 800231c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002320:	2d00      	cmp	r5, #0
 8002322:	da03      	bge.n	800232c <_printf_i+0xd0>
 8002324:	232d      	movs	r3, #45	@ 0x2d
 8002326:	426d      	negs	r5, r5
 8002328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800232c:	230a      	movs	r3, #10
 800232e:	4858      	ldr	r0, [pc, #352]	@ (8002490 <_printf_i+0x234>)
 8002330:	e011      	b.n	8002356 <_printf_i+0xfa>
 8002332:	6821      	ldr	r1, [r4, #0]
 8002334:	6833      	ldr	r3, [r6, #0]
 8002336:	0608      	lsls	r0, r1, #24
 8002338:	f853 5b04 	ldr.w	r5, [r3], #4
 800233c:	d402      	bmi.n	8002344 <_printf_i+0xe8>
 800233e:	0649      	lsls	r1, r1, #25
 8002340:	bf48      	it	mi
 8002342:	b2ad      	uxthmi	r5, r5
 8002344:	2f6f      	cmp	r7, #111	@ 0x6f
 8002346:	6033      	str	r3, [r6, #0]
 8002348:	bf14      	ite	ne
 800234a:	230a      	movne	r3, #10
 800234c:	2308      	moveq	r3, #8
 800234e:	4850      	ldr	r0, [pc, #320]	@ (8002490 <_printf_i+0x234>)
 8002350:	2100      	movs	r1, #0
 8002352:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002356:	6866      	ldr	r6, [r4, #4]
 8002358:	2e00      	cmp	r6, #0
 800235a:	60a6      	str	r6, [r4, #8]
 800235c:	db05      	blt.n	800236a <_printf_i+0x10e>
 800235e:	6821      	ldr	r1, [r4, #0]
 8002360:	432e      	orrs	r6, r5
 8002362:	f021 0104 	bic.w	r1, r1, #4
 8002366:	6021      	str	r1, [r4, #0]
 8002368:	d04b      	beq.n	8002402 <_printf_i+0x1a6>
 800236a:	4616      	mov	r6, r2
 800236c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002370:	fb03 5711 	mls	r7, r3, r1, r5
 8002374:	5dc7      	ldrb	r7, [r0, r7]
 8002376:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800237a:	462f      	mov	r7, r5
 800237c:	42bb      	cmp	r3, r7
 800237e:	460d      	mov	r5, r1
 8002380:	d9f4      	bls.n	800236c <_printf_i+0x110>
 8002382:	2b08      	cmp	r3, #8
 8002384:	d10b      	bne.n	800239e <_printf_i+0x142>
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	07df      	lsls	r7, r3, #31
 800238a:	d508      	bpl.n	800239e <_printf_i+0x142>
 800238c:	6923      	ldr	r3, [r4, #16]
 800238e:	6861      	ldr	r1, [r4, #4]
 8002390:	4299      	cmp	r1, r3
 8002392:	bfde      	ittt	le
 8002394:	2330      	movle	r3, #48	@ 0x30
 8002396:	f806 3c01 	strble.w	r3, [r6, #-1]
 800239a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800239e:	1b92      	subs	r2, r2, r6
 80023a0:	6122      	str	r2, [r4, #16]
 80023a2:	464b      	mov	r3, r9
 80023a4:	4621      	mov	r1, r4
 80023a6:	4640      	mov	r0, r8
 80023a8:	f8cd a000 	str.w	sl, [sp]
 80023ac:	aa03      	add	r2, sp, #12
 80023ae:	f7ff fee3 	bl	8002178 <_printf_common>
 80023b2:	3001      	adds	r0, #1
 80023b4:	d14a      	bne.n	800244c <_printf_i+0x1f0>
 80023b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ba:	b004      	add	sp, #16
 80023bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	f043 0320 	orr.w	r3, r3, #32
 80023c6:	6023      	str	r3, [r4, #0]
 80023c8:	2778      	movs	r7, #120	@ 0x78
 80023ca:	4832      	ldr	r0, [pc, #200]	@ (8002494 <_printf_i+0x238>)
 80023cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80023d0:	6823      	ldr	r3, [r4, #0]
 80023d2:	6831      	ldr	r1, [r6, #0]
 80023d4:	061f      	lsls	r7, r3, #24
 80023d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80023da:	d402      	bmi.n	80023e2 <_printf_i+0x186>
 80023dc:	065f      	lsls	r7, r3, #25
 80023de:	bf48      	it	mi
 80023e0:	b2ad      	uxthmi	r5, r5
 80023e2:	6031      	str	r1, [r6, #0]
 80023e4:	07d9      	lsls	r1, r3, #31
 80023e6:	bf44      	itt	mi
 80023e8:	f043 0320 	orrmi.w	r3, r3, #32
 80023ec:	6023      	strmi	r3, [r4, #0]
 80023ee:	b11d      	cbz	r5, 80023f8 <_printf_i+0x19c>
 80023f0:	2310      	movs	r3, #16
 80023f2:	e7ad      	b.n	8002350 <_printf_i+0xf4>
 80023f4:	4826      	ldr	r0, [pc, #152]	@ (8002490 <_printf_i+0x234>)
 80023f6:	e7e9      	b.n	80023cc <_printf_i+0x170>
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	f023 0320 	bic.w	r3, r3, #32
 80023fe:	6023      	str	r3, [r4, #0]
 8002400:	e7f6      	b.n	80023f0 <_printf_i+0x194>
 8002402:	4616      	mov	r6, r2
 8002404:	e7bd      	b.n	8002382 <_printf_i+0x126>
 8002406:	6833      	ldr	r3, [r6, #0]
 8002408:	6825      	ldr	r5, [r4, #0]
 800240a:	1d18      	adds	r0, r3, #4
 800240c:	6961      	ldr	r1, [r4, #20]
 800240e:	6030      	str	r0, [r6, #0]
 8002410:	062e      	lsls	r6, r5, #24
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	d501      	bpl.n	800241a <_printf_i+0x1be>
 8002416:	6019      	str	r1, [r3, #0]
 8002418:	e002      	b.n	8002420 <_printf_i+0x1c4>
 800241a:	0668      	lsls	r0, r5, #25
 800241c:	d5fb      	bpl.n	8002416 <_printf_i+0x1ba>
 800241e:	8019      	strh	r1, [r3, #0]
 8002420:	2300      	movs	r3, #0
 8002422:	4616      	mov	r6, r2
 8002424:	6123      	str	r3, [r4, #16]
 8002426:	e7bc      	b.n	80023a2 <_printf_i+0x146>
 8002428:	6833      	ldr	r3, [r6, #0]
 800242a:	2100      	movs	r1, #0
 800242c:	1d1a      	adds	r2, r3, #4
 800242e:	6032      	str	r2, [r6, #0]
 8002430:	681e      	ldr	r6, [r3, #0]
 8002432:	6862      	ldr	r2, [r4, #4]
 8002434:	4630      	mov	r0, r6
 8002436:	f000 fa95 	bl	8002964 <memchr>
 800243a:	b108      	cbz	r0, 8002440 <_printf_i+0x1e4>
 800243c:	1b80      	subs	r0, r0, r6
 800243e:	6060      	str	r0, [r4, #4]
 8002440:	6863      	ldr	r3, [r4, #4]
 8002442:	6123      	str	r3, [r4, #16]
 8002444:	2300      	movs	r3, #0
 8002446:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800244a:	e7aa      	b.n	80023a2 <_printf_i+0x146>
 800244c:	4632      	mov	r2, r6
 800244e:	4649      	mov	r1, r9
 8002450:	4640      	mov	r0, r8
 8002452:	6923      	ldr	r3, [r4, #16]
 8002454:	47d0      	blx	sl
 8002456:	3001      	adds	r0, #1
 8002458:	d0ad      	beq.n	80023b6 <_printf_i+0x15a>
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	079b      	lsls	r3, r3, #30
 800245e:	d413      	bmi.n	8002488 <_printf_i+0x22c>
 8002460:	68e0      	ldr	r0, [r4, #12]
 8002462:	9b03      	ldr	r3, [sp, #12]
 8002464:	4298      	cmp	r0, r3
 8002466:	bfb8      	it	lt
 8002468:	4618      	movlt	r0, r3
 800246a:	e7a6      	b.n	80023ba <_printf_i+0x15e>
 800246c:	2301      	movs	r3, #1
 800246e:	4632      	mov	r2, r6
 8002470:	4649      	mov	r1, r9
 8002472:	4640      	mov	r0, r8
 8002474:	47d0      	blx	sl
 8002476:	3001      	adds	r0, #1
 8002478:	d09d      	beq.n	80023b6 <_printf_i+0x15a>
 800247a:	3501      	adds	r5, #1
 800247c:	68e3      	ldr	r3, [r4, #12]
 800247e:	9903      	ldr	r1, [sp, #12]
 8002480:	1a5b      	subs	r3, r3, r1
 8002482:	42ab      	cmp	r3, r5
 8002484:	dcf2      	bgt.n	800246c <_printf_i+0x210>
 8002486:	e7eb      	b.n	8002460 <_printf_i+0x204>
 8002488:	2500      	movs	r5, #0
 800248a:	f104 0619 	add.w	r6, r4, #25
 800248e:	e7f5      	b.n	800247c <_printf_i+0x220>
 8002490:	08002abd 	.word	0x08002abd
 8002494:	08002ace 	.word	0x08002ace

08002498 <__sflush_r>:
 8002498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	0716      	lsls	r6, r2, #28
 80024a0:	4605      	mov	r5, r0
 80024a2:	460c      	mov	r4, r1
 80024a4:	d454      	bmi.n	8002550 <__sflush_r+0xb8>
 80024a6:	684b      	ldr	r3, [r1, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	dc02      	bgt.n	80024b2 <__sflush_r+0x1a>
 80024ac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	dd48      	ble.n	8002544 <__sflush_r+0xac>
 80024b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80024b4:	2e00      	cmp	r6, #0
 80024b6:	d045      	beq.n	8002544 <__sflush_r+0xac>
 80024b8:	2300      	movs	r3, #0
 80024ba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80024be:	682f      	ldr	r7, [r5, #0]
 80024c0:	6a21      	ldr	r1, [r4, #32]
 80024c2:	602b      	str	r3, [r5, #0]
 80024c4:	d030      	beq.n	8002528 <__sflush_r+0x90>
 80024c6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024c8:	89a3      	ldrh	r3, [r4, #12]
 80024ca:	0759      	lsls	r1, r3, #29
 80024cc:	d505      	bpl.n	80024da <__sflush_r+0x42>
 80024ce:	6863      	ldr	r3, [r4, #4]
 80024d0:	1ad2      	subs	r2, r2, r3
 80024d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80024d4:	b10b      	cbz	r3, 80024da <__sflush_r+0x42>
 80024d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80024d8:	1ad2      	subs	r2, r2, r3
 80024da:	2300      	movs	r3, #0
 80024dc:	4628      	mov	r0, r5
 80024de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80024e0:	6a21      	ldr	r1, [r4, #32]
 80024e2:	47b0      	blx	r6
 80024e4:	1c43      	adds	r3, r0, #1
 80024e6:	89a3      	ldrh	r3, [r4, #12]
 80024e8:	d106      	bne.n	80024f8 <__sflush_r+0x60>
 80024ea:	6829      	ldr	r1, [r5, #0]
 80024ec:	291d      	cmp	r1, #29
 80024ee:	d82b      	bhi.n	8002548 <__sflush_r+0xb0>
 80024f0:	4a28      	ldr	r2, [pc, #160]	@ (8002594 <__sflush_r+0xfc>)
 80024f2:	40ca      	lsrs	r2, r1
 80024f4:	07d6      	lsls	r6, r2, #31
 80024f6:	d527      	bpl.n	8002548 <__sflush_r+0xb0>
 80024f8:	2200      	movs	r2, #0
 80024fa:	6062      	str	r2, [r4, #4]
 80024fc:	6922      	ldr	r2, [r4, #16]
 80024fe:	04d9      	lsls	r1, r3, #19
 8002500:	6022      	str	r2, [r4, #0]
 8002502:	d504      	bpl.n	800250e <__sflush_r+0x76>
 8002504:	1c42      	adds	r2, r0, #1
 8002506:	d101      	bne.n	800250c <__sflush_r+0x74>
 8002508:	682b      	ldr	r3, [r5, #0]
 800250a:	b903      	cbnz	r3, 800250e <__sflush_r+0x76>
 800250c:	6560      	str	r0, [r4, #84]	@ 0x54
 800250e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002510:	602f      	str	r7, [r5, #0]
 8002512:	b1b9      	cbz	r1, 8002544 <__sflush_r+0xac>
 8002514:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002518:	4299      	cmp	r1, r3
 800251a:	d002      	beq.n	8002522 <__sflush_r+0x8a>
 800251c:	4628      	mov	r0, r5
 800251e:	f000 fa2f 	bl	8002980 <_free_r>
 8002522:	2300      	movs	r3, #0
 8002524:	6363      	str	r3, [r4, #52]	@ 0x34
 8002526:	e00d      	b.n	8002544 <__sflush_r+0xac>
 8002528:	2301      	movs	r3, #1
 800252a:	4628      	mov	r0, r5
 800252c:	47b0      	blx	r6
 800252e:	4602      	mov	r2, r0
 8002530:	1c50      	adds	r0, r2, #1
 8002532:	d1c9      	bne.n	80024c8 <__sflush_r+0x30>
 8002534:	682b      	ldr	r3, [r5, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0c6      	beq.n	80024c8 <__sflush_r+0x30>
 800253a:	2b1d      	cmp	r3, #29
 800253c:	d001      	beq.n	8002542 <__sflush_r+0xaa>
 800253e:	2b16      	cmp	r3, #22
 8002540:	d11d      	bne.n	800257e <__sflush_r+0xe6>
 8002542:	602f      	str	r7, [r5, #0]
 8002544:	2000      	movs	r0, #0
 8002546:	e021      	b.n	800258c <__sflush_r+0xf4>
 8002548:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800254c:	b21b      	sxth	r3, r3
 800254e:	e01a      	b.n	8002586 <__sflush_r+0xee>
 8002550:	690f      	ldr	r7, [r1, #16]
 8002552:	2f00      	cmp	r7, #0
 8002554:	d0f6      	beq.n	8002544 <__sflush_r+0xac>
 8002556:	0793      	lsls	r3, r2, #30
 8002558:	bf18      	it	ne
 800255a:	2300      	movne	r3, #0
 800255c:	680e      	ldr	r6, [r1, #0]
 800255e:	bf08      	it	eq
 8002560:	694b      	ldreq	r3, [r1, #20]
 8002562:	1bf6      	subs	r6, r6, r7
 8002564:	600f      	str	r7, [r1, #0]
 8002566:	608b      	str	r3, [r1, #8]
 8002568:	2e00      	cmp	r6, #0
 800256a:	ddeb      	ble.n	8002544 <__sflush_r+0xac>
 800256c:	4633      	mov	r3, r6
 800256e:	463a      	mov	r2, r7
 8002570:	4628      	mov	r0, r5
 8002572:	6a21      	ldr	r1, [r4, #32]
 8002574:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002578:	47e0      	blx	ip
 800257a:	2800      	cmp	r0, #0
 800257c:	dc07      	bgt.n	800258e <__sflush_r+0xf6>
 800257e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002586:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800258a:	81a3      	strh	r3, [r4, #12]
 800258c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800258e:	4407      	add	r7, r0
 8002590:	1a36      	subs	r6, r6, r0
 8002592:	e7e9      	b.n	8002568 <__sflush_r+0xd0>
 8002594:	20400001 	.word	0x20400001

08002598 <_fflush_r>:
 8002598:	b538      	push	{r3, r4, r5, lr}
 800259a:	690b      	ldr	r3, [r1, #16]
 800259c:	4605      	mov	r5, r0
 800259e:	460c      	mov	r4, r1
 80025a0:	b913      	cbnz	r3, 80025a8 <_fflush_r+0x10>
 80025a2:	2500      	movs	r5, #0
 80025a4:	4628      	mov	r0, r5
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	b118      	cbz	r0, 80025b2 <_fflush_r+0x1a>
 80025aa:	6a03      	ldr	r3, [r0, #32]
 80025ac:	b90b      	cbnz	r3, 80025b2 <_fflush_r+0x1a>
 80025ae:	f7ff fb27 	bl	8001c00 <__sinit>
 80025b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0f3      	beq.n	80025a2 <_fflush_r+0xa>
 80025ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80025bc:	07d0      	lsls	r0, r2, #31
 80025be:	d404      	bmi.n	80025ca <_fflush_r+0x32>
 80025c0:	0599      	lsls	r1, r3, #22
 80025c2:	d402      	bmi.n	80025ca <_fflush_r+0x32>
 80025c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025c6:	f7ff fbf4 	bl	8001db2 <__retarget_lock_acquire_recursive>
 80025ca:	4628      	mov	r0, r5
 80025cc:	4621      	mov	r1, r4
 80025ce:	f7ff ff63 	bl	8002498 <__sflush_r>
 80025d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025d4:	4605      	mov	r5, r0
 80025d6:	07da      	lsls	r2, r3, #31
 80025d8:	d4e4      	bmi.n	80025a4 <_fflush_r+0xc>
 80025da:	89a3      	ldrh	r3, [r4, #12]
 80025dc:	059b      	lsls	r3, r3, #22
 80025de:	d4e1      	bmi.n	80025a4 <_fflush_r+0xc>
 80025e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025e2:	f7ff fbe7 	bl	8001db4 <__retarget_lock_release_recursive>
 80025e6:	e7dd      	b.n	80025a4 <_fflush_r+0xc>

080025e8 <__malloc_lock>:
 80025e8:	4801      	ldr	r0, [pc, #4]	@ (80025f0 <__malloc_lock+0x8>)
 80025ea:	f7ff bbe2 	b.w	8001db2 <__retarget_lock_acquire_recursive>
 80025ee:	bf00      	nop
 80025f0:	2000020c 	.word	0x2000020c

080025f4 <__malloc_unlock>:
 80025f4:	4801      	ldr	r0, [pc, #4]	@ (80025fc <__malloc_unlock+0x8>)
 80025f6:	f7ff bbdd 	b.w	8001db4 <__retarget_lock_release_recursive>
 80025fa:	bf00      	nop
 80025fc:	2000020c 	.word	0x2000020c

08002600 <__sread>:
 8002600:	b510      	push	{r4, lr}
 8002602:	460c      	mov	r4, r1
 8002604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002608:	f000 f956 	bl	80028b8 <_read_r>
 800260c:	2800      	cmp	r0, #0
 800260e:	bfab      	itete	ge
 8002610:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002612:	89a3      	ldrhlt	r3, [r4, #12]
 8002614:	181b      	addge	r3, r3, r0
 8002616:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800261a:	bfac      	ite	ge
 800261c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800261e:	81a3      	strhlt	r3, [r4, #12]
 8002620:	bd10      	pop	{r4, pc}

08002622 <__swrite>:
 8002622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002626:	461f      	mov	r7, r3
 8002628:	898b      	ldrh	r3, [r1, #12]
 800262a:	4605      	mov	r5, r0
 800262c:	05db      	lsls	r3, r3, #23
 800262e:	460c      	mov	r4, r1
 8002630:	4616      	mov	r6, r2
 8002632:	d505      	bpl.n	8002640 <__swrite+0x1e>
 8002634:	2302      	movs	r3, #2
 8002636:	2200      	movs	r2, #0
 8002638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800263c:	f000 f92a 	bl	8002894 <_lseek_r>
 8002640:	89a3      	ldrh	r3, [r4, #12]
 8002642:	4632      	mov	r2, r6
 8002644:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002648:	81a3      	strh	r3, [r4, #12]
 800264a:	4628      	mov	r0, r5
 800264c:	463b      	mov	r3, r7
 800264e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002656:	f000 b951 	b.w	80028fc <_write_r>

0800265a <__sseek>:
 800265a:	b510      	push	{r4, lr}
 800265c:	460c      	mov	r4, r1
 800265e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002662:	f000 f917 	bl	8002894 <_lseek_r>
 8002666:	1c43      	adds	r3, r0, #1
 8002668:	89a3      	ldrh	r3, [r4, #12]
 800266a:	bf15      	itete	ne
 800266c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800266e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002676:	81a3      	strheq	r3, [r4, #12]
 8002678:	bf18      	it	ne
 800267a:	81a3      	strhne	r3, [r4, #12]
 800267c:	bd10      	pop	{r4, pc}

0800267e <__sclose>:
 800267e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002682:	f000 b94d 	b.w	8002920 <_close_r>

08002686 <__swbuf_r>:
 8002686:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002688:	460e      	mov	r6, r1
 800268a:	4614      	mov	r4, r2
 800268c:	4605      	mov	r5, r0
 800268e:	b118      	cbz	r0, 8002698 <__swbuf_r+0x12>
 8002690:	6a03      	ldr	r3, [r0, #32]
 8002692:	b90b      	cbnz	r3, 8002698 <__swbuf_r+0x12>
 8002694:	f7ff fab4 	bl	8001c00 <__sinit>
 8002698:	69a3      	ldr	r3, [r4, #24]
 800269a:	60a3      	str	r3, [r4, #8]
 800269c:	89a3      	ldrh	r3, [r4, #12]
 800269e:	071a      	lsls	r2, r3, #28
 80026a0:	d501      	bpl.n	80026a6 <__swbuf_r+0x20>
 80026a2:	6923      	ldr	r3, [r4, #16]
 80026a4:	b943      	cbnz	r3, 80026b8 <__swbuf_r+0x32>
 80026a6:	4621      	mov	r1, r4
 80026a8:	4628      	mov	r0, r5
 80026aa:	f000 f82b 	bl	8002704 <__swsetup_r>
 80026ae:	b118      	cbz	r0, 80026b8 <__swbuf_r+0x32>
 80026b0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80026b4:	4638      	mov	r0, r7
 80026b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	6922      	ldr	r2, [r4, #16]
 80026bc:	b2f6      	uxtb	r6, r6
 80026be:	1a98      	subs	r0, r3, r2
 80026c0:	6963      	ldr	r3, [r4, #20]
 80026c2:	4637      	mov	r7, r6
 80026c4:	4283      	cmp	r3, r0
 80026c6:	dc05      	bgt.n	80026d4 <__swbuf_r+0x4e>
 80026c8:	4621      	mov	r1, r4
 80026ca:	4628      	mov	r0, r5
 80026cc:	f7ff ff64 	bl	8002598 <_fflush_r>
 80026d0:	2800      	cmp	r0, #0
 80026d2:	d1ed      	bne.n	80026b0 <__swbuf_r+0x2a>
 80026d4:	68a3      	ldr	r3, [r4, #8]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	60a3      	str	r3, [r4, #8]
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	6022      	str	r2, [r4, #0]
 80026e0:	701e      	strb	r6, [r3, #0]
 80026e2:	6962      	ldr	r2, [r4, #20]
 80026e4:	1c43      	adds	r3, r0, #1
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d004      	beq.n	80026f4 <__swbuf_r+0x6e>
 80026ea:	89a3      	ldrh	r3, [r4, #12]
 80026ec:	07db      	lsls	r3, r3, #31
 80026ee:	d5e1      	bpl.n	80026b4 <__swbuf_r+0x2e>
 80026f0:	2e0a      	cmp	r6, #10
 80026f2:	d1df      	bne.n	80026b4 <__swbuf_r+0x2e>
 80026f4:	4621      	mov	r1, r4
 80026f6:	4628      	mov	r0, r5
 80026f8:	f7ff ff4e 	bl	8002598 <_fflush_r>
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d0d9      	beq.n	80026b4 <__swbuf_r+0x2e>
 8002700:	e7d6      	b.n	80026b0 <__swbuf_r+0x2a>
	...

08002704 <__swsetup_r>:
 8002704:	b538      	push	{r3, r4, r5, lr}
 8002706:	4b29      	ldr	r3, [pc, #164]	@ (80027ac <__swsetup_r+0xa8>)
 8002708:	4605      	mov	r5, r0
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	460c      	mov	r4, r1
 800270e:	b118      	cbz	r0, 8002718 <__swsetup_r+0x14>
 8002710:	6a03      	ldr	r3, [r0, #32]
 8002712:	b90b      	cbnz	r3, 8002718 <__swsetup_r+0x14>
 8002714:	f7ff fa74 	bl	8001c00 <__sinit>
 8002718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800271c:	0719      	lsls	r1, r3, #28
 800271e:	d422      	bmi.n	8002766 <__swsetup_r+0x62>
 8002720:	06da      	lsls	r2, r3, #27
 8002722:	d407      	bmi.n	8002734 <__swsetup_r+0x30>
 8002724:	2209      	movs	r2, #9
 8002726:	602a      	str	r2, [r5, #0]
 8002728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800272c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002730:	81a3      	strh	r3, [r4, #12]
 8002732:	e033      	b.n	800279c <__swsetup_r+0x98>
 8002734:	0758      	lsls	r0, r3, #29
 8002736:	d512      	bpl.n	800275e <__swsetup_r+0x5a>
 8002738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800273a:	b141      	cbz	r1, 800274e <__swsetup_r+0x4a>
 800273c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002740:	4299      	cmp	r1, r3
 8002742:	d002      	beq.n	800274a <__swsetup_r+0x46>
 8002744:	4628      	mov	r0, r5
 8002746:	f000 f91b 	bl	8002980 <_free_r>
 800274a:	2300      	movs	r3, #0
 800274c:	6363      	str	r3, [r4, #52]	@ 0x34
 800274e:	89a3      	ldrh	r3, [r4, #12]
 8002750:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002754:	81a3      	strh	r3, [r4, #12]
 8002756:	2300      	movs	r3, #0
 8002758:	6063      	str	r3, [r4, #4]
 800275a:	6923      	ldr	r3, [r4, #16]
 800275c:	6023      	str	r3, [r4, #0]
 800275e:	89a3      	ldrh	r3, [r4, #12]
 8002760:	f043 0308 	orr.w	r3, r3, #8
 8002764:	81a3      	strh	r3, [r4, #12]
 8002766:	6923      	ldr	r3, [r4, #16]
 8002768:	b94b      	cbnz	r3, 800277e <__swsetup_r+0x7a>
 800276a:	89a3      	ldrh	r3, [r4, #12]
 800276c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002774:	d003      	beq.n	800277e <__swsetup_r+0x7a>
 8002776:	4621      	mov	r1, r4
 8002778:	4628      	mov	r0, r5
 800277a:	f000 f83e 	bl	80027fa <__smakebuf_r>
 800277e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002782:	f013 0201 	ands.w	r2, r3, #1
 8002786:	d00a      	beq.n	800279e <__swsetup_r+0x9a>
 8002788:	2200      	movs	r2, #0
 800278a:	60a2      	str	r2, [r4, #8]
 800278c:	6962      	ldr	r2, [r4, #20]
 800278e:	4252      	negs	r2, r2
 8002790:	61a2      	str	r2, [r4, #24]
 8002792:	6922      	ldr	r2, [r4, #16]
 8002794:	b942      	cbnz	r2, 80027a8 <__swsetup_r+0xa4>
 8002796:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800279a:	d1c5      	bne.n	8002728 <__swsetup_r+0x24>
 800279c:	bd38      	pop	{r3, r4, r5, pc}
 800279e:	0799      	lsls	r1, r3, #30
 80027a0:	bf58      	it	pl
 80027a2:	6962      	ldrpl	r2, [r4, #20]
 80027a4:	60a2      	str	r2, [r4, #8]
 80027a6:	e7f4      	b.n	8002792 <__swsetup_r+0x8e>
 80027a8:	2000      	movs	r0, #0
 80027aa:	e7f7      	b.n	800279c <__swsetup_r+0x98>
 80027ac:	20000018 	.word	0x20000018

080027b0 <__swhatbuf_r>:
 80027b0:	b570      	push	{r4, r5, r6, lr}
 80027b2:	460c      	mov	r4, r1
 80027b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027b8:	4615      	mov	r5, r2
 80027ba:	2900      	cmp	r1, #0
 80027bc:	461e      	mov	r6, r3
 80027be:	b096      	sub	sp, #88	@ 0x58
 80027c0:	da0c      	bge.n	80027dc <__swhatbuf_r+0x2c>
 80027c2:	89a3      	ldrh	r3, [r4, #12]
 80027c4:	2100      	movs	r1, #0
 80027c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80027ca:	bf14      	ite	ne
 80027cc:	2340      	movne	r3, #64	@ 0x40
 80027ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80027d2:	2000      	movs	r0, #0
 80027d4:	6031      	str	r1, [r6, #0]
 80027d6:	602b      	str	r3, [r5, #0]
 80027d8:	b016      	add	sp, #88	@ 0x58
 80027da:	bd70      	pop	{r4, r5, r6, pc}
 80027dc:	466a      	mov	r2, sp
 80027de:	f000 f8af 	bl	8002940 <_fstat_r>
 80027e2:	2800      	cmp	r0, #0
 80027e4:	dbed      	blt.n	80027c2 <__swhatbuf_r+0x12>
 80027e6:	9901      	ldr	r1, [sp, #4]
 80027e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80027ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80027f0:	4259      	negs	r1, r3
 80027f2:	4159      	adcs	r1, r3
 80027f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027f8:	e7eb      	b.n	80027d2 <__swhatbuf_r+0x22>

080027fa <__smakebuf_r>:
 80027fa:	898b      	ldrh	r3, [r1, #12]
 80027fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027fe:	079d      	lsls	r5, r3, #30
 8002800:	4606      	mov	r6, r0
 8002802:	460c      	mov	r4, r1
 8002804:	d507      	bpl.n	8002816 <__smakebuf_r+0x1c>
 8002806:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800280a:	6023      	str	r3, [r4, #0]
 800280c:	6123      	str	r3, [r4, #16]
 800280e:	2301      	movs	r3, #1
 8002810:	6163      	str	r3, [r4, #20]
 8002812:	b003      	add	sp, #12
 8002814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002816:	466a      	mov	r2, sp
 8002818:	ab01      	add	r3, sp, #4
 800281a:	f7ff ffc9 	bl	80027b0 <__swhatbuf_r>
 800281e:	9f00      	ldr	r7, [sp, #0]
 8002820:	4605      	mov	r5, r0
 8002822:	4639      	mov	r1, r7
 8002824:	4630      	mov	r0, r6
 8002826:	f7ff fc27 	bl	8002078 <_malloc_r>
 800282a:	b948      	cbnz	r0, 8002840 <__smakebuf_r+0x46>
 800282c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002830:	059a      	lsls	r2, r3, #22
 8002832:	d4ee      	bmi.n	8002812 <__smakebuf_r+0x18>
 8002834:	f023 0303 	bic.w	r3, r3, #3
 8002838:	f043 0302 	orr.w	r3, r3, #2
 800283c:	81a3      	strh	r3, [r4, #12]
 800283e:	e7e2      	b.n	8002806 <__smakebuf_r+0xc>
 8002840:	89a3      	ldrh	r3, [r4, #12]
 8002842:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800284a:	81a3      	strh	r3, [r4, #12]
 800284c:	9b01      	ldr	r3, [sp, #4]
 800284e:	6020      	str	r0, [r4, #0]
 8002850:	b15b      	cbz	r3, 800286a <__smakebuf_r+0x70>
 8002852:	4630      	mov	r0, r6
 8002854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002858:	f000 f80c 	bl	8002874 <_isatty_r>
 800285c:	b128      	cbz	r0, 800286a <__smakebuf_r+0x70>
 800285e:	89a3      	ldrh	r3, [r4, #12]
 8002860:	f023 0303 	bic.w	r3, r3, #3
 8002864:	f043 0301 	orr.w	r3, r3, #1
 8002868:	81a3      	strh	r3, [r4, #12]
 800286a:	89a3      	ldrh	r3, [r4, #12]
 800286c:	431d      	orrs	r5, r3
 800286e:	81a5      	strh	r5, [r4, #12]
 8002870:	e7cf      	b.n	8002812 <__smakebuf_r+0x18>
	...

08002874 <_isatty_r>:
 8002874:	b538      	push	{r3, r4, r5, lr}
 8002876:	2300      	movs	r3, #0
 8002878:	4d05      	ldr	r5, [pc, #20]	@ (8002890 <_isatty_r+0x1c>)
 800287a:	4604      	mov	r4, r0
 800287c:	4608      	mov	r0, r1
 800287e:	602b      	str	r3, [r5, #0]
 8002880:	f7fd ff17 	bl	80006b2 <_isatty>
 8002884:	1c43      	adds	r3, r0, #1
 8002886:	d102      	bne.n	800288e <_isatty_r+0x1a>
 8002888:	682b      	ldr	r3, [r5, #0]
 800288a:	b103      	cbz	r3, 800288e <_isatty_r+0x1a>
 800288c:	6023      	str	r3, [r4, #0]
 800288e:	bd38      	pop	{r3, r4, r5, pc}
 8002890:	20000218 	.word	0x20000218

08002894 <_lseek_r>:
 8002894:	b538      	push	{r3, r4, r5, lr}
 8002896:	4604      	mov	r4, r0
 8002898:	4608      	mov	r0, r1
 800289a:	4611      	mov	r1, r2
 800289c:	2200      	movs	r2, #0
 800289e:	4d05      	ldr	r5, [pc, #20]	@ (80028b4 <_lseek_r+0x20>)
 80028a0:	602a      	str	r2, [r5, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	f7fd ff0f 	bl	80006c6 <_lseek>
 80028a8:	1c43      	adds	r3, r0, #1
 80028aa:	d102      	bne.n	80028b2 <_lseek_r+0x1e>
 80028ac:	682b      	ldr	r3, [r5, #0]
 80028ae:	b103      	cbz	r3, 80028b2 <_lseek_r+0x1e>
 80028b0:	6023      	str	r3, [r4, #0]
 80028b2:	bd38      	pop	{r3, r4, r5, pc}
 80028b4:	20000218 	.word	0x20000218

080028b8 <_read_r>:
 80028b8:	b538      	push	{r3, r4, r5, lr}
 80028ba:	4604      	mov	r4, r0
 80028bc:	4608      	mov	r0, r1
 80028be:	4611      	mov	r1, r2
 80028c0:	2200      	movs	r2, #0
 80028c2:	4d05      	ldr	r5, [pc, #20]	@ (80028d8 <_read_r+0x20>)
 80028c4:	602a      	str	r2, [r5, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	f7fd fea0 	bl	800060c <_read>
 80028cc:	1c43      	adds	r3, r0, #1
 80028ce:	d102      	bne.n	80028d6 <_read_r+0x1e>
 80028d0:	682b      	ldr	r3, [r5, #0]
 80028d2:	b103      	cbz	r3, 80028d6 <_read_r+0x1e>
 80028d4:	6023      	str	r3, [r4, #0]
 80028d6:	bd38      	pop	{r3, r4, r5, pc}
 80028d8:	20000218 	.word	0x20000218

080028dc <_sbrk_r>:
 80028dc:	b538      	push	{r3, r4, r5, lr}
 80028de:	2300      	movs	r3, #0
 80028e0:	4d05      	ldr	r5, [pc, #20]	@ (80028f8 <_sbrk_r+0x1c>)
 80028e2:	4604      	mov	r4, r0
 80028e4:	4608      	mov	r0, r1
 80028e6:	602b      	str	r3, [r5, #0]
 80028e8:	f7fd fefa 	bl	80006e0 <_sbrk>
 80028ec:	1c43      	adds	r3, r0, #1
 80028ee:	d102      	bne.n	80028f6 <_sbrk_r+0x1a>
 80028f0:	682b      	ldr	r3, [r5, #0]
 80028f2:	b103      	cbz	r3, 80028f6 <_sbrk_r+0x1a>
 80028f4:	6023      	str	r3, [r4, #0]
 80028f6:	bd38      	pop	{r3, r4, r5, pc}
 80028f8:	20000218 	.word	0x20000218

080028fc <_write_r>:
 80028fc:	b538      	push	{r3, r4, r5, lr}
 80028fe:	4604      	mov	r4, r0
 8002900:	4608      	mov	r0, r1
 8002902:	4611      	mov	r1, r2
 8002904:	2200      	movs	r2, #0
 8002906:	4d05      	ldr	r5, [pc, #20]	@ (800291c <_write_r+0x20>)
 8002908:	602a      	str	r2, [r5, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	f7fd fe9b 	bl	8000646 <_write>
 8002910:	1c43      	adds	r3, r0, #1
 8002912:	d102      	bne.n	800291a <_write_r+0x1e>
 8002914:	682b      	ldr	r3, [r5, #0]
 8002916:	b103      	cbz	r3, 800291a <_write_r+0x1e>
 8002918:	6023      	str	r3, [r4, #0]
 800291a:	bd38      	pop	{r3, r4, r5, pc}
 800291c:	20000218 	.word	0x20000218

08002920 <_close_r>:
 8002920:	b538      	push	{r3, r4, r5, lr}
 8002922:	2300      	movs	r3, #0
 8002924:	4d05      	ldr	r5, [pc, #20]	@ (800293c <_close_r+0x1c>)
 8002926:	4604      	mov	r4, r0
 8002928:	4608      	mov	r0, r1
 800292a:	602b      	str	r3, [r5, #0]
 800292c:	f7fd fea7 	bl	800067e <_close>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d102      	bne.n	800293a <_close_r+0x1a>
 8002934:	682b      	ldr	r3, [r5, #0]
 8002936:	b103      	cbz	r3, 800293a <_close_r+0x1a>
 8002938:	6023      	str	r3, [r4, #0]
 800293a:	bd38      	pop	{r3, r4, r5, pc}
 800293c:	20000218 	.word	0x20000218

08002940 <_fstat_r>:
 8002940:	b538      	push	{r3, r4, r5, lr}
 8002942:	2300      	movs	r3, #0
 8002944:	4d06      	ldr	r5, [pc, #24]	@ (8002960 <_fstat_r+0x20>)
 8002946:	4604      	mov	r4, r0
 8002948:	4608      	mov	r0, r1
 800294a:	4611      	mov	r1, r2
 800294c:	602b      	str	r3, [r5, #0]
 800294e:	f7fd fea1 	bl	8000694 <_fstat>
 8002952:	1c43      	adds	r3, r0, #1
 8002954:	d102      	bne.n	800295c <_fstat_r+0x1c>
 8002956:	682b      	ldr	r3, [r5, #0]
 8002958:	b103      	cbz	r3, 800295c <_fstat_r+0x1c>
 800295a:	6023      	str	r3, [r4, #0]
 800295c:	bd38      	pop	{r3, r4, r5, pc}
 800295e:	bf00      	nop
 8002960:	20000218 	.word	0x20000218

08002964 <memchr>:
 8002964:	4603      	mov	r3, r0
 8002966:	b510      	push	{r4, lr}
 8002968:	b2c9      	uxtb	r1, r1
 800296a:	4402      	add	r2, r0
 800296c:	4293      	cmp	r3, r2
 800296e:	4618      	mov	r0, r3
 8002970:	d101      	bne.n	8002976 <memchr+0x12>
 8002972:	2000      	movs	r0, #0
 8002974:	e003      	b.n	800297e <memchr+0x1a>
 8002976:	7804      	ldrb	r4, [r0, #0]
 8002978:	3301      	adds	r3, #1
 800297a:	428c      	cmp	r4, r1
 800297c:	d1f6      	bne.n	800296c <memchr+0x8>
 800297e:	bd10      	pop	{r4, pc}

08002980 <_free_r>:
 8002980:	b538      	push	{r3, r4, r5, lr}
 8002982:	4605      	mov	r5, r0
 8002984:	2900      	cmp	r1, #0
 8002986:	d040      	beq.n	8002a0a <_free_r+0x8a>
 8002988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800298c:	1f0c      	subs	r4, r1, #4
 800298e:	2b00      	cmp	r3, #0
 8002990:	bfb8      	it	lt
 8002992:	18e4      	addlt	r4, r4, r3
 8002994:	f7ff fe28 	bl	80025e8 <__malloc_lock>
 8002998:	4a1c      	ldr	r2, [pc, #112]	@ (8002a0c <_free_r+0x8c>)
 800299a:	6813      	ldr	r3, [r2, #0]
 800299c:	b933      	cbnz	r3, 80029ac <_free_r+0x2c>
 800299e:	6063      	str	r3, [r4, #4]
 80029a0:	6014      	str	r4, [r2, #0]
 80029a2:	4628      	mov	r0, r5
 80029a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029a8:	f7ff be24 	b.w	80025f4 <__malloc_unlock>
 80029ac:	42a3      	cmp	r3, r4
 80029ae:	d908      	bls.n	80029c2 <_free_r+0x42>
 80029b0:	6820      	ldr	r0, [r4, #0]
 80029b2:	1821      	adds	r1, r4, r0
 80029b4:	428b      	cmp	r3, r1
 80029b6:	bf01      	itttt	eq
 80029b8:	6819      	ldreq	r1, [r3, #0]
 80029ba:	685b      	ldreq	r3, [r3, #4]
 80029bc:	1809      	addeq	r1, r1, r0
 80029be:	6021      	streq	r1, [r4, #0]
 80029c0:	e7ed      	b.n	800299e <_free_r+0x1e>
 80029c2:	461a      	mov	r2, r3
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	b10b      	cbz	r3, 80029cc <_free_r+0x4c>
 80029c8:	42a3      	cmp	r3, r4
 80029ca:	d9fa      	bls.n	80029c2 <_free_r+0x42>
 80029cc:	6811      	ldr	r1, [r2, #0]
 80029ce:	1850      	adds	r0, r2, r1
 80029d0:	42a0      	cmp	r0, r4
 80029d2:	d10b      	bne.n	80029ec <_free_r+0x6c>
 80029d4:	6820      	ldr	r0, [r4, #0]
 80029d6:	4401      	add	r1, r0
 80029d8:	1850      	adds	r0, r2, r1
 80029da:	4283      	cmp	r3, r0
 80029dc:	6011      	str	r1, [r2, #0]
 80029de:	d1e0      	bne.n	80029a2 <_free_r+0x22>
 80029e0:	6818      	ldr	r0, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	4408      	add	r0, r1
 80029e6:	6010      	str	r0, [r2, #0]
 80029e8:	6053      	str	r3, [r2, #4]
 80029ea:	e7da      	b.n	80029a2 <_free_r+0x22>
 80029ec:	d902      	bls.n	80029f4 <_free_r+0x74>
 80029ee:	230c      	movs	r3, #12
 80029f0:	602b      	str	r3, [r5, #0]
 80029f2:	e7d6      	b.n	80029a2 <_free_r+0x22>
 80029f4:	6820      	ldr	r0, [r4, #0]
 80029f6:	1821      	adds	r1, r4, r0
 80029f8:	428b      	cmp	r3, r1
 80029fa:	bf01      	itttt	eq
 80029fc:	6819      	ldreq	r1, [r3, #0]
 80029fe:	685b      	ldreq	r3, [r3, #4]
 8002a00:	1809      	addeq	r1, r1, r0
 8002a02:	6021      	streq	r1, [r4, #0]
 8002a04:	6063      	str	r3, [r4, #4]
 8002a06:	6054      	str	r4, [r2, #4]
 8002a08:	e7cb      	b.n	80029a2 <_free_r+0x22>
 8002a0a:	bd38      	pop	{r3, r4, r5, pc}
 8002a0c:	20000214 	.word	0x20000214

08002a10 <_init>:
 8002a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a12:	bf00      	nop
 8002a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a16:	bc08      	pop	{r3}
 8002a18:	469e      	mov	lr, r3
 8002a1a:	4770      	bx	lr

08002a1c <_fini>:
 8002a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a1e:	bf00      	nop
 8002a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a22:	bc08      	pop	{r3}
 8002a24:	469e      	mov	lr, r3
 8002a26:	4770      	bx	lr
