/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  reg [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [25:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [27:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[96] & in_data[173]);
  assign celloutsig_1_4z = ~(in_data[164] & celloutsig_1_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_10z & celloutsig_0_4z[7]);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_5z : in_data[104]);
  assign celloutsig_1_8z = ~celloutsig_1_7z[24];
  assign celloutsig_1_3z = celloutsig_1_1z ^ celloutsig_1_2z;
  assign celloutsig_1_5z = in_data[146] ^ celloutsig_1_3z;
  assign celloutsig_0_9z = celloutsig_0_8z[3] ^ in_data[8];
  assign celloutsig_0_29z = celloutsig_0_11z ^ in_data[62];
  assign celloutsig_0_20z = { celloutsig_0_4z[6:4], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_12z } + { celloutsig_0_8z[17:5], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_4z[9:5], celloutsig_0_10z, celloutsig_0_29z } + { celloutsig_0_2z[7:2], celloutsig_0_21z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } & in_data[171:164];
  assign celloutsig_0_1z = in_data[94:88] & in_data[79:73];
  assign celloutsig_0_4z = { celloutsig_0_2z[5:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[3:0], celloutsig_0_2z[7:1], in_data[0] };
  assign celloutsig_1_17z = { celloutsig_1_13z[22:16], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_12z } / { 1'h1, in_data[138:120] };
  assign celloutsig_0_5z = { celloutsig_0_4z[5:1], celloutsig_0_3z, celloutsig_0_0z } == { celloutsig_0_2z[7:2], celloutsig_0_3z };
  assign celloutsig_0_68z = celloutsig_0_4z[11:1] == celloutsig_0_20z[13:3];
  assign celloutsig_1_15z = { celloutsig_1_7z[7:2], celloutsig_1_12z } == { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_7z[23:5] == { celloutsig_1_13z[19:4], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_18z = in_data[184:174] == { in_data[142:134], celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_0_11z = celloutsig_0_2z[7:3] && celloutsig_0_1z[4:0];
  assign celloutsig_0_12z = { celloutsig_0_2z[5:4], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z } && { celloutsig_0_7z[24], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_2z = ! { in_data[148:134], celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[53:51] || { in_data[6:5], celloutsig_0_0z };
  assign celloutsig_0_67z = celloutsig_0_8z[15:9] || { celloutsig_0_30z[6:1], celloutsig_0_34z };
  assign celloutsig_1_9z = { celloutsig_1_7z[26:25], celloutsig_1_6z } || { in_data[147], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_10z[6:1], celloutsig_1_15z } || celloutsig_1_17z[6:0];
  assign celloutsig_0_10z = celloutsig_0_4z[10:8] || { celloutsig_0_8z[12:11], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_1z[4:3], celloutsig_0_0z } || celloutsig_0_4z[5:3];
  assign celloutsig_0_21z = { celloutsig_0_15z[0], celloutsig_0_13z } || { celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[28:20] < in_data[40:32];
  assign celloutsig_0_6z = { in_data[14:4], celloutsig_0_0z, celloutsig_0_3z } < { celloutsig_0_2z[7:3], celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_1z[1] & ~(celloutsig_0_10z);
  assign celloutsig_1_1z = in_data[127] & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = { in_data[139:118], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, in_data[135:110], celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_9z & in_data[165];
  assign celloutsig_1_13z = { in_data[185:161], celloutsig_1_3z } << { in_data[190:170], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_4z[12:5] << { celloutsig_0_4z[10:7], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z[4], celloutsig_0_1z } << in_data[63:56];
  assign celloutsig_0_7z = { celloutsig_0_4z[9:7], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } >>> in_data[62:38];
  assign celloutsig_0_13z = { in_data[83:78], celloutsig_0_10z } >>> { celloutsig_0_4z[10:6], celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[63:45], celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
