From ac19d7a0f93a7e54eac335ac1afe6a1ae627e66a Mon Sep 17 00:00:00 2001
From: Sreedev Sreedev <ssreedev@fb.com>
Date: Wed, 11 Aug 2021 13:48:35 -0700
Subject: u-boot: Enable eth0 on FBZCU27RLB board

---
 arch/arm/dts/zynqmp-zcu111-revA.dts  | 4 ++--
 configs/xilinx_zynq_virt_defconfig   | 1 +
 configs/xilinx_zynqmp_virt_defconfig | 1 +
 drivers/net/zynq_gem.c               | 3 +++
 4 files changed, 7 insertions(+), 2 deletions(-)

diff --git a/arch/arm/dts/zynqmp-zcu111-revA.dts b/arch/arm/dts/zynqmp-zcu111-revA.dts
index e727268aad..f0cce39e0a 100644
--- a/arch/arm/dts/zynqmp-zcu111-revA.dts
+++ b/arch/arm/dts/zynqmp-zcu111-revA.dts
@@ -166,8 +166,8 @@
 	phy-mode = "rgmii-id";
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_gem3_default>;
-	phy0: ethernet-phy@c {
-		reg = <0xc>;
+	phy0: ethernet-phy@0 {
+		reg = <0x0>;
 		ti,rx-internal-delay = <0x8>;
 		ti,tx-internal-delay = <0xa>;
 		ti,fifo-depth = <0x1>;
diff --git a/configs/xilinx_zynq_virt_defconfig b/configs/xilinx_zynq_virt_defconfig
index 091d07ea3a..863ec27124 100644
--- a/configs/xilinx_zynq_virt_defconfig
+++ b/configs/xilinx_zynq_virt_defconfig
@@ -77,6 +77,7 @@ CONFIG_SPI_FLASH_SPANSION=y
 CONFIG_SPI_FLASH_STMICRO=y
 CONFIG_SPI_FLASH_SST=y
 CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_PHY_ATHEROS=y
 CONFIG_PHY_MARVELL=y
 CONFIG_PHY_REALTEK=y
 CONFIG_PHY_XILINX=y
diff --git a/configs/xilinx_zynqmp_virt_defconfig b/configs/xilinx_zynqmp_virt_defconfig
index da89e0e20f..293a105f94 100644
--- a/configs/xilinx_zynqmp_virt_defconfig
+++ b/configs/xilinx_zynqmp_virt_defconfig
@@ -94,6 +94,7 @@ CONFIG_SPI_FLASH_STMICRO=y
 CONFIG_SPI_FLASH_SST=y
 CONFIG_SPI_FLASH_WINBOND=y
 # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_PHY_ATHEROS=y
 CONFIG_PHY_MARVELL=y
 CONFIG_PHY_MICREL=y
 CONFIG_PHY_MICREL_KSZ90X1=y
diff --git a/drivers/net/zynq_gem.c b/drivers/net/zynq_gem.c
index 6a7c3bd79b..4159eaa8d6 100644
--- a/drivers/net/zynq_gem.c
+++ b/drivers/net/zynq_gem.c
@@ -766,6 +766,9 @@ static int zynq_gem_ofdata_to_platdata(struct udevice *dev)
 			return -ENODEV;
 		}
 		priv->mdiobase = (struct zynq_gem_regs *)addr;
+printf("%s():%d phyaddr:0x%x  mdiobase:0x%x\n",__func__,__LINE__,priv->phyaddr,priv->mdiobase);
+		priv->phyaddr = 0;
+printf("%s():%d HARD CODING phy addr to:0x%x\n",__func__,__LINE__,priv->phyaddr);
 	} else {
 		priv->mdiobase = priv->iobase;
 	}
-- 
2.30.2

