{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556925968113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556925968113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 18:26:07 2019 " "Processing started: Fri May 03 18:26:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556925968113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925968113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pb -c pb " "Command: quartus_map --read_settings_files=on --write_settings_files=off pb -c pb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925968113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556925968999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556925968999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppm_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppm_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppm_decoder " "Found entity 1: ppm_decoder" {  } { { "ppm_decoder.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/ppm_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556925983034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925983034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppm_decoder_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppm_decoder_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppm_decoder_test " "Found entity 1: ppm_decoder_test" {  } { { "ppm_decoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/ppm_decoder_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556925983034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925983034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_encoder " "Found entity 1: pwm_encoder" {  } { { "pwm_encoder.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556925983034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925983034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_encoder_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_encoder_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_encoder_test " "Found entity 1: pwm_encoder_test" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556925983050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925983050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_test " "Found entity 1: pwm_test" {  } { { "pwm_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556925983050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925983050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_encoder_test " "Elaborating entity \"pwm_encoder_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(39) " "Verilog HDL assignment warning at pwm_encoder_test.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(40) " "Verilog HDL assignment warning at pwm_encoder_test.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(41) " "Verilog HDL assignment warning at pwm_encoder_test.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(42) " "Verilog HDL assignment warning at pwm_encoder_test.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(43) " "Verilog HDL assignment warning at pwm_encoder_test.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(44) " "Verilog HDL assignment warning at pwm_encoder_test.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(45) " "Verilog HDL assignment warning at pwm_encoder_test.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(46) " "Verilog HDL assignment warning at pwm_encoder_test.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(47) " "Verilog HDL assignment warning at pwm_encoder_test.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(48) " "Verilog HDL assignment warning at pwm_encoder_test.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(49) " "Verilog HDL assignment warning at pwm_encoder_test.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(50) " "Verilog HDL assignment warning at pwm_encoder_test.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(51) " "Verilog HDL assignment warning at pwm_encoder_test.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(52) " "Verilog HDL assignment warning at pwm_encoder_test.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(53) " "Verilog HDL assignment warning at pwm_encoder_test.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_encoder_test.sv(54) " "Verilog HDL assignment warning at pwm_encoder_test.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "pwm_encoder_test.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 "|pwm_encoder_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppm_decoder ppm_decoder:decoder " "Elaborating entity \"ppm_decoder\" for hierarchy \"ppm_decoder:decoder\"" {  } { { "pwm_encoder_test.sv" "decoder" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556925983097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ppm_decoder.sv(41) " "Verilog HDL assignment warning at ppm_decoder.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "ppm_decoder.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/ppm_decoder.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983113 "|pwm_encoder_test|ppm_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ppm_decoder.sv(48) " "Verilog HDL assignment warning at ppm_decoder.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "ppm_decoder.sv" "" { Text "C:/Intel/intelFPGA_lite/18.1/pb/ppm_decoder.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556925983113 "|pwm_encoder_test|ppm_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_encoder pwm_encoder:encoder " "Elaborating entity \"pwm_encoder\" for hierarchy \"pwm_encoder:encoder\"" {  } { { "pwm_encoder_test.sv" "encoder" { Text "C:/Intel/intelFPGA_lite/18.1/pb/pwm_encoder_test.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556925983113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556925984893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556925985784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556925986049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556925986049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1414 " "Implemented 1414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556925986237 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556925986237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1384 " "Implemented 1384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556925986237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556925986237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556925986284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 18:26:26 2019 " "Processing ended: Fri May 03 18:26:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556925986284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556925986284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556925986284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556925986284 ""}
