// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition"

// DATE "03/14/2023 09:57:43"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module IMAGENES_LCD (
	CLK,
	RST_n,
	NCLK,
	GREST,
	HD,
	VD,
	DEN,
	R,
	G,
	B);
input 	CLK;
input 	RST_n;
output 	NCLK;
output 	GREST;
output 	HD;
output 	VD;
output 	DEN;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;

// Design Ports Information
// NCLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GREST	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HD	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VD	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DEN	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_n	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Proyecto2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK~input_o ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ;
wire \RST_n~input_o ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \LCD_SYNC|HCOUNT|Add0~0_combout ;
wire \RST_n~inputclkctrl_outclk ;
wire \LCD_SYNC|HCOUNT|Add0~1 ;
wire \LCD_SYNC|HCOUNT|Add0~2_combout ;
wire \LCD_SYNC|HCOUNT|Add0~3 ;
wire \LCD_SYNC|HCOUNT|Add0~4_combout ;
wire \LCD_SYNC|HCOUNT|Add0~5 ;
wire \LCD_SYNC|HCOUNT|Add0~6_combout ;
wire \LCD_SYNC|HCOUNT|Add0~7 ;
wire \LCD_SYNC|HCOUNT|Add0~8_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~0_combout ;
wire \LCD_SYNC|HCOUNT|Add0~9 ;
wire \LCD_SYNC|HCOUNT|Add0~10_combout ;
wire \LCD_SYNC|HCOUNT|Add0~11 ;
wire \LCD_SYNC|HCOUNT|Add0~12_combout ;
wire \LCD_SYNC|HCOUNT|Add0~13 ;
wire \LCD_SYNC|HCOUNT|Add0~14_combout ;
wire \LCD_SYNC|HCOUNT|Add0~15 ;
wire \LCD_SYNC|HCOUNT|Add0~16_combout ;
wire \LCD_SYNC|HCOUNT|Add0~17 ;
wire \LCD_SYNC|HCOUNT|Add0~18_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~1_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~4_combout ;
wire \LCD_SYNC|HCOUNT|Add0~19 ;
wire \LCD_SYNC|HCOUNT|Add0~20_combout ;
wire \LCD_SYNC|HCOUNT|COUNT~0_combout ;
wire \LCD_SYNC|HCOUNT|COUNT~1_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~2_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~3_combout ;
wire \LCD_SYNC|VCOUNT|Add0~3 ;
wire \LCD_SYNC|VCOUNT|Add0~4_combout ;
wire \LCD_SYNC|VCOUNT|Add0~11 ;
wire \LCD_SYNC|VCOUNT|Add0~12_combout ;
wire \LCD_SYNC|VCOUNT|Add0~13 ;
wire \LCD_SYNC|VCOUNT|Add0~14_combout ;
wire \LCD_SYNC|VCOUNT|Add0~15 ;
wire \LCD_SYNC|VCOUNT|Add0~16_combout ;
wire \LCD_SYNC|VCOUNT|Add0~17 ;
wire \LCD_SYNC|VCOUNT|Add0~18_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~0_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~1_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~2_combout ;
wire \LCD_SYNC|VCOUNT|Add0~5 ;
wire \LCD_SYNC|VCOUNT|Add0~6_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~1_combout ;
wire \LCD_SYNC|VCOUNT|Add0~7 ;
wire \LCD_SYNC|VCOUNT|Add0~8_combout ;
wire \LCD_SYNC|VCOUNT|Add0~9 ;
wire \LCD_SYNC|VCOUNT|Add0~10_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~3_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan2~0_combout ;
wire \LCD_SYNC|VCOUNT|Add0~0_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~4_combout ;
wire \LCD_SYNC|VCOUNT|Add0~1 ;
wire \LCD_SYNC|VCOUNT|Add0~2_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~0_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~3_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan2~1_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~1_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~0_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~2_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~1_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~2_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~0_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~0_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~1_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~3_combout ;
wire \DIR|Add0~1 ;
wire \DIR|Add0~3 ;
wire \DIR|Add0~5 ;
wire \DIR|Add0~7 ;
wire \DIR|Add0~9 ;
wire \DIR|Add0~11 ;
wire \DIR|Add0~12_combout ;
wire \DIR|Add0~8_combout ;
wire \DIR|Add0~10_combout ;
wire \DIR|Add0~13 ;
wire \DIR|Add0~14_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ;
wire \DIR|Add1~0_combout ;
wire \DIR|Add1~1 ;
wire \DIR|Add1~2_combout ;
wire \DIR|Add1~3 ;
wire \DIR|Add1~4_combout ;
wire \DIR|Add1~5 ;
wire \DIR|Add1~6_combout ;
wire \DIR|Add1~7 ;
wire \DIR|Add1~8_combout ;
wire \DIR|Add1~9 ;
wire \DIR|Add1~10_combout ;
wire \DIR|Add1~11 ;
wire \DIR|Add1~12_combout ;
wire \DIR|Add0~0_combout ;
wire \DIR|Add0~2_combout ;
wire \DIR|Add0~4_combout ;
wire \DIR|Add0~6_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127_combout ;
wire [4:0] \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:0] \LCD_SYNC|HCOUNT|COUNT ;
wire [9:0] \LCD_SYNC|VCOUNT|COUNT ;
wire [3:0] \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;

assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \NCLK~output (
	.i(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NCLK),
	.obar());
// synopsys translate_off
defparam \NCLK~output .bus_hold = "false";
defparam \NCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \GREST~output (
	.i(\RST_n~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GREST),
	.obar());
// synopsys translate_off
defparam \GREST~output .bus_hold = "false";
defparam \GREST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \HD~output (
	.i(!\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HD),
	.obar());
// synopsys translate_off
defparam \HD~output .bus_hold = "false";
defparam \HD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \VD~output (
	.i(!\LCD_SYNC|VCOUNT|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VD),
	.obar());
// synopsys translate_off
defparam \VD~output .bus_hold = "false";
defparam \VD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \DEN~output (
	.i(\LCD_SYNC|GEN_DEN|DEN~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DEN),
	.obar());
// synopsys translate_off
defparam \DEN~output .bus_hold = "false";
defparam \DEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \R[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \R[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \R[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \R[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \R[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \R[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \R[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \R[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \G[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \G[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \G[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \G[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \G[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \G[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \G[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \G[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \B[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \B[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \B[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \B[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \B[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \B[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \B[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \B[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ));
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK .clock_type = "external clock output";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \RST_n~input (
	.i(RST_n),
	.ibar(gnd),
	.o(\RST_n~input_o ));
// synopsys translate_off
defparam \RST_n~input .bus_hold = "false";
defparam \RST_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~0_combout  = \LCD_SYNC|HCOUNT|COUNT [0] $ (VCC)
// \LCD_SYNC|HCOUNT|Add0~1  = CARRY(\LCD_SYNC|HCOUNT|COUNT [0])

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Add0~0_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~1 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~0 .lut_mask = 16'h33CC;
defparam \LCD_SYNC|HCOUNT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \RST_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST_n~inputclkctrl .clock_type = "global clock";
defparam \RST_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \LCD_SYNC|HCOUNT|COUNT[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[0] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~2 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [1] & (!\LCD_SYNC|HCOUNT|Add0~1 )) # (!\LCD_SYNC|HCOUNT|COUNT [1] & ((\LCD_SYNC|HCOUNT|Add0~1 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~3  = CARRY((!\LCD_SYNC|HCOUNT|Add0~1 ) # (!\LCD_SYNC|HCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~1 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~2_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~3 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~2 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \LCD_SYNC|HCOUNT|COUNT[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[1] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~4 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~4_combout  = (\LCD_SYNC|HCOUNT|COUNT [2] & (\LCD_SYNC|HCOUNT|Add0~3  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [2] & (!\LCD_SYNC|HCOUNT|Add0~3  & VCC))
// \LCD_SYNC|HCOUNT|Add0~5  = CARRY((\LCD_SYNC|HCOUNT|COUNT [2] & !\LCD_SYNC|HCOUNT|Add0~3 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~3 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~4_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~5 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~4 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \LCD_SYNC|HCOUNT|COUNT[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[2] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~6 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~6_combout  = (\LCD_SYNC|HCOUNT|COUNT [3] & (!\LCD_SYNC|HCOUNT|Add0~5 )) # (!\LCD_SYNC|HCOUNT|COUNT [3] & ((\LCD_SYNC|HCOUNT|Add0~5 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~7  = CARRY((!\LCD_SYNC|HCOUNT|Add0~5 ) # (!\LCD_SYNC|HCOUNT|COUNT [3]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~5 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~6_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~7 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~6 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \LCD_SYNC|HCOUNT|COUNT[3] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[3] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~8 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~8_combout  = (\LCD_SYNC|HCOUNT|COUNT [4] & (\LCD_SYNC|HCOUNT|Add0~7  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [4] & (!\LCD_SYNC|HCOUNT|Add0~7  & VCC))
// \LCD_SYNC|HCOUNT|Add0~9  = CARRY((\LCD_SYNC|HCOUNT|COUNT [4] & !\LCD_SYNC|HCOUNT|Add0~7 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~7 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~8_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~9 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~8 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \LCD_SYNC|HCOUNT|COUNT[4] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[4] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~0_combout  = (\LCD_SYNC|HCOUNT|COUNT [1] & (\LCD_SYNC|HCOUNT|COUNT [2] & \LCD_SYNC|HCOUNT|COUNT [0]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(gnd),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [0]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~0 .lut_mask = 16'hA000;
defparam \LCD_SYNC|HCOUNT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~10 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~10_combout  = (\LCD_SYNC|HCOUNT|COUNT [5] & (!\LCD_SYNC|HCOUNT|Add0~9 )) # (!\LCD_SYNC|HCOUNT|COUNT [5] & ((\LCD_SYNC|HCOUNT|Add0~9 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~11  = CARRY((!\LCD_SYNC|HCOUNT|Add0~9 ) # (!\LCD_SYNC|HCOUNT|COUNT [5]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~9 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~10_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~11 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~10 .lut_mask = 16'h3C3F;
defparam \LCD_SYNC|HCOUNT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~12 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~12_combout  = (\LCD_SYNC|HCOUNT|COUNT [6] & (\LCD_SYNC|HCOUNT|Add0~11  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [6] & (!\LCD_SYNC|HCOUNT|Add0~11  & VCC))
// \LCD_SYNC|HCOUNT|Add0~13  = CARRY((\LCD_SYNC|HCOUNT|COUNT [6] & !\LCD_SYNC|HCOUNT|Add0~11 ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~11 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~12_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~13 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~12 .lut_mask = 16'hA50A;
defparam \LCD_SYNC|HCOUNT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \LCD_SYNC|HCOUNT|COUNT[6] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[6] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~14 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~14_combout  = (\LCD_SYNC|HCOUNT|COUNT [7] & (!\LCD_SYNC|HCOUNT|Add0~13 )) # (!\LCD_SYNC|HCOUNT|COUNT [7] & ((\LCD_SYNC|HCOUNT|Add0~13 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~15  = CARRY((!\LCD_SYNC|HCOUNT|Add0~13 ) # (!\LCD_SYNC|HCOUNT|COUNT [7]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~13 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~14_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~15 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~14 .lut_mask = 16'h3C3F;
defparam \LCD_SYNC|HCOUNT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \LCD_SYNC|HCOUNT|COUNT[7] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[7] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~16 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~16_combout  = (\LCD_SYNC|HCOUNT|COUNT [8] & (\LCD_SYNC|HCOUNT|Add0~15  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [8] & (!\LCD_SYNC|HCOUNT|Add0~15  & VCC))
// \LCD_SYNC|HCOUNT|Add0~17  = CARRY((\LCD_SYNC|HCOUNT|COUNT [8] & !\LCD_SYNC|HCOUNT|Add0~15 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~15 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~16_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~17 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~16 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \LCD_SYNC|HCOUNT|COUNT[8] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[8] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~18 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~18_combout  = (\LCD_SYNC|HCOUNT|COUNT [9] & (!\LCD_SYNC|HCOUNT|Add0~17 )) # (!\LCD_SYNC|HCOUNT|COUNT [9] & ((\LCD_SYNC|HCOUNT|Add0~17 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~19  = CARRY((!\LCD_SYNC|HCOUNT|Add0~17 ) # (!\LCD_SYNC|HCOUNT|COUNT [9]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~17 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~18_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~19 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~18 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \LCD_SYNC|HCOUNT|COUNT[9] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[9] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~1 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~1_combout  = (!\LCD_SYNC|HCOUNT|COUNT [6] & (!\LCD_SYNC|HCOUNT|COUNT [9] & (!\LCD_SYNC|HCOUNT|COUNT [8] & !\LCD_SYNC|HCOUNT|COUNT [7])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~1 .lut_mask = 16'h0001;
defparam \LCD_SYNC|HCOUNT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~4 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~4_combout  = (\LCD_SYNC|HCOUNT|Equal0~1_combout  & (!\LCD_SYNC|HCOUNT|COUNT [5] & (\LCD_SYNC|HCOUNT|COUNT [4] & \LCD_SYNC|HCOUNT|COUNT [3])))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.datab(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [3]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~4 .lut_mask = 16'h2000;
defparam \LCD_SYNC|HCOUNT|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~20 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~20_combout  = \LCD_SYNC|HCOUNT|Add0~19  $ (!\LCD_SYNC|HCOUNT|COUNT [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(\LCD_SYNC|HCOUNT|Add0~19 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~20 .lut_mask = 16'hF00F;
defparam \LCD_SYNC|HCOUNT|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|COUNT~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|COUNT~0_combout  = (\LCD_SYNC|HCOUNT|Add0~20_combout  & (((!\LCD_SYNC|HCOUNT|Equal0~0_combout ) # (!\LCD_SYNC|HCOUNT|COUNT [10])) # (!\LCD_SYNC|HCOUNT|Equal0~4_combout )))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.datab(\LCD_SYNC|HCOUNT|Add0~20_combout ),
	.datac(\LCD_SYNC|HCOUNT|COUNT [10]),
	.datad(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT~0 .lut_mask = 16'h4CCC;
defparam \LCD_SYNC|HCOUNT|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \LCD_SYNC|HCOUNT|COUNT[10] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|COUNT~0_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[10] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|COUNT~1 (
// Equation(s):
// \LCD_SYNC|HCOUNT|COUNT~1_combout  = (\LCD_SYNC|HCOUNT|Add0~10_combout  & (((!\LCD_SYNC|HCOUNT|COUNT [10]) # (!\LCD_SYNC|HCOUNT|Equal0~4_combout )) # (!\LCD_SYNC|HCOUNT|Equal0~0_combout )))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.datab(\LCD_SYNC|HCOUNT|Add0~10_combout ),
	.datac(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|COUNT~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT~1 .lut_mask = 16'h4CCC;
defparam \LCD_SYNC|HCOUNT|COUNT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \LCD_SYNC|HCOUNT|COUNT[5] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|COUNT~1_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[5] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~2 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [4] & (\LCD_SYNC|HCOUNT|COUNT [3] & !\LCD_SYNC|HCOUNT|COUNT [5]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [5]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~2 .lut_mask = 16'h00C0;
defparam \LCD_SYNC|HCOUNT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~3 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~3_combout  = (\LCD_SYNC|HCOUNT|Equal0~2_combout  & (\LCD_SYNC|HCOUNT|Equal0~1_combout  & (\LCD_SYNC|HCOUNT|COUNT [10] & \LCD_SYNC|HCOUNT|Equal0~0_combout )))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~2_combout ),
	.datab(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.datac(\LCD_SYNC|HCOUNT|COUNT [10]),
	.datad(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~3 .lut_mask = 16'h8000;
defparam \LCD_SYNC|HCOUNT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~2_combout  = (\LCD_SYNC|VCOUNT|COUNT [1] & (!\LCD_SYNC|VCOUNT|Add0~1 )) # (!\LCD_SYNC|VCOUNT|COUNT [1] & ((\LCD_SYNC|VCOUNT|Add0~1 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~3  = CARRY((!\LCD_SYNC|VCOUNT|Add0~1 ) # (!\LCD_SYNC|VCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~1 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~2_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~3 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~2 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~4 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~4_combout  = (\LCD_SYNC|VCOUNT|COUNT [2] & (\LCD_SYNC|VCOUNT|Add0~3  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [2] & (!\LCD_SYNC|VCOUNT|Add0~3  & VCC))
// \LCD_SYNC|VCOUNT|Add0~5  = CARRY((\LCD_SYNC|VCOUNT|COUNT [2] & !\LCD_SYNC|VCOUNT|Add0~3 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~3 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~4_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~5 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~4 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~10 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~10_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & (!\LCD_SYNC|VCOUNT|Add0~9 )) # (!\LCD_SYNC|VCOUNT|COUNT [5] & ((\LCD_SYNC|VCOUNT|Add0~9 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~11  = CARRY((!\LCD_SYNC|VCOUNT|Add0~9 ) # (!\LCD_SYNC|VCOUNT|COUNT [5]))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~9 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~10_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~11 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~10 .lut_mask = 16'h3C3F;
defparam \LCD_SYNC|VCOUNT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~12 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~12_combout  = (\LCD_SYNC|VCOUNT|COUNT [6] & (\LCD_SYNC|VCOUNT|Add0~11  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [6] & (!\LCD_SYNC|VCOUNT|Add0~11  & VCC))
// \LCD_SYNC|VCOUNT|Add0~13  = CARRY((\LCD_SYNC|VCOUNT|COUNT [6] & !\LCD_SYNC|VCOUNT|Add0~11 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~11 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~12_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~13 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~12 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y27_N21
dffeas \LCD_SYNC|VCOUNT|COUNT[6] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[6] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~14 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~14_combout  = (\LCD_SYNC|VCOUNT|COUNT [7] & (!\LCD_SYNC|VCOUNT|Add0~13 )) # (!\LCD_SYNC|VCOUNT|COUNT [7] & ((\LCD_SYNC|VCOUNT|Add0~13 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~15  = CARRY((!\LCD_SYNC|VCOUNT|Add0~13 ) # (!\LCD_SYNC|VCOUNT|COUNT [7]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~13 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~14_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~15 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~14 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y27_N23
dffeas \LCD_SYNC|VCOUNT|COUNT[7] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[7] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~16 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~16_combout  = (\LCD_SYNC|VCOUNT|COUNT [8] & (\LCD_SYNC|VCOUNT|Add0~15  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [8] & (!\LCD_SYNC|VCOUNT|Add0~15  & VCC))
// \LCD_SYNC|VCOUNT|Add0~17  = CARRY((\LCD_SYNC|VCOUNT|COUNT [8] & !\LCD_SYNC|VCOUNT|Add0~15 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~15 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~16_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~17 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~16 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y27_N25
dffeas \LCD_SYNC|VCOUNT|COUNT[8] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[8] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~18 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~18_combout  = \LCD_SYNC|VCOUNT|COUNT [9] $ (\LCD_SYNC|VCOUNT|Add0~17 )

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\LCD_SYNC|VCOUNT|Add0~17 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~18 .lut_mask = 16'h3C3C;
defparam \LCD_SYNC|VCOUNT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~0_combout  = (\LCD_SYNC|VCOUNT|Add0~18_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~1_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|Add0~18_combout ),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~0 .lut_mask = 16'h30F0;
defparam \LCD_SYNC|VCOUNT|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \LCD_SYNC|VCOUNT|COUNT[9] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|COUNT~0_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[9] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~1 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~1_combout  = (!\LCD_SYNC|VCOUNT|COUNT [0] & (\LCD_SYNC|VCOUNT|COUNT [3] & (\LCD_SYNC|VCOUNT|COUNT [2] & \LCD_SYNC|VCOUNT|COUNT [9])))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [0]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [9]),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~1 .lut_mask = 16'h4000;
defparam \LCD_SYNC|VCOUNT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~2_combout  = (\LCD_SYNC|VCOUNT|Add0~4_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~1_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|Add0~4_combout ),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~2 .lut_mask = 16'h30F0;
defparam \LCD_SYNC|VCOUNT|COUNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \LCD_SYNC|VCOUNT|COUNT[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|COUNT~2_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[2] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~6 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~6_combout  = (\LCD_SYNC|VCOUNT|COUNT [3] & (!\LCD_SYNC|VCOUNT|Add0~5 )) # (!\LCD_SYNC|VCOUNT|COUNT [3] & ((\LCD_SYNC|VCOUNT|Add0~5 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~7  = CARRY((!\LCD_SYNC|VCOUNT|Add0~5 ) # (!\LCD_SYNC|VCOUNT|COUNT [3]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~5 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~6_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~7 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~6 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~1 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~1_combout  = (\LCD_SYNC|VCOUNT|Add0~6_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~1_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|Add0~6_combout ),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~1 .lut_mask = 16'h30F0;
defparam \LCD_SYNC|VCOUNT|COUNT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N7
dffeas \LCD_SYNC|VCOUNT|COUNT[3] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|COUNT~1_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[3] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~8 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~8_combout  = (\LCD_SYNC|VCOUNT|COUNT [4] & (\LCD_SYNC|VCOUNT|Add0~7  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [4] & (!\LCD_SYNC|VCOUNT|Add0~7  & VCC))
// \LCD_SYNC|VCOUNT|Add0~9  = CARRY((\LCD_SYNC|VCOUNT|COUNT [4] & !\LCD_SYNC|VCOUNT|Add0~7 ))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~7 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~8_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~9 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~8 .lut_mask = 16'hA50A;
defparam \LCD_SYNC|VCOUNT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \LCD_SYNC|VCOUNT|COUNT[4] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[4] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N19
dffeas \LCD_SYNC|VCOUNT|COUNT[5] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[5] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~3 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~3_combout  = (\LCD_SYNC|VCOUNT|COUNT [5]) # ((\LCD_SYNC|VCOUNT|COUNT [1]) # (\LCD_SYNC|VCOUNT|COUNT [4]))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~3 .lut_mask = 16'hFFFC;
defparam \LCD_SYNC|VCOUNT|COUNT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan2~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan2~0_combout  = (!\LCD_SYNC|VCOUNT|COUNT [8] & (!\LCD_SYNC|VCOUNT|COUNT [7] & !\LCD_SYNC|VCOUNT|COUNT [6]))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [8]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [7]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [6]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan2~0 .lut_mask = 16'h0003;
defparam \LCD_SYNC|GEN_DEN|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~0_combout  = \LCD_SYNC|VCOUNT|COUNT [0] $ (VCC)
// \LCD_SYNC|VCOUNT|Add0~1  = CARRY(\LCD_SYNC|VCOUNT|COUNT [0])

	.dataa(\LCD_SYNC|VCOUNT|COUNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Add0~0_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~1 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~0 .lut_mask = 16'h55AA;
defparam \LCD_SYNC|VCOUNT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~4 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~4_combout  = (\LCD_SYNC|VCOUNT|Add0~0_combout  & ((\LCD_SYNC|VCOUNT|COUNT~3_combout ) # ((!\LCD_SYNC|VCOUNT|Equal0~1_combout ) # (!\LCD_SYNC|GEN_DEN|LessThan2~0_combout ))))

	.dataa(\LCD_SYNC|VCOUNT|COUNT~3_combout ),
	.datab(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|Add0~0_combout ),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~4 .lut_mask = 16'hB0F0;
defparam \LCD_SYNC|VCOUNT|COUNT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \LCD_SYNC|VCOUNT|COUNT[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|COUNT~4_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[0] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N11
dffeas \LCD_SYNC|VCOUNT|COUNT[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[1] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~0_combout  = (!\LCD_SYNC|VCOUNT|COUNT [1] & (\LCD_SYNC|GEN_DEN|LessThan2~0_combout  & (!\LCD_SYNC|VCOUNT|COUNT [4] & !\LCD_SYNC|VCOUNT|COUNT [5])))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datab(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|COUNT [4]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [5]),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~0 .lut_mask = 16'h0004;
defparam \LCD_SYNC|VCOUNT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~2_combout  = (\LCD_SYNC|VCOUNT|Equal0~0_combout  & \LCD_SYNC|VCOUNT|Equal0~1_combout )

	.dataa(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~2 .lut_mask = 16'hAA00;
defparam \LCD_SYNC|VCOUNT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [5] & (\LCD_SYNC|HCOUNT|COUNT [6] & \LCD_SYNC|HCOUNT|COUNT [7]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datab(gnd),
	.datac(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~2 .lut_mask = 16'hA000;
defparam \LCD_SYNC|GEN_DEN|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~3 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~3_combout  = (\LCD_SYNC|GEN_DEN|LessThan0~2_combout ) # ((\LCD_SYNC|HCOUNT|COUNT [8]) # (\LCD_SYNC|HCOUNT|COUNT [9]))

	.dataa(\LCD_SYNC|GEN_DEN|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [9]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~3 .lut_mask = 16'hFFFA;
defparam \LCD_SYNC|GEN_DEN|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan2~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan2~1_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & ((\LCD_SYNC|VCOUNT|COUNT [3]) # ((\LCD_SYNC|VCOUNT|COUNT [2]) # (\LCD_SYNC|VCOUNT|COUNT [4]))))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan2~1 .lut_mask = 16'hCCC8;
defparam \LCD_SYNC|GEN_DEN|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~1_combout  = (((!\LCD_SYNC|HCOUNT|COUNT [7]) # (!\LCD_SYNC|HCOUNT|COUNT [4])) # (!\LCD_SYNC|HCOUNT|COUNT [9])) # (!\LCD_SYNC|HCOUNT|COUNT [6])

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \LCD_SYNC|GEN_DEN|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~0_combout  = (!\LCD_SYNC|HCOUNT|COUNT [3] & (((!\LCD_SYNC|HCOUNT|COUNT [0]) # (!\LCD_SYNC|HCOUNT|COUNT [2])) # (!\LCD_SYNC|HCOUNT|COUNT [1])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [0]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~0 .lut_mask = 16'h1333;
defparam \LCD_SYNC|GEN_DEN|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~2_combout  = (!\LCD_SYNC|HCOUNT|COUNT [5]) # (!\LCD_SYNC|HCOUNT|COUNT [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [5]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~2 .lut_mask = 16'h0FFF;
defparam \LCD_SYNC|GEN_DEN|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~1_combout  = (!\LCD_SYNC|HCOUNT|COUNT [10] & ((\LCD_SYNC|GEN_DEN|LessThan1~1_combout ) # ((\LCD_SYNC|GEN_DEN|LessThan1~0_combout ) # (\LCD_SYNC|GEN_DEN|LessThan1~2_combout ))))

	.dataa(\LCD_SYNC|GEN_DEN|LessThan1~1_combout ),
	.datab(\LCD_SYNC|GEN_DEN|LessThan1~0_combout ),
	.datac(\LCD_SYNC|HCOUNT|COUNT [10]),
	.datad(\LCD_SYNC|GEN_DEN|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~1 .lut_mask = 16'h0F0E;
defparam \LCD_SYNC|GEN_DEN|DEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~2_combout  = (\LCD_SYNC|GEN_DEN|DEN~1_combout  & ((\LCD_SYNC|VCOUNT|COUNT [9]) # ((\LCD_SYNC|GEN_DEN|LessThan2~1_combout ) # (!\LCD_SYNC|GEN_DEN|LessThan2~0_combout ))))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [9]),
	.datab(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.datac(\LCD_SYNC|GEN_DEN|LessThan2~1_combout ),
	.datad(\LCD_SYNC|GEN_DEN|DEN~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~2 .lut_mask = 16'hFB00;
defparam \LCD_SYNC|GEN_DEN|DEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~0_combout  = ((!\LCD_SYNC|VCOUNT|COUNT [3] & (!\LCD_SYNC|VCOUNT|COUNT [2] & \LCD_SYNC|VCOUNT|Equal0~0_combout ))) # (!\LCD_SYNC|VCOUNT|COUNT [9])

	.dataa(\LCD_SYNC|VCOUNT|COUNT [9]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~0 .lut_mask = 16'h5755;
defparam \LCD_SYNC|GEN_DEN|DEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~0_combout  = (\LCD_SYNC|HCOUNT|COUNT [6] & (\LCD_SYNC|HCOUNT|COUNT [4] & (\LCD_SYNC|HCOUNT|COUNT [3] & \LCD_SYNC|HCOUNT|COUNT [7])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~0 .lut_mask = 16'h8000;
defparam \LCD_SYNC|GEN_DEN|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~1_combout  = (\LCD_SYNC|GEN_DEN|LessThan0~0_combout  & ((\LCD_SYNC|HCOUNT|COUNT [1]) # ((\LCD_SYNC|HCOUNT|COUNT [2]) # (\LCD_SYNC|HCOUNT|COUNT [0]))))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(\LCD_SYNC|GEN_DEN|LessThan0~0_combout ),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [0]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~1 .lut_mask = 16'hCCC8;
defparam \LCD_SYNC|GEN_DEN|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~3 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~3_combout  = (\LCD_SYNC|GEN_DEN|DEN~2_combout  & (\LCD_SYNC|GEN_DEN|DEN~0_combout  & ((\LCD_SYNC|GEN_DEN|LessThan0~3_combout ) # (\LCD_SYNC|GEN_DEN|LessThan0~1_combout ))))

	.dataa(\LCD_SYNC|GEN_DEN|LessThan0~3_combout ),
	.datab(\LCD_SYNC|GEN_DEN|DEN~2_combout ),
	.datac(\LCD_SYNC|GEN_DEN|DEN~0_combout ),
	.datad(\LCD_SYNC|GEN_DEN|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~3 .lut_mask = 16'hC080;
defparam \LCD_SYNC|GEN_DEN|DEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \DIR|Add0~0 (
// Equation(s):
// \DIR|Add0~0_combout  = (\LCD_SYNC|VCOUNT|COUNT [0] & (\LCD_SYNC|VCOUNT|COUNT [1] $ (VCC))) # (!\LCD_SYNC|VCOUNT|COUNT [0] & (\LCD_SYNC|VCOUNT|COUNT [1] & VCC))
// \DIR|Add0~1  = CARRY((\LCD_SYNC|VCOUNT|COUNT [0] & \LCD_SYNC|VCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [0]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIR|Add0~0_combout ),
	.cout(\DIR|Add0~1 ));
// synopsys translate_off
defparam \DIR|Add0~0 .lut_mask = 16'h6688;
defparam \DIR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \DIR|Add0~2 (
// Equation(s):
// \DIR|Add0~2_combout  = (\LCD_SYNC|VCOUNT|COUNT [2] & (\DIR|Add0~1  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [2] & (!\DIR|Add0~1 ))
// \DIR|Add0~3  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [2] & !\DIR|Add0~1 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~1 ),
	.combout(\DIR|Add0~2_combout ),
	.cout(\DIR|Add0~3 ));
// synopsys translate_off
defparam \DIR|Add0~2 .lut_mask = 16'hC303;
defparam \DIR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \DIR|Add0~4 (
// Equation(s):
// \DIR|Add0~4_combout  = (\LCD_SYNC|VCOUNT|COUNT [3] & ((GND) # (!\DIR|Add0~3 ))) # (!\LCD_SYNC|VCOUNT|COUNT [3] & (\DIR|Add0~3  $ (GND)))
// \DIR|Add0~5  = CARRY((\LCD_SYNC|VCOUNT|COUNT [3]) # (!\DIR|Add0~3 ))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~3 ),
	.combout(\DIR|Add0~4_combout ),
	.cout(\DIR|Add0~5 ));
// synopsys translate_off
defparam \DIR|Add0~4 .lut_mask = 16'h5AAF;
defparam \DIR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \DIR|Add0~6 (
// Equation(s):
// \DIR|Add0~6_combout  = (\LCD_SYNC|VCOUNT|COUNT [4] & (\DIR|Add0~5  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [4] & (!\DIR|Add0~5 ))
// \DIR|Add0~7  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [4] & !\DIR|Add0~5 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~5 ),
	.combout(\DIR|Add0~6_combout ),
	.cout(\DIR|Add0~7 ));
// synopsys translate_off
defparam \DIR|Add0~6 .lut_mask = 16'hC303;
defparam \DIR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \DIR|Add0~8 (
// Equation(s):
// \DIR|Add0~8_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & (\DIR|Add0~7  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [5] & (!\DIR|Add0~7  & VCC))
// \DIR|Add0~9  = CARRY((\LCD_SYNC|VCOUNT|COUNT [5] & !\DIR|Add0~7 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~7 ),
	.combout(\DIR|Add0~8_combout ),
	.cout(\DIR|Add0~9 ));
// synopsys translate_off
defparam \DIR|Add0~8 .lut_mask = 16'hC30C;
defparam \DIR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \DIR|Add0~10 (
// Equation(s):
// \DIR|Add0~10_combout  = (\LCD_SYNC|VCOUNT|COUNT [6] & (\DIR|Add0~9  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [6] & (!\DIR|Add0~9 ))
// \DIR|Add0~11  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [6] & !\DIR|Add0~9 ))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~9 ),
	.combout(\DIR|Add0~10_combout ),
	.cout(\DIR|Add0~11 ));
// synopsys translate_off
defparam \DIR|Add0~10 .lut_mask = 16'hA505;
defparam \DIR|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \DIR|Add0~12 (
// Equation(s):
// \DIR|Add0~12_combout  = (\LCD_SYNC|VCOUNT|COUNT [7] & ((GND) # (!\DIR|Add0~11 ))) # (!\LCD_SYNC|VCOUNT|COUNT [7] & (\DIR|Add0~11  $ (GND)))
// \DIR|Add0~13  = CARRY((\LCD_SYNC|VCOUNT|COUNT [7]) # (!\DIR|Add0~11 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~11 ),
	.combout(\DIR|Add0~12_combout ),
	.cout(\DIR|Add0~13 ));
// synopsys translate_off
defparam \DIR|Add0~12 .lut_mask = 16'h3CCF;
defparam \DIR|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \DIR|Add0~14 (
// Equation(s):
// \DIR|Add0~14_combout  = \DIR|Add0~13  $ (!\LCD_SYNC|VCOUNT|COUNT [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|COUNT [8]),
	.cin(\DIR|Add0~13 ),
	.combout(\DIR|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DIR|Add0~14 .lut_mask = 16'hF00F;
defparam \DIR|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout  = (\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & (\DIR|Add0~10_combout  & !\DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 .lut_mask = 16'h0080;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \DIR|Add1~0 (
// Equation(s):
// \DIR|Add1~0_combout  = \LCD_SYNC|HCOUNT|COUNT [3] $ (VCC)
// \DIR|Add1~1  = CARRY(\LCD_SYNC|HCOUNT|COUNT [3])

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIR|Add1~0_combout ),
	.cout(\DIR|Add1~1 ));
// synopsys translate_off
defparam \DIR|Add1~0 .lut_mask = 16'h55AA;
defparam \DIR|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \DIR|Add1~2 (
// Equation(s):
// \DIR|Add1~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [4] & (!\DIR|Add1~1 )) # (!\LCD_SYNC|HCOUNT|COUNT [4] & ((\DIR|Add1~1 ) # (GND)))
// \DIR|Add1~3  = CARRY((!\DIR|Add1~1 ) # (!\LCD_SYNC|HCOUNT|COUNT [4]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~1 ),
	.combout(\DIR|Add1~2_combout ),
	.cout(\DIR|Add1~3 ));
// synopsys translate_off
defparam \DIR|Add1~2 .lut_mask = 16'h5A5F;
defparam \DIR|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \DIR|Add1~4 (
// Equation(s):
// \DIR|Add1~4_combout  = (\LCD_SYNC|HCOUNT|COUNT [5] & ((GND) # (!\DIR|Add1~3 ))) # (!\LCD_SYNC|HCOUNT|COUNT [5] & (\DIR|Add1~3  $ (GND)))
// \DIR|Add1~5  = CARRY((\LCD_SYNC|HCOUNT|COUNT [5]) # (!\DIR|Add1~3 ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~3 ),
	.combout(\DIR|Add1~4_combout ),
	.cout(\DIR|Add1~5 ));
// synopsys translate_off
defparam \DIR|Add1~4 .lut_mask = 16'h5AAF;
defparam \DIR|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \DIR|Add1~6 (
// Equation(s):
// \DIR|Add1~6_combout  = (\LCD_SYNC|HCOUNT|COUNT [6] & (!\DIR|Add1~5 )) # (!\LCD_SYNC|HCOUNT|COUNT [6] & ((\DIR|Add1~5 ) # (GND)))
// \DIR|Add1~7  = CARRY((!\DIR|Add1~5 ) # (!\LCD_SYNC|HCOUNT|COUNT [6]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~5 ),
	.combout(\DIR|Add1~6_combout ),
	.cout(\DIR|Add1~7 ));
// synopsys translate_off
defparam \DIR|Add1~6 .lut_mask = 16'h5A5F;
defparam \DIR|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \DIR|Add1~8 (
// Equation(s):
// \DIR|Add1~8_combout  = (\LCD_SYNC|HCOUNT|COUNT [7] & (\DIR|Add1~7  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [7] & (!\DIR|Add1~7  & VCC))
// \DIR|Add1~9  = CARRY((\LCD_SYNC|HCOUNT|COUNT [7] & !\DIR|Add1~7 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~7 ),
	.combout(\DIR|Add1~8_combout ),
	.cout(\DIR|Add1~9 ));
// synopsys translate_off
defparam \DIR|Add1~8 .lut_mask = 16'hC30C;
defparam \DIR|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \DIR|Add1~10 (
// Equation(s):
// \DIR|Add1~10_combout  = (\LCD_SYNC|HCOUNT|COUNT [8] & (\DIR|Add1~9  & VCC)) # (!\LCD_SYNC|HCOUNT|COUNT [8] & (!\DIR|Add1~9 ))
// \DIR|Add1~11  = CARRY((!\LCD_SYNC|HCOUNT|COUNT [8] & !\DIR|Add1~9 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~9 ),
	.combout(\DIR|Add1~10_combout ),
	.cout(\DIR|Add1~11 ));
// synopsys translate_off
defparam \DIR|Add1~10 .lut_mask = 16'hC303;
defparam \DIR|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \DIR|Add1~12 (
// Equation(s):
// \DIR|Add1~12_combout  = \DIR|Add1~11  $ (\LCD_SYNC|HCOUNT|COUNT [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|HCOUNT|COUNT [9]),
	.cin(\DIR|Add1~11 ),
	.combout(\DIR|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DIR|Add1~12 .lut_mask = 16'h0FF0;
defparam \DIR|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFE03FFFFFFF80500007FFFFFFFFFFFFFFFFFFF5FFBEC2000000000000000000000001FFFFFCE007FFF6D10000000000000000000000000000000FFFFFFFFFFFFFF17FFFFFFF00000007FFFFFFFFFFFFFFFFFF66FFFC1F40014800000000000000001FFFF1E003FFFF40F00000000000000000000000000000000FFFFFFFFFFFFFFBFFFFFFFF0000001FFFFFFFFFFFFFFFFFDF7FFBAE70400B8000000000C000000007E3C00FFFFFF378E20000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000005FFFFFFFFFFFFFFFFFFBE7DD346001840000000003000000018F000FFFFFFF2379E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF7FFFFFFFFFC007AFFFFFFFFFFFFFFFF9FBFFFDC38404080000000000000000C3C003FFFFFFFEFE3B9E00000000000000000000000000000000FFFFFFFFFFFFFEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFEF360003000000000000100071E1807FFFFFFFFFE487AFC40000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FBFDFBC060E140000000000002387FE017FFFFFFE7FFFED9FBFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFBFBF501B5E800000800000001FF8007FFFFFF803FFFCF01FFF88000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFEFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFF5FFDE05B4800000000000000E000107FFFE000FFFF1C263F7F800000000000000000000000000000000FFFFFFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDF7FF3FCD7B6B0010400000000000002FF8FF1FFFFBF1D8C7F7F100000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAF7FFFFFFFFFFFFFFFFEFFFFFFDF5EF8800100000000000000047FE1FFFEFE5221C07CFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFBFF9FFFFFFE1C3882C180000000000003E181FFFFF880DCA317FCFE20000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFDFFFFFFFFF97FFFFFFFFFFFFFFFFFFFDFFDFFFFC1CB9804108000000003807006FF22C03BE907E5FF9FE000000000000000000000000000000000FFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFFFFF7FFFF9FDFBC7C00800000000000279C0000003E27CF801E88FFF1FC400000000000000000000000000000000FFFFFFFFFFF7FFFFFFFEBFFFFBFFFFFFFFE7FFFFFEFDF8F9D4C3C038000000000003000190384D1E739BFBFC3FFE37C000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFB7FFEFFF987C58B880000000000002030877836FF7FF3FFFFFFE067800000;
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout  = (\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & (!\DIR|Add0~10_combout  & !\DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 .lut_mask = 16'h0008;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h0000000000000000000000000000000000EFFFBFFFFFFFFFFFFFFFFFFFFFEFFFBFEFCB8001B8410384100060000001000000F5F70F7FFE94484287C700000000000000000000000000000000000000000013FFEFFFFFFFFFFFFFFFFFFFFFF7FB9F6786439969418380100060000000000019F4FA0FFFD4000C010F8E000000000000000000000000000000000000000000001FFBFFFFFFFFFFFFFFFFFFFFFFFF7FBF384A106192030010004000000041FE23D77071FF1AB5C0019F1D0000000000000000000000000000000000000000000000BEFFFFFFFFFFFFFFFFFFFFFFFF1E7FB8840180C00300000040000000F8EF73AFFDF7FF8EF800023E2200000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h0000000000000000000000000000000000000005BFFFFFFFFFFFFFFFFFFFFFFF9C7EB8980588800300000000000000CDFF7FF261E52B23F200037C64000000000000000000000000000000000000000000000000AFFFFFFFFFFFFFFFFFFFFFEFDFFFFC381F218C03000000000000005F801F87AFBA1DE1F60004F8C0000002D000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFF03F97D8103C819003000000000000001DFC37CF91D401C73E0003F3800000C3D8000000000000000000000000000000024000000002FFFFFFFFFFFFFFFFFFFBEDF71FD820306180000000000000000000007FDFB05803E6020033FF800000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h000000000000000000000000000000039000000000BFFFFFFFFFFEFFFFFFFBD3FFAFF000384100000000000000000000000FFFE07821E7E001E47EA0001FFFFF00000000000000000000000000000000D0000000002FFFFFFFFFFEFFFFFFFBF79F17940030000000000000000000000000027FC01841E0380E487C40007FFFFF00000000000000000000000000000000B4000000000BFFFFFFFFFFFFFFFFF1039F1F9804000000000000000000000000000077F8808061C0EC20F8800BFFFFFF000000000000000000000000000000007B0000000002FFFFFFFFFFFFFFFFF3771F97000004000003000000000000000000000384B08066E6B010F3003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h0000000000000000000000000000000004D000000000BFFFFFFFFFFFFFF7DC3043B700401810000300000000000000000000039C805065320021E200FFFFFFFF000000000000000000000000000000000B70000000002FFFFFFFFFFFFFFFFC7581FB8000184180020000000000000000000003CC8888E1F803E3C40DFFFFFFFF00000000000000000000000000000000039C000000000BFFFFFFFFFFFFFFFC7E3BEF9810300100020000000000000000000003B070F8E7E0014389BFFFFFFFFF00000000000000000000000000000000016F0000000002FFFFFFFFFFFFFFFB3DDF8218C0300100020000000000000000000001C4C830EFE0008717FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout  = (\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & (!\DIR|Add0~10_combout  & !\DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 .lut_mask = 16'h0002;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h000000000000000000000000000000000077D000000000BFFFFFFFFFFFFFF9BF8F1E9E28380100020000000000000000000001B09081EFE0058E3FFFFFFFFFFF00000000000000000000000000000000000934000000002FFFFFFFFFFFFFFDFB8E821E00180100000000000000000000000001803901FFE0011C7FFFFFFFFFFF0000000000000000000000000000000000167D0000000003FFFFFFFFFFFFECFF0F979818380100000000000000000000000001D0C901FFE00238FFFFFFFFFFFF0000000000000000000000000000000000073F4000000000FFFFFFFFFFFFFDFC07C21A00300100000000000000000000000001C80001FF000661FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h000000000000000000000000000000000002C7D0000000007FFFFFFFFFFEFDFC05B1984C300000000000000000000000000001608201FC000E43FFFFFFFFFFFF000000000000000000000000000000000000E6F4000000001FFFFFFFFFBF90E807E1500000000000000000000000000000000171300000001C87FFFFFFFFFFFF000000000000000000000000000000000000180F0000000005FFFFFFFFBFE4C085C090000000000000000000000000000000010DF40000003D0FFFFFFFFFFFFF0000000000000000000000000000000000003C0B80000000017FFFFFFFFF743E0448100000000000000000000000000000000148E00000603E1FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h000000000000000000000000000000000000077FE8000000001FFFFFFFFF0038C2F2980003000000000000000000000000000038C00001C07C3FFFFFFFFFFFFF00000000000000000000000000000000000005BFFA000000000FFFFFFFBFF00380000800014000000000000000000000000001FCC0000640F0FFFFFFFFFFFFFF00000000000000000000000000000000000001EFFE8000000002FFFFFFBFE00184000800000000000000000000000000000007B380001FC1E0FFFFFFFFFFFFFF00000000000000000000000000000000000000B7EFA000000000BFFFFFDE6C70C080080000000000000000000000000000001FE9000077C3C0FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h000000000000000000000000000000000000003DFFE4000000000FFFFFDFDE004000080000000000000000000000000000001FC80001CFD704FFFFFFFFFFFFFF0000000000000000000000000000000000000016FFF90000000007FFFFFFFC0000000800000000000000000000000000000003980007FFCE15FFFFFFFFFFFFFF0000000000000000000000000000000000000007BFFC40000000017FFFFFFC0000000800000000000000000000000000000007F8000E7E9C23FFFFFFFFFFFFFF0000000000000000000000000000000000000002DFFF08000000001FFBFFD40000040810004000000000000000000000000000F0003FFF3067FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .lut_mask = 16'hF0AC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout  = (\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & (\DIR|Add0~10_combout  & !\DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 .lut_mask = 16'h0020;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF87CF9F1AFC18280000000000008C9BFF96FE6FEDFFFFFFFFF00FF1000000000000000000000000000000000FFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFF7F7F7EF9F17DD803808000008000000F9FFBFE6FF6FF1FFFFFFFFE01FF0000000000000000000000000000000000FFFFFFFFFEFFFFFF4DFFFFFFFFFFFFFFFFFF7FF73BF8FCFED20380080000000000087FFDFE6FF4FFFFDFFFBC6807FE2000000000000000000000000000000000FFFFFFFFFC7FFFF42BFFFFFFFFFFFFFFFFFF7F7E3EF9F0F9822B800000300000001F7FFDFFCFFDFFFFFFFC00001FFA000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF817FF403FFFFFFFFFFFFFFFFFFF7FFFBE7CF8F98C07000000200000001F7FFDFF1FFFFFFFFFF00000FFE40000000000000000000000000000000000FFFFFFFFF00DF4053FFFFFFF7FFFFFFFFFFFBFFF3B3860E48480000000000000003F7FFBFFFFFFFFFFFF80000FFFE08000000000000000000000000000000000FFFFFFFFE000C0073FFFFFFFFFFFFFFFFFFEBFFFBBF8C379D802000000000000003F7FFFFCFFFFFFFFF000003FFF080000000000000000000000000000000000FFFFFFFFC00C00067FFFFFFFFFFFFFFFFFF9FDFFFF1881F9E000000008000000007FFFFFFFFFFFFFFF800007FFFC11000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF81830007FFFFFFFFFFFFFFFFFFFFF3FFBC18A279802100080004000000FFFFFFFE3FCFFFF000007FFFF0020000000000000000000000000000000000FFFFFFFF33EF40177FFFFFFFFFFFFFFFFFFFFFFFBC98A1498001810800020000007FFFFF701E0DFFE000FFFFFFE0200000000000000000000000000000000000FFFFFFFE7FFF7041FDFFFFFFFFFFFFFFFFFE3FFEB4F8F0BC918380100000000000FFFFFE0000029B003F3FFFB8784400000000000000000000000000000000007FFFFFFFFFFFF80FFBFFFFFFFFFFFFFFFFFF3FBBB0D8B878F18080000000000000D0FFC00000020003DF7FF8A0E048000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000DFFFFFFFFFFF84FFFFFFFFFFFFFFFFFEFFE3FBFBFF838E081000000001000002104378000000001F5DFEFA381F080000000000000000000000000000000000002537FFFFFFFFF1CFFFFFFFFFFFFFFFFFFFF3F3FBE38B100100040000020000001000100000003FE3FDFF9BA05F10000000000000000000000000000000000000001BFFFFBFFE67DFFFFFFFFFFFFFFFFFFFE3F7FBC50883A2201C00000600000010000000000F42E77FFDD720BE3200000000000000000000000000000000000000187FFFEFFFFFDFFFFFFFFFFFFFFFFFFFEBE2F868900383083C0100020000001000000007F863E7FFBE0D207C740000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  
// & \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .lut_mask = 16'hB8CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout  = (!\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & (!\DIR|Add0~10_combout  & \DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0 .lut_mask = 16'h0400;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h0000000000000000000000000000600FDEDDF3E71200000000000CF849338E0E040C02038181CE0B0680018F39F8023E041000000000000034FA000FFCD0803000000000000000000000000000002B1786DDFFFFD200000000007FF05CC208081C0E0703FEADF0500E10238E0BE02238000000000000000067FA001F7E9480310000000000000000000000000000C8729BFFFB670E0000000001FFF080EE1C3C1C180D1DFBCF85950E3867802E40023CE800000000000000E7FA001FFE8E0061000000000000000000000000000009025FCF9BFCFE0000000001FFE13C8E1018301C4B57FFF828A31C306780F880007DF0000000000000000FFA000FFE800063;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h0000000000000000000000000000A672DFFFFFF59B0000000007FFE15118706038301FDE3C02C04F7C7E6E03C1C81473F38000000000000FEFEB000EFE8000630000000000000000000000000000217AD6EE9F348B000000003FFF02599C70702030305FC01421839C7CE8067DD1F8E7420400000000000FEFEB000FFE8000C7000000000000000000000000000027BA56FFFF830500000000FFFE02A210D8C06020F7F0016DFCC7BEFFE83EFF81B0C200000000000013BFFFAB001F8DC000C60000000000000000000000000000A187C42000CC0400000002FFF8840330FCE061E7FE000B3662C3FFFFF03E7F00A18A040000000000367FFCA3001DFB4000CE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h000000000000000000000000000080659ABCDBFC0400000003FFFF0DEC300E07CFFF0000BF19E087FFFF962E4E0201820000000000006D041603801FF6C0018F0000000000000000000000000000FC80C01F7000040000000FFFFF0A0CC399FFFEF00005FE51E19FFEFE2EBE7D000006000000000003F4001483C01FFFC0019D0000000000000000000000000000C83F2F9C3000040000003FFFEC13DFC3FFFFD000005DFEFBEFFFFFFC3A1F3C040810000000000001F8001C83E00F37E0033B0000000000000000000000000000A0000000000004000000FFF0001FFFFFFFFFF00002FFFFB8F7FFF9FCF63E3843605000000000000798003C23F015D778033F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h0000000000000000000000000000A000000000000C000007FE0000017FFFFFCBC0002F2FFC3BFFFFFFFFC438D8B4B9E000000000007F38003D23031CBFFF03770000000000000000000000000000C000000000000400001FC000000FFFFFFFFFC0017FBFDCF9FFBFCFDE0039D00061800000000000FCF8003C0C01D3FE8FC67F0000000000000000000000000000F080000000000400005C0000007FFFFFFFFFE017FFBF5EFBF77F7FAC107BF24000000000000003FDF80FD7FF99FFFD0026AF0000000000000000000000000000FFF800000000060004800000FFFFFFFFFFFFF0BFFFFFBFFFEFF7FBFE00F3FF0000000000000007E878FFF8F3FFFFFB0E1D1F;
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout  = (\DIR|Add0~10_combout  & (\DIR|Add0~8_combout  & (\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0 .lut_mask = 16'h0080;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000008628317E7CFC7C3CFCFEFC7E3FDE4A1FC060381F0000000000000000000800000000000000000000000000000000FBF04140C05561CF3C0000694A3B0EF80045F7EE70400079C50500820140A008B03F001060680000000000000000000003730000000000000000000000000000F78041C0803D71FFF900087F5FFF2D9001D2A06461625201850104820140A008807D000801400000000000000000000023F300000000000000000000000000008E03C76001DE01FA7D0B58F93F6FEFD402AB2C4060645201890104800140A00881F4000414000000000000000000000027FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'h0000000000000000000000000000F8051FB0257E21FFFDFD53C07C79F3E1258401D86E7F3E05F90104800140E01B06D00004A00000000000000000000F7FF8100000000000000000000000000000002183BC036F01FDFD705709F9FFE0484554599060F73EFDF90101808140E0781FC0002A0000000000000000000026BDD040000000000000000000000000000000800000247F0FFDDF314D56C22EB4006F8C00B038F71EDDF90501800040E1FC3E8000B000000000000000000000FEFF90C0000000000000000000000000000006FFFFFFF0BFFFFC681C8F053838DF008E412000A9EF3CBDED0503820040FFD0FA00070000000000000000000001F87780C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h00000000000000000000000000002BFFFF8030DFDFFD301E11033C0B9E005F596160646534CEC505038200407F01E800780000000000000000000003F86603C000000000000000000000000000003253829BE27FA79E1407FF73FC33E8019C820022014000828501038300C07D01A003800000000000000000000003F86C218000000000000000000000000000001D39123F8B7E2F1E300FC78FFE178400AEA2C282C0C102828103038301DFF411803C00000000000000000000001BBC6843800000000000000000000000000000F9783C80013297D0483F03F8E81F9403786001A40600F282830303C38780707D01E000000000000000000000000BBCF80F00;
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout  = (!\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & (!\DIR|Add0~10_combout  & \DIR|Add0~14_combout )))

	.dataa(\DIR|Add0~12_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~10_combout ),
	.datad(\DIR|Add0~14_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0 .lut_mask = 16'h0100;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h0000000000000000000000000000FFFF3100000002004000001FFFFFFFFFFFF5FBFFFBB7FFFFFFFFFCDC0113F80000000000000007F9E71E1E4FFFFF9F1FCD1F0000000000000000000000000000FFFFFFA4000003060000007FFFFFFFFFFFFC9FFFFF873FFFFEFFFDBC26BCE0000000000000001F03C0000007FF86FE3FF51F0000000000000000000000000000FFFFFFFFE800016000001FFFFFFFFFFFFFF9FFFFFFFFFFFFFFBED8FEB01FF4400060000000008CFFC00FFFFFFFFFFC7FFBBF0000000000000000000000000000FFFFFFFFFE00030000003FFFFFFFFFFFFF9FFFFFE3DFFDFFFEFDFADFA07D4E0040C0000000009F707FFFFFFFFFFFE0FFF3BF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFC018000001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE54770CE3C00010000000001F80003AFFFCFFFE001F01BFF0000000000000000000000000000FFFFFFFFFFFC400000FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFFFFBEFDBF8B400018000000001F00000004000800003F01F7F0000000000000000000000000000FFFFFFFFFFFF00000FFFFFFFFFFFFFF6BFFFFFFFFFDFFFFF97EBCF8F062ED040010000000003400000000000000007E00FFF0000000000000000000000000000FFFFFFFFFFFF00001FFFFFFFFFBFFFE7FFFFFFFFFFFFFFFFFFE7E7E6461CC42000000000000000000000000000010FE026FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFC01FFFFFF0001FEFFCFFFFFFFFFFFFFFFFFFFFE5C6C7360C1C4000000000000400000000000000107FC066FF0000000000000000000000000000FFFFFFFFFFFFFFFFFF0000000FF7FBFFFFFFFFFFFFFFFFFFEA65C7E7570C18000000000000280000000000000603FFE06FFF0000000000000000000000000000FFFFFFFFFFFF3FFFFE7C0007FFE7E7FFFFFFFFFFFFFBFBFFFFFFCFF784280000000000000000000000000007001FFFF9EDFF0000000000000000000000000000FFFFFFFFFFFF01FC3FFFFFFFF1FFE1FFFFFFFFFFFFFFF7FFFFFFE7CF0021E00000000000008000000000070000EFFFD7C7FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF817FC01FC01FFFFFE3FFFFFFFFFFFFFDF3FFFBFDF7C71001CC00000000001F00000000BE00001FFFFD3FC3FF0000000000000000000000000000FFFFFFFFFFFF807FFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFBFFFF57F91821C000000000000000007F800001FFFFFB1FF01FF0000000000000000000000000000FFFFFFFFFFFFE07FFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFCBEE61F062880000000001000FFC00001FFFFFFEC0FFE084C0000000000000000000000000000FFFFFFFFFFFFFFFC000003FFC7C001FFFFFFFFFFFFFDFFFFFFF0BFED840400800000000060FE000005FFFFFFC701FFEA8000;
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout  = (\DIR|Add0~10_combout  & (!\DIR|Add0~8_combout  & (\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0 .lut_mask = 16'h0020;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h0000000000000000000000000000F6B5C08011039A2070375396A23200015105080501A27C82830301FFFE8240FD1E0000000000000000000000000FFDD006000000000000000000000000000000F69F411F78FFC0FFE801F180376A8006F8C30B0108F1FE7A830301FFFE8100F1F00000000080000000000000019E3FE19E000000000000000000000000000000F97F4FBFAE6FE0F9667EFDE0EDA0900E660810080B3CF9FFE303019FFC84014F00000000000000000000000001FBFF7DBE000000000000000000000000000000F1FF1DBFFFFE30EAD8B23C7CA9B8280DF504160616033FFCFFE30187FEB00DD80020000000000000000000000577BF7FF801;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000007AF719B36DEF0158DFCC5A68172FF01ECB20CE10100CB3FFBEC701877F8050C000600080500000000000000019F7BF7FF8010000000000000000000000000000B3BF5DFC76FCD8409E6DED04083C0008A82A230C2C167FFDFFFB66F5FA00640000000000400000000000000001F3BDFFF0010000000000000000000000000000633FDE3E77EAF02B9393E10100400135C65C1148203C181E1EBD73FEC800200082000020000000000000000041FFBC8800030000000000000000000000000000FEBCEDDB76F8184BA02AF1AE00014051104441D019D4BC1C1C060C4B400A0000C61001C0400000000000000101FFBE860003;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h0000000000000000000000000000B3FEDFFFF7688C3035AFFD04FC39826F882C21B063FFF7FFFFFBF7FE0050000086700000000000000000000B01FF3400000F0000000000000000000000000000D7FECF9F3E6C134000AE9807786000B6388FE18023EFFFFFF7EFFBC805800821CEE00000000000000000001B00FFFD18000D0000000000000000000000000000F8D6CDFFFF7C0600002E2503028200CC004F0060E7FFFFEFFFF7EE0018001823DE114040000000000000000E01F7E610000D00000000000000000000000000004D63EFFBB6FF0E0000015460008D09EEF3C6C3C08DFFDFFFEFDFFA0280C2A023DCF3C184300000000000013E01F7FE70001D;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000005317ECDBBF7C6400000082C000320288C0060481D6C2E75FBFEFB00C00C238338043810020000000000002BE00F7FE700018000000000000000000000000000018B7FFFFFEED94000000000000C2131DC785F38117C280E0C03981400186187F080B8004600000000000057E0037FA40001800000000000000000000000000001B036CF9F36C44000000000003040591C60702079F41C08860EC060801C718FF001D020C000000000000077E0017F8D2003800000000000000000000000000004879FFFFFFFF84000000000002182E617B000F074B81014184E0A6000187387F1A1B0208000000000000097A0057FCC18030;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .lut_mask = 16'hCFA0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout  & 
// \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .lut_mask = 16'h5088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = (!\DIR|Add0~10_combout  & (!\DIR|Add0~8_combout  & (!\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 16'h0001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000000000000000000000E000000000000000000000000000000000000DFBF0000F7EFBFF7CF9E78F3CF1FFFFD600000000000000000000000080FFFF0000000000000000000000000000DC8000000000000000000000000004000000005F3000003EFDFFBE78F3C79E7FFFFEB400000000000000000000000036BFFF0000000000000000000000000000FFE0000000000000000000000000000000000003F60000007DEF9F3CF1E79FFFFFF5F000000000000000000000000004DBFF0000000000000000000000000000FFCE008000000000000000000000020200000001BF20000000FFDF3E7DFFFFFFFFDF800000000000000000000000000077C6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h0000000000000000000000000000FFF7C800000000000000000000004000400000001BF90000000033FFFFFFFFFFFCEC000000000000000000000000000004AC0000000000000000000000000000FFFFFD10C0000000000000000000000840200000019FC800000005FFFFFFFFFF5F20000000000000000000000000000000030000000000000000000000000000FFFFF04010008000000000000000004251404000000CFF20000001FFFFFFFFE9F600000000000000000000000000000000000000000000000000000000000000FFFFFD7C3E950000000000000000011820000000000057FCC00000FFFFFFF67EA00000000000000000000000000000000200;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC9800000000009FF860001F801C7FD00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFEFDFE51C001000104820769893190400000000053FFFC00007FFE5000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC30000000000058FFFFFFF8D80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD3819148008000000000000060FC0C000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C24000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC3010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout  = (\DIR|Add0~10_combout  & (!\DIR|Add0~8_combout  & (!\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 .lut_mask = 16'h0002;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000005DFF88000001000000036E80E01184000000000000000000000000000000CFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000077FF70000001800000066804018E0000000000000000000000000000003F7FBFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001DFFEE00000018000000FE400E06400000000000000000000000000000CFFF3FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001F7FF080000000C000001E40000F400000000000000000000000000003E7FC7FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007DFFE0000006FC600000540000E40000000000000000000000000000CFBF8FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000001E7FFF80000FFFE300000A0010E40000000000000000000000000001E7FF3FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FDFF780410FFFFF8C00006000E40000000000000000000000000014F1FEFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003F7E7F03C03FFFFFE3800060000000000000000000000000000007E3DFDFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000FFE7F70CBBFFFFFFFC3C01400000000000000000000000000002CF1FFF81FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000003F77F7FFBF7FFFFFFFF007F60000000000000000000000000015E78FFC047FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FDFDFFFFFFFFFFFFFFFE201C0000000000000000000000000BCF1FFE4008BFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003F7DFFF9FFFFFFFFFFFFF085E00000000000000000000000D1E78FF88000EFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000FDFFF8FBFFFFFFFFFFFFBFF0F000000000000000000000C38F1EFFD00000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001F7FFF9E4FFFFFFFFFFFF8E003C000000000000000000C71C78FFFC000001FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000005DFFE415BFFFFFFFFFFF9E0000F0000000000000001AC38F3EFF900000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000077FF809A1FFFFFFFFFFFFE48300F800000000000E9861C79FFFD0000009FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout  = (!\DIR|Add0~10_combout  & (\DIR|Add0~8_combout  & (!\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 .lut_mask = 16'h0004;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000001EFFE6E17DEFFFFFFFFFFFFF000000E3E000078630830E3CFFC80000000CFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000017BFFF7292F78FFFFFFFFF7F0000051C6029BFCE1041871FFFE8000000047FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000007EFFF9A6171F1DEFFFFDE66001D679D243CFBC70820C3CFFE600000000465FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000BDFFF63EC6EDFF8F00C001CDDF6FBC86BFFDE3041071EFFF400000000003FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000F7FFF1E3C88C7E71E9D7BCF1C639867FFFCF1800838FFF30000000000037FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000DEFFFCE1CF9918F4E3A73DF5D0414FB7D9E38C1041EFFFA000000000006FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007DFFF39E3CFA144498F4D430C79B6FF6CF1840820FFFF80000000000041FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000002F3FFF8E1C79F268C1471868F7FFF6FBE78C2041CFFF7000000000000002DFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000DE7FFC79E3CFBE7DFA6DB76DF7FFE38E3CE1061FFF940000000000000027BFFFFFFFF000000000000000000000000000000000000000000000000000000000001FDFFF90E3C38F3EFBF7DF7FFB6CF3C71C70839FFE5000000000000000014FFFFFFFF0000000000000000000000000000000000000000000000000000000000000FBFFF8F1E3CF3E7DF7EFBFEFB679E38E3841FFF90000000000000000012FFFFFFFF00000000000000000000000000000000000000000000000000000000000001F3FF031E3CF9F7DFBEFFBE79F3CD3C79C7FFFF40000000000000000004BFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000003E7F038F3E7CF3EFFF7FDF3CF1E79E3CC3FFFF000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000FCF81A31E3CFBFFFFF7CF9E78F3CF1E7FFFCD000000000000000000002FFFFFFF0000000000000000000000000000800000000000000000000000000000000003FDC03C1F3EFDFFFFFBE78F3CF9E79FFFFFBC000000000000000000000EFFFFFF0000000000000000000000000000D000000000000000000000000000000000006FB678033E7DFBFFFDF3CF9E78F3CFFFF9B00000000000000000000004FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout  = (\DIR|Add0~10_combout  & (\DIR|Add0~8_combout  & (!\DIR|Add0~14_combout  & !\DIR|Add0~12_combout )))

	.dataa(\DIR|Add0~10_combout ),
	.datab(\DIR|Add0~8_combout ),
	.datac(\DIR|Add0~14_combout ),
	.datad(\DIR|Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 .lut_mask = 16'h0008;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h000000000000000000000000000000000000000037FFE20000000007FDFFF80060000800004000000000000000000000000000E0007FF860F7FFFFFFFFFFFFFF00000000000000000000000000000000000000007BFFF04000000002FFFFFE0062800C200000000000000000000000000000000001CFECC3CFFFFFFFFFFFFFFF000000000000000000000000000000000000000006FFF01800000000BFFFFF3003E40C0001000000000000000000000000000000033FED058FFFFFFFFFFFFFFF0000000000000000000000000000000000000000077FF002000000000FFFFF9BF364C8000010000000000000000000000000001007FF700FBFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h000000000000000000000000000000000000000002DFFC00C000000005FDF7FA801008000102000000000000000000000000000C07FFE01FBFFFFFFFFFFFFFFF000000000000000000000000000000000000000000F7FE0018000000007FF7FFB83C00000F82000800000000000000000000000277F9007E7FFFFFFFFFFFFFFF0000000000000000000000000000000000000000005BFF8002000000003FF7FFE1BC0800210200000000000000000000000000009BFF00FC7FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000EFFF000C00000000BFBDFF1F80C0000020000000000000000000000000000B5D203FDFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h0000000000000000000000000000000000000000000F3BF8001800000001FFDEFDF0000000000000000000000000000000000000373807FBFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000004FFC0003000000005FFE91D42000020000000000000000000000000000000EB81BFBFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000177FF8000600000000FFE01C484000000000000000000000000000000000002007FF7FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007DFF80000C00000000FF8CFC84000000000000000000000000000000000000015FC7FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h000000000000000000000000000000000000000000002EFFE00001C00000005FDDFC2400000000000000000000000000000000000284DF8FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003BFF00000180000000FFFF88000000000000000000000000000000000000059FF1FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001EFFE00000180000000EEE0000000000000000000000000000000000000007CFF7FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000FFFE000000180000001FC0000000000000000000000000000000000000005FFEFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 .lut_mask = 16'hEA4A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7 .lut_mask = 16'hCCDC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBF0006FD85E0000000000000000000001FFFF807FFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007EED0B800000000000000006A29BEFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDF0001E7D8803C000000000001D90435DFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00063EFD1A104F000001CEC31C73BEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80001E3CF9342881410820A29A7FFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000E1CF9F268D1068A38C37DF7FF7DFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00031E3CFBF7CBA68D37FFFFFBEFFEFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000E1C79F3EFDF7FFBEFFFFFF7FFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF800071E3CFBE7DFBEFBF7DF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00010E3C38F3EFBF7DF7FFBEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000F1E3CF3E7DF7EFBFFFF7FFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00031E3CF9F7DFBEFFFFFFFFFDFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000F3E7CF3EFFF7FFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000031E3CFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00001F3EFDFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC000033E7DFBFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00000F7EFBFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000237FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF3FC000003EFDFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000007DFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000031FF7FFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFF7FC0000000FFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h0000000000000000000000000000000837FFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFF7FE0000000033FFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000002EF3FFFFFFFFFFFFFFFFFFFFFF7BFDFFFFFFF7FF000000005FFFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FBFEFFF7FFFFFFFFFFFFFFFFFBDAEBFBFFFFFFBFFC0000001FFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000283C16AFFFFFFFFFFFFFFFFFEE7DFFFFFFFFFFFCFFF000000FFFFFFF1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000201261FF7FFFFFFFFFFF6FAFF4367FFFFFFFFFE7FFF80001F8003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000010201AE3FFEFFFEFB7DF89676CE6FBFFFFFFFFFCFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000005E57549FB7BF7E6B407ECBB53CFFFFFFFFFFFC7FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000004701EA0FECFCC342C7E6EB7FF7FFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000040009E84440C01016383DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000100200848140000000803CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000200000040000440100815F9DF29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000001FFFFFFF8917F1FEE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFEF80000000001FFFFFFF197FBFE71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBE00000000001FFFFFFE01BFF1F9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF800000000000FFFFFFC1BFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBE0000000000007FFFFFCBFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEF80000000000003FFFFF9FFEF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF5FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFBE00000000000000FFFFF1FFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFEBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEF8000000000000003FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD7FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBC00000000000000003FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFAFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF80000000000000000007F1FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF5FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFBFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE00010800000000000000000FFFFFFFFFFFFFFFFFFFFF1FFFFFFF7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF8001E44000000000000000003FFFFFFFFFFFFFFFFFF1FFFFFFFEBFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBE0007D80000000000000000000FFFFFFFFFFFFFFFE3FFFFFFFFB7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEF8001CE5F80000000000000000007FFFFFFFFFFF0FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 .lut_mask = 16'hCEC2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF780003FFFFFFFFF0020007FF9FFFF7FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB9FEFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFDC00007FFFFFFFFE000001FF9D7FF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFF3FDFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFEF00001FFFFFFFFF800000CFFC1BF3FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDEFDAFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB800003FFFFFFFFE00000640C9B37FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFDFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFE00000FFFFFFFFFC0208057FEFF7FFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFEFFFF7FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF7800001FFFFFFFFF00080047C3FFFFF07DFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFC000003FFFFFFFFE008001E43F7FFDEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFD7FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFEF000000FFFFFFFFF804200E07F3FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF75FFFFFEFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFBC400001FFFFFFFFF0021020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFDFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFDF0000003FFFFFFFFC0016E2BDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF80000007FFFFFFFF801FE3B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBE0000000FFFFFFFFE0073037BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FD7FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF00000001FFFFFFFFC02203DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFAFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF7C00000001FFFFFFFF800077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FF5FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFDF000000001FFFFFFFE111FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFBFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFF78000000001FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFE040000000000000000000000000000000000A00413DFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC1FFFFFFA2F0000000000000000000000000000000FFFFFFFFFFFFFF18000000000000008000000000000000000990003E0BFFEB7FFFFFFFFDFFFFFFFFFFFF01FFFFFFF900E0000000000000000000000000000000FFFFFFFFFFFFFFA00000000000000080000000000000000208004518FBFF47FFFFFFFFF7FFFFFFFFFE03FFFFFFFFD801E0000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000C00000000000000000041822CB9FFE7BFFFFFFFFFDFFFFFFFF80FFFFFFFFFFC3801C000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF800000000000006000000000000000060400023C7BFBF7FFFFFFFFFFBFFFFFC03FFFFFFFFFFFD03C01C0000000000000000000000000000000FFFFFFFFFFFFFF0000000000000200000000000000000000010C9FFFCFFFFFFFFFFFFEFFFF01E7FFFFFFFFFFFED07D03C0000000000000000000000000000000FFFFFFFFFFFFFC0000000000001000000000000000060402043F9F1EBFFFFFFFFFFFFFF8001FFFFFFFFFFFFFEE61FC0380000000000000000000000000000000FFFFFFFFFFFFF800000000000080000000000000000204040AFE4A17FFFFF7FFFFFFF8007FFFFFFFFFFFFFFFF661F8078000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF000000000000C0000000000000000000A0021FA4B7FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFBF703F80700000000000000000000000000000000FFFFFFFFFFFFE00000000000600000000000000000020800C0328494FFEFBFFFFFFFFFFFFFFFFF00FFFFFFF5FF07F80F00000000000000000000000000000000FFFFFFFFFFFF800000000006000000000000000000100000020A1077FFEFFFFFFFFFFFFFFFF801FFFFFFF1F7E807F00E00000000000000000000000000000000FFFFFFFFFFFF000000000620000000000000000040060000001E3C77D3E7FFFFFFFFFFFFC007FFFFFFE7F237C17FF01E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFE000000000700000000000000000000200200003E3467FBEF7FFFFFFFFC000FFFFFFF3FE0070605FFE01C00000000000000000000000000000000FFFFFFFFFFFC00000000100000000000000000008000060204383FF7FFFFFFFFFFFC783FFFFFFC0020040FE80FFFE03C00000000000000000000000000000000FFFFFFFFFFF80000000180000000000000180000010207062B3C3FC7FFFFFFFFFFFCFFFE6FC78B1F13A7FFFC3FFFC83800000000000000000000000000000000FFFFFFFFFFE0000000180000000000000000000480010006783A7477FFFFFFFFFFFFDFC0807831FE1FEFFFFFFFFF98700000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC0000000C0000000000000000000000783060E503E7D7FFFFFFFFFFFF0203FF91FF1FF3FFFFFFFFFFF00F000000000000000000000000000000000FFFFFFFFFF8000000C000000000000000000808081060E8227FC7F7FFFFF7FFFFFFF9FFFFF1FF1FFFFFFFFFFFFFE00E000000000000000000000000000000000FFFFFFFFFF000000C00000000000000000008008C40703012DFC7FF7FFFFFFFFFFEFFFFFFF1FFBFFFFFFFFFFFFF801E000000000000000000000000000000000FFFFFFFFFF80000C000000000000000000008081C1060F067DD47FFFFFCFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE001C00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFE800C00000000000000000000080004183070673F8FFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF00038000000000000000000000000000000000FFFFFFFFFFF20C00000000000000000000004000C4C79F1B7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000078000000000000000000000000000000000FFFFFFFFFFFFC00000000000000000000001400044073C8627FDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFC000070000000000000000000000000000000000FFFFFFFFFFFC000000000000000000000006020000E77E061FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000F000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFF800000000000000000000000000C0043E75D867FDEFFF7FFFBFFFFFF7FFFFFFFFFFFFFFFFFFF8000001E0000000000000000000000000000000000FFFFFFFFF000000000000000000000000000000043675EB67FFE7EF7FFFDFFFFFF7FFFFFFFFFFFFFFFFF000000001C0000000000000000000000000000000000FFFFFFFE0000000000000000000000000001C0014B070F436E7C7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000040003C0000000000000000000000000000000000FFFFFFFF0000000000000000000000000000C0444F2747870E7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007C00038000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFC000000000000000000000001001C0404007C71F7EFFFFFFFFEFFFFFDEFFFFFFFFFFFFFE0000005A0000700000000000000000000000000000000000FFFFFFFFF000000000000000000000000000C0C041C74EFFEFFFBFFFFFDFFFFFFEFFFFFFFFFFFC000000073A0000E00000000000000000000000000000000000FFFFFFFFF800000000000000000000000001C08043AF77C5DDFE3FFFFF9FFFFFFEFFFFFFFFFF000000003DB20000E00000000000000000000000000000000000FFFFFFFFFE0000000000000000000000000141D07976FFC7CF7C3FEFFFDFFFFFFEFFFFFFFF8000000006A08E0000C0000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFB81FFFFFFFFF80000000000000064070E161D7C7FEFFFDFFFFFFFFFFFFFFFFFFFFFF9C607E001FFE01FFFFFFFFFFFF0000000000000000000000000000FFFFFFDEC7FFFFFFFFE00000000000000204717DE1FFE7FEFFFFFFFFFFFFFFFFFFFFFFFFFF9C00FE001FFE03FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF81FFFFFFFFF80000000000001300F06867E7C7FEFFFFFFFFFFFFFFFFFFFFFFFFFFEC70FE001FFC07FFFFFFFFFFFF0000000000000000000000000000FFFFFFFBC07FFFFFFFFE0000000000000203F83DE5FFCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FE00FFF81FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF81FFFFFFFFFC000000000010203FA4E67B3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE879FE03FFF03FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFF7907FFFFFFFFF000000000406F17F81EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBFFFFFFE07FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFBFF1FFFFFFFFFC00000000401B3F7A3F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFFFFFFC0FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFF43FFFFFFFFF00000000008BC1FBB7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFC1FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF7800FFFFFFFFFC000000000FFC73D0D67FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFBF83FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFC003FFFFFFFFF8000000400FFC7FFFF7FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFEFF0FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFEF000FFFFFFFFFE000000401FFE7BFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDFE1E7FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF8103FFFFFFFFF80000021938F3F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3DFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDE0007FFFFFFFFE000002021FFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD8FEFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFF0001FFFFFFFFFC00000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFF1F3FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFBC0007FFFFFFFFF00000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFE3E7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFE0000FFFFFFFFFC004002BFFFFFBF7EFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFDCFEBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFF800000000000000000000010004010347FFE47BEFC7BEFFF9FFFFFFEFFFFFF00000000016D403E0000800000000000000000000000000000000000FFFFFFFFFFE0000000000000000000000804609879BC6696BE7C7FEFFF9FFFFFFFFFFFE00000000023F003FF8001000000000000000000000000000000000000FFFFFFFFFFF80000000000000000000000008040C7B5EF9E6DFCFFEFFFBFFFFFFFBE000000000E00E6B83FFF0003000000000000000000000000000000000000FFFFFFFFFFFE000000000000000000000000E180477BFE7F3FFCFFFFFFBFFFFFFF800000000018038705FFFF001E00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF80000000000000000000000063814767FA777FFCFFFFFFFFFFFFFF00000009BA70C4400DFFFE001C000000000000000000000000000000000000FFFFFFFFFFFFE00000000000000000000010200003C7E0DE73FCFFFFFFFFFFFFFFC07F9E7FC816120009FFFA0038000002D00000000000000000000000000000FFFFFFFFFFFFF8000000000000000000000FC06827EFC37E6FFCFFFFFFFFFFFFFFF803FFFFC7B87E00C1FFFC00700000C3D80000000000000000000000000000FFFD7FFFFFFFFE000000000000000000041208E027DFCF9E7FFFFFFFFFFFFFFFFFFFFFFFFFC2307C01FDFFF800600000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h0000000000000000000000000000FFFDDFFFFFFFFF800000000001000000042C00500FFFC7BEFFFFFFFFFFFFFFFFFFFFFFFFFF90107E001FFFC80160001FFFFF0000000000000000000000000000FFFEE7FFFFFFFFE00000000001000000040860E86BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90687E07C7FF7003C0007FFFFF0000000000000000000000000000FFFFF9FFFFFFFFF800000000000000000EFC60E067FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8707F86FFF7F007800BFFFFFF0000000000000000000000000000FFFFDC7FFFFFFFFE00000000000000000C88E068FFFFFBFFFFFCFFFFFFFFFFFFFFFFFFFFFFC8487F801F3FE00D003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h0000000000000000000000000000FFFFEF1FFFFFFFFF800000000000000823CFBC48FFBFE7EFFFFCFFFFFFFFFFFFFFFFFFFFFFEC182F800FFFC01E00FFFFFFFF0000000000000000000000000000FFFFFF87FFFFFFFFE000000000000000038A7E047FFFE7BE7FFDFFFFFFFFFFFFFFFFFFFFFFB830770007FF803C0DFFFFFFFF0000000000000000000000000000FFFFFDE1FFFFFFFFF8000000000000000381C41067EFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFF84C007001FFF8079BFFFFFFFFF0000000000000000000000000000FFFFFFF07FFFFFFFFE0000000000000004C2207DE73FCFFEFFFDFFFFFFFFFFFFFFFFFFFFFFF870CF001FFF00F7FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .lut_mask = 16'hBBC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h000000000000000000000000000094F001224C9AF800000000001007B6630C0C0E065F030301BFF8F97FFE70C607FDC1FBEFFFFFFFFFFFFFE801FFFFFF90000F0000000000000000000000000000D46019220002380000000000400FA6671C1C0C0C5E060303FFCFF1EFDC71F41FDDC7FFFFFFFFFFFFFFFFE801FFFFFF81000F00000000000000000000000000001C040000049AF00000000001000F6CC61818180C5E06063FFC6AF1C7987FD1BFFDC317FFFFFFFFFFFFFFE801FFFFFF8C001F0000000000000000000000000000F67480326403100000000002001EC9CC383018181E0C07FFE75CE3CF987F077FFF820FFFFFFFFFFFFFFFE001FFEFFF80001F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h0000000000000000000000000000700C0000000A740000000008001E998C303030181A4DFFFE3FB0838191FC3E37EB8C0C7FFFFFFFFFFFF7F000FFEFFF80001F0000000000000000000000000000DE7E091364CB840000000020003DB318606070301BFFFFF3DE7C638317F9822E0718BDFBFFFFFFFFFFEFF000FFEFFF80003F000000000000000000000000000071468900007F000000000080007D3338606060703FFFFF120338410017C1007E4F3DFFFFFFFFFFFFFFFFE000FFEFFE80003E00000000000000000000000000005E023BDFFFFF000000000300007B6630C0C0C07FFFFFF8C99D3C00000FC180FF5E75FBFFFFFFFFFFFF7FE000FFEFFC00003E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h0000000000000000000000000000FF9AFEFCDBFC00000000040000F246614140FFFFFFFF80E61F78000069D1B1FDFE7DFFFFFFFFFFFFFFFFE0007FEFF880007E0000000000000000000000000000037EC000800000000000100000F4CC6187FFFFFFFFFC01AE1E600101D14182FFFFF9FFFFFFFFFFFFFBFFE0003FEFE180007C000000000000000000000000000037FF0000000000000000400013EC88FFFFFFFFFFFFC2010410000003C5E0C3FBF7EFFFFFFFFFFFFFEBFFE0001FFFC38000F80000000000000000000000000000A0000000000000000001000FFFFFFFFFFFFFFFFFFE0000470800060309C1C7BC9FAFFFFFFFFFFFFFCBFFC0000FEA0F8000F8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h0000000000000000000000000000A000000000000800000401FFFFFFFFFFFFFFFFFFE0D003C4000000003BC7274B461FFFFFFFFFFFFFCBFFC000FF007F0000F00000000000000000000000000000C00000000000000000103FFFFFFFFFFFFFFFFFFF0040230600403021FFC62FFF9E7FFFFFFFFFFFFE8BFFC3FC01CFFFF001F00000000000000000000000000000F0800000000000000063FFFFFFFFFFFFFFFFFFF00040A10408808053EF840DBFFFFFFFFFFFFFFFFB8BFFD7FF87FFFFFFC1A00000000000000000000000000000FFF8000000000000077FFFFFFFFFFFFFFFFFFF800000400010080401FF0C00FFFFFFFFFFFFFFFFFF78FFF80FFFFFFBFFE300;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h0000000000000000000000000000FFFF3100000000007FFFFFFFFFFFFFFFFFFFF8000448000000000323FEEC07FFFFFFFFFFFFFFFFDFFF01FFFFFFFFEFFFF3000000000000000000000000000000FFFFFFA400000007FFFFFFFFFFFFFFFFFFFF80000078C00001000243D9431FFFFFFFFFFFFFFFFF803FFFFFFFFFF8FFFFFB000000000000000000000000000000FFFFFFFFE800007FFFFFFFFFFFFFFFFFFFF8000000000000004127014FE00BBFFF9FFFFFFFFFFF00000FFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF8000001C200200010205205F82B1FFBF3FFFFFFFFFFBFFFFFFFFFFFFFFFFFFF780;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFC0000000000000000001AB88F31C3FFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFFF017800000000000000000000000000000FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFE0000000000000003000041024074BFFFE7FFFFFFFFFDFFFFFFFFFFFFFFFFFF007000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000020000068143070F9D12FBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE0000000000000000000181819B9E33BDFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFE01E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF000000FFC000000000000000000001A3938C9F3E3BFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFC03E000000000000000000000000000000FFFFFFFFFFFFFFFFFF0000000007F8000000000000000000159A3818A8F3E7FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFE0EE000000000000000000000000000000FFFFFFFFFFFFFFFFFE7C00000007FC000000000000040400000030087BD7FFFFFFFFFFFFFFDFFFFFFFFFFFF8FFFFFFFBFC000000000000000000000000000000FFFFFFFFFFFFFFFC0000000001FFFC00000000000000080000001830FFDE1FFFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFCFDC00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000001FFFFFFE000000000000020C0004020838EFFE33FFFFFFFFFFFDFFFFFFFF41FFFFFFFFFCFFB8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000040000A806E7DE3FFFFFFFFFFFBFFFFF807FFFFFFFFFF8FFF78000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC100000000000000000000034119E0F9D77FFFFFFFFFEFFF003FFFFFFFFFFFE3FFFDF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC00000000000000000000020000000F40127BFBFF7FFFFFFFFFBF01FFFFFFFFFFFFC0FFFFF57000;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000F7EFBF7E7CFC7C3CFCFEFE7FBFFFFFFFDFBFFFFEFFFFFFFFFFFFFFFFFFF7FFFF0000000000000000000000000000040F808111089000000000009DC40007FFFDF7EFFF7E7C85050504028100201C4FFF7FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000087F800010008000040000008000020FFEEB042870400285050500028100201C7FFCFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000071FC00C01020000402008006C080000BFDCA280870400285050500028100201C7FF3FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h000000000000000000000000000007FE0110600000000202803F83860C1ED9D6485070414281050500028100600CFFCFFFFB9FFFFFFFFFFFFFFFFFFFFFFFF8100000000000000000000000000000FFC000003C000000020F80FE06001FB7BB94501070C14281050501028100600FFFBFFFC9FFFFFFFFFFFFFFFFFFFFFF4237800000000000000000000000000000FF00000000000000200FB0B83DD04BFFB32890A0A0C14281050101028100600FFE7FFF0FFFFFFFFFFFFFFFFFFFFFFF007E000000000000000000000000000000FD00000000400000000370FE07C020FF77082120A0C142C1010103008100603FF9FFF8FFFFFFFFFFFFFFFFFFFFFFFF806F00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFF2200000001EEFC03F061FFE651414141414A8201010300810060FFE7FF87FFFFFFFFFFFFFFFFFFFFFFFF81FC000000000000000000000000000000F00C021B6080C0000000008C03C017FEEE1042404141428201010301818063FF9FFC7FFFFFFFFFFFFFFFFFFFFFFFFF83DE000000000000000000000000000000121B7D00798140000000007001E07BFFDCA28282828140820103030180806FFF7FC3FFFFFFFFFFFFFFFFFFFFFFEFFF87F8000000000000000000000000000000047377BF7DCDE82E0000000717E06BFD9D448500828280820303030180FFFFFCFE1FFFFFFFFFFFFFFFFFFFFFFFDFFF07F000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h000000000000000000000000000000003FBF7DF4DDFF800000695FF5FFFFB9450105050282820303030181FFFFF2E1FFFFFFFFFFFFFFFFFFFFFFFFBFFE3F7800000000000000000000000000000004003EA00CF88FFFF000007FD3ECDBFB328A0A08010502820303030181FFFFCE0FFFFFFFFF7FFFFFFFFFFFFFFEFFFC3FF0000000000000000000000000000000090030008C08AFF9F800001F0F7F77F7728A020A0A0505030303030183FFFF30FFFFFFFFFFFFFFFFFFFFFFFFFDFFFC03400000000000000000000000000000000900620083087FF952F3D68341382FF665141414040A06050303030181FFFC07FFDFFFFFFFFFFFFFFFFFFFFFFFF7FC000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000100660C1D28EF79524C0B782F2FFFECE2042814141E0A060703030181FFF03FFF9FFF7FAFFFFFFFFFFFFFFFEFF7FC0000000000000000000000000000000000818022424F033E7952401EF0F73FFFFDCA28282808140C0E0606030307FFE3FFFFFFFFFFBFFFFFFFFFFFFFFFDFF7FE00000000000000000000000000000000008000A001C9151E3492800E76FF7FFED99410500028181C0C0C0606033FFF1FFF7DFFFFDFFFFFFFFFFFFFFFFFFFF7FF7F00000000000000000000000000000000040030608907FFDBBFE36F79FF7C7FBB94505050503818180C0C0606FFF9FFFF39EFFE3FBFFFFFFFFFFFFFFEFFF7FD7E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000803A00008977F803FE3FD0701003DB328A0A02070303818180C0C07FFCFFFFF798FFFFFFFFFFFFFFFFFFFFEFFF7FF6C0000000000000000000000000000000004013264C993F74000A3E7F8CF60FF6730A0C0A0A070303018180C3FFC7FF7DE311FFFFFFFFFFFFFFFFFFFF4FFF7FF6000020000000000000000000000000000013932000083E60000403DF30282FF6651414140C0606030301819FFC7FFE7DC21EEBFBFFFFFFFFFFFFFFFE1FFFFFF6000020000000000000000000000000000E09C10044990E60000609F600088F6CC61808181C2C0606030301FFE7F3D5FDC230C3E7BCFFFFFFFFFFFFFE1FFFFFF000002;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h0000000000000000000000000000ADFC1324408388000000020000A1FDDCE28282819BDBC0E060307FE3FF3DC7CC7FBC7EFFDFFFFFFFFFFFFF41FFFFFD0000070000000000000000000000000000A5CC000001927800000000000001ED98C30103039BD9C0C06067FF3FFE79E780F7F47FFB9FFFFFFFFFFFFF81FFFFFD0000070000000000000000000000000000A5F893264C93A800000000000203FB3987060703038181C0C07FF1F7FE38E700FFE2FDF3FFFFFFFFFFFFFA81FFFFFFBC00070000000000000000000000000000B540000000026800000000000407D333820A060613038180C3FF99FFFE78C780E5E4FDF7FFFFFFFFFFFFF681FFFFFFA1000F;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 .lut_mask = 16'hE6A2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 .lut_mask = 16'h22C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14_combout  & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~14_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15 .lut_mask = 16'hF0F2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h0000000000000000000000000000000000000000FFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFC00180000000000000000000000000000000000000000000000000000003FFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF000300000000000000000000000000000000000000000000000000000001FFFFFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0027000000000000000000000000000000000000000000000000000000007FFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF80006000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h000000000000000000000000000000000000000001FFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000C000000000000000000000000000000000000000000000000000000000FFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FE000180000000000000000000000000000000000000000000000000000000003FFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F8000380000000000000000000000000000000000000000000000000000000001FFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE000030000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00006000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000C000000000000000000000000000000000000000000000000000000000000FFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000180000000000000000000000000000000000000000000000000000000000007FFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0080380000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h000000000000000000000000000000000000000000001FFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0300700000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C00E000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001800000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000007FFFF902021FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF8102047FFFFFFFFFFFFFFFF84104104000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE182060C3FFFFFFFFFFFE20820820000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF9C102040830FFFFFE30000000410000000000000003800000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000003FFFFFE1C30608106082041041040000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF1E3060C1020C1040020820800820000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFCE1C304083041020800000410010000000000007800000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF1E3860C102080041000000800000000000001E0000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFF8E1C30418204104082080000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFEF1C3C70C104082080041000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0E1C30C182081040000800000000000007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFCE1C30608204100000000020000000001F000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000FFFFFFF0C1830C100080000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFCE1C30400000000000000000000003E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0C1020000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFCC1820400000000000000000007E00000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFF081040000000000000000003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC102000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF8200000000000000000FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF00000000000000007F00000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFCC000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFA0000000000FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0000000FFFC00000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003FFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800300000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000C000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00038000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007FFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000700000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000E000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001C000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000380000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000700000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000E000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000018000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000E00000000000000000000000000000000000000000000000000000000000000000000000001FFFFE03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001C000000000000000000000000000000000000000000000000000000000000000000000000007FFFF8207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000078000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE30207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000E0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21 .lut_mask = 16'hCCE2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~21_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22 .lut_mask = 16'hBBC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h0000000000000000000000000000FF0C000000000FFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000FFF0F00000000000000000000000000000000FF8C000000000FFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0E00000000000000000000000000000000F78C000000000FFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0000000000000000000000000000000000FF8C000000000FFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFF000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h0000000000000000000000000000DF84000000000FFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFF0000000000000000000000000000000000FF84000000007FFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFF0000000000000000000000000000000000DE8400000000FFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFF0000010000000000000000000000000000FFFC00000000FFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFF800001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h0000000000000000000000000000000101032403FFFFFFFFF800000000008080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFF800001000000000000000000000000000000013FFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFF80000300000000000000000000000000000000FFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000001FFF80000700000000000000000000000000005FFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000001FFF800007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000005FFFFFFFFFFFF7FFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8400000000FFFF80000F00000000000000000000000000003FFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000003FE3FFF00000F00000000000000000000000000000F7FFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC040028007FFFFE00005F00000000000000000000000000000007FFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0870007FFFFFFFC0000FF;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000008104081830383C303010180400000003FC00001FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000300E02000000000000000000000000208100081830202020301008040000000FFE0001FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000600000000000000000000000000418100081810202020301008040000003FFF000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000041030008181020202030100804000000FFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h0000000000000000000000000000000000E018000000000000000000000000083020008081020202030100800000003FFFFC7FFFFFFFFFFFFFFFFFFFFF8007EF00000000000000000000000000000000000000000000000000000000000000082060000081020202020100800000007FFFF7FFFFFFFFFFFFFFFFFFFFFF800F000000000000000000000000000000000000000000000000000000000000000010604040008102020202010080000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF800F00000000000000000000000000000003FFFFFFFF00000000000000000000000030C0C040008102020200010080000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF801E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h000000000000000000000000000007FFFFFFFF8000000000000000000000002080808080810102020001008000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E0000000000000000000000000000000FFFFDE49F0000000000000000000000006181818080810102020000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803C000000000000000000000000000000EFC480C086008000000000000000000000410101010081010200000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FF803C0000000000000000000000000000000B80884082000000000000000000000000830203010101010000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE7FF807800;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000CEFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF00000FF00000000000000000000000000000000005BFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FF00000000000000000000000000000000000017FFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007F00000000000000000000000000000000000001FFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000087F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'h000000000000000000000000000000000000003FE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FE87F0000000000000000000000000000000000000003800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FF8FF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FF0FF00000000000000000000000000000000000000000000000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FF1FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FF1FF0000000000000000000000000000000000000000000000FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FF1FF000000000000000000000000000000000000000000000183FFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007E3FF00000000000000000000000000000000000000000003FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000003FE3FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h000000000000000000000000000000000000000000003FFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFC7FF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFF87FF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFE07FF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFF80FFF;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h0000000000000000000000000000090080408208200000000000000800000082060202010101000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF80F00000000000000000000000000000000900804083003000000000000C1F3C000104040606020101000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF07FF80E00000000000000000000000000000000400804073F01006000000001080080001040C040402020000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE07FF80E000000000000000000000000000000004008040000180062D0C090006C7D000020808080804000200000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h000000000000000000000000000004008040821010862DB3FD87C0D0000004181008080004000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF800000000000000000000000000000000044408001800001862DBFF90F00C0000004101010100800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF8000000000000000000000000000000000040001C0000001C06D7FF188008000000820203010000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFF86000000000000000000000000000000000003800000000024401C0000008380000820202020000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF8C0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h0000000000000000000000000000040000000000007FC01C02F8FEFFC000104040400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF980000000000000000000000000000000038000000000008BFFF5C0007F69F000000400040400000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFF9000000000000000000000000000000000FE080000000019FFFFFFC20CFD7C00002080808000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFF8000000000000000000000000000000000BF080000000019FFFFFFE09FFF700000000100000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h0000000000000000000000000000FE08000000001FFFFFFFFDFFFF40000001010100000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFF8000000000000000000000000000000000FF08000000000FFFFFFFFFFFFF0000000002000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFF8000000000000000000000000000000000FE0C000000001FFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000FF8C000000001FFFFFFFFFFFF8000000040400000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFF1E0000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 .lut_mask = 16'hF388;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC006000000000000000000000FFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0600000000000000000000000001FFFFF000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFF00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000004400001FFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000024C00001FFFFFFF00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001F7C00003FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h000000000000000000000000000000000000000001F800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFC00FFF000000000000000000000000000000000000000000E0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFE001FFF00000000000000000000000000000000000000000040000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFE0001FFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFC0003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFC0003FFF00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFF80003FFF0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFE00007FFF0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE00007FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0000FFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7F80000FFFF0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9F7F80001FFFF000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FE800001FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F0F9FA000003FFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFF1FC3F017F0000003FFFF0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E00C400003C0000007FFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F87C000000000000000000FFFFF;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000007FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000003FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000000000000000000000000000000000000000000000000000000FFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000007FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h000000000000000000000000000000000001FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C000000000000000000000000000000000000000000000000000000000000FFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000000000000000000000000007FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000000000000000000000000000000000000000000000000000000000001FFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h0000000000000000000000000000000000000FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060000000000000000000000000000000000000000000000000000003FFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E0000000000000000000000000000000000000000000000000000001FFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003E00180000000000000000000000000000000000000000000000000007FFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FE00300000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h000000000000000000000000000000000000003FFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE00300000000000000000000000000000000000000000000000000000FFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F800E000000000000000000000000000000000000000000000000000007FFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001C000000000000000000000000000000000000000000000000000001FFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE001C00000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002BFFC00007FFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0000FFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0001FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C4181B8003FFFC0003FFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800061FFF479E00003FFFC0007FFFFFD2F000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFF3C27000000000000000000000000000000038000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFF0001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000003E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFF0001FFFE0000000000000000000000000000000000001F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003FF80003FFF800000000000000000000000000000000000007E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC78000003F800007FF4000000000000000000000000000000000000003F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00000FFC0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h000000000000000000000000000000001FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060000000000001FF000000000000000000000000000000000000000007F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003F2000000000000000000000000000000000000000003FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000640000000000000000000000000000000000000000000FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000080000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 .lut_mask = 16'hF388;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 .lut_mask = 16'h4A40;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~22_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23 .lut_mask = 16'hFF04;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000007C4C6D6EECAB3119C948A69EB50A5B10BD7980FD84DC80FEFEFDFF800F1DAF15DC00D2423881BFFFFFD61F423FB19B2D6D000000000000000000000000000000807C69CCB8B7A6E40F7F2E332484CFCFF0E20011E10C8604FCFCFF836E0E971D78001E433083FFFFFF9FFD00B7E91B135E80000000000000000000000000000020981EFFC7B1A76299855AF08C1406188AF901B302C105B21CFEFCE61F6A1F0110001E00000FBFFFFFFFF001EE0E3BEC1C0100000000000000000000000000004649F7BDE6E65ED58A5F312F9438E688D1D2761796F2CF000719828A644B70E200203E03800FF3FFFF86301BFE8B5B43ADE1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h0000000000000000000000000000F128A9DF63EF6942C873FA07A7D0FE6383810F3634ED4805423EFB7A83CEA5E200600086501BFFDEFFB5E02FE60B734077FF000000000000000000000000000087BA7DDB35F4C32A21362E51C9A2399FCB8D09A22C63980606079C098101A804000000004237FFFFFFF4C0FFDE077340FFF6000000000000000000000000000054DD567AF6B2ECF6AA8C67D53BB05FFEC7124F8C231BEBEFE74A8F051007458092000020027FFFFFDF0085DF4E037944EFFD0000000000000000000000000000046041D5C51019971F0EB9FB18925054455C4D08963357EFFBF9FBB320860480F61001C0427FFFFF9F01089E1E0B62301FCF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000007C2CF2E6D730BB364BDEE50747C2B750AF1A2CB4242818340014060707E00080A670000003FFEFFFFF0005F18E0BF8A43FC300000000000000000000000000004C7985EE54B40C7000001049DAC9D1C87B8ED9B49C3078280AFB67B047D80821CEE00000007FFFFFC00087EB8F0B366CFF81000000000000000000000000000005A5006609941A000325FCFE78656AF35E60425148F034701222FDE042041823DA115040823FFFFFC4401FE88E033D1CFF5F00000000000000000000000000000CE53366858F32005F9AB5F40192AE2CCDAE00C4D3E0F060111015028CC2A323DCF3F184363FFFFF04003E928E0234EBFC4B;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h000000000000000000000000000003ED22620400613FFFFF7120016DC0826EC28A5616BC98605050C8E008C23A338040A1002C3EFFBF80006DBA8F0A320FF87800000000000000000000000000007A5C03004881BB07FFFFFEC103BF29F1FE658CD3C602BFFF1FB040000136187F082BA0046C32FEFF2010599AC7C331BBE0F400000000000000000000000000001468137669806320BFFFFE2001FB94019EE302C3713FFE379FD2BA08046518FF001D620C19F3FFE79817F842C3E775DFC0C0000000000000000000000000000002F69B000417867FFFFFFF8005E35F9B88F376BB5D7C7EBE3C5426001C0138431A1B020A01F3FEEF007FEC5CC3A6712749E1;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h0000000000000000000000000000FFFF31000000080760F007E000E7FFFE7E0804FFABB5E18FFFFBCCDC0113F80202016FFDF409F8361846A1B1FFFFC2A2323F0000000000000000000000000000FFFFFFA400000E011E01FF80E70FFFF89FF32FFC5E8529FEBEFFFDB426BCE0006680A1EFF603E0C65DFEE008BF569DCFEF3F0000000000000000000000000000FFFFFFFFE8000173C07FE007FC3FFFD07FC13FEFFFFCC3F87FBED8FEB01FF44004618B9FF62372C632EDFFFC383EA3A039BF0000000000000000000000000000FFFFFFFFFE0003780FFFC00FF0FFFF407435FECBA2D8DDF9FEFDFADDA07D4E004ECB4FBFB00F668F80000000B1001E5FE8FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFC000800FFE01FFC0FFF001F415FBCF38F3EEF6FFFF254570CE3C001D198BFFE05E0FFFFC500030001FE4B014BF00000000000000000000000000003FFFFFFFFFFC5001FF001FFB1A06F802304C77CF18FCE3DECF6E7BEDDBF8B4003DA3DEFBE21E1FFFFFFFBFFF7FF8113001FF000000000000000000000000000027FFFFFFFFFF002FF0017FFFF400FE0A608177DF58DC6BBE956A4F8B262ED0427D3BDFE381FCB1F7EFFFFE4FC0039A600F0100000000000000000000000000000063DFFFFFFE31FFE01FFF7FF8A0FD7FE011FF1C3E77C37CF72667E6449CC422B43FCFE311FC0000242060001E7974E03A00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h000000000000000000000000000000002DFFFFFF3FE01F83F018E01C0AFE2200E62CF4EA8EBF7FE546C3364C1C41E477DFE21CFE0000000001FFFB9298C0190000000000000000000000000000000000001FFFFF0FC0CF00FF81F00CF47F6003E00F10DE9FFECA64C7E7570C19036417FFE21FC107DBCA5FBFDE864C71E01000000000000000000000000000000000000009FFFEC3C07E7C1E19F0D39DFF2201E439C70A1BFD7FFF4FF7842800026407FD501FEFFFFFFFFC78071861E1FE90000000000000000000000000000000000000001FFFFE1DC03071FF6B1F1A77E00043E0EF9E97DF7FFF67CF0021E005FC1DCFC07FBFFFFFAD0007047F13E01A3C00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000007FF7E8F58E02F9C00791A1E100674405FFC33BEFBC477C71001CD003C1F5CC0E3E8D00000BE381FE0FEE1485C0000000000000000000000000000000000000003FF7F8F3FFFAFFD87F8798F8305E060C5EE74AF3FFFF57F91821D03BC76DCC1F6400007F8E03FE003FF5E413E0000000000000000000000000000004000000001FF9F871FFFFFFFF9E3278C00044080478EC33FFFFCBEE61F062883CC7FFC03F800FFC380FE006FFFF1F4077FB30000000000000000000000000000E000000000FFF803000FE3F2383F80A0406E41009FDC0FFF77F0AFED840400BEFD7EF80BC0FE0703FA0070EF9D0E0012B7FF;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h000000000000000000000000000003E4AB16244515EFFFFFF000330817607DB3FC0F1CFE7C7E01F1068018093928023E241204F7FCF7007CCF8EE0F636BE59FC000000000000000000000000000031FC72144003D403FFFA0001400E4403FFEFFA0059FD0352CE600E10BB0A08A0223800000536FDE340FF866660E7FCEA59C70000000000000000000000000000DB2965326C4B059FFFF8000000029A07E3DBE0085BE604F462950E39CD80AE40023CE8002B76FDC0CAFF10647067D7671B8500000000000000000000000000000855E0910048F5FFFFF0000000113005D5FFD68851AA1E8770A31C30403EF880005DF00C036FFD005FFA68E478245FCC93C5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h0000000000000000000000000000A641A00060C19AFFFFF00018003FEDCFEE7D72B84930D3E7C04F7C6E0A7B81C81473F3880D77E900E7FC2EB57C3D4D63B39700000000000000000000000000005121E090204205FFFFF0003000C1AB33BC9E2238320639D82183986CA8C63DD1F8A742250FFE31009FFE06B53C002F63931B00000000000000000000000000006BEB68000186797FFFE000C001BA4457EEF850A5DBCF63ADFCC6B2EFE83ABF81B0C200017FFF8000EC17F4D71E074E230392000000000000000000000000000050D415A0C76DF27FFFF0021FF584B44F87D3CB9E79F6253662C2F7AF703A7F00A18A04033FFFE029C9801F7B0E1B3CFF0767;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h0000000000000000000000000000D6727CC807DDF7FFFFF00407C6F988AE003BBC7CF8FDDF19E086F7F9962A4E02218222473FDF006391FBFDFF8F0123FE067700000000000000000000000000003882C1D776BFF3FFFFFC00019D83837CFCB0710E7FF7FA51E11C4EFA2EBA7D000046004F1FDC05FC0C07DB7DC715DC7F07760000000000000000000000000000DF46515BC808F7FFFFFE10FBED11D96501FC2F827FADFEFBEF78FFF83A1B3C040811685E7FD005FE1900337CE1878EDF0C40000000000000000000000000000000602190000043FFFFFF7F303021F43FE1000FC2797EFBB8B753F9F0F63E3843605023FFFBD0067813FE33DCF0DD48C78E40;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h0000000000000000000000000000A000000000000DBFFFFFE607E41E81FFF8343001032FF40B99FF9FFBC4F8D8B4BBE00F33FFF61F80580032DD056CA0A08DF70000000000000000000000000000C00000000000073FFFECC5FA01F03C1FFF683C037FBFD4F83FBFCFDA20B9D08065800C63F6003F00B8003DF47F63808D99F70000000000000000000000000000F08000000000021FFF3C9F01FF87C0F8FE1F1E69FFBD4ACA977D7FAC127BB2401E20C3EFF121FC07E37355F470FF01D31DBF0000000000000000000000000000FFF8000000000207F283C07F001AFFFFFF03EFBF96FDA9C7AFF7FBFE04F27F0030002BFFF801F80D0CE30379BFFF0771C20F;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 .lut_mask = 16'hBA98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000041852E617D897524CDEA8ABFFC2DB7C9A01AC7E20000010670038901FFC8CFFE00000000000000000000000000001BF03C1DE71607A4D7FFF1066CB26001DC78C18DED6321F3B538F862CFB8FC3F554A809B9F906002238FF62B0403FFC7FC8C0000000000000000000000000000F7863CBFAB46570E52EDFF395845ACC12BA22588A07D2F4BCABCFC7287B8A017CD890885FEA06000F38F703B1037FF85DC0C00000000000000000000000000008E3DAADFF451F6ECB4F56A6D175F25B65E088DC6315A6DFBF6223A7282982403EE3F000DE91FEF02FFFFFE3A0027FD85D800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h0000000000000000000000000000F8EEA0A886E85F2950197980DDC931E33606E810714B13C7B6BE127F83BF7F31A911BD0BD01DE704F7FFFF7F8037F0183B960000000000000000000000000000030E6C7BFD3982527CF9CBBBA03804CDDA14C60831C96B7DF2FAFFFD063FFF932809B12CE73DE26FF7FFFEFA00FFDB057E4F00000000000000000000000000007FFFE00C03C8BED29FC47F1752EBB40846AE8FAC37E87921D20601FD8F3F5E1841E42887FFEDEEDFFFFFFFBA02FF784486800000000000000000000000000000E4F8037FFE3634B7F6EECEF0E07BC009E08E3807954126C9960403F2903F00690BD0047FFF0DA01FFBF1FF7803FEFF4BC2C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h000000000000000000000000000099FFFC7FE20473CECA26613798868A901C965A2F6A7E26B6200101C0993F80C237FA5F7FDFB3201FFFE3FEF007CDF4EEBA800000000000000000000000000000CF26025B64DFFA75A9DBE7C71414DB53431C7A2C433F1CA23839014180BF828E9EF83F2FBEB323FFFFCFFFE05FFDF5F0B28000000000000000000000000000002021344701B1BBE349D3AE2C26D9C3293A360E7804B3229094FFFF7DFFA2CA6FBCF9FEEA36F7CFFFFFCBF7A01FFDD911320000000000000000000000000000008DDCCAC0C671B31DB1D7D899CAFAB4E5D068495842F08EFCFEFFFC3C7987E885F9C5E8E3BC87FFEFFFDFFBE00FF5D0823680;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000002DFFFFFBF82C00140F2F36A1800003033CDFFF86CC9F1AFD982802DF80FF9F80843B71CB2900FC9E0FC4BF8FEEC000000000000000000000000000000000000000FFFFF7FC7000300C2F17A8101043073437F5ECBD17DD8128080F74CBD79C5963D20E79A9FBFFF8F9E0001F91D9006B00000000000000000000000000000000001FFFFFFCF00D204C3FFF880C3A0B3F353F73BE84CFED2029009DC00098FA20EE079FDFFF5FFF823004397CC18009FFB00000000000000000000000000000000006FFE7FDF04D4A0E3FF8460000426DB717E3EE9C0F9822B80037176C5FF2E10BFDB7F1FFAFFFE8003FFFFBC77C0FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h000000000000000000000000000000000017FC17BCCFC060A2F325670260963F75FF9E64D8F98C070007C1E68DFF0CB0BFC3F7CFD4FFF0000FFC19BF5F9BFFFF000000000000000000000000000000000007F38DE8FAC0F8E393A570008147FFA1FF1B2A60E484800006F3065FFE0C809C840020F4FF00007FE05B3C9BBFFFFF00000000000000000000000000000000000084C27FD8C0F3FAB325A00002D17E91FF9BEAC379D80300E433E61FF3D840BD80030016E4000FFFC1A00AF6FFFFFF0000000000000000000000000000000000000F1DFF99905F9EF3256580070BF9DDFEFF1881F9E00004002B8018FB9800218000000000007FF4144DC3EFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h0000000000000000000000000000000000007FDCFE98007FCF7B240400C47FFFD3BD9C1AA27981210429C3141BB9DC80000001C030000FFF0447DF6FEDFFFFFF000000000000000000000000000000000000DC10B6E880E3C8FBF5F600C67FFBDC7F8C9EA9498011812886028BFD908000008FE1F2001FE28DF1DE1FCFFFFFFF000000000000000000000000000000000003A3C08FBE222407FBD5C130817FF03BFEB4EAF0BC91BBA011AC0087E8F0000001FFFFFD64FEA2E08F1787C7FFFF7F00000000000000000000000000008000000111F707F2056C6F9BFE907C23DFF321BAA0D9B878F1908000DEC44B71812F003FFFDFFDFF8B62E093FB1FCFFFF43F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h0000000000000000000000000000F2000000402307BC210EEDDDFA8089382FFABBBFBFE81AE28174000178941BFBB1FBC87FFF5DF39D7A8873F1C60F8FFF80000000000000000000000000000000FDAC800010B3A0EB63067C5BF9808438FBFB3B3FBE3AB30010004001C3AC0BFE18FFFEFF9F07CAA5C1BF5C25EA0E0FFE00000000000000000000000000000000FFFE4000000FB99E71067C79F3901D7EFFFE7B7FBC50883A2201C00387EC3BFE12FFFFFF8E06CAD58BB6FBBDE41F1FF400000000000000000000000000000000FFFE78000005263E71867D78F1860C61FFFEBE2F868900383083E077A5AE3FF652FFFFF00A6C7BCDA2E950C1F83B3FE00000;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h000000000000000000000000000000000187A8100518216090F604F4CB9FF9BF8F1E9E293A032CB2C307BFFFFF3FF8C2D00FFE3EF591F61A0A7E1FFFFFFFFFFF00000000000000000000000000000000005D30000000001850F28061C78FFDFA8E821F011A0308A8F00FDEEFC7DF90D0000BFE4C3631E7EC94EC3FFFFFFFFFFF0000000000000000000000000000000000147C000000000A0A72002287FFECFF0F9798183E010308E29FFFFFF3CB11E00007FE16CD21EFF277D87FFFFFFFFFFF000000000000000000000000000000000009BE400000000200F00838BF7F7DFC07C23A0132050A08F1FFFFFF73CFA3E00001EE3BAEE1FF1C8D80FFFFFFF7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h000000000000000000000000000000000002A7900000000050701038F3EEFDFC15B1984D30205F6BFFFFFF7BBFDFC3C00021CEC540C1FC7C6183FFFFFE6905FF00000000000000000000000000000000000136C800000000044A2033DCBF906807E150000030F739EFBFFEF3BF3FEACF500046C986C003EF1337FFFFB000097F000000000000000000000000000000000000748980000000060B0239FDBFE4C085C090000010E5F1C5BF9E77BF7F479F204006008DC00C17F2F7FFEB000000070000000000000000000000000000000000001C092000000000898A3BFFFF743E04481000280638FBAD7EFFFFBF7FFFFA0000062C99802190A3CFFFC800000001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h0000000000000000000000000000000000000A4E400000000050830DFFFF0038C2F29800030E78FBFF47FFFFBE7FFFE6C0000E493381866E279FFA0000000000000000000000000000000000000000000000078C12000000000003081FBFF003800008000140FE7FFF4FFFEEFCFFFF66E00064F337063BE657FD200000000000000000000000000000000000000000000000024FE40000000003018C3FBFE0018C0009080786EFD77F7FFFBEFDFFFF3F920109BC6708EED8DE600000000000000000000000000000000000000000000000000035EB700000000068800BDE6C70C08008100400FFD77F7FFFFFFEFFFFFDD80233FECFF3AB5BE480000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h000000000000000000000000000000000000000B6090000000002C5E4E57DE00480008000020F7DBA77F7FFFFFFFF3FFC88463F9DFC6474F31000000000000000000000000000000000000000000000000000016F00600000000E43E7CFFFC000000081040043DFB1F7EDEFFFFEFF6EFE000F1D49F192F39200000000000000000000000000000000000000000000000004AA8817F636000100FF9A777FFFC8000000901040CB1F1BF7FFFFFF9FBF3FBF80004A73C713FF44600000000000000000000000000000000000000000000000106DEF1F298D80023BFFFE17BFFD40000040953004519C1FB7FFFFFDFFFF9BF6800068DF8CF7EE02800000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF100060278CD70F6EB8F1821EFFEDFFBFEFCB8001B84133B47437FD3FED72FFFFF64A0DC2BEA293E065383F7F0000000000000000000000000000000000FFFFFFEC0038CF87EF4FFE819151FEF7F7FB9F678643996941B3A210F5FE7FFC768606C60B0536C8BE4431F4D0767E0000000000000000000000000000000000FFFFFFFFE00E678FFFF6FA118069F9FFFFFF7FBF384A106392172233F3C17FEC7E4511DDA8EB83C333A4537680EDF80000000000000000000000000000000000FFFFFFFFFF42A64FF3C1F189F00001DFFFFF1E7FA8840182C0F32C07E35CBFF87897108C53038400C849797181E180000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFA962F18CBFF9DB40E05FBFFFF9C7EA89805888002600E570FF7F0FC32B4E3F34836470521FB4203E3C00000000000000000000000000000000000FFFFFFFFFFFF51271EC1DF1E787E1DFFFFEFDFFFEC381F238C134000DF1F7FF47C64E93681DBD8463F377C474748000002D00000000000000000000000000000FFFFFFFFFFFFE4FFEBE59F14301E3F7FFFF03F97D8110C8390132083FFFEEFFCE62CA94833D902B3B925E87C8C800000C3D80000000000000000000000000000FFFE3FFFFFFFFD7E3E6CBF1C52821F7FFBEDF71FD8211061881028037FF9FFF8E414378021A9C4DBF40A099C01A00000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h0000000000000000000000000000FFFF2FFFFFFFFF7E7FA1FB8D1A871B3FFBD3FDAFF00038430000002C47CDF7F06581FFF000C2C6C9D3A43C6382A0001FFFFF0000000000000000000000000000FFFF67FFFFFFFFDDB1A67B0E1A8F3B7FFBF79F1794003000020009BD7FC7EFF14200DFFD80A8B6AD9313DFBE8440007FFFFF0000000000000000000000000000FFFFA1FFFFFFFFFFF8706F868BDF475FF1039F1F98040000020470469319EFF06E801FFF8880168C700B1D6C08000BFFFFFF0000000000000000000000000000BFFF8B7FFFFFFFFEBC214FE741C3C7BFF3771F97000004000343684B9F32CFE6E4B03FFFFCBA6A0E51E9A88D02003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000003FFFEEAFFFFFFFFFA800E7E401CB87B7DC3043B700401812011361CF8F72FFDFF17007DFFC9EF2D012CCBC5A0200FFFFFFFF000000000000000000000000000003FDF2EFFFF7FFFFE9187F80004BC7FFFC7581FB800018479C2A7A5FFD79FFB5F070019FFC761EF8D77F8450840DFFFFFFFF00000000000000000000000000000045BC1BFFFFFFFFF8037FE0006D86EFFC7E3AEF981030030A6A685DDC7BFE3FD560000FFC1A3D90FD01F6B781BFFFFFFFFF000000000000000000000000000000010FCEF06B7EDF7CC0DFE180E8CF9FFB3DDF8218C132070E62C14F9DFFFF3FE260000FFE54F5B0E4A0DDEF07FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h0000000000000000000000000000F980000000FFFE00007FC006FAF0004001DE43011FF60FBE1F5FFBEC20800073FFFDF81F00FE00FFE011FEF6B19C00B56FFF0000000000000000000000000000FFE00000003FFF1C00FFE0087FC000C0130D02005FF88FD7366FFFC1F4801482DC74E01BFF8003FE00106BF9DFFD3D977FFF0000000000000000000000000000FFFF4000001FFF8C03FFE0083F0000401411CE1010780FA477FEBAE70480B807FCFCC11BB00037FF80DDF13FFFFE0136DFFF0000000000000000000000000000FFFFBA80001FFFBE06FFF0060007F2402E1BAC008DEF0FFF3A7CD3460198420EFDB841608003FFE956677DBFBF941EEEDFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h0000000000000000000000000000FFFFFEC00007FF7F0E7FF0603FF8782430101C0005FF89FBFFFDC384058B00473F9000C0000114D9C4FFF03F790C1362FFFF0000000000000000000000000000FFFFFFF00003FCFE122FF8FFFFFEF00215C3DC029FCF4FFF6EF36000338400F7FFF00180014A1F9823DE703E80D410A37FFF0000000000000000000000000000FFFFFFFD0001FDFEC007F1BFF7DBF240140990468FC9AADD7BC060E1402000EBF9E1061AAFEC6800C3C418C05615B3B7BFFF0000000000000000000000000000FFFFFFFF0000F3FE8003F17F03FF700000738E808EFD0BFBF501B5E80C0008FFDB001EC19CF800100150DFFFF9D473FFF87F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF8000CFFF0003FC2709F8E0020B1FA38F9FFE95FFDE05B48001A0006FFA313A37FEF800017B727FFBDDC2CB7100010000000000000000000000000000FFFFFFFFC0003FFC0003FC01AB61C400861C0B9AFFFCF7FF3FCD7B6B0393443C5E31727FFFD005C16000246432A3877000000000000000000000000000000000FFFFFFFFE800CDFA0003F0050A7BC6010B1219A2FBEFFFFFFDF5EF88039602BD93C158FFFFADE622001018D58BA2BFE8000000000000000000000000000000007FFFFFFFF00105F70003B1C0003AC60008049A57BFF8DFFFFFE8C39A2D9A00BFBD33B0DFA12260000067DDE411FABA8E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFF40203E70001F0B0305FE8309023B092F7DFCDFFFF18CB98059280FF1C23215D5CF900D4E69D62F39D726818000000000000000000000000000000003BFFFFFFFF0000D30001C75170BB7440043F80677FF5C9FD3B46C008031005EE9C042E4DFFFFC19BE83D696960DCE72C0000000000000000000000000000000013FFFFFFFF1C018A800158F31EF980E0008709FFFEEDC8F9D4D3D038809041D9040300019223781F5FAC340436C1976800000000000000000000000000000000020FFFFFFFFE0180000A6AF36BC90380001C29DB7FEEEFF987DD8B8C111041FFAC0AAE66FE1B3AF1A4BFE77C581F24F00000;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout  & 
// \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28 .lut_mask = 16'h3088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h0000000000000000000000000000E000048FFFFC6074170F91FFFFE6FD5FF80060000843044001C0A1FFFEFBFFFF23F79B90001BF1A0FCF1F0000000000000000000000000000000000000000000FA203827FFFC3F030C4F7FFFFFF9BB1FFE0062800C20000015105ABFBFFB9EFF87F7336000B76601EFC378000042000000000000000000000000000000000000FFF6DBFFFFFFDF018FB3FFFFFFFF1B1FFF3003E40C020100357006F5BFFBFFFFC9E9860003B605079387F00004EF380400000000000000000000000000000000FFFBFFFFFFFFFBC53FC47FFFFFFFCFBFFF9BF364C800001051C316FF37FFF7FFD3FF878000742B8F6904A9B2FFFFFF600000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h0000000000000000000000000000FFBFFBFFFFFFFAD013C19FFFFFFFFFFDF7FA80100800010681F106FD29FFFCFA06EFCFD8001B2C1CD4351FFFFFFFFFFD00000000000000000000000000000000FFFFFFFFFFFFFEA209F823FFFFFFFFBFF7FFB83C00020F8AE46B20FE6FF7B8EEB7DDEF00013FA038402BBFFFFFFFFFBC80000000000000000000000000000000FFFFFFFFFFFFFFBC907E05FFFFFFFF8FD7FFE1A40801210EE76604FE3FF778E9FFFFDE0004E49E75E9F3FFFFFFFFFFFF40000000000000000000000000000000FFFFFFFFFFFFFFD50F0F03DFFFFFFFF1FBDDF1F80C41000EEBE644FE7FC707FBDFF8810003FDACE483C4FFFFFFFFFFFFE800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF7BAE781DBFFFFFFFD7FDEFDF000183008F16714FA7FE1C0DFFFF01B80017FB554094BFFFFFFFFFFFFFE100000000000000000000000000000FFFFFFFFFFFFFFFCEF9BE1FF7FFFFFFF8FFE91D420013204F9791DFA7EE7F19FFFE3FF8000DFED440F13FFFFFFFFFFFFFFF40000000000000000000000000000FFFFFFFFFFFFFFFFFB8E61FB6FFFFFFFFBFE01C484031801FFC99BFC7F8CF77FFFFBCF000107E010330BFFFFFFFFFFFFFFF70000000000000000000000000000FFFFFFFFFFFFFFFFD94679DBCFFFFFFFFFFF8CFC84010E09FFE7FFFD9F8BFE3BBFE3D000000FF7D30C14FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEFF31801F51FFFFFFFEFDDFC24110E9DF7E7FFF8FF9FDF359EE797600000814F6C68FBFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF3408F00FD9FFFFF9773FFF8801C461FFFFBFBFDBF9FC67FBCF5971000000047C0600067FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFAD03FE21FFD3FFFF905EEE300010007F7FADBF9BFFFFF7F0C6F38000000032EE1400023FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFF43DF601BFC7FF4001FFC00003000BF7810B3F7EFFFFFFDF1F080800006FDE020000103BFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFBF0476001D06FD40001F6E80E01184014413F9FFBFFFFFF75B48340000FE3F0500000017DFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFE73B0880170207480003E6804018E01847117DFF3F3DEFBFF48099800FFD600A00000005FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBD2611F0D06FB3000004FE400E06405061073BF7FFF89FC802010A03FE7FC10000000005DFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC6A76F7001FFFC3000000E40000F4078200F3FE7FFF91C4080024FFFEB3A0400000000001DFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFCD2F5B83DF701FF902180001E40000E4278421F1FC3E38F8C84000FF7FFE532180000000000157FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFF6810FEF8AF07E7FF002124000160010E404043FF3FEFFFDEFD80084DFFFFA5B43E0000000000017FFFFFF00000000000000000000000000002FFFFFFFFFFFFFF61010378AEFFFBEF006FE4F00003000E438047BFFFDFDFFE7E181843FFFE03E064000000000000EFFFFFF00000000000000000000000000003DFFFFFFFFFFFDDB80000FE7DF8FC3FC0DFFF966003A0003EE0C7DF7FDFFFFFE33008FFFEF34780E800000000000009FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h000000000000000000000000000005F3FFFFFFFFBDC0000003FA5C08F34407BFFE026AC3C008E98D5FF7FBF9FFFF22CFFFFFBC96780C7E0000000000013FFFFF00000000000000000000000000000065FFFFBFBEEE000000007E4C08204083FFFFF80FB676006FFFFFFFFFFFFBFE7DBFFFFEE24BF01BFB8000000000001557FF00000000000000000000000000000263FEFF3BF529000000001FB5A033807FF89FFC201DFE807FDFFDEFF7FFFFFD23FFFBCE192FD03FFF740000000000091FFF00000000000000000000000000000005DB35FDB9800000000007EBE332603FF9C7FD6000F7AAFB7FF9EEFF87F7FFD3BD97FABC9F006FFFF1000000000000BDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000000040444E2C0C00000000013CC3F7F1BFFF45FFF000400F56D61B9CC71FFF7F3F787FF75EED004FFFFF000000000000827F00000000000000000000000000000000040801080000000000003703DF8077FC4C3FF000071FFD501F988E1FE7C40002C0A6ABF001BFFFFFE000000000000027000000000000000000000000000000000000000080000000000003C2877E65830243D800061FFFF563C830030800000C4AC765C0047FFFFFF80000000000001B000000000000000000000000000000000000000000000000000003BFD5D71C2B70803F900001B7CFF598621000008296416BB2F00CFFFFFF6000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000000000000000000000E0000000000000000000000000000000000000040F82DBD64A9C9B0779DE424FF000034000000000FFFFFFFFFFFFFF7F00000000000000000000000000000000DC800000000000000000000000000400000001618F80E06BA08555EF6E2E31FE00000A00000000001FFFFFFFFFFFFFC940000000000000000000000000000000FFE000000000000000000000000000000000003F05D0403CD0D57ECB2F9A6F80000E1000000000004EFFFFFFFFFFFFFB24000000000000000000000000000000FFCE008000000000000000000000020200000002B19C003FF2B6AADDE274000003A880000000000003FFFFFFFFFFFFFF8839;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000FFF7C800000000000000000000004000400000002B01E01A4F803258800000007900000000000000107FFFFFFFFFFFFFFB530000000000000000000000000000FFFFFD10C0000000000000000000000840200000022064083B8005FFFC00005FA400D80000000000003FFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFF04010008000000000000000004251404000000942103FD001FFFFFFFFF74A47CE0000000000007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFD7C3E9500000000000000000118200000000001B60FDFF800FFFFFFF9FDC7FFFB400000000000E9FFFFFFFFFFFFFDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC980000000007981D3C001F802C9F44FFFFFF5000000000000BDFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFDFE51C001000104820769893190400000000120AA8B9C1FB7F87BFFFFFFFF1000000000003BFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC300000000007D9DFFFFFFCE1FFFFFFFFFF40000000000053EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD3819148008000000000007CF3133A3FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C24000000000000FFFFFFDFFFFFFFFFFFFA0000000000000FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC301000000000000000000050DFFFFFFFFFFA0000000000005BFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D60000000000000000004BFFFFFFFFFF80000000000003FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000CCD5DF993F700C7E79000000FFFFFF1DACF6E659C840B55B400FFFFFFFF3000000000000000000000000000000000000000000000000000000000000000000003199EFCE951F3CF271800080FF763F6ACAD6A0B5EC345AAE0067FFFFFFFB800000000000000000000000000000000000000000000000000000000000000000000978FFE75D7DBC8961002199FE100958611B75FAF41E2D1400FFFFFFFFFB9A000000000000000000000000000000000000000000000000000000000000000000005BFFEC333183744567266B13A8A5FC104C1ADCCA0F8E10027FFFFFFFFFFC000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000053FFFCDB94345CC83426B4BAEA41F6D982137E670687F00BEFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000000000000065FFC07CDA323A8252834FAC641A734016DC5228B4040358BFFFFFFFFF9000000000000000000000000000000000000000000000000000000000000000000000273FE0375B9D72B84BAF6E8FB4B6A88C831F4B145AB844401FFFFFFFFFBE000000000000000000000000000000000000000000000000000000000000000000000C3BF4427CD549B8CEF93400749030575997A58B22728E001BFFFFFFFFFFD2000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000001A77C0237504F6C8B1FE2A8550010FD79D312C183E45A001FFFFFFFFFFFD8400000000000000000000000000000000000000000000000000000000000000000003872007A762B241B7734C1618A837D7CF6A9606F81100006FFFFFFFFFFFEB0000000000000000000000000000000000000000000000000000000000000000000048B0004AD49A62C36B648805255969D7D74BA7C04200005FFFFFFFFFFFED000000000000000000000000000000000000000000000000000000000000000000000D3B80F33599B4C59D12C24D8EECB1DAE3201F809800001FFFFFFFFFFFFB40000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000012740F0632D56E344EB23A6CB3E5961413DF80C8000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000028687E515E9BF2BA69CB30779F4DF7B1EFE02F00000007FFFFFFFFFFFFD000000000000000000000000000000000008000000000000000000000000000000000070A3FC3962FAD1F54E5D973C32349667C0098000000157FFFFFFFFFFFF10000000000000000000000000000000000D00000000000000000000000000000000000F0A9878B6F15422A6A9CB7758DF63FE00760000000017FFFFFFFFFFFFB000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~29_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~28_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~30_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31 .lut_mask = 16'hAABA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h0000000000000000000000000000AF9830362419160000000FFFD306E6DF77FDFDF7B2FC7DFE51F10680018F39D8023E041000000308FFFFC7341FF003BE7FC10000000000000000000000000000A51C61100001C6000005FFFF800179FEEFFBEBF7B5FB01550FF00E10228E0BE0223800000000021CFFFF96841FE081F97FF800000000000000000000000000008751640260C91A000007FFFF801D5F15FBD3EFFFB7E2035078950E3866002E40023CE8000000023FFFFF06860FF020F1FFAB00000000000000000000000000005DA121000482E500000FFFF8000B56B7F7FFFFE3FDA60807F8A31C306780F880007DF000000002FFFFFDEE0607E2207FFFB9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h000000000000000000000000000014AF20000403A500000FFFE80020E6FFAFBFC7F7E1BA43F8404F7C7E6E03C1C81473F380000016FFFFFFF81703E3307FFFFB0000000000000000000000000000202520B022088300000FFFC000F604EBBFAFAFCFDE283E3C21839C7CE8067DD1F8E742040001CEFFFFF1E81703F7C07FFF5300000000000000000000000000008B21609000808B80001FFFC00181CFD7F7DF9FAF580F802DFCC7BEFFE83EFF81B0C2000000007FFFEC20185501E072BFFF7E0000000000000000000000000000A108453B2F1B0980000FFE00076AFCEF4B1F7EF981F81F3662C3FFFFF03E7F00A18A040000001FFFC980135D01E204BFFFF7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h0000000000000000000000000000637F8CD1DFE40000000FF000010E35FE343BF380FF001F19E087FFFF962E4E02018200000020FFFF90FBE9FD80F0C93FFEBE00000000000000000000000000000780DFEC600004000003D0007F57F37D6B8F810D800EFE51E19FFEFE2EBE7D00000600000023FFFC0BFFEB7FC0F210BFFEEF0000000000000000000000000000E1415063C000000000014007ECF53C5DFE002FFD800DFEFBEFFFFFFC3A1F3C0408100000002FFFFE1AFFC37FE060BD1FFD5B0000000000000000000000000000A000000000000400000100F000E00BC000000FFD87FFFFB8F7FFF9FCF63E384360500000042FFFF8580023DFF025BF87FDFB;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h0000000000000000000000000000A00000000000080000001E001BFE800000343FFEC72FFC3BFFFFFFFFC438D8B4B9E000000009FF80300022DF3DE3DF40FFB00000000000000000000000000000C000000000000400001BC005FFF003E000003BFFBFBFDCF9FFBFCFDE0039D0006180000009FFFF03D0003C3001747F0E3AF00000000000000000000000000000F080000000000600007C00FFFF803F0700001BE3FFBF5EFB777F7FAC107BF240000000000EDFFC0090F0D608AA00FDBC3B200000000000000000000000000000FFF800000000000006803FFF0005000000000FDFFFFFB7FFEFF7FBFE00F3FF000000000007FFF81B00FC09340000F6B1F400;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000075E7AE4000F67E3EF2F3F241A029B5206FD1C7E27FFFFEF98FFC76FFFF8800010000000000000000000000000000FBF063E23FE02932C9000EBB54AABF0827BD1621EF7C40FD3AFBFA7DFF7F9FEB3EC1BF419F839FFDDC7009D4FBFFFFFFFC8C0000000000000000000000000000F781030087F9A9EE0A1396A6659AD5604D13678BEF5C6EF9797FFE7DFF7F9FEB1B87F76BFFDF9FFF0C708FC4EFFFFFFFDC0C00000000000000000000000000008E0658A06E15F9FB8D7F07B90F7613B408F26B8FEF7A6EF975FDFC7FFF7F9FEB3604FFF7E0E010FD000001C5FFFFFFFFD800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'h0000000000000000000000000000F803E34F9EBFD8FE8D480CDC0459C161BF250E1FA16500FD05F9F87EFE7FDFF9D90643F3EFE218FB080000807FFFF067F8110000000000000000000000000000009E7C43D8B6FEBABDD07814D9F0794873B3568FEFE91C0585F9FD7E7E7F5F9FE0964FF018C21D9008000105FFFFD9A4E67F0000000000000000000000000000007FFFFFDBBEF03E5ED0C2CF022D24015AED8F3FB7ED2061A1FDFD7CFF7F5E13C39BDE500012112000000045FFFF00E1A7FF00000000000000000000000000001EFFFC800B840A2F9704A909F8375F02E3881E3F97F45A0595FDFF7EEF7F400F062FF10000F21FE0040E0087FFFE0669BCBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000005000007FCF55A626CFE01144C4546E022D107F5F5A5A5636BDF8FF7EE67FC07E0805E80000401FE0001C010FFFFC075A6DBF0000000000000000000000000000E180427BF61398296A6DBD7A0C2F68054D8E7C1C7F3F705EC1C4FFFDFEFFC0FE2003800000401C000030001FBFF407545D7F0000000000000000000000000000DE390CFF100E10ECCFF1998F1E2A3604499CBE7CBEFE7E7E7DFEFDFDFFE103EF00240000080030000034085FFFF04278F97F0000000000000000000000000000770D377FF8AAC051B7C03CF8A93D9E0ADA787DDC7AFCCE7E7FFEFDBD79800F8700200000000000000020041FFFF442E9B9FF;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h0000000000000000000000000000FFFF310000000600200FFFE000180001800A09FFFBB7FFFFFFFFFCDC0113F800000000020BF7F806192261B000004C603F000000000000000000000000000000FFFFFFA40000000401FFFF8000F0000760033FFFFF8737FFFEFFFDBC26BCE0000000000009FFE00DC7FFFFF80065E14007200000000000000000000000000000FFFFFFFFE80000503FFFE00003C0002F8002FFFFFFFFFFFFFFBED8FEB01FF4400060000009DF72F83D0E0003FFC0029FCD800000000000000000000000000000FFFFFFFFFE000287FFFFC0000F0000BF802FFFFFE3DFFDFFFEFDFADFA07D4E0040C000004FFF648F8000000000001D3FFFC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFC0177FFFFE00003F000FFE06FFFFFFFFFFFFFFFFFFE54770CE3C00010000001FFE07FFFC500030001FFA701F800000000000000000000000000000FFFFFFFFFFFC2FFFFF000004E5F907FC3FFFFFFFFFFFFFFFCFFFFBEFDBF8B400018000041DFE2FFFFFFFBFFF7FFFE4F002000000000000000000000000000000FFFFFFFFFFFFFFFFF00000000BFF01EB5FFFFFEFBFDFFFFF97EBCF8F062ED0400100001C7FFC7FFFFFFFFFFFFFFC09E018000000000000000000000000000000FFFFFFFFFFFFFFFFE000008007BF00281FFFFFEFFFFEFFFFFFE7E7E6461CC4200000001CFFFFFFFFFFFFFFFFE18133E03800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFE3FE0007FF007E01FF5019FFFFFDFFBFFFFFFFFE5C6C7360C1C400000001DFFFBFFFFFFFFFE00001187C049000000000000000000000000000000FFFFFFFFFFFE003FFF00007FF00F07809FFFFFFFAFFFFFFFEA65C7E7570C18000000001DFFCEF82435A04000063C0FE1B2000000000000000000000000000000FFFFFFFFFFFFC03FFE7C01F80F1C1A009FFFFFFE3FFBFBFFFFFFCFF784280000000002BFFF9000000000000707E01FFC52000000000000000000000000000000FFFFFFFFFFFFFE04C00FFFFF8DE01F801FFFFFFF3FFFF7FFFFFFE7CF0021E0000002003FFF40000000000703FF101FF9D800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF7E80C7E0301FFF801FE1FFFFFFFFBFFDF3FFFBFDF7C71001CC000000033FE200000000BE07FFE0001E47B8000000000000000000000000000000FFFFFFFFFFFFFF800000500278007E707FFFFFFF3FFFFFFFBFFFF57F91821C000008033FF8000007F81FFFE00000963EBE000000000000000000000000000000BFFFFFFFFFFFDF800000000001FC3973FFFFFFFFBFFFFFFFFFFCBEE61F062880000003FFE000FFC07FFE00000024F3FB3FB300000000000000000000000000001FFFFFFFFFFFFFFFFFF003FC383FFF5FFFFDFFFFFFFDFFFFFFF0BFED84040080000107FFC0FE00FFFA0000104B7E7FF2FFFF;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h0000000000000000000000000000384BCE7DC943D2D66FC8AD96AC42084A3F7CF1F8FD5E827C7FFEFF0102FDBF1512000000000040000029E0BFFF3001D3F3FF00000000000000000000000000000060C11F7CE8591A97FECE801C80E0152EBBF2F1F00902047FFFFF001EFEFF519000000000800000006002FFFF61C35E717F00000000000000000000000000004387C000D79F5D8AF9870223EA76E4A8BA7BF1FBF0C404079FFDFF607C9BFEC8000000000000000000000FFFFE0C019D81FF000000000000000000000000000083321A009A1E2D915600EB54FA78A12EC8F7E1E5E7F8C701021CFD781B8FF0A800200000000000000079CFFFF6804380461E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000008C0D722457272E23313FBC081EAF21535BC30DF3E7ED480E423AFE79007FA7400060008050000000004A1FFFF60043800006000000000000000000000000000088843664050CDE5953DE15A2EBA3F242D3C5ECEBEBE18E040C079B0A0DFF8C000000000040080000000B3FFFFE0C4100080F000000000000000000000000000059C2A1C31822EEA99A8C1F3C4C8FA18B65DB9A8FCFDFEFF9E7468C0217FF6000820000200000000020FF7FFF3E0042B6F00D0000000000000000000000000000054D0304528006CAC0D4D7DEEEECE5E7F39BC20F863B7BEFEBFFF5B5BFF00000C61001C04000000060FEFFFEFE004271E03D;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000004C024000C980B9F9EBEBFD0103DB8B32473792AFEC7010300C0C0809FFF00000867000000000100000FFFFF77E00C9EBC0330000000000000000000000000000A4081122C1943740009B7FC9200E2A5AFF94E61F1C20601838141857F8800821CEE00000000000003FFF7FE97F0802EF00710000000000000000000000000000D5D09100000432000000C50F12F9129FDF367E1FFEC03070081812FFC8001823DE114040000000003BBFFFF07E0019CF00F100000000000000000000000000006B680022CC071E00001B1CFFFE635C136DFABDFFF060E010602835FD00C2A023DCF3C18430000000FBFFFE907E00018C03E5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h0000000000000000000000000000B0F99022880460000000067FFE8C262F5EF8787FB2E4784040208F2400C2383380438100200000007FFFFD107F00018807E00000000000000000000000000000800400264CCD8400000000FEFC3ED8E3BB7C0F7F71A6FF1FDFC27FC00186187F080B800460000100DFFFFA703FC8053C1FE00000000000000000000000000000D9951912008C4C00000001DFFFF84AF6FAFFFFFA7BBE3EB79F53D20801C718FF001D020C0000001867FFFC303FE80589FFDC0000000000000000000000000000C4BF900000818A000000007FF1E0B8BD88F3F4FBAE7D7EBFB91FC6000187387F1A1B020800000110FFFFF2243FA8039F7FD4;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 .lut_mask = 16'hCEC2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35 .lut_mask = 16'hF388;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h0000000000000000000000000000067FFFFFFFFFFE0400000007FAFFFF3FFFEDFFFFFFFFFFFFFF5FFBEC20000000000207FE0001FFFFE00000524F83FFD17FFF0000000000000000000000000000001FFFFFFFFFFF100000000FFFFFFF3FEFFEFFFFBFFFFFFFF66FFFC1F400148020031FFE007FFFFE00012607C002CEF7EFFF00000000000000000000000000000000BFFFFFFFFFB00000000FFFFFFFBFEFEE3FFFFFFFFFFDF7FFBAE70400B80000033FF04FFFFFFF824C0F000000987EDFFF00000000000000000000000000000000457FFFFFFF8001000007FFFFF7BFD9E47FFFFFFFFFFFBE7DD346001840010047BFFF7FFFFFFB301F00000003AD6FDFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000013FFFFFFF80018000003FF837DFCFEFFFFFFFFFF9FBFFFDC38404080000006FFF3FFFFF4DC03C000000068121FFFFFF00000000000000000000000000000000000FFFFFFE000DD0000000028FFDEFFFBFFFFFFFFFFFFEF3600030000000000FFEFFFB261878000000017EBF629DFFFF000000000000000000000000000000000002FFFFFA003FF8004008200FBFEFF7FFFFFFF9DBFDFBC060E140000000001EFBC99FE3E8000000183F8181C3CFFFFF000000000000000000000000000000000000FFFFF4007FFC0080FD008FFFFFEFF1FFFFFDFBFBF501B5E80000080000FFF63F83F80000006FC00029798783FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h0000000000000000000000000000000000007FFFF000FFFC03D8F6071FFDFFFFDFFFFFFFF5FFDE05B4800000000001CFE60FFEF8000180F0000235730F8FFFFF0000000000000000000000000000000000003FFFC003FFFC03FEB89E3FFFFFFFFFFFFFFDF7FF3FCD7B6B0010400021CFFFFFFFD006FFE000000A34360387FFFF00000000000000000000000000000000000017FF7207FFFC0FFA09843FFFFFFDFFFFFFEFFFFFFDF5EF88001000006C3FFFFFFFB602E0001016DDF7C53317FFFF0000000000000000000000000000000000000FFEFA0FFFFC49C803C53FFFFFFFFFFFBFF9FFFFFFE1C3882C18000040CFFFFF31E9E0000047C584AB7C2703FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h0000000000000000000000000000000000000BFFFC1FFFFE0B0003A017FFFFFFFFFFFFDFFDFFFFC1CB9804108000E3DFF260B3F900DD9802D93CC5CC7627FFFF00000000000000000000000000000000000000FFFF3FFFFE240003448BFFFFFFFFFF7FFFF9FDFBC7C0080000000063FE5AC3FFFFFB0E930C0AE90F20D817FFFF00000000000000000000000000000000000000E7FE7FFFFE800005067FFFFFE7F7FFFEFDF8F9D4C3C03800000000F3FF1FFF9598351EB39BFDFC3801F05FFFFF000000000000000000000000000000000000001FFE7FFFE200000036FFFFFFFFD7FB7FFEDFF987C58B880000000053F961AEE81839FFEF541883A01FC007FFFF;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF10001FC00000F091470E7FFFFFEFFFBFEFCB8001B841038410006000128DFFFFF8EA08F4807E1153D0F83F800000000000000000000000000000000000FFFFFFEC0007F00000B0017E6EFFFFFFF7FB9F6786439969418380100060000388FFF9160B05FD37DD12C402F07E000000000000000000000000000000000000FFFFFFFFE001F800000905EE7FFFFFFFFFFF7FBF384A1061920300100048000381C1E1DC288F91FB10B64C0360FD000000000000000000000000000000000000FFFFFFFFFF417980003E0E760FFFFFFFFFFF1E7FB8840180C0030000004000078787108C50C277CC248A8601C1C200000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFA79C0003000624BFFFFFFFFFF9C7EB8980588800300000000000F03B240800C4183A3BDC0040083A0000000000000000000000000000000000000FFFFFFFFFFFF7EC0003820E187FFFFFFFFEFDFFFFC381F218C0300000000000B83AB9793E81FEEDB07C480050748000002D00000000000000000000000000000FFFFFFFFFFFFEF00041860E3CFFFFFFFFFF03F97D8103C81900300000000000319BB72C83003FBE1213E00080C900000C3D80000000000000000000000000000FFFFBFFFFFFFFF81801840E3AFFFFFFFFBEDF71FD820306180000000000000071BC3FF80200BDBE3CA02005801800000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h0000000000000000000000000000FFFE0FFFFFFFFFC1801C0473E6FFFFFFFBD3FFAFF0003841000000000000000F1A7FFFF0007FF1D1E96002AB82A0001FFFFF0000000000000000000000000000FFFF37FFFFFFFFF04E1C04F1E6FFFFFFFBF79F1794003000000000000000000E3DFFFFFD805399F10EA834878440007FFFFF0000000000000000000000000000FFFFC5FFFFFFFFF4078E1079F7FFFFFFF1039F1F98040000000000000C00000E117FFFFF8857717048317FCF08800BFFFFFF0000000000000000000000000000FFFFA67FFFFFFFFD03DE3018FFFFFFFFF3771F970000040000030000000020181B4FFFFFFC397D304983CCEF13003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h0000000000000000000000000000FFFFEACFFFFFFFFF57FF181BFFFFFFF7DC3043B70040181000030000000000200E8FFFFFFC0955D04AC51F3E2000FFFFFFFF0000000000000000000000000000FFFFF077FFFFFFFFD6E7807FFFFFFFFFFC7581FB8000184180020000020000420F8FFFFFFC1DE108EE1BCC5C400DFFFFFFFF0000000000000000000000000000FFFFFC5DFFFFFFFFF7FF801FFFFFFFFFFC7E3BEF9810300100020000020001C02A9FFFFFFC492B68E821E2BC81BFFFFFFFFF0000000000000000000000000000FFFFFF0F7FFFFFFFFD3FA01E7FFFFFFFFB3DDF8218C0300100020000020000C01D9FFFFFFE5F2B00F358787907FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFCFCFFFFFFFFF1FEF09FBEFFFFFF9BF8F1E9E28380100020000000000C0073D3FFFFE199BE1FFEC3B721FFFFFFFFFFF0000000000000000000000000000FFFFFFF53BFFFFFFFFC7EF0D7FFFFFFFFDFB8E821E00180100000000000038206F2FFFFFFE5B73C1EFE70CE43FFFFFFFFFFF0000000000000000000000000000FFFFFFE17EFFFFFFFFF9F78DFFFFFFFFECFF0F97981838010000000000000C34EE1FFFFFFE1183C1EFE181C87FFFFFFFFFFF0000000000000000000000000000FFFFFFF8BFBFFFFFFFFE7F8FF7F7FFFFFDFC07C21A0030010000000000008C305C1FFFFFFE5D1201EF1871A0FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF07EFFFFFFFFFDFCFFFF7FFFEFDFC05B1984C300000000000000000203C3FFFDFFEA79F01FC1E39C1FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF96FFFFFFFFFFF7E7DFFFFFBF90E807E15000000000000000000000C01430AFFFFE8ECD00000F9383FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFA00DFFFFFFFFFBF7FFFFFFBFE4C085C0900000000008020000000080B860DFFFFEBF0E0003E3E30FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFD20A3FFFFFFFFE7FFFFFFFFF743E04481000000000000201000000800005FFFFFEF21E001F99823FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF87F87FFFFFFFFCFFFFFFFFF0038C2F298000300000000380000018000193FFFFF023C007E9C447FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFF87FE5FFFFFFFFFBFFFFFFBFF003800008000140000000300011030000991FFF9A133801F8DE80FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE0FF9FFFFFFFFFDFFFFFFBFE001840008000000000800000001020000C06DFFF8447807E7C521FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFCFEC7FFFFFFFFF1FFFFFDE6C70C080080000000008000000000100000227FFE01CF00F9BD259FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1FF13FFFFFFFFE7FFFFDFDE0040000800000000000000000000000C00377FE027E03E0FA44FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF9FF85FFFFFFFF1DFFFFFFFC00000008000000000000002000000009101FFFF847E0F89F6EC5FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFB557783F83FFFFEFF006FFFFFFFC0000000800000000000000000006040C0407FFFCC4C3F2FE5FAFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFEF9210E3FE0E7FFDC40005FFBFFD4000004081000400000000000002000064097FFFC0C07C6FCB7EBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h000000000000000000000000000000000000003FFD3FFF60000001E7FFFFFFFFF3FFF87CF9F1AFC182800000000607FF5473FA9FFAF14600000000FE386FFFFF000000000000000000000000000000000000007FF8FFFD000000017EFFFFFFFF7F7F7EF9F17DD8038080000080863A699FC51EA56A40A000000001FCE06FF94F00000000000000000000000000000000000001FFF0FF12000000027F3FFFFFFF7FF73BF8FCFED2038008000000005DF79F8202A00D000020004397F3E0FF6004000000000000000000000000000000000000027FE0F1D400000018FFFFFFFFFF7F7E3EF9F0F9822B800000300000D1C0000200D00200000003FFFFD3867F0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h0000000000000000000000000000000000000417C31FC000000C18F8FFFFFFFF7BFFBE7CF8F98C07000000200000F340800200A0000000000FFFFEE0982400000000000000000000000000000000000000000C0D9DFAC000000C98FFFFFFFFFFBFFF3B3860E48480000000000001F30080040000000000007FFFECEB184000000000000000000000000000000000000000001F015FF8C000010C187FFFFFFFFEBFFFBBF8C379D80200000000000C27C0800003000000000FFFFE3CFCF90000000000000000000000000000000000000000003FF7FFF98000010C18FA7FFFFFF9FDFFFF1881F9E0000000080000046780000000000000007FFFE7B033E1000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h0000000000000000000000000000000000007EBCFFF80000000419FBFFFFFFFFF3FFBC18A27980210008000400462380000001C030000FFFF870200FE0000000000000000000000000000000000000000000D410BFE8800007040809FFFFFFFFFFFFBC98A14980018108000200026F8000008FE1F2001FFCF00C201FE00000000000000000000000000000000000000000009C008FBE02C38004083EFFFFFFFE3FFEB4F8F0BC91838010000000170F800001FFFFFD64FF38C108A787840000000000000000000000000000000000800000017E0007F004838004006FFFFFFFFD3FBBB0D8B878F18080000000000E4E2F003FFFFFFDFFF220A1085F1FC0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h0000000000000000000000000000F20000005FC007B000E10202047FFFFFEFFE3FBFBFF838E081000000001000046FFBC87FFFFFFFE08A2019A13E0F900000000000000000000000000000000000FDAC800017C000E300E18384067FFFFFFFFF3F3FBE38B1001000400000200001C7FFFEFFFFFFF361C020FADC1A0F000000000000000000000000000000000000FFFE400001F0198200E183860E7FFFFFFFFE3F7FBC50883A2201C00000600001CDFFFFFFFFF8FBD18809D0B6141D200000000000000000000000000000000000FFFE7800007A8002006182870E7FFFFFFFFEBE2F868900383083C010022000098DFFFFFFF47079C185F5C2A6183B00000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 .lut_mask = 16'hB8CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35_combout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout  & 
// \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~35_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36 .lut_mask = 16'h3088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000001FFFFB700003C7F81BF06E000013FDFFF8006000080000400000000000040000DC08646FFE9C0F93F36FF7FFFFFFFFFFFFFF000000000000000000000000000005DFC7D80003A7FC0F3080000007FFFFFE0062800C20000000000000400461007808CC9FFF389E7FFAFFFFFFFFBDFFFFFFFF000000000000000000000000000000092400000028FE0FD4000000007FFFFF3003E40C0001000000000040040000361679FFFFF9FC3FD179AFFFFB10C7FBFFFF00000000000000000000000000000004000000000CFBCFFB8000000027FFFF9BF364C800001000000000C00008002C00787FFFEBFB7FC0FFD64D0000009FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h0000000000000000000000000000004004000000073FE3FEA000000003FDF7FA80100800010200000000C6000301F9103027FFF8F9FE13EFA00000000002FFFF00000000000000000000000000000000000000000107F1FFD4000000017FF7FFB83C00000F860008000180084711482210FFFFFB8BFCEFF7C000000000437FFF00000000000000000000000000000000000000000047E07FFB000000006FF7FFE1BC0800210200000001C0088716000021FFFFFF71E69F3D000000000000BFFF00000000000000000000000000000000000000000030F00FFCA000000007FBDFF1F80C000002000000018038F80420077EFFFFFFD8DD7DFE00000000000017FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000004BB07FE14000000037FDEFDF00000000000800001801E3F20000FE47FFFFFA047FEFA00000000000001EF00000000000000000000000000000000000000000001AFE3FE02800000003FFE91D4200002000080000181180E60001C007FFFFFC147FFFC000000000000000B0000000000000000000000000000000000000000000087F07E04500000000BFE01C4840000000000000380730880000430FFFFFFF1CFAFEC00000000000000080000000000000000000000000000000000000000000081F87E240A000000027F8CFC8400000000000002607401C4401C2FFFFFFFFE2C3FF00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h0000000000000000000000000000000000000000000001FC1FFE01A00000003FDDFC2400000000000007006020CA6118689FFFFFFEF2AFB0000000000000000000000000000000000000000000000000000000000000043F0FFF00140000000BFFF8800000000000000200603980430A68EFFFFFFEA67F60000000000000000000000000000000000000000000000000000000000000060FC1FFE001400000026EE0000000000000000600000080F390C7FFFFFFFC1B1F800000000000000000000000000000000000000000000000000000000000000187C1FFFE40100000004FC000000000000000000100000020E0F7F7FFFF90407F800000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h000000000000000000000000000000000000000000000043F877FFE2F9800000096E80E01184000000060040000008A4B7CBFFFF0060FF000000000000000000000000000000000000000000000000000000000000000008FC08FFE8FFD000000126804018E00000000200C0C210400B7F667FF0018BFE0000000000000000000000000000000000000000000000000000000000000000063C011FF2FFFD40000027E400E0640000000C40800076037FDFEF5FC00E03F80000000000000000000000000000000000000000000000000000000000000000020408F7FFFFFFE8000004E40000F40000000C0180006E3BF7FFDB00011D1FD0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000807C1FFFFFF903400000740000E40000000E03C1C70737BFFF008000645FA0000000000000000000000000000000000000000000000000000000000000000000317C007FFFF0001A8000000010E40000000C0100021027FF7B20000390BF60000000000000000000000000000000000000000000000000000000000000000000041C087FBEF000006A00012000E400000000020200181E7E7BC0001A4BFF400000000000000000000000000000000000000000000000000000000000000000000100180FC3FC000001B4001200000000000802000001CCFF7000100943FE00000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000421B88F34400400003B30000000000000804060000DD3000004320A7F87E00000000000000000000000000000000000000000000000000000000000000000000100B880040800000000FC79A0000000000000004018240000118905FF9FB80000000000000000000000000000000000000000000000000000000000000000000040220000000076000001DFE400000021008000002DC000430224A0FEFFF7400000000000000000000000000000000000000000000000000000000000000000001042001E0000638000000F7A604800611007808002C426808C125FFB7FFF10000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000430006F50000BA000000400F3129E46338E00080C087809860B1FF0FFFFF0000000000000000000000000000000000000000000000000000000000000000000020C00158D003F3C00000071FFCCFE06771E0183BFFFD2908305FFF3FFFFFE00000000000000000000000000000000000000000000000000000000000000000000A310926693CFFBC2000061FFFF31C37CFFCF7FFFFF113040817FA7FFFFFF800000000000000000000000000000000000000000000000000000000000000000001CC085C5D098F7FC0000001B7CFF3879DEFFFFF7CCE7982040FF0FFFFFF6000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000E0000000000000000000000000000000000003F20FFDED62830EB3769B70DB0E0FFFDC7FFFFFFFFFFFFFFFFFFFFFFF7F00000000000000000000000000000000DC8000000000000000000000000004000000007E8FFFFFB0C50E59B78DB96181FFFEFBFFFFFFFFFFFFFFFFFFFFFFFFC940000000000000000000000000000000FFE0000000000000000000000000000000000019EDFFFFC1611668F34E18607FFFF7AFFFFFFFFFFFFFFFFFFFFFFFFFFB24000000000000000000000000000000FFCE0080000000000000000000000202000000015EBFFFC000C72CD18283FFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFF8839;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h0000000000000000000000000000FFF7C8000000000000000000000040004000000015F4FFE5B00033BF7FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB530000000000000000000000000000FFFFFD10C0000000000000000000000840200000013FAFF7C00005FFFFFFFFFF4E5F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFF040100080000000000000000042514040000019FCBFC00001FFFFFFFFFAE1B831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFD7C3E95000000000000000001182000000000007BF2A00000FFFFFFF2B9D80004BFFFFFFFFFFFFFFFFFFFFFFFFFFDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC9800000000022FE650001F8005BFB7000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFDFE51C0010001048207698931904000000000F5FFC3E0078FFD2C00000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC300000000000EB3FFFFFE7B60000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD38191480080000000000003AF03C3C0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C2400000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC301000000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D60000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37 .lut_mask = 16'hFA0C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000300813C74E27F38000000000FFFFFF1F60080765CF7CC1823FD7FFFFFFF3000000000000000000000000000000000000000000000000000000000000000000001660006F5482930C00000080FFFFC325AA460131EFBA60C07F9FFFFFFFFB800000000000000000000000000000000000000000000000000000000000000000000298005557F11E4100002199FFDE74D4A9CB24B8F7D93023FE1FFFFFFFFB9A00000000000000000000000000000000000000000000000000000000000000000001600001A3ACE837BB793F8DE1E78C9DAA44325CFBEC0817FCFFFFFFFFFFFC000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000CC000912244DA51036D986904A9B9F9860B0E7FF7440FF4FFFFFFFFFFFC800000000000000000000000000000000000000000000000000000000000000000000380002891C245AF320118591C0963244161D73EFBA13FFBFFFFFFFFFFF900000000000000000000000000000000000000000000000000000000000000000000000000091B268FF8057AF8C061F9608068B6E7BF7DD07B87FFFFFFFFFFFBE0000000000000000000000000000000000000000000000000000000000000000000005C80004891EB01B7522BAB8769861124DB73DFBE30D6AFFFFFFFFFFFFFFD2000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000079000351BBE8B245098A29100430DF75DB5EF9E01BE7FFFFFFFFFFFFFFD8400000000000000000000000000000000000000000000000000000000000000000001BB0005C8BD08BA68A101043008B6DBAEB8F7C607FFFFFFFFFFFFFFFFFFEB000000000000000000000000000000000000000000000000000000000000000000000760006D9B249724D0420219741B6FE71C7BE03FFFFFFFFFFFFFFFFFFFED0000000000000000000000000000000000000000000000000000000000000000000000C800FADA24C93650A08749B6ED34C78638007EEFFFFFFFFFFFFFFFFFFB40000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000001900FC4DB26C922870432CD37F9B6FE33C07FD3FFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000BA07E5A90248B1C30E9B769B7AD30E7801FC1FFFFFFFFFFFFFFFFFFFFD00000000000000000000000000000000000800000000000000000000000000000000003713FC3D9B2C58E38749B7EDB769B6003FF6FFFFFFFFFFFFFFFFFFFFFF10000000000000000000000000000000000D000000000000000000000000000000000001F6987F3B0618B1C32ED3369B72D301FF8CFFFFFFFFFFFFFFFFFFFFFFB000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~37_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~36_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39 .lut_mask = 16'hAABA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFBE0000000001FFFFFFF8017F1FEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEF80000000000FFFFFFF083FBFE71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFBE00000000000FFFFFFE01FFFBF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF8000000000007FFFFFC1BFFFF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF8000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBE0000000000003FFFFF8B7FFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEF80000000000001FFFFF9FFEF1BFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7FF600000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFBE000000000000007FFFF1FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFE6FBFEC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFD00000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBE00000000000000001FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFBFFA000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFFFE5F7FFF4000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF7EFBFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF3DF7DFFB780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE0001C800000000000000000FFFFFFFFFFFFFFFFFFFFF1BEFBFFF6F800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF8001E46000000000000000003FFFFFFFFFFFFFFFFFF3FDF7DFFEBFA80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBE000FDC40000000000000000007FFFFFFFFFFFFFFE3FFEFBFFFB7FC80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEF8003CE5D80000000000000000003FFFFFFFFFFF0FFFFF7DFFF6FFE4000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00000F7FFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC000003EFDFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC0000007FFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC0000004FFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE0000000037FFFFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFFFFEC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF000000005FFFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFC0000003FFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF000000FFFFFFF1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF80001F8003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45 .lut_mask = 16'hD9C8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF780001FFFFFFFFF0020007FF9FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB9FE8000000000000000000000000000000000000000000FFFFFFFFFFFFDC00003FFFFFFFFC000001FF9D7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFF3FD0000000000000000000000000000000000000000000FFFFFFFFFFFFEF00000FFFFFFFFF800000FFFC1BF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDEFDA0000000000000000000000000000000000000000000FFFFFFFFFFFFFBC00001FFFFFFFFE0001065CE9B77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFDFFC000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFDE000007FFFFFFFF800080D7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFEFFFF40000000000000000000000000000000000000000000FFFFFFFFFFFFFF7800000FFFFFFFFF00080177C7FFFFF27DFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000000000FFFFFFFFFFFFFFBC000003FFFFFFFFC00C203E43FFFFFEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFD00000000000000000000000000000000000000000000FFFFFFFFFFFFFFEF0000007FFFFFFFF800200607FBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFE0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000000FFFFFFFFE0021A20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFDE0000001FFFFFFFFC0016E2BDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF400000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEF80000007FFFFFFFF001FE3B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBE0000000FFFFFFFFE0073077BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FD00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF00000001FFFFFFFFC03007DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFA000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF7C00000000FFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FF4000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFDF000000001FFFFFFFE113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF7C000000001FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBF0006FD85F0000000000000000000000FFFF007FFFFFFBEFFFBFFFE8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEFC0007EE58BC00000000000000006A29BEFBFFFFFFFFFDFFFB7FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDF0001EFD8903E000000000003D10435DFFFFFFFFFFFFEFFFDFFFFFD000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00063EFD0A140F800001CEC30C73BEFFFFFFFFFFFFFFFDBFFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80001E7DFA162841410820A38E7FFFFFFFFFFFFFFFFFF6FFFFFFB800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000E3EFDFA3851828A38C34DF7FF7FFFFFFFFFFFFFEDFFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00031E7CFBF7E1A38D34FFFFFBEFFEFFFFFFFFFFFFB7FFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0001E3E79F3EFDF7FFBEFFFFFF7FFFFFFFFFFFFFEDFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8000F1E7DFBF7DFBEFFF7FFFFFFFFFFFFFFFFFFFBBFFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E00011F3C7DF7EFBF7DFFFFBEFFFFFFFFFFFFFFEEFFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000F3E7DFBFFDFFFFBFFFF7FFFFFFFFFFFFFBBFFFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00031E7EFBF7DFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80001F7E7DFBEFFF7FFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000033F7CFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE00001F7EFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC000033EFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46 .lut_mask = 16'hE6C4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h000000000000000000000000000000003FBF7DF7D9FE000000081F717FFFB9450105050282820303030183FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFBFFE3F7800000000000000000000000000000004003FA814F88FFFF000002113FDE7FB12880A0901050082030303018FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFEFFFC3FF0000000000000000000000000000000090030008C08AFFDF80000131F7F7FFF7082020A0A050501030303019FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFDFFFC01400000000000000000000000000000000100600083087FF952F3D70341BF7FFE25141410020A01050103030181FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FC000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000100660C5C286FF9524C0AFFEFBFFFEEE104240414120A020503030181FFF87FFFFFFFFFBFFFFFFFFFFFFFFFEFF7FC0000000000000000000000000000000000818032424F003EF952401EF8F7FFFFFDCA2828280014040A0207030307FFE3FFFFFFFFFFBFFFFFFFFFFFFFFFDFF7FE00000000000000000000000000000000008000A001D9343E34D2800EFEFFFFFFD9D4005008280014040E0606033FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7E0000000000000000000000000000000004003060C907FFD9BFE36F79FEFC7FFB9450505050280814040C0607FFF9FFFFFBEFFEFFFFFFFFFFFFFFFFFEFFF7FD7E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000803A00048937F803E63FFFF01803FB328A0A000501028281C0C0C07FFCFFFFF798FFFFFFFFFFFFFFFFFFFFEFFF7FF6C0000000000000000000000000000000004013362C993F6000023E7F848E0FF7720A000A0A050503818180C3FFC7FFFFE793FFFFFFFFFFFFFFFFFFFF4FFF7FF6000000000000000000000000000000000033132000083E40000503DF30282FFE651414140C0A07050301819FFC7FFFFFC31FEFFFFFFFFFFFFFFFFFFE0FFF7FF4000020000000000000000000000000000508410264D93E40000608F600088FECE2000814142E0A06030300FFE7F3DFFFC7B4C3FFFFFFFFFFFFFFFFFE1FFFFFF000002;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h000000000000000000000000000001FD93264083E8000000020000A1FFDCA2828281895BC0E06030FFE3FF7FF7DC7FFC7FFFFFFFFFFFFFFFFF00FFFFFD000002000000000000000000000000000080C400004913FC00000000000003ED984101030289DBC0C06067FF3FFF7DF790FFF5FFFFFFFFFFFFFFFFFF80FFFFFD000004000000000000000000000000000081F093364C93EC00000000000103FBB905040501188181C0C03FF1FFFE79E700FFF6FFFBFFFFFFFFFFFFFA80FFFFFDBC00050000000000000000000000000000806080000003E800000000000407DB328A0A020719038180C3FF9FFFFE78C780EFF6FDF7FFFFFFFFFFFFF600FFFFFFA00005;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h000000000000000000000000000000F001366C9BEA00000000001007F663080C0A025F030301BFF8FBFFFE79DE07FDC1FFFFFFFFFFFFFFFFE800FFFFFF80000D0000000000000000000000000000006019320003FA0000000000400FE6651414040C5F070303FFCFFBEFDE71FC1FFDCFFFFFFFFFFFFFFFFFE800FFFFFF81000F00000000000000000000000000002888000264DBF40000000000800F6CC6181818045F06077FFC7FFFF79C7FF1FFFFF3BFFFFFFFFFFFFFFFE800FFFFFF8C000F0000000000000000000000000000007880326403F40000000002001FD9CC282808185D0E0FFFE7FFEBEF987F8FFFFF8A2FFFFFFFFFFFFFFFF000FFEFFF80001F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h000000000000000000000000000029080000000BF50000000008003ED98430103028199FFFFE7FF2EB8D91FCBE7FEF8C3DFFFFFFFFFFFFF7F000FFEFFF80001F000000000000000000000000000000DA099364CB870000000000003DB3187060503009FFFFF3FEFEEBC71FF9BA7E0798FFFBFFFFFFFFFFEFE0007FEFFF80003F00000000000000000000000000002142C980007F010000000040007D3328202060506FFFFF3FC37C63069FC1807EFF3DFFFFFFFFFFFFFFFFE0007FEFFE80003E000000000000000000000000000000223BFFFFFF040000000100007B6630C0C080FFFFFFB9EF9F3C61043FD1A0FFDFFDFFFFFFFFFFFFFF7FE0003FEFFC00003E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h0000000000000000000000000000FF9AF6FCD83804000000040000FA46614141FFFFFFFF8CE65F7C4179E9D3B3FFFE7FFFFFFFFFFFFFFFFFE0001FEFF880007D0000000000000000000000000000037E8004E00004000000100000F6CC218FFFFFFFFFFCE1BF1F700581F9C3EBFFFFFBFFFFFFFFFFFFFBFFE00007EFE180007D000000000000000000000000000037F8000000000000000040007BFD88BEFFFFFFFFFFCA2F0E1E4003A3CDF1E7FFFFFFFFFFFFFFFFFFEBFFE00001FF8380007B000000000000000000000000000000000000000004000001000FFFFFFFFFFFFFFFFFFE7C11E71C0037B309D3C7FFDFFFFFFFFFFFFFFFDBFF000000E80F8000FB;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000401FFFFFFFFFFFFFFFFFFE0F883C6101C04903FC767FB5F1FFFFFFFFFFFFFD90000003F007F0000F70000000000000000000000000000000000000000040000083FFFFFFFFFFFFFFFFFFF307163C611D972E3FFEF2FFFFE7FFFFFFFFFFFFE8C0001FE01C7FF8001F7000000000000000000000000000000000000000000000023FFFFFFFFFFFFFFFFFFF0925CE1041980C3D3FFCE3DFFFFFFFFFFFFFFFFFB8FFFFFFF83FFFDFE01EF00000000000000000000000000000000000000000200037FFFFFFFFFFFFFFFFFFF0A80E0E080120CE673FFDC02FFFFFFFFFFFFFFFFFF7BFFFC07FFFFFBFFE38F;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h000000000000000000000000000000000000000002003FFFFFFFFFFFFFFFFFFFF8080678C107130803B3FEEC8FFFFFFFFFFFFFFFFFDFFFC0FFFFFFFFCF7FF31F00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF868800F8C00405800343FFDF9FFFFFFFFFFFFFFFFFB00FFFFFFFFFE0FF7FFB1F0000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFFFF82C800E3800E00441AFE7EFE23FBFFFDFFFFFFFFFFF00001FFFFFFFFFFEFFFFBF000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8000031C608280E12A0F695F93F5FFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7BF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC000104182022C40F681FB8CF73C3FFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFF7BF00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE0002384180C40863E0414386EFF4FFFFEFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFE77F0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000018400700008783E7079FDF73FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFF7F0000000000000000000000000000000000000000FFFFFFFFFFFFFF9FFFC00000210410600000001E3D39FDF37FFFFFFFFFFFFFFEFFFFFFFFFFFFFFF87FFFDEFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h0000000000000000000000000000000000000001FFFFFFFFF0000007FC000000400010000008023E3F38FBF3EFBFFFFFFFFFFFFBFFFFFFFFFFFFFB83FFFFAE1F0000000000000000000000000000000000000001FFFFF00000000007F8000000000400040000159A3E18FBF7F7FFFFFFFFFFFFEFFFFFFFFFFFFFC07FFFFEEE010000000000000000000000000000000000000000FFFFF80000000007FC000000400000040400040C3058FFFFFFFFFFFFFFFFFFDFFFFFFFFFFC001FFFFFF9FC000000000000000000000000000000000000000000FFFC0000000001FFFC00000000C0040A0E00038C3E3AFFFF7FFFFFFFFFFFFF7FFFFFEFE00007FFFFFFCFFC00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'h0000000000000000000000000000000000000000FFFFC000001FFFFFFE000000000000462C0014023839FFFFF7FFFFFFFFFFFDEAD00000003FFFFFFFFC7FB80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFE00000040000100000876007EF1EE7FE7FFFFFFFFFFFA40000000FFFFFFFFFF87FF380000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0000000000003020008683FD33FFDFDF7FFFFFFFFFFE8000001FFFFFFFFFFE0FFFD700000000000000000000000000000000000000000000003FFFFFC0000000000000000000002021A201FE33BFFFFFFFFFFFFFFFFA00003FFFFFFFFFFE02FFFF07000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000F7EFBF7E7C7C080C3C7C7E7FBFFFFFFFCAB9FFFCFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000041F808101001000000000001C840007FFFDF7EF9F3E7CE4050504028000A01C5FFF0E19FFE7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000087F80000000800000000000C000020FFEE9042850004284050504028100201C7FFC8609FF3FFFFFFFFFFFFFFFFFFFEFFFFF000000000000000000000000000071FC00C00020000400000006C002001FFDCA200850404284050500028100201C7FF88B87F3FFFFFFFFFFFFFFFFFFFFCFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h000000000000000000000000000017FE0110602000000200001F8006001FFDD2484050004284050500028100601DFFE203039FFFFFFFFFFFFFFFFFFFFF7FFE780000000000000000000000000000FFC000003C000000000B80BE00001D3FFB94101050014A80850500028100600FFF8201C9FFFFFFFFFFFFFFFFFFFFFF0036000000000000000000000000000000FF00000000000000000DB09800C0007FFBA0908080A14280850500028100600FFE015A0FFFFFFFFFFFFFFFFFFFFFFF007E000000000000000000000000000000FC00000000000000000360FC004000FFF7082120218142C0850103008100603FF80AF0FFFFFFFFFFFFFFFFFFFFFFFF006E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h0000000000000000000000000000FBFFFFFFFF2200000001EAFC00F060FFEA51014101014E8001010300810060FFE00407FFFFFFFFFFFFFFFFFFFFFFFF80FC000000000000000000000000000000F004061B6080C0000000808C000013FFEE1042404141428201010300810063FFC0007FFFFFFFFFFFFFFFFFFFFFFFFF83DE00000000000000000000000000000012DB7C87798140000000006000E07BFFD4A28082820142820101030181806FFF0003FFFFFFFFFFFFFFFFFFFFFFEFFF07FC00000000000000000000000000000004FB77BF7DEDE80C0000000003E06BFDDD248400808200820103030181FFFFFC001FFFFFFFFFFFFFFFFFFFFFFFDFFE07F000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~42_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h000000000000000000000000000000000000000000040000000000000000000000000800020000F487BFDFFFFFFFFFFFFFFF801FFFFFFFFFFFE003FFFFA0F000000000000000000000000000000000000000000000080000000000000080000000001C2004000DDA067E0BFFFFFFFFFFFFFD0FFFFFFFFFFF8007FFFFF900E00000000000000000000000000000000000000000000000000000000000008000000400000002024D00755BFFFFFFFFFFFFFFF7FFFFFFFFFF000BFFFFFF9800E000000000000000000000000000000000000000000000400000000000000C00000008000000060241C23FFBFFE7FFFFFFFFFFDFFFFFFFFC0007FFFFFFF47801C000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h0000000000000000000000000000000000000000008000000000000060000000080000060604010A3C7BFBF7FFFFFFFFFFBFFFFFE0001FFFFFFFFFD0F801C0000000000000000000000000000000000000000000010000000000000200000000100000040600011EBFFFDFFFFFFFFFFFFEFFFF80007FFFFFFFFFFFD0F803800000000000000000000000000000000000000000000000000000000010000000000000000606020C3FDFDFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFEE43F803800000000000000000000000000000000000000000000800000000000080000000018000008607044EFEDE1FFFFFFFFFFFFFF80001FFFFFFFFFFFFFFE663F8070000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000001000000000000C0000000008800000020AA0E1FFCFFFFFFFFFFFFFFFF00FFFFFFFFFEFFFFFF7F78FF80700000000000000000000000000000000000000000000200000000000400000000000000010C26CCED13E94F7FFEFFFFFFFFFFE3FFFFFFE00FFFFFBF1FC0FF00E00000000000000000000000000000000000000000000400000000006000000000000000000322001620A15F7FFEFFFFFFFFFFF9FFFE000FFFFFFF9F7E83FF00E000000000000000000000000000000000000000000000000000000200000000000000000603E040B101E3C77F3E7FFFFFFFFFEBF0003FFFFFFD7C006057FE01C0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000020000000003000000000000000000C0340602093E75F7FFFF7FFFFFFFF0000FFFFFFF1820010607FFE01C0000000000000000000000000000000000000000000400000000100000000000000E000080208703053E7FF7FFFFFFFFFFFCF803FFFFF80120079BFE3FFFC0380000000000000000000000000000000000000000000800000001800000000000001800808103471F3F3E7FF7FFFFFFFFFFFC0FDE058009FF13E7FFFFFFFFC03800000000000000000000000000000000000000000010000000180000000000000000000480010116783E7D77FFFFFFFFFFF8018180FCF1FE1FE7FFFFFFFF80700000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h0000000000000000000000000000000000000020000000800000000000000000008887C70F0E7A7E7DFFFFFFFFFFFFF0023FF91FF0FF1FFFFFFFFFFE00F0000000000000000000000000000000000000000000C000000C00000000000000000081848F860F827FFE7FFFFFFF7FFFFFFFFFFFFF1FF0FFBFFFFFFFFFFC00E0000000000000000000000000000000000000000001980000C0000000000000000000808CC5070F832DFCFFFFFFFFFFFFFFEFFFFFFF1FF9FFFFFFFFFFFFF001C0000000000000000000000000000000000000000003DC000C000000000000000000018085C3070F077FFE7FFFFFEFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE001C00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000007FF00C000000000000000000000C080C3870F067BFAFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE00038000000000000000000000000000000000000000000FFF0C00000000000000000000004002C7C79F7F7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000078000000000000000000000000000000000000000001FFFC00000000000000000000003401047873D8FAFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF0000070000000000000000000000000000000000000000003FF8000000000000000000000007024000E77E0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000E000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h0000000000000000000000000000000000007F800000000000000000000000040C0043E77D8F7FDEFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFF80000000E000000000000000000000000000000000000000000F000000000000000000000000000000043E75EB6FFFE7EF7FFFDFFFFFF7FFFFFFFFFFFFFFFFE000000001C0000000000000000000000000000000000000000000000000000000000000000000001C043CB870FC76FFC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000380000000000000000000000000000000000000000000000000000000000000000000001C0464F67479F0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00038000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000001001C0404087C77FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFC0000005B0000700000000000000000000000000000000000000000000000000000000000000000000000C0C0C1C74EFFEFFFBFFFFFDFFFFFFEFFFFFFFFFFF000000007020000E00000000000000000000000000000000000000000000000000000000000000000001001E08043FF7FE7FFFE3FFFFFDFFFFFFEFFFFFFFFFE000000002D820000C00000000000000000000000000000000000000000000000000000000000000000000803E9F07976FFC7EF7C7FEFFFFFFFFFFEFFFFFFFE0000000006600E0000C0000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000001805615D3FFFFE47BEFCFBFFFF9FFFFFFEFFFFF800000000016D007E0000800000000000000000000000000000000000000000000000000000000000000000000805ECD87FBC66DEFEFC7FEFFF9FFFFFFEFFFB000000000023F003FF80010000000000000000000000000000000000000000000000000000000000000000000000008058E7FFEF9E7FFCFFFFFFBFFFFFFF8000000000000026B87FFF0002000000000000000000000000000000000000000000000000000000000000000000000011EBC04F7FFE7F3FFCFFFFFFBFFFFFFF80000000001003870DFFFF000800000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000400020638167E7FEF77FFCFFFFFFFFFFFFFF00000009A478C4410DFFFE0004000000000000000000000000000000000000000000000000000000000000000000800011200063E7E0FE73FCFFFFFFFFFFFFFFC037DE7FC81612008DFFFE001800000000000000000000000000000000000000000000000000000000000000000000083FC0EA67EFC77E7FFCFFFFFFFFFFFFFFF803FFFFC7B87E01FFFFFC001000000000000000000000000000000000000000030000000000000000000000000000043B08E827FFCFFEFFFFFFFFFFFFFFFFFFF7FFFFFFC2307F81FFFFF8002000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000003C000000000000000000001000000043C8C706FFFC7BEFFFFFFFFFFFFFFFFFFFFFFFFFF90107F403FFFC800400000000000000000000000000000000000000000E000000000000000000001000000040868E86BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94687E07CFFF700280000000000000000000000000000000000000000078000000000000000000000000000EFCE8F16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8707F84FFF7F0070000000000000000000000000000000000000000001E0000000000000000000080000C1C8CF0E9FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFC8487F801F3FE00C0000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h0000000000000000000000000000C0000F0000000000000000000000000837CFBE49FFFFF7EFFFFDFFFFFFFFFFFFFFFFFFFFFFEC102B800FFFC01C00000000000000000000000000000000000000A2000780200800000000000000000000039A7E057FFFEFFF7FFDFFFFFFFFFFFFFFFFFFFFFFB830770007EF801C00000000000000000000000000000000000000EFF2C1E06FFFE31FF0000000000000000783C41277FFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFF80C007001FF7807800000000000000000000000000000000000000FFFFFCF03FFFFFFFFC0000000000000007C3207FEFFFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFFF870CF001EFF00D00000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF380FFFFFFFFF00000000000000064870F161FFE7FEFFFDFFFFFFFFFFFFFFFFFFFFFFDC60FE001FBE01E000000000000000000000000000000000000000FFFFFFDEC3FFFFFFFFE0000000000000060471FFE1FFE7FEFFFFFFFFFFFFFFFFFFFFFFFFFF9C00FE000FDE03C000000000000000000000000000000000000000FFFFFFEF80FFFFFFFFF8000000000000130EFC79F7E7E7FEFFFFFFFFFFFFFFFFFFFFFFFFFFEC70FC001FFC078000000000000000000000000000000000000000FFFFFFFBC03FFFFFFFFE0000000000000203FABFF5FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FC007FF81F000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFDF00FFFFFFFFF8000000000010203FB4E67F7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079F803FF703C0000000000000000000000000000000000000000FFFFFFFF7803FFFFFFFFE000000000427F1FFC1FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBFC0FFFE0780000000000000000000000000000000000000000FFFFFFFFBFC0FFFFFFFFF800000000441B5FFA3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFFBFFFC0F00000000000000000000000000000000000000000FFFFFFFFDF603FFFFFFFFF0000000083DBCDFBF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFF81E0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF78007FFFFFFFFC000000000FFF7FFAFE7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFBF87C00000000000000000000000000000000000000000FFFFFFFFFBC001FFFFFFFFF0000000401FFD7FFFF7FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFEFF0F800000000000000000000000000000000000000000FFFFFFFFFEF0007FFFFFFFFC000000405FFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE1E000000000000000000000000000000000000000000FFFFFFFFFF78001FFFFFFFFF80000021B38F3F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DC3D00000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDE0003FFFFFFFFE000002021FFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD8FE000000000000000000000000000000000000000000FFFFFFFFFFEF0000FFFFFFFFF800000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFBFF1FA000000000000000000000000000000000000000000FFFFFFFFFFFBC0003FFFFFFFFE00000027FFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFE3E4000000000000000000000000000000000000000000FFFFFFFFFFFDE00007FFFFFFFFC000002BFFFFF7F7EFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDCFF800000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 .lut_mask = 16'hBBC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~43_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44 .lut_mask = 16'h2C20;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46_combout  & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~46_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47 .lut_mask = 16'hFF02;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC006000000000000000000000FFFFF0000000000000000000000000000FFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF0000000000000000000000000000FFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFF0000000000000000000000000000FFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007C00001FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000127C00003FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000009FFC00003FFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h0000000000000000000000000000000000FFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000001FFFFFFFFFFF00000000000000000000000000000000003FFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C000000000003FFFFFFFFFFF00000000000000000000000000000000001FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFF000000000000000000000000000000000007FFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000000FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h000000000000000000000000000000000003FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C000000000003FFFFFFFFFFFF000000000000000000000000000000000000FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000007FFFFFFFFFFFF0000000000000000000000000000000000007FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000FFFFFFFFFFFFF0000000000000000000000000000000000003FFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00000000001FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h0000000000000000000000000000000000000FFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060003FFFFFFFFFFFFF00000000000000000000000000000000000007FFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E0007FFFFFFFFFFFFF00000000000000000000000000000000000001FFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003E001FFFFFFFFFFFFFF00000000000000000000000000000000000000FFFFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FE003FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h000000000000000000000000000000000000003FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE003FFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F8007FFFFFFFFFFFFFF0000000000000000000000000000000000000007FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001FFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FE000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002FFFC00007FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0001FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0003FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C0101B8003FFFC0003FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021FFF479E00003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFF0003FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870000003FF80007FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC78000003F80000FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00001FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060000000000003FFFFFFFFFF00000000000000000000000000005DFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003FFFFFFFFFF0000000000000000000000000000100D3FFF90001CE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFF0000000000000000000000000000000003FFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 .lut_mask = 16'hF0CA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFC00FFF0000000000000000000000000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFE001FFF0000000000000000000000000000FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFE0001FFF0000000000000000000000000000FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFF80003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFF00003FFF0000000000000000000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFEFF00007FFF0000000000000000000000000000FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFC00007FFF0000000000000000000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEF700000FFFF0000000000000000000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7F00001FFFF0000000000000000000000000000FFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9F7C00001FFFF0000000000000000000000000000FFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F9FA800003FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F0F9F8000003FFFF0000000000000000000000000000FFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFE1FC06001C0000007FFFF0000000000000000000000000000FFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C00000000000007FFFF0000000000000000000000000000FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F030000000000000000000FFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000081040818383F7F3C3838180400000003FC00003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000300E020000000000000000000000002081060C1830302020301018040000000FFE0001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000006000000000000000000000000006181020C1810302020301008040000003FFF000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000418302081810302020301008040000007FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h0000000000000000000000000000000000E0180000000000000000000000000C303020C181030202030100800000001FFFFC7FFFFFFFFFFFFFFFFFFFFF8001870000000000000000000000000000000000000000000000000000000000000008606020C081030202030100800000007FFFF7FFFFFFFFFFFFFFFFFFFFFF800F000000000000000000000000000000000000000000000000000000000000000018606060408103020203010080000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF800F00000000000000000000000000000003FFFFFFFF00000000000000000000000030C0C0C0408103020200010080000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF801E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h000000000000000000000000000007FFFFFFFF80000000000000000000000420C080C0C0810302020001008000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E0000000000000000000000000000000FFFF9E49F0000000000000000000000006181818080810102020001008000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803C000000000000000000000000000000EF04804086008000000000000000000008410301018081010202000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80380000000000000000000000000000000B00884082000000000000000000000000C30303030181010200000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE7FF807800;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h0000000000000000000000000000FF0C000000001FFFFFFFFFFFE000000004000404000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000FFF1F00000000000000000000000000000000FF8C000000000FFFFFFFFFFF800000020808080000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0E00000000000000000000000000000000D704000000000FFFFFFFFFFF00000000000000080000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0000000000000000000000000000000000FF84000000000FFFFFFFFFFC0000000010101000020000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFF000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h0000000000000000000000000000D684000000000FFFFFFFFFF0000000080020001002400001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFF0000000000000000000000000000000000FF24000000007FFFFFFFFFE000000000000020001200000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFF0000000000000000000000000000000000DE8400000000FFFFFFFFFF800000001040400020100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFF0000010000000000000000000000000000FFDC00000000FFFFFFFFFE000000000000004000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFF800001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000001090327C7FFFFFFFFF800000000008080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFF800003000000000000000000000000000000017FFFFFFFFFFFFFFFE00000000040000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFF80000300000000000000000000000000000007FFFFFFFFFFFFFFFF80000000004100000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000001FFF8000070000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000001FFF800007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8400000000FFFF80000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FE3FFF00000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFE00001F0000000000000000000000000000FFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0840003FFFFFFFC00007F;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFF00000FF0000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF000000FF0000000000000000000000000000FFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F0000000000000000000000000000FFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000087F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000087F0000000000000000000000000000FFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000018FF0000000000000000000000000000FFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000010FF0000000000000000000000000000FFFFFFFFFFFF0000000000000060003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000031FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFE000000000FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000071FF0000000000000000000000000000FFFFFFFFFFFE00000FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001F1FF0000000000000000000000000000FFFFFFFFFFFF000007FFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007E3FF0000000000000000000000000000FFFFFFFFFFFF0003FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000003FC3FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF00003FFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFC7FF0000000000000000000000000000FFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFF87FF0000000000000000000000000000FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFE0FFF0000000000000000000000000000FFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFF80FFF;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h0000000000000000000000000000090080408208200000000000000800000082060202010101000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF80F0000000000000000000000000000000090080408B003000000000000C0E18002106040606020301000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF07FF80E00000000000000000000000000000000400804073F010020000000000800000030C0C040402020200000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE07FF80E000000000000000000000000000000004008040000180062D0C0800064080004208080C0C04060202000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h000000000000000000000000000004008040831010062DB3FD000040000006181818080C040402000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF800000000000000000000000000000000044408001800001062DBFF9070000000004101010180808040400000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF8000000000000000000000000000000000040001C0000001C02D7FF100000000000830203010180808000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFF86000000000000000000000000000000000003800000000026401C0000000380000820202020101008080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF8C0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h0000000000000000000000000000040000000000007FC19C0000FE7FC000104040602020101000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF980000000000000000000000000000000038000004000009FFFFDC0007F61F00001040C040402020000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFF9000000000000000000000000000000000FC08000000001BFFFFEFC20CFD7C00002080808000400020000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFF8000000000000000000000000000000000AF08000000001BFFFFFFF09FFF700000418100808000400000001001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h0000000000000000000000000000FE08000000001FFFFFFFFDFFFF40000041010100128000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFF8000000000000000000000000000000000FF08000000800FFFFFFFFFFFFF0000008202000112000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFF8000000000000000000000000000000000FE0C000000001FFFFFFFFFFFFE000000820202020300000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000FF8C000000001FFFFFFFFFFFF8000001040404000200000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFF1F0000;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~50_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51 .lut_mask = 16'hDDA0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49_combout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51_combout  & 
// \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~49_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~51_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52 .lut_mask = 16'h5088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFF080000000000000000000003F800000000000000000033FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC102000000000000000001FC000000000000000000001FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF8000000000000000000FE0000000000000000000000FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFB00000000000000007F800000000000000000000002FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFC8000000000007FC0000000000000000000000013FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFA0000000000FFC00000000000000000000000003FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC000000001FFC0000000000000000000000000003FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0000000FFFC0000000000000000000000000000E7FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFF8000000000000000000000000000001DFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE000000000000000000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000000000000000000000000014FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005DF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000007FFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000001FFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001FFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000787FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000F07FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFE039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001C057FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000007FFFF0203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000078037FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000001FFFFC30207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000F001BFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h0000000000000000000000000000000000000000FFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFC001FFFFFFFFFFFFFFF00000000000000000000000000000000000000003FFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF0003FFFFFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0027FFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF80007FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h000000000000000000000000000000000000000003FFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0001FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F80003FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E00003FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00007FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00803FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h000000000000000000000000000000000000000000001FFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03007FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C00FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000007FFFF902020FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001C00017FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000001FFFFF8102043FFFFFFFFFFFFFFFF841041040000000000000780000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFE102060C1FFFFFFFFFFFC20820820000000000000000E000002FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFF9C1020408307FFFFE30000000410000000000000003C000001FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000003FFFFFE1820408102082041040000000000000000000000F00000047FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF1C10204002041040020820800800000000000001E00000003FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFCE183040810400208000004100100000000000078000000007FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000003FFFFFE1C1860C102080041000000800000000000001E0000000001FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFF0E18204082041000800000000000000000007C0000000002FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFEE0C38208104082000041000000000000001F000000000006FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFF0C18204002000040000800000000000007C0000000000017FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFCE1810408200000000000000000000001F00000000000000FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000FFFFFFE0818204100080000000000000000007C000000000000002FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFCC0830000000000000000000000003F0000000000000001BFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003FFFFFFE081000000000000000000000000FC00000000000000007FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFCC1000000000000000000000007E000000000000000001F7FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~53_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54 .lut_mask = 16'hDA8A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~52_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~54_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55 .lut_mask = 16'hCCDC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h0000000000000000000000000000000000035FFE579E3AFFFFFFFFFBC8A478F26C3393928A149E775E04FD28F3FB63BF8B9BFF49F299B32817FF0000000002FF000000000000000000000000000000000002FFFFE7BAD39FFFFFFFC0476F56F26E980BC3C605E8EF2140BE589CD1977F33C5FEF765B3715FAD0000000000011F00000000000000000000000000000000003FFFFFF1314CBFFFFFFF802DDDF84001FC0FC5C246CB81790A2339EF99C93B8600FC466D2C0AE3600000000000006F0000000000000000000000000000C000035FFFFFF00455ECFFFFFD002C0DEEDA316C9BD7F6A4AA3429643F3FF789DBFF07803F8FD8187B512000000000000007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h0000000000000000000000000000F8009BFFFFFFFF01846DFFFFF600001FF4F2800123DBF81E7A46F50331FBFCFC8EEF5BCBBFCF3970A3BAC0000253E00000010000000000000000000000000000F528FFFFFFFFFFCF118C67FBAA0001A1F4FE8C7043D1FD921B9CFF01F677C0EABF5C4E467E04DEE3A6D18503FFFFF60000000000000000000000000000000000FFFFFFFFFFFFFFEB56730FFE00000132A341C7BE7262CF165891FB0966377BE9FEDFDE00780349D03F8DFFFFFFFFFE8000000000000000000000000000000000FFFFFFFFFFFFE7FBE8B9C336000000F28DCE7BE9579ED7026441BF1AF70307FFDC68C1003C00BF5E3D04FFFFFFFFFFF40000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFF402004287A640000003E6D8E4DF21367C8DC2A58EB024FE7C1DFF8F01B00FE01A6B84E4DFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFF80000947B3F00800001FF9A3697D423FACA49070662464EE7F1C69FA3FF80FF20C63C1B93FFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFDC0000CC865325D00005FFFD1241C487DC663C0596719E7F8D877F4FF8CD0072701C2C5E6801CF9FFFFFFFC2000000000000000000000000000000FFFFFFFFFF140000F0A95DFD6A0009FFFC838CFA87FEC1B4E3DA03F5938B0C3BBF63500027D000AC36900000847FFFFFFE00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000287BA60A3D403FFFFFF84FFA20EEE16A8E0807D4E7CFFD759E6783404FF665909F000000026FFFFFFCC00000000000000000000000000000FFFFFFFFFC0000000AB86AC18FC41FFFFFFF3FFE1BE3B8E0000405C7DF8F6B7EA4FD870507EFBEA40E00000000027FFFFFC00000000000000000000000000000FFFFFFFFF800000000A01C73F2211FFFFFD08AC4FFEE0FF80A05240379FFFF6D9C6D388023FFF0C555880000000003FFFFE00000000000000000000000000000FBFFFFDF780000000100229E1DE03BFFFFE83DC3FE3CFA900D0EE485BFFEFFDFDF5F00011EFD072E997F000000000AFFFFFE;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000005BFFFFFA00000000005135FA01F17FFFFFF403FA8BA89181DE9BEC0F7F9E7FFBF71B412006703B0930FFFC000000037FFFFF00000000000000000000000000000146A950000000005F003E8FC8FEFAE3FF400037C94098EBE5B86E896F7EBFC7BFD480982023F195E1FFFFE00000003FFFFF000000000000000000000000000002109C000000004007D70B75D40EE1003FD00037E918456FFAF10693FF7CFFC9FC002010013FC3CF8FFFFFE00000000BFFFF0000000000000000000000000000000040000000001B1FF95984EE4D93FFC3E00007E70182D7F82DF712FE7DBF91DC080004C1FF0AB72FFFFFFC80000007FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h0000000000000000000000000000000000000000004FFFFF34961DF09E780030000074983065F879DE31BE3238FAC840007D1F3BC59E6BFFFFFEDA0000002FFF0000000000000000000000000000000000000000005FFFFFF53D6481FC70FDE000000400F7E46BF3C0F36CF3FDBFD0006047FFED96BCC29FFFFFFC0000009FFF0000000000000000000000000000000000000000001FFFFFF5094ED048E0F9818D0001D822F247FB85F4CDEDFDE7A181003DE426D5F9800FFFFFFFB0000027FF000000000000000000000000000000000000000001FFFFFFFEC5B00A1CE07A0126300010E31E11F3A0067D9FBFFE33000EFBE98F2AF38001FFFFFFF30000113F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h000000000000000000000000000000000000000009FFFFFFFFC1D89944C078F871E23500B8471472A1D7F90D9FFC028D3FEFA4A255F30000BFFFFFFC2000000F00000000000000000000000000000000000000001DFFFFFFFFEDE82C2E0F79452C1F8FAD158793081F1B8C7FFFFA3D97FFFF825587C400000FFFFFFAD000004F00000000000000000000000000000000000000007FFFFFFFFFFF4B61D7BF80F89C0FE01DF13F0FAA362BD7BEE7CD03E73BE252BC8790000001FFFFFFDC0000060000000000000000000000000000E14000000004FFFFFFFFFFFF5BE19036434BC7861200EBEC5FFFF82FF787E7FF420D97DF09C3C33F800000FFFFFFFC000001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h0000000000000000000000000000EC8000018A3FFFFFFFFFC833F0C42BC4C38F57E00FC0410B23FF7AD0CF1A5D5F3E785D8DC746C62F8000017FFFFFFE8000000000000000000000000000000000FFF7A625FBFFFFFFFFFFE000CCCF55D539CEADBDCF80010FFE0037988B0DE7C40607E002F36A4D7FA800003DFFFFFFA000000000000000000000000000000000FFFF3FFE5FFFFFFFFFFF08001F0D5A8AA62F87419778000A02A7C3CC344C0890000CB8894F801EFFC800002FFFFFFFFA00000000000000000000000000000000FFFF77FFFFFFFFFFFFFF4000062571BB1C3627B0C34FE40000027C5CE250800090092C46ABF838FFE4000005FFFFFFF80000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h0000000000000000000000000000C0000000000000000000000007FFFFFFFFFFE8C629E693792BACF209942403857C00DAFFFFFF0000003FFFFFFCC0000001FF000000000000000000000000000090000000000000000000000035FFFFFFFFFFFCB938F4B102F00F0B6997B78B020006C1FFFFFF000000AFFFFFFFE0000000AF0000000000000000000000000000FC40000000000000000000105BFFFFFFFFFFFFC2DA7EA07563304B53E0702B8001FDBFFFFFFEA0000008FFFFFFF0000000030000000000000000000000000000F9F5000000000000000000315FFFFFFFFFFFFFF9CE06F03FFF01F63E01B100003F5CF3FFFFFFC0000000FFFFFFFD00000005;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000FFF608000000000000000064FFFFFFFFFFFFFFFF89CF3D9BF04F24E9A1FF8BFFEF7A03FFFFFFF40000003FFFFFFEC00000000000000000000000000000000000FFFFFD8E411800000000018EDFFFFFFFFFFFFFFFF9AE0FDC347785002FFFFFF0AB0000CFFFFFF90000002FFFFFFFC00000000000000000000000000000000000FFFFFF6BF9FAD5F4020294F3FFFFFFFFFFFFFFFFFFC33CC0382EC3C00100002FB400001FFFFFFC00000023FFFFFFFC0000000000000000000000000000000000FFFFFFEFFDFFFFFEB2198FFFFFFFFFFFFFFFFFFFFFF859F91F87C0FC001FFE8280000004FFFFFFC8000003BFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2EFF00BF81F81EE47C808000002FFFFFFC8000003BFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F75125B68F7FAD3FF72000006FFFFFF80000003FFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8098E1817FFEA7FFFFFC000000FFFFFDA0000000CBFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0039E95B9FF8FFFFFE0000004BFFFFE00000002FFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000FFFFF8000002FFFFFE400000013FFFFFFF5A0000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000003FFFFF80000053FFFEE000000057FFFFFFFA20000000000000000000000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED0000003FFFFF80000007FFFFF000000003FFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000CCA9E58EDA506C4CB66FBE700FFF7D9A793DAE2FFFCE05D560E3FFFE800000FFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC0000003D0D1FA28C4D8491BC3FFE768F768C6F8A3811EE26A7426B81D7FFFF000000A9FFFFFFA0000000000000000000000000000000FFFFFFFFFFFFFFFFFFD0000000040D8FFD84FBCF54987CCD25DEB009F98599501D9953B05A03B3FFFFD000000BFFFFFFFB000000000000000000000000000000FFFFFFFFFFFFFFFFFFE0000000019F89F5199488FAEBCC9A6D913B9E68A9E41A22D638DC000F41FFFFE00000005FFFFFFDE0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000000022497E09BFEB08C81B6569AE093D40CD8241A93B086AB01501FFFFB80000001FFFFFFFF000000000000000000000000000007FFFFFFFFFFFFFFFFDC0000000000BE5BE6A02C432BAA2E125A0973CAE192227FCCF05338072007FFFFC00000002FFFFFFF600000000000000000000000000001BBFFFFFFFFFFDFFE4000000000001F99C3653DFD8AE4BD8F3FEC99CE2843235BDC781C701F0005FFFFF80000000FFFFFFFE000000000000000000000000000000F3FF7FFBFFFFF0C200000000000033CF464D004AC0B1C61917E53D9555363BD8A3433003B0007FFFFFE00000001BFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h000000000000000000000000000000029EFDFDBAD637000000000000590767C01142FF8A6EDAC8EDF12DC100DB61C651EEA10900001FFFFFD000000003FFFFFF0000000000000000000000000000000004810904E5800100000000067F91EDF00F0DEC2E00DBB8291C1ABE94E8D14328E101EB000003FFFFF900000006FFFFFF00000000000000000000000000000000000000002400000000000036FFFC2C721F086FDDD535EED752097F3DCB488398943FEC800007FFFFFE800000007FFFFF0000000000000000000000000000000000000000000000000000002BFFFF41B0CFE9C25545D2C256E3F1ABF74A0C0949C1FF32D00000FFFFFFF0000000FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000E7FFFFF8B627EE815902238B136935E292059C400B1FE09FF00001FFFFFFFD0000002FFFFF00000000000000000000000000000000000000000000000000001A7FFFFFFF9E68E3F1D0B8FC018D2F98390D418ED2ABFE3F7FC000005DFFFFFE40000003FFFF000000000000000000000000000000000000000000000000000001FFFFFFFFF2CA3FFC0EE3CA434CBF999832A8631F3FC167FFFA000005FFFFFF8000000457FF00000000000000000000000000000000000000000000000000002DFFFFFFFFFF086FF8E06D935DA99B362A1A672303F804EFFFE8000001FFFFFFE080000001FF;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) 
// # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~61_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h0000000000000000000000000000D6AB711BA7287F97C2F2283498D6A531F1744793BB982A13830683C093C8190848EC2E94571C20EE35D61F4580B79F75B4000000000000000000000000000000E53A2C6706769F922E385512DA59221618EADFEA8D190005000196C5A4F3361D73EF4DB44833EFCE318EFD0F48F6995A43FF00000000000000000000000000004ABA7A483B25EBA1C4AB4DFB3100D81327C36082D8F5D0835387F6E684D583916785CB71C9F017CF21F7F21E11FAA86781FE0000000000000000000000000000AC32924EC00D94088C8305B557CAF72EB5A6ED4204B98532056A86EAA4F70138FDD7107842FF254F3B9E323719F72B0EF1F9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000003E0C56298401D92E82E7A33B6F64306B1E904E0410970877457AC4F905BD3A102D864E5D40E9E7EC2FB5E751619FA903F6FF000000000000000000000000000098765622839FE2EF3D1C06548A606459C781573D646B1E340B02FC030B1B4E032DCFFC7F6557FF8C7FF5E709DB8A60C7EBAC00000000000000000000000000000A93523983C9F0B47F9F0A95662CEF62A71BF529C2E01DE0E6629D02044D0033616DBF9FBEB3FFFCDF918A631996CCE160390000000000000000000000000000480B428AA5D9265958FDCB0317393F29E95654C041BA7D04160C0FA7C0038A1E0CC7C81B09BB31FFBF31176C9DFC4E67E021;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000009B662A60A74CA931D2532B7C51F69227833E0D842B9A2023F3FE3CE6A1FBF8338F770BF9F0DFEFEFDD103E1049F407B9C06D0000000000000000000000000000238EE2636265CE400FB044C22262E22DEB8EC220478EBF20B8366FC4E282C7D7B2DE05FBFE8FF4E6C000884B4FF484EB01970000000000000000000000000000ED134945367EB43FFE351994F2C1C05666452541E71FEBC7E030700074F2C45E4E0D0F2351CFF99FC40029DF4DFCBB5B03C90000000000000000000000000000F3029CDFBE68F000000BBF7A2DA2CA1D044EBF8899F6AFFD51300A1FD2F3409B05B6A62349DFA59D849053F85FF20ABC0271;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h0000000000000000000000000000B235058B2F7F92000001139D053CBD7168217F43021CB0FC7C306D71F69D4DA2AE20266285B809AD801E1FE94DF3C2900C74000000000000000000000000000035241CDFAF96CC0000000159023BB178BA24850638598CDDFB5AB3A75083E96F61DE4DD203547ABD012FE4994CFC44BEC0E70000000000000000000000000000028935A987C1EC0000003E4101A7D72E07150604023F1F37C0AE77F7228C7FF827A915A7A6126FA559E80A0DA67163DA296800000000000000000000000000006C2718F42CDC42000001FFB077C1289D662F7B07A0078BFF3A6F99F357B3BA1370C94AE8AE0ECEEE43A96D09A6F86ADD9D61;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h0000000000000000000000000000C6C4BAB020913A00007FF00FCF071424CB1602EAF21667809229356DEBD624080EFED1E52F1AF4FF43CB790BB1B9F9919B5E00000000000000000000000000008B36B124045634000FF801FE180492911A2C037194951EC231F464D63CEB204E8FF4F3EF3A08E1631F22F73B19DA2AA6DA3B0000000000000000000000000000F4292DB56A880A00FFC007FE401AE96625D40C67981A72ED5C8A71CE707C4E3FF04C42EB500CF4D0B521F1F35CC379613A3B00000000000000000000000000008699B9846E9899FFFF000FFA03FD0D2E05CD083FC9D1E0953B5095DFC740702FF0C590F3DA127D00E02757776E7634C3FA8B;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000009861A131064093FFF600FFD837986AF674D0FC475F048434BE2D1763626600241152C221D49BEF0C396FCBAA666E7C023A4F0000000000000000000000000000330BA5830057A0FFE007FE43FEB2EB78EC1AD9C60065A2B6D53961AA375444A7ED2F29D6ED76330B6FCE398AB32FB441B84F0000000000000000000000000000A3399C33B7881FFC001FF9BAFC76622C06B57FE9C8D5A7903C92DDE9655F3DBF07F2E8F39DF30641BC29953499ADE30231740000000000000000000000000000D53774439F6D48D8003FFDE056470274B32B7FAC6BC3645975C69ACA49EF9F263E22F9E1D537A6FE8B0789734DA8DBE834D0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h0000000000000000000000000000AD2C10B057B9FDA0003FF59C1D4A6EAEBC1298644C7353AB88FB92861725447C5FE05C3AC7DF0E9F908F91D424D1C63F70CC0000000000000000000000000000EF8418CE07FFFEC0007FF001498E3F9E56A1950A52DE1EC4B62F435F867514FEFC04EFB6BFDD7D001A064254DABF077F628B0000000000000000000000000000CEEFAAC03FF37D4000FFD0FB81D0DFECCA630F7088C7D1E5F132D455D3AA8BB1D3C297AE9E91FA1E2076E675E6C0634F4B2900000000000000000000000000007E5FDE6FFFFFF480007F2E9F4537159F38E4FDE18002EA4FA347CA43D6213FA0A78F143A7BD089B96240A644317E3AC0C2BF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000004027FFFFFFFFFD0000F71A306732C4103D3B6B2A8B1773CD4163836AF9319845A4A472BEBD36E58162E00443DED9385C915F00000000000000000000000000000003FFFFFFFFF980004ED23A3F33DC83E6F24A690FCC923C2E24AD18DA14973F93BDB3B8F2015B02DF01C72E4431791543CF000000000000000000000000000000000FFFFFFFF380007D4F0301B9C0EEFFF03A6765A1ABC3467CBC2D2D944ABFE8DE101B70023E3147B15CBB8900B5A560EF0000000000000000000000000000000000049FFFF5A0058DC18300F086CC41C2E855161F055CB5AB098510207D564EEC407BF01E387616E383BAFC09B420AC97;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h0000000000000000000000000000E8000000003FF3F841301C73FFB606AE6BCFBBF7A9C53488ECE3DC4DC39774FD3D56003DB00A6995CDF303A8FA0957D8CB010000000000000000000000000000FF0000000007F5F4260347C77F687078180978754C75B1F97A3BFCFF18206DDDD177D04F32D4F35BF2326C7EB6977A6796200000000000000000000000000000FFF820000001F29EC1C1F80801BF80C5B0A0937FF1C43F1CEBBE4618121DC8EF39A6713BE645724EEB4801B6BFFE999314C00000000000000000000000000000FFFFFE540000F89CB80670765678435F39F4FCD8AB9B595B1ED1F194AE6C8BAD0850705E905369FF7E407F077DDC98301B40;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFE0004F80F8FE4E00DCFFE15EEF15F2C36141CC3A50872041388DFFFE756420FBE8A03C6027FF81EE1FEC1FE7DC4000000000000000000000000000007FFFFFFFFE001C7FE1C0F00F5A14718A61CC445B4331A30940236BC59107F1B5FB64AAD3FAE2200881807E0080C23BAC3380000000000000000000000000000000B7FFFFFF81E3FC087EE07CFC7FEC9FC195662B1C8D6B87C9503F924248EF805BE18103FC1D7FF7FC1F84EFCEF29EDC020000000000000000000000000000000000007FFFC03BC0F3F001D41B8E0400581DDE28E9919835C3A1C2D61968B99DDADBA32C6E3E0020242074BF604536C85D00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h000000000000000000000000000000000006FFE01870E73C36E93100E281839CA615E3EB0B722DC841C3050D31EC9EA3839BE3B03FCFDF5FBE207C5352BD3BE00000000000000000000000000000400000003FE8C63870E03B0FFF8B03848003E9B26CDBEFFF0E3CD1E78429880490838FB22CDEFA202042830027AB4B8DDBFE0000000000000000000000000000F61000002FF09A3E6802FF17A27091129877ACBA274B6B147B924FA422568B23036385286FC107F9FFB843C16C59938A8BFF0000000000000000000000000000FFFC80000FFCFD8F45C9FAE050C7AD8825FE41020B1559963C7291E56F1E896013F13DBB9E3EE000101C473AC1F61C1B27FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h0000000000000000000000000000FFFFFC0007FCFEEB0FEFE49BFE81BFF1E4BDF07B889913BFEFC447F26B44386BCB6EACF80F552FFF003E487865FFBAA023FF0000000000000000000000000000FFFFFDE003F84AE1C3FF0CF03BF019F05491A0EC2C147A140973810E5FC05A7C11173CF231BA0003D910EFE01F00AA5865FF0000000000000000000000000000FFFFFFF001FC60604BE1F9CF1A6D2A73C757328F04AD4DB6138125D822421B5D9321967C1C1FF866830FE3980FC74931702F0000000000000000000000000000FFFFFFFC01FE027EFF2B9BC1801801FF8EF6D5AFEF842D65C1E10CC42843B752067ABBD5A387CCE60F03FF7C32D161243807;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000CDFF63605CCA4E86A96C10427850447D852CC2319D65843030038936008E5BB400000000000000000000000000001AE4CD61A7C0E030B5FF1C26E46E4790C44B82691B823AD6BFFF4219A83A0404B6C9B159D1F018040003763B247C3D83A172000000000000000000000000000044B166A02D9C436DFF8EC4A4258EC5B20F25A10BC0112EA53E72462B351CCBDC6D5C213E06A05800038E722F00D871D4217C00000000000000000000000000008B2E1AA012F59A93DA5091DAB9207B8EDCA6F76280787F71BE2A006021F720D8AFEA34740B0DE600A7DFFEBB03D8753045D4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h0000000000000000000000000000ECA0C30E8ED695B219A4E7E7A1837E575761269E339E4D99D4F8FF7C5F2FEE0B5E1460BEB06DF30443BFDF7FA3C8F12A421A00000000000000000000000000002383B755B77EE279DB4DC7C3B8BA7188A5D13989FF15277F643EFFFFFFA8E63FB2D4F715A03C704FE7BFFEFA0700E317399F000000000000000000000000000063F001BF4DDC8672A3A1F1FA59DEB12CA7C757437C961F1303F382FC5FB009D6909EAD97674CA693FFFFFFBB3D817E7A620100000000000000000000000000009A13F8B21DC8C125185430D48861F83AA92B812722A8A9B1DB0103C3418281D79075181FD761381FFBF0FF780502FADA8A8B;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h0000000000000000000000000000FE30F9FC92D87B960EF745A1AE5E530D52506628E121D929217B3914040742C2D63B9D813EB9631F9FC2FE781839F01DFDCF000000000000000000000000000081099FB100FFF9A4C98352C052D966504BBC372FE7B2D14E4703FDA0003F7DBE7D057E011EAEA3E0B5CF5FE0C00DF784E6800000000000000000000000000000C10A5A38EAB98D330AF1CF3AFECFD2BA8034B418A7CF00981BFC72C310DC3DF64484CA0186CB8884B3CFF7A0A0159D18DC8000000000000000000000000000007CC5DAC32557B722BDCFB4190D2B2BCA3B4CAF70B5D16AFEC802807EED62973E7AD8001C5B7B7F5033DFFDE1303D9DD71B80;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~58_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h000000000000000000000000000037FFFFFF00FE03FBF000F015E080FF26A3CD988026F66DBB070B6053AD4279507A34B969FCE1E1F9F0EE31F8FD0051CD0000000000000000000000000000000005FFFFFF007F01F7E100701FBE3FF57EA85CC9A723D84B47B2A479A1F54EE16C44B4E5F8F0701F0101FE41E235C40FAFA0000000000000000000000000000000003FFFFFC07F01D363003C0A007C7F7D8346130C5A74EDA622F68AB453A0055BEA7A40E407E07F1F84FA55E781E081AF20000000000000000000000000000000002FFFFFE03F81A187FA1C2B38BFC3BD883027E8C35A49DC1F3EC034E2FC8D708B9852941103E03D0EEB211E405835683100;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000004DFFFE03F81E387FF1E61C0033E98CE2FC5E555414B725EF55BB6C7E89F4C0B91067FF80E15B8E57C701A56CD02B87FCC0000000000000000000000000000000050FFE00FC383827F1B9FFFF43C557DCF0CAAF9E3281F2C614C17213BF78A3DF11EE7743E2E8B0001202CAEAAB65C7FFF0000000000000000000000000000000006BFF00FE787E00F1F1F01D845A67E979A019CEA69ADF7DBBF360D1D400148A5387BC1DAC7C08001C7040F64498D3FFF00000000000000000000000000000000004FF807FB03C80F1E0700218DFC58A65578AC7848DBB17123F553478307F9016A953F0179E013078E0E175EADE57FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h000000000000000000000000000000000007FC07EF0204078F001D079BC561071D859B7DB45E1E82701AFAC6DD842E344E16181037C8122F8120222097F4FFFF000000000000000000000000000000000003FC03CF8204078BF0A3BE70C3363BE38AEF3D03312EC16F08F854B9BC5E3E9FCB9CD638FE5F70DC0BABC869F5FD7F000000000000000000000000000010000003FE0201C74607CBFAE885C5C070D4D4907B4DDECE99763A3BCDF0D17E91468C63F83A2BDFF2D014DFB47B42B3E0070000000000000000000000000000FA900000FF0180C5D62FCE81CEC505F365A4106D9D40BBC4EEE2138CDE58F6009234914D550C437E007833A2951A5B008001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h0000000000000000000000000000FBBC00007F8191FCFE03CE72C78016A4086B0E6036690BEDB6203E6912649FCF81ED2635F6F9007E3608487E61FF310200000000000000000000000000000000FFFFC0003FE8F0DCFF0BF36B7745090D0791DB02569122BE3A51B4BBBCE7F2D1835AAB2C091AAF9148CBC48E667D712000000000000000000000000000000000FFFFF0000FE4719FFF0988F319167E37D006E5454EA48EA440E1AD0D5F0CBAA547B270E02965F7209F4128487BCCB00000000000000000000000000000000000FFFFFF800BDE39CBFF0B6B7B7C34FC13985793D347E65E6ABF62368BEE639A0FA1BDC077CCCE60041D6487DC8A436A900000;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF3FFFFFFFFFFF2253187961116EF9B68F0EFC860DC55B4E34FF5A00FFBF78C2CE8F9246064507FF54072BFFF88000010000000000000000000000000000FFFFFFFF27FFFFFFFFFAA7FE79A030B679FAEE003EE2CDD57D510F40A113EFDE11501FCFFA432E0989FE699F7FFF800000000000000000000000000000000000FFFFFFFA79FFFFFFFFFB7542A5CD38066CF1F28669DB099F7CB55D61CE03534B18605E87FA0F1E6B103A733F7FFC000000000000000000000000000000000000FFFFFFF8B77FFFFFFFFE3B2484CF401675FC7551CA46C572C5F70C1FBD01534FA2609773FA9A27939380C90EFFFC00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFE6E0FFFFFFF002FE6AF5F0C56FDFDECB18A1AF509A09C10E37C02DCDFC2C081C1FC5CEB77FDCFB6BDFF00003000000000000000000000000000000000FFFFFFFFC7AE822368000B8DFFDC33A582602BE0539F4EC708CE10CF3D0CFD2CEBCF50F0FC990EA3F4640B17F80003BF28000000000000000000000000000000FFFFFFFD88FC8000000001C0DC5B92AB242875E01FAE7CEF5A2E39594D88D96F469F20BE2E74CE205675E71D00000BFFFF0000000000000000000000000000002FFFD600009EA0000000013E7151F364243204081FB47FF8C76CD9BEDC1F917BFD7000EF0EB3A56052C3F52400007FFFFFB0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000BFC820000A170000000000FD720F3FB0008085019C87330A765068784377A959CF684B98EFF52634B3273200001FFFFFFF8000000000000000000000000000006F508000627D20000000086E5B9E9A7E3029800B8E3735E0598156BB7C23EBBFDE6A19CE835AAFC6C6C2FC0008FFFFFFFFF0000000000000000000000000000001800000107BB0000000029DE37D827A101A105EFF7E8581424B1BBF9C23DE0BFBB93CEEDA414F524BE6F800FFFFFFFFFFF000000000000000000000000000000040000000F92F00000007F97E338D24DF0DCBAFBA8CFF7222083FB78937EFBDDEDDB679BE849969A322610FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h0000000000000000000000000000000000000034F818000006FFCBA0B519DE80553DEBFF7FDF082D5BCBB8BF77E7F737C99F93DBB84AC1D61F3FFFFFF72FFFFF0000000000000000000000000000000000000010E8C900037CFFFBC18731DC219CE467EEBEBBE28567CB999C057FF7EFE21F85FC5124B3AC6DFFFFFE801BFFFF00000000000000000000000000000000000001B69812817BFFFFFEDA9C195860C1602EC6FAB3CC8A4086F9BFE06AF3B9FA2DFC95B454E7DA4DFFFF600000DFFF0000000000000000000000000000000000001FFB1B6CA7FFFFFFFFAE863254D08DFBE894DF78661A84625C3E96E3FBAF6861EF20F95FCF2857FFE400000007FF;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFF0002F6F00457EA91EA258896A63DA9EA2C0384BAA7D4E258BC862C26D5B000B8FD7B1EA9A5EC82F0998C9803FDA3F0000000000000000000000000000FFFFFFFDF0034FF6480029661088970077FA1324805F9927974FD1DD3A6887BC1761BDE07595085D1D368404899F00FFA0060000000000000000000000000000FFFFFFFFFE029CAD7F20702E47922343DFDF7FA7590114678CDA59CCAC54979E6E97974BF3587CE279ECE0B7F1AD03FF00000000000000000000000000000000FFFFFFFFFFE9925433C5F6E6DECC97CB7FE83037E0A30380FE0E53C81DCB162068576E7A3226C43C97065285D3F41FF80000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000001FFFFFFFFFFF40E358D2B51EF135E2B7399DDC76C95C712ED8E41AF5BBB83F70FC37B168A2C21A05041D04B9A7BC3FE00000000000000000000000000000000001FFFFFFFFFFED0D9DD4942C2CADC27FFF6AD3DC9C9F1F058D643FF126E8FFF46CDC8D7C884B2F365F2793B106E4FF80010000000000000000000000000000000004E9FFFFFFFCB4485AA7DD30D5C013F5C63F158296E8A18AED4F5809015EDC8620C8303230CDE81AFF57940565FE0037C00000000000000000000000000000000548069FFFFC4DACC02F8CE4BCE29D7986C137D886330D16CC56FC91040628040D2BF8023F14043B7BF29502DFF000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000005B000003BBDBEDD288BECB8F3AC8DEB4370CF141F2E457BD57F4339326FC4B18CF0DFC141C71A9565E580059FA003FFFB0000000000000000000000000000000004000000000D314F5B7DC457409C19F595170478729FE5FBF442EFB877F5020C5E0FBDE967F5576C9BA189FF003FFFFF00000000000000000000000000000000440000000006586C49177DA311AE3103740E9610EE1FDDF08F98F0E677D16E870E06FDCE14853BF99A4A70F000FFFFFF00000000000000000000000000000000150000000001EFED4703904817D323730D360CAFAB02FDBFF794EEF87FCF64B60E7075937B55394DA646F20007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h0000000000000000000000000000C000066000000000414D461D54E0F8778830C1B6509FCBF4BAEE7C127E15EC62E17167F834B37FD53B1E2E15E0003FFFFFFF0000000000000000000000000000A20009E02008000038A76D109130155C1C65057A82DE17B8E34685809C36C5BDD030B9F807C7C766F4281CCA6401BFFFF9FF0000000000000000000000000000EFF2C09A6FFFE31FFC24A5D7BD80913A187DB96DAB03F1875D8095B07DB4CE7D95625E1F078684829A599CC8000FFFFC001F0000000000000000000000000000FFFFFDDDBFFFFFFFFDCD5C7BFB462204183CDC843034B4A9798C3E926E3D923F6622160F83190924909D25D8305FFF80000F;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56 .lut_mask = 16'hBA98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFE007FF1B43DE00E9FE6BF3D8E28B94B1376012E6A3C5A8B667C00431D9F9B00F7E9AF47BAE8F2A9FBF69EC516007F20000000000000000000000000000FFFFFFF000BF8701FC06F2196C2ED8C81E3B667B5001E45F026594771525C531DD2B799F016083E0D8F8EA6344FDA7707FFF00000000000000000000000000007FFFFFFC00679E01DF05A13DA7DD3C2FC06F4973729A6170DED22B77235FD7B0B238B3EBE14BF5006405CDBC10CA23E1FFFF00000000000000000000000000003FFFFFFF01A3AF0E2AA3B1F198817C1F283617635CF2E2FA9D10E97108183331321DC03A1B36750003401C0F3E49A8E7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h000000000000000000000000000003FFFFFFA46048BA69E6E3BD0D88E58B1213033B7832F6EF940D26F22E2B66790410EFC7B9003800FF83B03815C0340FFFFF0000000000000000000000000000000BDFFFF19382B7E6FCE2DD14F1FE1C86CFCDFD381D6082A4BBD4F50CD88DCEAC8FE3EC1167DB1FF01F9FC026C4E0BFF43F0000000000000000000000000000000177FFD94B757F3CF3A9BB150E9BFD084525ED9C6CFA70557C641D4F0B3523787FBDEE8740FF6E01F01D8EF9AFC97FA0030000000000000000000000000000000037FFAD700F46545B9DCB18E16A3AA538F5ACEF4F11F26F2D2B65D553EFFAB87CABCC2C60D78037A3E0E45337DCFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000006FF4D15DA7E772CC7468736F28006BBBBD8CCFCA70BA3DE1C636ED8DA8D9FF800F8E3FD52FFC1F0FD9B11F9FFE000000000000000000000000000000000000000714ECCE977CAA48F0B10BFC7113B7DF1DCE09E14B200CF14BE57E505D837FF05F7B0E1FFF806CD032EFFE7BFC00000000000000000000000000000000000000009319F1C22D21A0779DBE9A1CF6201C3C1471C43A965690E613B93A68E080FFFE0801921383819FAFB9BE9FE001C00000000000000000000000000000C40000016C57989ADBBD6D3D7DCB708C1A14B4B0C082AF26FFEC77CE0132B331A000038040F7FC80014912124F7CD7C01BFA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h0000000000000000000000000000F82000005FAB1845E9856A41743F7615A8F117B6A67D09882C8A76FA80CBE4EB81608008FDDFFF801EA76124B67817003FFF0000000000000000000000000000FF7C00001B1FB57C605598055BBFE2B67865F533673D8514F9AE49FE3E27FE7E38F1C08FFF024E90CFD09843AE702E01FFFF0000000000000000000000000000FFFFC00005FF063C3FA09CFF546CEAA04ACA87F7EC0EC6088015CCF826B04AB633FFFFFC00C815A648C9740684733007FFFF0000000000000000000000000000FFFFFF20003C38E5F245B6EE6D71E28836F8561F848D6C3816D78838C81DC27653033FF065832834A1DD06822861601FFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~56_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59_combout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~59_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~57_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60 .lut_mask = 16'h3808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60_combout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62_combout  & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~62_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~60_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63 .lut_mask = 16'hFF02;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003F05FC01FEFF7FFFFFF3FE80E01188214413FFFFBFFFFFF71B402000003D88F40003FFFFFFFFFFFFFF000000000000000000000000000000000000000000005F03C30F80FFF9CBFFFFFE77C04018E01A471179FF7FBFC7BFD480980003FB07E800001FFFFFFFFFFFFF0000000000000000000000000000000000000000004007D7D205DB0FE102BFFFFFFFE0004064050E1173FF7FFFC9FC002010003FEB8B9000001FFFFFFFFFFFFF0000000000000000000000000000000000000000001B1FF86876FF0D800017FFFFFEE40000D407C200F3FE7FFF91DC080004C1FF82CF200000037FFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0000000000000000000000000000000000000000004FFFFF1B17DF008107FE9FFFFFA48000E4078621F1FE3E38FAC840007D1FFDF91E4000000125FFFFFFFFFF0000000000000000000000000000000000000000005FFFFFCF86F0FE830FFDF57FFFF80010E404043FF3FCFFFDBFD0000047FFF4383C4000000003FFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFA2E97FF71FF981D5FFFFA000E038047BF7FDFDFFE7A181003FE7C9147900000000004FFFFFFFFF000000000000000000000000000000000000000001FFFFFFFEEE5F8DFF1FFA01275BFFE60001EE0C5FF7FDFFFFFE33000FFFEED48FF200000000000CFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h000000000000000000000000000000000000000009FFFFFFFFF81499BFBFF80001FC59FF6008EB8D5FF7FBFDFFFE028D3FFFBB9BC3F5000000000003DFFFFFFF00000000000000000000000000000000000000001DFFFFFFFFEE4C2C0E7FF800001FF031EE006FFFFFFFFFFFFFFE3D9FFFFFDB498FCA0000000000052FFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFB7E1E47F8007600FFFE200A07FDFFFEFF7BFE7CD03FFFBEE192CAFB800000000000023FFFFFF0000000000000000000000000000E14000000004FFFFFFFFFFFFEBA20596400638061FFF1416BFFFF9EFF787E7FF423D97E6BC8B3F6780000000000003FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h0000000000000000000000000000EC8000018A3FFFFFFFFFFFFF1CC3CE8E4000B8000FFFBEF0B7FF7BDCCF1FFF5F3E787E075EC57E4F800000000000017FFFFF0000000000000000000000000000FFF7A625FBFFFFFFFFFFFFFFC7038A063841B3C00FFFFEF003503F988F0FE7C40007E76BAFE1FDFFA80000000000005FFFFF0000000000000000000000000000FFFF3FFE5FFFFFFFFFFFFFFFFBC38DF16E507FBC677FFFF5FD5AA3CC34000800000CAD35E5CFF87FC800000000000005FFFF0000000000000000000000000000FFFF77FFFFFFFFFFFFFFFFFFFEBF847806A09F7FE04FFFFFFFFD8AC4E25000009299B69AF6F7FEFFE400000000000007FFFF;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000014042E064EAD7D402888E5EE01CBFC0003800000FFFFFFFFFFFFFCC00000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFCA000000000003E19F0041675CBABE04F59D927E00000E000000FFFFFFFFFFFFFFE000000000000000000000000000000000000003BFFFFFFFFFFFFFFFFFFFEFA40000000000002501804079AEED1519C9A24F80000E100000015FFFFFFFFFFFFFF0000000000000000000000000000000000000060AFFFFFFFFFFFFFFFFFFCEA000000000000007F1D8003FF4A74CA265C5000000A1000000003FFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000009F7FFFFFFFFFFFFFFFF9B00000000000000006A01C01BFF8036F1800000001920000000000BFFFFFFFFFFFFFEC0000000000000000000000000000000000000000271BEE7FFFFFFFFFE712000000000000000072074183B8005FFD000000FA4E00000000006FFFFFFFFFFFFFFC000000000000000000000000000000000000000009406052A0BFDFD6B0C0000000000000000003542103FD003FFFEFFFFF74A000000000003FFFFFFFFFFFFFFFC000000000000000000000000000000000000000010020000014DE6700000000000000000000007D60FDFF800FFFFFFF9FDA000000000000037FFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000001E901B3C001F802C9F080800000000000037FFFFFFFFFFFFFE20000000000000000000000000000000000000000000000000000000000000000000000000000001F818A8B9C1FB7F853FF720000000000007FFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000017FBD5FFEFFC4A7FFFFFC0000000000025FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFD679D1FFFFFFFFE0000000000001FFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFF8000000000001BFFFFFFFFFFFFFFF5A0000000000000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFF8000000000011FFFFFFFFFFFFFFFFA20000000000000000000000000000000000000000000000000000000000000000000000000000000000012FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69 .lut_mask = 16'hD9C8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF8DDC1A77E19FF380867FFFFFF00000A7D4FE486617934F7B9FEFFFFE80000000000000FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE598E0601B96430D8C3FFFFF7000B125C0293C5D0BC9A73EFFAFFFFF000000000000005FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFB78F0188BC048369C7FFEFE20E8E411E4AAAEE70DE4D3B9FFDFFFFFD000000000000004FF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF5BF61F8C8B918F4110D884ECB2BD1CBC99E5D294F269EFFCFFFFFFE0000000000000021F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F6828477C3202DEBA84F1CC3FD961238B2715A6D308FFAFFFFFFB8000000000000000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C2406A3059CD7ECEAF0A0E417DD0FF3F5C18EDB69DFFD5FFFFFFFC00000000000000090000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF736030884A33D42CE5880732DB914F7E0C05F6DA54FFCFFFFFFFFF80000000000000010000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83B0005832A2615B88AE69A0F22EB688A402BBEDD7FFFFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFA6FA70003D88E74D57AC14DF32BBDC7F24504F5DF79FFFFFFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF9806E8F0008D991459E8B0C7979E532AB1E0825AEFFFFF1FFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC90003E0A01F6523678C1D56BFF2EAD864921451D303FFC77FFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFD40000B83B0FFAD8C2CB569ACF3D9C6412CB36686DDFFE8D2FFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF180000078747F2F5722128AF3654CB2829449D0030FFECA00FFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE5800000007860FFF0A968374BA762A0865040CF6247FE2F803FFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000D8A3FFF9BD25A6CFBD8444B200942517FC0900005FFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFD20000000000D0AFFF0B04BA3FE2342287046AC13FF807700017FFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFCA001686831000000000C355FF8006000084104000180A1FFFEFBFFFF63FF9B90008BF1A07BD1F8000000000000000000000000000000000000000000FFFFFFFD00007E031CA000000000BB1FFE006280080000021710DEBFBFBB9EFF97FF33C001BF6300F4C370000000000000000000000000000000000000000000FFFFFFC000000F01832800000000DB0FFF0003E40C020000347206F53FFBEFFFC9FB860003B625E3BD04A00000000000000000000000000000000000000000003FFFFCA000000F056A05000000000FFFEF9A31648800000051C316FF27FFF7FFDBFF07800077BF8703048000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h000000000000000000000000000007FF6400000002D017814000000001FFF7F280000000000681F10EFD29FFFCFA8EEF4FC8003B2D0D242540000253E000000000000000000000000000000000000AD70000000000A219F068000000003FF7FE883800020D8AE46B00FF6FF7F8EEBFDC4E0001FF8618607B8503FFFFF60000000000000000000000000000000000000000000000003D907C0E000000010FD3DFC1A40001011EE76604FF7FF77BE9FFDFDE0007FC163A617BFFFFFFFFFE8000000000000000000000000000000000000000000000000D0F3E0240000000FDFFDDF9F80461000EFBE644FE7FC307FFDFF8C10003FFBAA682C4FFFFFFFFFFF40000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h0000000000000000000000000000000000000000000B3ECF83880000003FFFDE5DF000183000F16714FE7FE7C1DFFFF01B0001FFB1B40F41FFFFFFFFFFFF000000000000000000000000000000000000000000000000FFB3C3FD000001FFEFFE91D420013204F9799DFA7EE7F1DFFFE3FF8000DFEB981883FFFFFFFFFFFFC00000000000000000000000000000000000000000000000FB0863FE600005FFF3FE01C484039801FBE98FFE7F8DF77FFFFBCD00018FE5FC254BFFFFFFFFFFFFC20000000000000000000000000000000000000000000000594E61FE8C0009FFFCFF8CF884010E09FFE7FFFD9F8BFE3BBFE35000002FFC7F729FFFFFFFFFFFFFFE00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h000000000000000000000000000000000000000000002F82380BC1803FFFFFE7CFF824110E9DF7F7FFFCFFDFFF759EE783400009995E936FFFFFFFFFFFFFFCC0000000000000000000000000000000000000000000000B008F01F0081FFFFFF3FFF8001C461FFFFBFBFFBF9FEF7FBCFD8700001040C02E7FFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000D02381FFDD9FFFFFFCEEC30011F007F7FADBFBBFFFFF5F9C6D3800000000743D37FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000F03DE01DFFD3FFFFFF9FC00003000BF3C11B7F7FFFFFFFDF5F0000000007EFFA80FFFFFFFFFFFFFFFE;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout 
// )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout ))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~69_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70 .lut_mask = 16'hEC64;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000738FB2FE867488CD337565027F8C08D40522420C0000000030038901FF0E847F00000000000000000000000000000B23DDDC507F8FA5DDFFF10EE7D3648EE3893C521384FC1C5C384580D87D5FEC0D01B1D6483800000003763B0403FEC4FDFC0000000000000000000000000000B7887FFF8B45DF66FF8DFB1C1CE4A94CD7597AB7CE979EA4393141B24D7994343CD77977A1E04000038E722F0027FD91FDF400000000000000000000000000008EEDB73FF45B966CBE55EAF518AC2E23B1019293CEDD9D0C35F5C5FC5098BC24ABCF74749D0DE600A7DFFEBB0027FFB1DDD0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h0000000000000000000000000000EB975DD61AC9756D480BFE7C5B98CEAACAD8F3E98332E1183DF9FAFE0FFF6FE437B5DCF2900DE30443BFFF7F8037F1C5C66900000000000000000000000000001F6FCCFE4C388ED6F63408408E806AB242DA3BF6412DBBFE793BFEFD0E68E613929DFE2EA03C604FE7BFFEFA00FFF8534F000000000000000000000000000000E18000004BC5FF5CBFC7CEAD353F4F9FB736FA53548585CE0EFAFCFF0F70E83052FEA48F674CE69FFFFFFFBB027F06248440000000000000000000000000000085E3FFC1E377326FF74EFE2FCFBA38640F1252E060B6F9F66AFEFF7E0E427E489FF5007FF70DE01FFBF0FF7802FE05BBC300;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000E000183748473E6CB2E6432A544C3EFE339A5E68A81DD64FE84C76A02473DA1E1FBBD7FDFB5A01FFFC2FE7807C4042B70400000000000000000000000000000BE2E86FB75CF7935ABAB674109D4FFECB54FA782C3F6F3038004015E7F7F048140FB3FFFFFB363FFFFCFFFE05FF80430F500000000000000000000000000000020E5B87854753BE148D58913D919B3DEC555B563C542DD7F78FC738110C51818F84BFFFE67F78FBFFFCFF7A01FEC4599B580000000000000000000000000000008859043F2153333B3E79027557ABDDA3693BEA7B98F736D4902038102D800FD8267FFE3BC87FF6FFFDFFFE00FF845412900;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h0000000000000000000000000000CEA4B3302C56C80000000FFFDF09AE9BF20C02E0BBE30081FCD704021C202198423E200204F7FCFF0034F785707EA66EC0A20000000000000000000000000000B4FEAAA6208A08000007FFFED8019B7DF010057FD96E1EBF26600511B80E02A04230000005F7FDE340FDF1577837F44C81F9000000000000000000000000000041A925220CD8EA00003FFFFF401761FEFC341C77DEF9FA0E63800009CA038E00008C40042FF7FDC04AFFE1973C27F70E01BB0000000000000000000000000000DAB5E080648B0C0000FFFFFC0006CED7EF002837DAF5E1C67000541060BE70000075D00C27EFFD001FFB3F971E067F040179;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000000000000000000000BCD60024412620009FFFFC800003247F788EC4710FD29C6800D14720E7B41801073C2180F77ED00C7FC351F1E177D8181C100000000000000000000000000003F9F313342035D001FFFFE50000E7EB7AFE399CE09793B5001011438E0E60581F86700251FFE31009FFE3D1F8F07AF830347000000000000000000000000000072E3C91001E16783FFFFF9C50384B9CF8F87AF9824E643C03C8B90F960BA7F8100C200017DFF0000FC17EB6B87872DC102FA0000000000000000000000000000442C9D94FD7F3BA7FFFFFC1FADB94FD6C72F3E658DF44E1060D396BBC02A5F08200200033DFFA001C9800688C39537010396;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000007372108F87E8025FFFFFFB83C40679BF41D6CB8670BDF359A082BE8016284C00218023C73FDF0063917FCC2AE3D7E400068000000000000000000000000000003A82D9799000013FFFFFFFFF3FFC631D75EE190E7F361A40E08CFA7A4638140000E4004F1FDC00FC0C01ADAA3997D9C005940000000000000000000000000000CAC0053C000C86BFFFFFBFF7852EFD26347C0E82F795D0F1E1BDFC58324E18000001685F7E9005FE1BFECD8B1E47C17007A000000000000000000000000000003E20219000000B7FFFFDFE703869741FC1247203FB03EE18E3FBC84CF6EC38002000EBFFFBD006780000CDBA0F376F7F0DA4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h000000000000000000000000000040000000000006FFFFFD060FE70EC3FFF10F700B97077C39AFE3FB6FC0FA9804A2E00F73FF361F804AFFCDBEFBB3671F0E280000000000000000000000000000000000000000067FFFF5CDFA00F03C0FF90A740B8F8E9C39AE268D1C21D0D0800D804C67F200BF0097FE02DA3F4F06665A3000000000000000000000000000000000000000000C7FFF9CBF00FF87C0F8E00F3C396DA31EFA067F3C2C823182001E21EFEFF001FE06D488A94B8E080A199C6000000000000000000000000000000000000000000C5FFA83C07F0008FF3FFE01CE157F1D1367EDF3198C0E23FD003003BFFFF001F80F0B04FDBDFC0901A0DD80;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h0000000000000000000000000000E800000000000007B0F003F00067FFFE6C0C40F7F9872AF8ECF7EC4C0D137002C2A9FFBDF009F837F24A41B7FA0965871D000000000000000000000000000000FF000000000005041E00BFC0810FFFF81FF3A976FF0727FABA7FFCB4002060226E88AFFFF283F0BA55FFF209FF3E62DFE5200000000000000000000000000000FFF8200000000641C03FF807FC3FFFC03FCF536FF1C7C3197BBE5018101DC04006298FDBE60372770C91FE4E03E01DCC15800000000000000000000000000000FFFFFE540000017C07FFF009B07FFF40363FFFECE29C7D7D1ED5F096A06C0A000E4BCFBF900F67FFFE400000801FE1902A80;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFE000038007FE01FFC0FFE020F4FFFEFBA6DFDD33F097E047308C3C00171BDFFBE05E07FFFFFF81FE1FF014A010C00000000000000000000000000000FFFFFFFFFE003C001FC00FFF1A0470732E7FDC6BA4F2BF78C1FAEBC79100B0023D3BDFF3E21E1FF77FFFFFFFFF03D563C3800000000000000000000000000000FFFFFFFFFF81E003F8011FFEFC00EC4A1EEBF64BBB8EFFF687C18F862208C007FD3FFF6383FC800003E07A000EFCFA43C7800000000000000000000000000000FFFFFFFFFFC1003FF00FFFEBF890074047F3DECB2E1FE7FEFF6042C6028C8002B43FDF6011FC0000000000BF7F86ADC79300;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFE11FF01F03F018F11717805E63BFCEE0FEDEB7FDC1C0C704CC1053E47FFFC21CFE3FCFDF5FBFDF846D318259E00000000000000000000000000000BFFFFFFFFFE93E07F01FFB00FF8C0C0417FFF60B83FA9FFEEA65C1E704C809036F7FFFE21FDFFDFFFFBD7C003898C7801BFE000000000000000000000000000009EFFFFFFFF18601F8001F0E5FA4E21647A9B77C1FBA9BFFFBF3CFA701800006FC9FFD501FFEF806000003FEE3C78F8A19FF000000000000000000000000000000037FFFFFFDFC7DC7C7FEE09B07CC081A01EF3D3BF4B1FFFC7341C500C0801FFC1DCDC07F800000101FF8F9C00E03F93FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h0000000000000000000000000000000003FFFFFCFE9F5F1FCB1C0007CE001B467FC43FB8D3FEEBFDC7C6040009102C9F5CC2EE152FFFFFC1C7F81FFF86687FFF00000000000000000000000000000000021FFFF8CA9F3FFF0CF003FF9F002B6FBF7216EFF5E789FF810E11801903FCF6DCC1F5BFFFFC070FE01FFF001A01D3FF00000000000000000000000000000000000FFFFC401FBFFFFFFF1C71B200382CCDF03CDCF37797C02CC002020803ECFFFC03E7E0001E7F001F980FC9B2068FFF000000000000000000000000000000000003FFFE0B83000BE3F2FFDFFE80716F6B509FFDDDE55FE01CC40080003FFDFEF80BFC003C1E00FFFF006557760F8FFF;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000006E59DCBFA9BC6CD18D45A6C563DED9EF77967BA23B6B2B420200013E744646C79403D363B883A0FFFFD61F423FB4064C7700000000000000000000000000000000B876D4E033A9F49EFD6E5ECEDDD6348F9527E40A13810A8300033D127080D03C00BE43B00FEFFFFF8EFD00B77D834911FE000000000000000000000000000068DC1FBFC784A9B6989578CC9C247DE7F007AEECD4F6D205E00201196132011518023E06300FFFFFFFF7F001EFFC939201FF0000000000000000000000000000E6C4F5BDE6CA5A2DCA7631BAD2E5E662AA0D69A8085D70FDF98CFBFE1B081EC70000FE07810FFB7FFF9E3009FFFC513E15F8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h0000000000000000000000000000FDD88BFFB27FC8BBA8EBF8878E9B21DC50EE12E81C52F7F8B98304847D815BAF1001B006431FFFDFFFB5E02FE79C5A3FFFF9000000000000000000000000000087B34FD675F7C15AA135EFC543F21677B1F3B1F5F014E7F9F3FA07FF7D1EE9FC100000004237FFFFFFF5E0FF878553BFE7FA000000000000000000000000000054F15E7AEE93CC486B8CFE497ABCC00D2FE6775158E404111D9564F8E05B3FCC188200000377FFFFDF81859F479571A50FF4000000000000000000000000000004746D9545302FDCDF2CB07B1BB34EAF93B5F5303BCD8010000A085CA02A75C034103104027FFFFFBF01089E83F76A57FFEE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000007CB4F7FB9D94AAE8F19D39032890084753EBDCC05BC2200BEBE7FEEA006407CCB670C0000FFFEFFFDD0001F1C7FFF905FFEC00000000000000000000000000006C491EB8593C3F800F11F784EB998FA3EFFE214023CE9730B8141040A7FC000986C01A00017FFFFFC00087E1C3FFB283FF86000000000000000000000000000003F4B6DEC914123FFE11BCFE51B9952DCFD882A0E70FFB87C80816204B0C0383CA011000823FFFFFC4001FF1C3FF1C73FF90000000000000000000000000000078FD316080043E00001E89F0FF2310D9BC5FC0491AC60FDD6038211AACC2070384B3F000863FFFFF84003FA2C3F03E27FE10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h0000000000000000000000000000A3D02B300400120000009322FECC3D6CBD380A81907AEF5C2C4019E408800A239003B0010E7FFFFF80006773C3F8B0E7FC0500000000000000000000000000001858030044580000000000E6FCB8532B393E87862583C0C020CF1010AC3A0A6F002A30218CBBFEFF00105D03C3FB3547E013000000000000000000000000000055250966451A38000000001EFEA0E95C6519F90480C100C8208BBA005D3698FF0049600419FFFFE71817FA4761F63763C0BE000000000000000000000000000024D29A02441C3C000000004FFBC4A1E60309F102B4818141C1D240009C0538631009220B01F3FEEF0056E39561F631C2C09E;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66 .lut_mask = 16'hDC98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~66_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67 .lut_mask = 16'hDDA0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h000000000000000000000000000000000000FFFE0004007F00069F3F00915DEC677F17FF9DFEFF0B78402085807FFFFCF81F83E01FF80FEE0132FC9FFE9E1FFF000000000000000000000000000000000000FFFF001800FF8008004000C147AC265883DF9BFF7225F981F4800003DF7CE01AF00FFF00FFFF95D9E03BE2188FFF0000000000000000000000000000000000003FFF001C01FFC000408000404CA82AF3B5FB1DFDB2FF8AA400C00207FDF84118001FFF007D55B4C0001E07191FFF0000000000000000000000000000000000001FFF807E03FFE00C1F00320248D07417BDEF99FDBA3DC0040199020EFD9841700EFFE016A098800041814E010EFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h0000000000000000000000000000000000001FFF817C0FFFE001FFFF794701C0361AAFF999FBFEF5C385058B00F7FF90018007FEEA8163000000303FB35A40330000000000000000000000000000000000001FFFC1FC127FE0600002338897F3AF179FDBD9FFFEE15000238400F7FFF001988A8A39870001001CD05150FE40000000000000000000000000000000000000000FFFE7F8200FE0E0FE1C4A199561B5FEEFD9B8DD73C0202002A200FFFFE1061EAE363FD8000101003E8A13F8800000000000000000000000000000000000000007FFFBFC400FE1F8FF210203A7622487DF7998FBB10121E00CA840FFDB001474A6FFF9E0104FBE0E315933988000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000003FFFFFD0007F3FFF30084189FF743FFFFFCD55F1E00300001A0027FFA3129A1E7EFFFC110A07F3BD19DEB05800000000000000000000000000000000000000003FFAFFE0007F7FF17204F3CCF9C1FFFEF3C93312EC16B0803B3067FDE3161C06329FDFFC0802DF436D48304000000000000000000000000000000001000000001FF41FC0007FBFC34019E3F8F383BEFFFCDDFFE9DF5EA08039726BD91C1506007D40DC000101ED0D834931D00000000000000000000000000000000FA90000000FE80F2000FFF4E31001E089A5FFFD79FC1DBF4EFE9C39B0D9B00FF95330142AE2FC0000047D1A6FE1F9E0E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h0000000000000000000000000000FBBC0000007E01E30003FF3FC8000079F7B7F09F3FCBF9FDF6D98A08018380FF8C2308A821F900F6E7B0FB3083C2271E00000000000000000000000000000000FFFFC000001700C3000BCBE7F80100F2FC71A0FF7FDF48FCFAC8800843100DEE8C04AD9DF7FBC1E79F399092BD5E681800000000000000000000000000000000FFFFF000000F818000092FFFF81001E82FE7137F7EFC98E0C0D9900880F045DB0C0A1020522A57E06013E1FBB3F0907000000000000000000000000000000000FFFFFF80003FC1C0000EFE7FF80003EC67BC41FB7FFECEE987D9829C119845FFA803EE6F0DE48B0FDE2C98830F8322780000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000FFFE0B77FFF0E2818A0077EFFE5FA9EA2C00401B84133746437F53FED7BFFFFF6FDFB2104DCB2E11778FFFFC000000000000000000000000000000000000000020FF8CF8FF81028001077FEFFF7FA1327804399210133A230F5FF7FFC779E44DF7FEA01C73C8426FED1F77F00000000000000000000000000000000000000000001FE66DDFF207000006DFDFFFFFF7FA71880106180372223F3C37FEC7E0558367FE80511D3B78F7E81ECFC0000000000000000000000000000000000000000000017A24DFFC1F080D00369FFFFEE143FB0800182C0F32C27E35CFFF078F881F671C1500540CCAF7883F7E0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h0000000000000000000000000000000000000000D03FBFC7F51CB24E0DBBFFDFBC7E981901088103600E470FF7F0FC48CE8B535F9EE404CCFF4207FBC0000000000000000000000000000000000000000000000021177ECB944C3B7E3D7FFFEEDFFF8C181F038C13400EDF1F7FF45C3DC84A09DAD055FF56EC4B466B00000100000000000000000000000000000000000000000008FCFBC58714373E3FFFF7C03F159811188380132087FFFEEFFCE61B457811F90AE3F8C4A86484F2000037C00000000000000000000000000000000080000000027C7F4B2F6C43831F7FFBC4F717D8011003083028037FFBFFF8E40B17F821A8C58876EE0D6801D00000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h000000000000000000000000000000006000000000BE5DE78B8D1E8F1B7FFBC3738F90003843002000BCC7CDF7F0618C0FFFC0C3864C934C1A6383E00003FFFB0000000000000000000000000000000178000000002F31A6DB0C028FBF7FFBF7971794003000020409BD1FC7EFF1420401FFBC2436E79733B63E8500003FFFFF000000000000000000000000000000002A000000000FD861C9068BDFEF5FF103170E90000000020C70479319EFF06E8301FFFC0E15D6730D076D088000FFFFFF00000000000000000000000000000000288000000003AC23C7036747EFB3E3730F16000040000343684B1F37EFEEE4B0018FFC3A1A2651A80C88030007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h0000000000000000000000000000C0001AA000000000E0824604ABDF87B7C83041B6000008120512C3CF8F7AFFFFF1706007FC0E8AD632CE9C5A00003FFFFFFF0000000000000000000000000000A20002F02008000018406D000ECFEFFFFC6581FA800010069CBA7A5FFD79FFB5F0303807FE725ED8DD7F9CD5A401BFFFFFFF0000000000000000000000000000EFF2C25E6FFFE31FF40325C0027FCEEFF87C3AED88003003227E685F9C7BFE3DD5601E00FE2E3D9CFD00FA33880FFFFFFFFF0000000000000000000000000000FFFFFD8EBFFFFFFFFDC0DCE180E9DFFFF83CDF80100332070672C14D9FFFFF3FE6600E007E48FD30ECA1DDEF205FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF47AFFFFFFFFF6090F000EEEF9FF9B78F0E9E011A032CB2C307BFFFFFBFF8C2D6806E6AF419F01A4E7E0BFFFFFFFFFF0000000000000000000000000000FFFFFFF533FFFFFFFFE840F20067CFCFF9FB9E001F011A0300A8F0BFDEEFEFDF91D003C0060E3C11E610B4EC3FFFFFFFFFFF0000000000000000000000000000FFFFFFE47CFFFFFFFFFA02C20032C7FFECF1038608181E010308E29FFFFFF3CB19E000800616CDB3EFF265D8FFFFFFFFFFFF0000000000000000000000000000FFFFFFFDBE3FFFFFFFFE80A00038BFFFFDFC05402A0112041A08F3FFFFFF73CFA3E0007006BB3EA3FF8C8581FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFEAF9FFFFFFFFFD0701038F3EEFDFC14B1980932305F6BFFFFFFFFBFDFC3C0002002995047EC2CD381FFFFFFCFFFFF0000000000000000000000000000FFFFFFFF37C7FFFFFFFFF45A2033DCBD80E003E050000038F739EFBFFEF3BF3FEACF5010024966C3F3EF136BFFFFFC40D7FF0000000000000000000000000000FFFFFFFFF43AFFFFFFFFF8030239FDBBE4A005C010000010E5F9C5BF3E77BF7F479F204E0200ECC04E0796FFFFFFF40000FF0000000000000000000000000000FFFFFFFFCE9C3FFFFFFFFF818E3FFF7C243204081008000638FBA57EFFFFFF7FFFFA0007028CC98031B167CFFFFF8000004F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF24E47FFFFFFFFD00BDFFFFF000800501800030E78FBFF47FFFFBEFFFFF6800180259B80C60E43DFFFFE000000070000000000000000000000000000FFFFFFFFFB8C1DFFFFFFFF78030C1FBFE002800008040140FE7FFF6FFFEEFEFFFFE6A00090D7330218A657BFFF70000000000000000000000000000000000000FFFFFFFFFF4F4DFFFFFFFFD5018C3FBFA001980008080786EFD77F7FFFBEFDFFFFBB9201901E270CEC40BEFFF000000000000000000000000000000000000000FFFFFFFFFFB4FB7FFFFFFF80C8848F5E4C70C08008100008FFD77F7FFFEFFEFFFFFDDA00201C6E71A969E5EF000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFEB009BFFFFF9002C5E4E57DE00480008000020F7DBA77E7FFFFFFFF7FFC880702DDFC6575B11C00000000000000000000000000000000000000000FFFFFFFFFFF7908CFFFC8300043E7CFFDC800000001040043DFB9F7EDEFFFDEFF7EFE00074159F1D4FD56A000000000000000000000000000000000000000000FFFFFFFFFE4D7F637E84000000A767FFD88000030901040C35F1BF7FFFFFF9FBF3FBF80004273C301E0E46000000000000000000000000000000000000000000FFFFFFFFE005F0B0C000000000417FFFD40000080B53004599C1FBFFFFFFDFFFFBBF680013C5F8CF39C03C00000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64 .lut_mask = 16'hB9A8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFE0001FE340013FECFAFE14031D747BC3777828D0F1859982003FF88FD9F8055399C18C63D0703783BF6E6F296007F20000000000000000000000000000FFFFFFF000BFF70000F9FF1FE8100337F1F7527B707BD07D8018A000FFDCBF39C512A3DFF8AF6F00F898EB9CF8F943E07FFF0000000000000000000000000000FFFFFFFC0167EE00F0FEBD3DE0A003F0BFF373733AE8D07CD3031401DC8029CFA2190C2E06840F0067DDF20010F842C1FFFF0000000000000000000000000000FFFFFFFF0023DF0501FCADF1E37803E4F7DA797A3CE8D0F880019607F1D7CDFF2212403E18D10100037FE00FFF8A2FE7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFA780B88016F9FFB1D7701274FFFF317F1C68D0F984051807D1E69DFF043FAFFBB9303B00FFFC403FF9A03BCFFFFF0000000000000000000000000000FFFFFFFFF9E0E9B019FFFEF14E7800E37FFFB3FD182A648084800006F3077FFE0CB0A3F5EE3FDB1FFFE01FFFC02F7B3FFFFF0000000000000000000000000000FFFFFFFFE676F57003FFBCF3CF716402F7FC93EFB87AC272500383E633F617F35800FFF17B3F3F7FFE001FF0A709F6FFFFFF0000000000000000000000000000FFFFFFFFFD920F603FFBFCC7C27105C75BF8DDBFFF1881F0E002040223A018FB98407FF3F01F3FFFC803FF0FA307E2FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF34F205E018FEFCF0A28000D7FFFBD3FFBC1A827081210421C3141BA9D8007FF070000AD0001FF468019FF3FFFFFF0000000000000000000000000000FFFFFFFE37030F8003B678F0F30203CEFFFBFCFFBC1EA949001181288E828BFD80000FA0031000000071F80E0FFF81FFFFFF0000000000000000000000000000FFFFFFFEC3E70181F0787873F78075E37FFA3BBC346AF238903BA011EC40C7E8F00000000001900002D95F286FBF43FFFE3F00000000000000000000000000003BFFFFFE907F6097213C7D597EA4FF73FFF86BB9B099B860F1900001FEC54FF19100000040F7FC807429838B337FCFFFE405;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h000000000000000000000000000007DFFFFFA037E00E331C7871710089FA6FFEFBBFBF6A3A82007408057F841BFB91608008FDFFFFE3CE0739EAC67F9FFFC00000000000000000000000000000000083FFFFE0D3EA68FF0C187159C09D79FFFB3B3F3E3AB30210004001C3AC09FE18F1C08FFFFFFB514E60578DEE7E0FFE0000000000000000000000000000000000003FFFFA0F401CF15C1C7973101D7FEFFE5B7FBC0080180001C003CFAC3FFE13FFFFFFFF312E73CB404185E47D3FF800000000000000000000000000000000000000DFFF84673C7D3C3C7863861C77F7FC160F8689003810A3A077A58E3FF673FFFFFF801385F187C111CDF87B3FE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~64_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65 .lut_mask = 16'hBCB0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67_combout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~67_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~65_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68 .lut_mask = 16'h3808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~70_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~68_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71 .lut_mask = 16'hFF10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFE000000000007803FFF7FFFFFFFFFF7FFFDFFFF0B784020000000000307FEFFE00007FFEE0169FC7FF01B7FFF0000000000000000000000000000FFFFFFFFFFFF00180000000F807FFF3FFFFFFFFFE3DFFBFFF225F981F400000020031FFEF00000FFFFFEB3F81FFFECFF6FFF0000000000000000000000000000FFFFFFFFFFFF00300000000FC0FFFFBFFFFFFBFFFFFFFDFDB2FF8AA4000000000007BFF4000000FFFF33F43FFFFF67F7DFFF0000000000000000000000000000FFFFFFFFFFFF80400000000FFFFFF7FFFFEFF7FFFFFFF9FDBE3DC004001800010067BFE000001FED9F787FFFBFF8526EFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF810000000001FFFF37FFFFFFF7FFFFF9F9FBFEF5C38404080000006FFF000001A67FE0FFFFFFF07EDE67FFFF0000000000000000000000000000FFFFFFFFFFFFC2000D80000000024FFFEFFFEFFFFFFBF9FFFEE1400020000000000FFE000599C780FFFEFFFC81C49D41BFFF0000000000000000000000000000FFFFFFFFFFFFE2001FF000000023BFFFEFFFFFFFFFF9D9FDF3C0202000000000001EFA36600E0027FFFEFF003E6B9C07FFFF0000000000000000000000000000FFFFFFFFFFFFFC003FF0000001DEFFFFFFFE7BFFFF79F8FBB10121E00000000000FFF1F45E00061FEF807E0E1E0238037FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE000FFF8000006FF7FFFFFF77FFFFFFDF55F1E0030000000000001CFE8700000003E105FFF3DC6CEF00B7FFF0000000000000000000000000000FFFFFFFFFFFFF001FFF8000090DFBFFFFFFFFFFFEF3D93312EC16B080010000021CFC1C0000001013FFFF7F5CBEAF802FFFF0000000000000000000000000000EFFFFFFFFFFFBE03FFF8040303FE7FFFFFFFFFFFFFCDDFFE9DF5EA08001000006E3F806000180B3FFFEFE9221BB8E002FFFF0000000000000000000000000000056FFFFFFFFEFF0FFFF007C803FFFFFFFFFFFFFF9FC1FBF4EFE1C3880C18000068CF0140CFE43FFFFFB83639D563F801FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000443FFFFFFFFFE1FFFFC058033FFFFFFFFFFFFFF3FCBF9FDF6C18A080000800073DE0CC09006FF0067E026022603C125FFFF000000000000000000000000000000003FFFFFFBFF3FFFF4201003FEFFFFFFF1FFFF7FDF78FCFAC180080000000073FEDB7C000404E98CC79C7FB05FA007FFFF000000000000000000000000000000000FFFFFFFFE7FFFF6D00003EFFFFFFFE7FF7F7EFCB8E0C0C1800800000000F3FDF021EA67E2FE93C81607C3FF0847FFFF00000000000000000000000000000000007FFFCFFE3FFFE2008003FFFFFFFFFFFFFB7FFEFEE987C182880000000057FFDE51E5FCF8F1B03880000FFC3A0FFFFF;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000001FFF9FFCBFFF20120101EFFFFFFFFFFF777838F0F1858182000000002607F8ABAB39939901303F83BF6F91011FF80D00000000000000000000000000000000000FFFBFF8FFFE0000E013FFFFFFFFFF7E7B7079F07D80018000000080C63AE27C1A0680090058F8EBFFFF03020F8000000000000000000000000000000000000003FF67F1FF100042C21A7FFFFFFFFF7F733AF8F07CD2030000000000005DEE802C00A0020067FDFFFFEF08021E0000000000000000000000000000000000000000FE23E0F10000420E1CFFFFFFFFFE7F7A3CF8F0F88001800000100000DDDF403C18200700037FFFF000182E580000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h0000000000000000000000000000000000005800C7500000004E38FFFFFFFFFF3F7F3C78F0F98405000000200000FBDF6FFDB9903B00FFFFFFC001003870000000000000000000000000000000000000000006009DB00000010E39FFFFFFFFFFBFFD383860808480000000000001F33F63FBFFFFDB1FFFFFE000080478C000000000000000000000000000000000000000000F8155700000430C38FFFFFFFFFCBFEFB878C270500200000000080CA7FF7FFFFCFFFF7FFFFFE000C301F90000000000000000000000000000000000000000003DFA0F600004033C3DFEFFFFFFF8FDBFFF1881F0E00000000000000467FFFFFFFFFFFFFFFFFC00080307E1000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000035B005E00001030F1DFFFFFFFFFBF3FFBC188270802100000004005627FFFFFFFFFFFFFFFFE00788019FF00000000000000000000000000000000000000000001C000F800041870F0CFDFFFFFFFFFFFFBC18A14900018108000200027FFFFFFFFCFFFFFFFF8100020FFFE4000000000000000000000000000000000000000001BC00018000C7878C087FFFFFFFFE3FBC3478F03890038010000000170F7FFFFFFFFE6FFFFCE1DE204FBF840000000000000000000000000000000000000000017F80009000C38286807FFFFFFFFE3FB9B098B860F18000000000000E4EFFFFFFBF08037F862992005F7FC8000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h0000000000000000000000000000000000005FC0000000E3878E8EFFFFFFEFFE3FBFBF78388000000000000000044F9F7FF7020000020E2730343E7F9000000000000000000000000000000000000000000017E0006000E3E78EA67FFFFFFFFF3F3F3E38B1001000400000200001C70E3F7000000C31CE600A801E7F0000000000000000000000000000000000000000000005F0A00000E3E3868EFFFFFFEFFE1F7FBC0080180001C00000200001CC0000000001CFF3C840AD72147D00000000000000000000000000000000000000000000017B800000E3C3879E7FFFFFF7FC160F8689003810838010020000098C00000001E3FDF180253D56187B40000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF4FEFFFFFFFFF5FEF0FFFFFFFFFF9B78F0E9E0018010002000000000040073D397FFE599A61FFEC7F722BFFFFFFFFFF0000000000000000000000000000FFFFFFF533FFFFFFFFF7FF0DFFFFFFFFF9FB8E001E00180100000000000010206E2FFC3FFE597BE1EFF72CE47FFFFFFFFFFF0000000000000000000000000000FFFFFFE17CFFFFFFFFFDFFBDFFFFFFFFECF10386081818010000000000000C34E61FFF7FFE1183C3EFE181C8FFFFFFFFFFFF0000000000000000000000000000FFFFFFF8BF3FFFFFFFFF7FDFFFF7FFFFFDFC05400A0010000000000000008C305C1FFF8FFEDD9243EF8871A1FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFD0FCFFFFFFFFF9FCFFFF7FFFEFDFC04B19808300000000000000000203C3FFFDFFEBF9F87FC0EABC1FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF97F3FFFFFFFFE7E7DFFFFFBD80E003E05000000000000000000000C01430AFEFFE8E4D03F00F9383FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFE03DFFFFFFFFF9FFFFFFFFBBE4A005C0100000000000020080000080B860DFF1FEBF0F0041E3E707FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFC29F7FFFFFFFFFFFFFFFFF7C243204081000000000000201000000800005FFF8FE720E000F98C63FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF07F97FFFFFFFFEFFFFFFFFF0008005018000300000000380000010000097FFE7F261C003EDC007FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFF87FE5FFFFFFFFF3FFFFFFBFE002800008000140000000100011010000195FFF02173C01FBDE80FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE0FF17FFFFFFFFDFFFFFFBFA001800008000000000800000001020000446DFF08443803E5C501FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFF4FFC5FFFFFFFFFFFFFFFDE4C70C080080000000008000000000100000225FFE01E700F9BF259FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1FF13FFFFFFFFF7FFFFDFDE0040000800000000000000000000000800377FF027E03E0FB46EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFE9FF0EFFFFFFFFF9FFFFFFDC00000000000000000000002000020008101FFFFC47E0FC9FAA8DFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF83F83BFFFFFFFFEFFFFFFD80000000800000004000000000006040C0407FFFCC4C3F3FE55AFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFC3FC0F7FFFFFFFFFFFFFFD4000008081000400000000000002000044097FFFD0407C6FDB7FBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h000000000000000000000000000000000000005FC08000F1D7E75FFFFFFFE7FA9EA2C00001B84103040000680012840000071FFBDF802210AD3CF8FF800000000000000000000000000000000000000000000017F00007FFD7FFEFFFFFFFF7FA1327804399210103801000600003890004EF7FFFFFC0DF532DFEF1FE000000000000000000000000000000000000000000000005F90200DF8FFFFFFFFFFFFFFF7FA7180010618003000000480003817E1FFE7FF7FB0BD0B61FFF61FD0000000000000000000000000000000000000000000000017D82003E0F7F2FFFFFFFFFEE143FB0800180C00300000040000F87FFFFFE703FC5CB2CF3FFFDC3D400000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000007FC000380AE34FFFFFBFFFDF9C7E98180108800300000000000F03FFFF880C5E0B23BCF3FFFC87BC0000000000000000000000000000000000000000000000000EE000386BF3C7FFFF7FFFEEDFFF9C181F018C0300000000000B83BD4BDBE01FEECAC77BFFF906600000010000000000000000000000000000000000000000000303043878E3CFFFFFFFF7C03F1598103881800300000000000319A836F83003F3F16001FFF004F0000037C000000000000000000000000000000001000000000083803CD0F3BFFFFFFFFBC4F717D800300100000000000000071BC8FFF8200BDBB0481DFFD801F00000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000200000000001A21C7473E6FFFFFFFBC3738F90003841000000000000000F1E73FFFFC07EF150A9DFFEAB83A00003FFFB00000000000000000000000000000000380000000000CE1C24F3FEFFFFFFFBF7971794003000000000000000000E3DFBFFFFBC5719B908B7F4878540003FFFFF00000000000000000000000000000000C60000000004279E36F9F7FFFFFFF103170E90000000000000000C00000E117CFFFFFC5973784B337DCF080000FFFFFF0000000000000000000000000000000025800000000113DE38FCFF7FFFF3E3730F160000000000030000000000101B4FFFFFFC3965384983C8EE120007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h0000000000000000000000000000C0001AE0000000005FFFB9FBFFFFFFF7C83041B60000081000020000000000000E8F9FFFFC095DD46AC71F3E20003FFFFFFF0000000000000000000000000000A20000702008000017FF92FFFFFFFFFFFC6581FA8000100080020000020000420FCFC7FFFE1DA108EC1BD4DC6401BFFFFFFF0000000000000000000000000000EFF2C05E6FFFE31FF7FFDA3FFFFFFFFFF87C3BED8800300100020000020001C22A9FE1FFFE6D2B68E821EAB8880FFFFFFFFF0000000000000000000000000000FFFFFC0FBFFFFFFFFD3FA31E7FFFFFFFF83CDF801000300100020000000000C0199FF1FFFE572380F3597879305FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72 .lut_mask = 16'hBA98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~72_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73 .lut_mask = 16'hBBC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000003A4E6113F4A09E21EFC0ADF3E6968A5AB3157185398A5680830301810DC01FD8E200000000005F000029E0BFFF3405B3E5FF00000000000000000000000000000024C81764E850F5E6FC8EDEF6D9F5DEDED9F2E001E5FCF08303038271F0FFAE1000000000001000007102FFFF754326700100000000000000000000000000000B87C000D78B55370087002CFB5686B03083F0E8D30D29FD8301038663F3FF24000000000000000000080FFFFFFC818F800100000000000000000000000000002B3B1A009A362DB91608EBC4B9BF51B79925F7F2100A0801040DFD787FCFFF6800000000000000800061CFFFF7F443BE1606;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h0000000000000000000000000000802D52201EA78E9B11A7BD07D1900F70F8C200E40000000B00060503823EFD000000000040000000004A1FFFF7944BBFF8060000000000000000000000000000888C066D050FDE8953D0142EE8F3FBCC99C9E4E9E4021602080203028DE1CC000000000040080000000A1FFFFF8C41BFE807000000000000000000000000000059CEA1C30013CEABDB8C17BC0C833E75A5CB9201E8C40416040C070707A720000000000000080000207E7FFF3F944217F00D0000000000000000000000000000054D13649A80108F00F6B6D6EDCDF5B3B7D3CA0010082C00100E0606BFD40000041001000000000040FEFFFE7FF44A36001D;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000004C0A400489B4A990E46AC6F9FDEBBCEAEB27B290485DCFC4081C0B1CFFF00000867000000000100022FFFFF73FF4C8EA001F0000000000000000000000000000843990400D0436C00F0A9B4F39627B82EF943EA0801108D77FFFFFE75880000186C00000000000003FFF7FE93FFC826C007700000000000000000000000000002FC991200084383FFE90850F3682786CCF163E40E63024081FFFFF3FC8000003CE010000000000003BFFFFE13FFC19BC00710000000000000000000000000000B0780204819C1C00001B44F0018DF3352C5ABD0907591032FFEFE1E500C2000384B3C000000000007BFFFFB03FF00BB801F5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h0000000000000000000000000000EEE00244C8040E0000011A400073E4AD1C3AF801CD5B606393FF4E240080082380038000000000007FFFFF513FF0817803E500000000000000000000000000003D0C0026044C3800000000E00045F4377DBD0786ADD8C020C0722FC00082086F000A000000000100FFFFFE713FF001781FE3000000000000000000000000000026D98A24680C080000000000005F5E77601DFD011480C0800003D200018618FF0009000400000018E7FFFE351FF807D5FFE200000000000000000000000000001D97110000820E00000000000C3BE7A40001F202E9010001851DE0000187387F1009020800000110FFFFF1A51FF80360FFCA;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h0000000000000000000000000000E800000000000000800FFFF000180001900E0DF7F9873EF8ECF7FC4C01137000000000420FF7F807FED93E4FFA0939BFE2200000000000000000000000000000FF0000000000070301FFFFC000F00007E0033977FF073FFBFA7FFCBC00206000000000000D7FF03630000007FFDA83BFF7000000000000000000000000000000FFF82000000006403FFFF80003C0003FC002D37FF1C7FF1FFBBE5018101DC0400020000419FF7287F01E0001FC001F4019800000000000000000000000000000FFFFFE5400000383FFFFF0000F8000BFC02FFFFCE39F7D7F1ED5F096A06C0A00004000006FFF65FFFE400000001FFC8FC580;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFE0001C7FFFFE00003F001FFF06FFFEFBE7DFDD3BF097E047308C3C00090000041FFE07FFFFFF81FE1FFFE59FE7C00000000000000000000000000000FFFFFFFFFE0023FFFFC00000E5FB8FFC2FFFDC7BE7F3BF79C1FBEBC79100B0000100000C1DFE2FFFFFFFFFFFFFFC1B1FF8800000000000000000000000000000FFFFFFFFFF819FFFF800000103FF13EB3FFFFE7BFF8FFFF787C18F860208C0000100009C7FFC7FFFFFFFFFFFF100F63FE8800000000000000000000000000000FFFFFFFFFFC0FFFFF0000000079FF817BFFFDEFBEF9EFFFFFFE1C2C6020C80000000009FFFFFFFFFFFFFFF4080079C3FE800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFE11FF000FFF007F117FD7FBFFFBFFFEFFFFFF7FDC1C0C7040C10400000003DFFFBC03020A04000047CF07FB8E00000000000000000000000000000FFFFFFFFFFE901FFF00004FFFF8FF7FBFFFFFFFBBFFBFFFFEA65C1E7040808000000001DFFD00000000000003F87C07E4BFE0000000000000000000000000000FFFFFFFFFFF081FFF80000FE003F07E9BFFFBFFFFFFBFBFFFBF3CFA700000000000002BFFF800000000003FFE03F8077B9FF0000000000000000000000000000FFFFFFFFFFFDFC04C7C0011F1DF80DF7FFFFFF3FFBF5F1FFFC73C1C5000080000002023FFF400000101FFFF83FFE00073BFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFC7E80C0FFF01FFFF80FFFFFFFFFFFFFB9D3FFEBFDC7C6000008001000033FEE152FFFFFFFC007FFFF80985FFF0000000000000000000000000000FFFFFFFFFFF84A800000F30FFC001EFFFFFFBFFFFEFFFFF789FF810E118018000008033FF9BFFFFFFF001FFFFF002DC177FF0000000000000000000000000000FFFFFFFFFFFC200000000000E07E3CFFFFFFFFFFFCFDFFF797C02CC002020800000003FFE7FFFFFE00FFFF980FEB0805B7FF0000000000000000000000000000FFFFFFFFFFFE0C03FFF403FC001FFF7FFFFDFFFFFFFDFDE5DFE01CC400000000000107FFFFFFFC01FFFFFF002CD0F01FF7FF;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h0000000000000000000000000000D594392240D004000000000000FEB5BF7A0E00E8F600818050F10400018621F8023E000000000300FFFFF7350FF883E0FFC30000000000000000000000000000DE123000400014000000000167FF1DFCE0141177D602E005C7F00410218E03E0023000000000021CFFFFE79507F081F3FFC0000000000000000000000000000076DD241004820A00000000003FFDC114F8180C77DF0406A07880000863800E00000C40000000023FFFFFE71503F000F1FF910000000000000000000000000000746DE12304C2130000000007FFFA66B7E700282B990C1607F8001410678070000075D000000002FFFFFCF91501E0007FFF81;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h0000000000000000000000000000DB27A00024CA3A0000000027FFDF2B77A7C0D44F0D0891F9000D14726E0341801073C200000012FFFFFFE91D01E100FFFFB30000000000000000000000000000E18FE82026C0F4000000019FFF3785EBAFB389F629EE3C3401011438E0064581F86700040001CEFFFFF1D11D80F040FFFF1700000000000000000000000000004DA50810008604000000063FFDBA8BC797A7CF88830780003C839CF9603E7F8100C200000200FFFFFC20137D8060237FFF0600000000000000000000000000005A24451B2D1A0800000003FFF76E4CE64BCFBF63F1F85E1060C39EFBC02E5F002002000002005FFFC98013DDC06007BFFF66;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h0000000000000000000000000000427FE091DC3C080000000C7FE3F7B5FE3412C7F87F001319A083BE86162C4C00018000000020FFFF90FFE9FDE0200D3FFE3C00000000000000000000000000000580B81B1800080000003000FF54731DE39FE10D800F1E40E08FFA7E063C1400000400000023FFFC0BFFCFFDF870137FFE6C0000000000000000000000000000F058FFDFF0000C000000800F84E43C1CFF800FFD0025D0F1E1BFFC5C320E180000000000016FFFFE18010FFCFE20FC7FFEF80000000000000000000000000000DE00000000000800000001F000E08BE000247FFC0783EE18E3FFC84CF62C380020000000042FFFF84800EFFDFF0780FFFC58;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000000000000000000000004000000000000C000006FE0018FEC000013F7FF447077C39EFE3FB6FC0389804A0E0000000C9FF8022FFEFFDC770A01FFDB0000000000000000000000000000000000000000008000003C005FFF003F000027BF7CF8E9C39EE268D1C0010D000018000000DFFFF03F7FFFE3A016B007878F800000000000000000000000000000000000000000E00009C00FFFF803F0700003BE36DA31EFBE67F3C2C0031C200000000000FFFFE00B4787E0325080381DB700000000000000000000000000000000000000000080008803FFF0007000000000E757F1F1F7FEDF3198C0023FD00000000000FFFF81903F8F48BFC090E1F0990;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74 .lut_mask = 16'hAAE4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000075E7A241797F0B0E3E7978FC2008023475363E007FFFFFFFCFFC76FFFFB1FFFF0000000000000000000000000000FBE042223F89A932CB000EB3CB6ABB893BCDD7AC0307411E9BFB421FF8FF3FF86EC071F63803FFFFFFFC89C4FBFFFF0002030000000000000000000000000000F78740C097FA298EA67396A3211BD46165B16243DF300FA2BBF3423D7DFFBFE8DBD079E661DFBFFFFC718DD0FFFFFE10020300000000000000000000000000008E164F807E1599FB87DF872907C519A046BA6643DE780E02B7FFC67D717F9FE877CB747980F219FF58200144FFFFF830222F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h0000000000000000000000000000E86ABC19869FD2FE855A8AA007C90F608B23060FD334121A87FFF87F7E7FCFE84FBDFCFEAFF21CFBBC4000807FFFF1803E780000000000000000000000000000009FFC47D8B7FEBA3F547854D77002C5ABB79087DF2954040739FC7E7E68461F727DFE005FC39FB018400105FFFFF9F6E7FF00000000000000000000000000001E7FFFFF93BAF0BE7ED342673F396F81126580939485584071F9FC7C7F70481BD17EA5D098B3196000000044FFFF06C1A7BF00000000000000000000000000007FFC00000AC40EBF97A49906F7B7670B1304202002B55C0C01FDFFFE7F42402F91F5090008F21FE0040F0087FFFE06D9BDBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h0000000000000000000000000000C60001FFDBD5A62ECFE01544E3142F12319625603A2470A4BDF9FFFE7F47403FC7FBCA0000421FE0003D0187FFFC075B2CFF0000000000000000000000000000A188C6DBF6139A696A3D3D7A07EF4C160F9E24607F367CFEF9FDFFFC7E7F42FF5FFC800000401C000030001FBFF40754187F0000000000000000000000000000DFF900F8118E10ECCEF3B89CC72A062573B6F480BE4F5CFEF9FD718110C3C1FFBFE40000180070400030085FFFF046F07CFF0000000000000000000000000000F5842743B44AC073B7D074DFBC3D962F1A103C84388C42EEC90301810087E7F8FC200000000000800020001FFFFC47A8B0FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~74_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73_combout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~73_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~75_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76 .lut_mask = 16'h6420;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000700013A14EB80000867FFFFFFFFFFFBD30000F43D8E38E7D8033FFFE8000000000000000000000000000000000000000000000000000000000000000000000000260004F5F0650018C3FFFFFFFFF4320AA6F1D79EC71C7BF8017FFFF0000000000000000000000000000000000000000000000000000000000000000000000000698004DD571D7379C7FFFFFFF3694D52D6BAEBDFE38E3D8013FFFFFD00000000000000000000000000000000000000000000000000000000000000000000000006000122F22F1B850E1E7090DF5949D06F5D75EEF1C71F800BFFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000CC002955D8FFC78D8E5516D2595B9FFBEEB8F679E3C8005FFFFFFB80000000000000000000000000000000000000000000000000000000000000000000000000F180042A39E99DDE0A690591D3533EF7F71CFF3CF1E8039FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000399168B72C6EBFF0D76165F1C75EBAE679E7840007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000005C800010A34161C4D2079267DFBAE3AEFF737CF3E001BFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000F900028914182539E9C7FE3AF9F7DD71DFBBE7980063FFFFFFFFFD000000000000000000000000000000000000000000000000000000000000000000000000000B3000D91204504A32D387DD71E3EF3AEBDDF3F001EFFFFFFFFFFF90000000000000000000000000000000000000000000000000000000000000000000000000007601F48B0410A1906DD70F3AE3FFDE71CEBE0007FFFFFFFFFFFFE8000000000000000000000000000000000000000000000000000000000000000000000000004C80FF210628244926FBAF9D7FF7EE38E75C000FFFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000001907FED8E045AA83661F75F3FE9FF3E33C001D7FFFFFFFFFFFFFFD000000000000000000000000000000000000000000000000000000000000000000000000000BA0FFFA3148B65DB7CF3FE9F7AD38A58001C0FFFFFFFFFFFFFFFE4000000000000000000000000000000000000000000000000000000000000000000000000001F13FFFD2609FEED3EE9F76FBFE9971003F63FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000007F6FFFF3B4DBB6FDA7CF3B69D52C3007F8DFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF47F03DFFFFFFFFF3FDFFF80060000800000000000000000400009C00646FFE8C0F93F06FF7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFE7FC1F3FFFFFFFFCFFFFFE0062800800000000000000400461006800CC3FFF389F7FEAFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFF8FE0FCFFFFFFFFFFFFFFF0003E40C00000000000000C0041000360479FFFFF9DC1FED79AFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFC3B8FF9FFFFFFFFF7FFEF9A31648800000000000000C00008002400F87FFFE86B7FD2FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFD3FE7FE7FFFFFFFF9FFF7F280000000000200000000C60003017110B037FFF8F8FF33EFBFFFFDAC1FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF07E1FF8FFFFFFFFFFFF7FE883800000D8600080000800807114023B1FFFFFBADFF4FA7FAFC000009FFFFFF0000000000000000000000000000FFFFFFFFFFFFFF86E07FF3FFFFFFFECFF3DFC1BC000001120000000080088416002021FFFFFFF1EC9F3580000000017FFFFF0000000000000000000000000000FFFFFFFFFFFFFFE8F03FFC7FFFFFFF0FFFDFF9F80400000200000001803CF80020073EFFFFFFCAC37DFF00000000000BFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF83F0FFC0FFFFFFFC07FDE5DF0000000000080000180183E20000FE4FFFFFFA0FFF8F8000000000000FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBFC3FC01FFFFFE007FFE91D4200002000080000181180E20001C007FFFFFC3FFE77C0000000000003FFF0000000000000000000000000000FFFFFFFFFFFFFFFE87F07C007FFFFA0003FE01C4840000000000000180720880000432FFFFFFF423A3AC0000000000003DFF0000000000000000000000000000FFFFFFFFFFFFFFFF81F07E000FFFF600037F8CF88400000000000002607401C4401CAFFFFFFFFE004D7800000000000001FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE1FC3FF401FFC000007FCFF824000000000000030020008A61187CBFFFFFFEE23CA0000000000000033F0000000000000000000000000000FFFFFFFFFFFFFFFFF47F0FFE000FE0000003FFF8000000000000000000601080430278FFFFFFFE265140000000000000003F0000000000000000000000000000FFFFFFFFFFFFFFFFFC0FC1FE0001E00000036EC00000000000000004000000806392C7FFFFFFFF4E03C0000000000000001F0000000000000000000000000000FFFFFFFFFFFFFFFFFF83C1FFE2001C0000006FC000000000000000000000000020A0FFFFFFFFF86F87800000000000000001;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000BF22FF9EB4FBE6ED3FE1F50DA8E03FFDC7FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000000000000000000000000000000000000000007E9FFFFEB69934F3B71828E381FFFEFBFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000011E9FFFF804F3E69E28E38607FFFF7BFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000011EBFFFC004C678F38702FFFFFF8D7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000005F4FFE40000371E7FFFFFFFF9DBFFFFFFFFFFFFFFFFFFFFFFFEC000000000000000000000000000000000000000000000000000000000000000000000000000013FAFE7C00005FFFFFFFFFF4E7FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FCBFC00003FFFFFFFFFAE3FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000005BF2A00000FFFFFFF2B9BFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000012FE250001F8005BFB7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFE20000000000000000000000000000000000000000000000000000000000000000000000000000000014FFC3E0078FFD1C008DFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000002B3FFFFFE7E8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000004E01EE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF83F9FFFE00018000000DFE80E01180000000000040000008E4BFDFFFFFC1A80E0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFA0FCFC0FFF00060C000001B7C04018E00000000600804038402B7F67FFFC02141C0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFBFF82E3C05DFF01EFCC0000007E00040640000000C0080003603FFDFEFFFC00588780000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE4E0060608FFF27FFFE4000000E40000D40000000C0180006E23F7FFFB3E0013C0F0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFB00000C0681FFF7FFFFF200000348000E40000000E01C1C70537BFFF82E0019981E00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFA00000317800FF7FFFFDF980000E0010E40000000C030002402FFFFFB800062C03400000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE000000C1C087FFFFFF981E600002000E000000008020200185E7EFFC018159E06000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000000200180FFFFFFA01279C001A00000000000802000001CCFFF00010D6CC0E80000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF600000000C01B19FFFFF80001FF9E01A0000000000804020001FD72C00040DB6008000000000000000000000000000000000000000000000000FFFFFFFFFFFFE200000000200BAC0E7FF800001FFFC1EA000000000000000001C2600000076DD03A000000000000000000000000000000000000000000000000FFFFFFFFFFFF80000000000C0061C47F8000000FFFFFFF600000001008401832FC0004105DB6A06C0000000000000000000000000000000000000000000000001EBFFFFFFFFB00000000000304200476400000061FFFFFF20000061008781800BDC2680F3ECE00B780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h0000000000000000000000000000137FFFFE75C0000000000000C3000F3B400000000FFFFFFF9000842330E000A0C18780979F66010F800000000000000000000000000000000000000000000000000859DA040000000000000030C0015EE84040000FFFFFFFFECFC06770F0183BFFF80E73CFB0033FA800000000000000000000000000000000000000000000000000C001A000000000000000023001A6A7400000077FFFFFFFF99C33CBFFF7FFFFF1AE39F7E802FFC8000000000000000000000000000000000000000000000000008800000000000000000000CC08745ABD0000004FFFFFFFFFF9C31DAFFFFF6CC7C71CFBF000FFE4000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77 .lut_mask = 16'hDC98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout 
// )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~77_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78 .lut_mask = 16'hF588;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~76_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~78_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79 .lut_mask = 16'hF1F0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'h000000000000000000000000000017FFFFFFFFFFFDFF2000000FFFFFFFFFFFF1FBF7F9873EF8ECF7FC4C0113700000000000000007F801C7000005F6AE800D00000000000000000000000000000000FFFFFFFFFFFBFA0000003FFFFFFFFFFFFC9977FF073FFBFA7FFCBC002060000000000000000F31F0000000001CFC80052000000000000000000000000000000007DFFFFFFFF890000007FFFFFFFFFFFFF9D37FF1C7FF1FFBBE5018101DC0400020000000008CF8001FFFFFFFFFE13FEB800000000000000000000000000000000001ABFFFFFD0000000FFFFFFFFFFFFF9FFFFCE39F7D7F1ED5F096A06C0A000040000000009E0001BFFFFFFFE0007FF3C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'h0000000000000000000000000000000000001FFFE8000001FFFFFFFFFFFFFDFFFEFBE7DFDD3BF097E047308C3C00010000000001F80000007E01E000047FFBC000000000000000000000000000000000000001FF8000003FFFFFFFFFFFFFFFFFDC7BE7F3BF79C1FBEBC79100B000010000000001F00000000000000018FFE700000000000000000000000000000000000000007E000007FFFFFFFFFFFFF6FFFFFE7BFF8FFFF787C18F860208C0000100000000034000000000000000F1FFEF80000000000000000000000000000000000000003E00000FFFFFFFFF9FFFCFFFFFDEFBEF9FFFFFFFE1C2C6020C8000000000000000000000000000000783FFE600;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'h000000000000000000000000000000000000001FE00FFFFFF0000EE7FCFFFFFFBFFFEFFFFFF7FDC1C0C7040C1040000000000004000000000000047C0FFFD7E00000000000000000000000000000000000000017FFFFF00000000077FBFFFFFFFFFBFFFBFFFFEA65C1E7040808000000000000380000000000003F803FFE27FE000000000000000000000000000000000000000E7FFFF8000001FFC7FFFFFFFFBFFFFFFBFBFFFBF3CFA7000000000000000000000000000003FFE0007FFA47FF000000000000000000000000000000000000000203FC383FFFFFE1FFF3FFFFFFFF3FFBF5F1FFFC73C1C5000080000000000000800000101FFFF80001FFD0E7FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'h0000000000000000000000000000000000000003817FC000001FFFFFF3FFFFFFFFFFFFB9D3FFEBFDC7C6000008000000000013152FFFFFFFC00000007D8783FF0000000000000000000000000000000000000007357FFFFFFFFFFFFFE1FFFFFFBFFFFEFFFFF789FF810E118018000000000001BFFFFFFF00000000FF983E4FFF0000000000000000000000000000000000000003BFFFFFFFFFFFFF803EFFFFFFFFFFFCFDFFF797C02CC0020208000000000017FFFFFE00000067F02707FA87FF0000000000000000000000000000000000000001F000000003FFFFE001FFFFFFFFFFFFFDFDE5DFE01CC400000000000000005FFFFC00000000FFE3D00FE78FFF;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h0000000000000000000000000000F4B5CEEC59409601F03F53F7E0A680015D6D887DC5F6FCFEFFFFFFFFFCBFE037FE0000000000000000000000000BF9D002000000000000000000000000000000F6DF401760FFC00A0903F1DEF533AC07D8E10B10F8F9FC7EFFFFFDFFF08F005FF00000000000000000000000018A3FF19E000000000000000000000000000000F17F4FBFAE7FE0CC677EFFECFC208806EC70111B2BFCFDFDFFFFFDFFE08C007B000000000000000000000000000B7F7FBE000000000000000000000000000000D9FF1FBFFFFE30C2D8B23DFCA8BF7805B5D61603F1F3F8FCFDF30187FEB002980000000000000000000000000403BF41E801;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000007AF739B72CEFA1C0DF585AEFD6BFF01DC821C303F7E1FBFBFCFFFBFF7FC008800000000040000000000000001863B74000010000000000000000000000000000B3BF6DFC76FFD8C09E63EC0808EC000AEA2E2B0E27F7F7F9FBFEFEFDFA0024000000000040000000000000000073BD4010010000000000000000000000000000633FDE3E6FCBD02BD293E08900C000BF864C19C62727F3F7FDFFFBFED8006000000000000000000000000000406BBC8900030000000000000000000000000000FEBCEDDB36F81849A00AD1AE01804015504C41DF9FE7EFF3F7F7FDFA400A0000041001000000000000000001000BB6800003;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h0000000000000000000000000000B3FEDFFFB76C9C3F3E2FFFFC0099817F8C3C219FC7DFE7CFFBFBF7FF0050000086700000000000000000000B000B340000030000000000000000000000000000D7FECEB9FEFC123FF02E1801878C00EE288F219F3FCF9FF7F7EFFBD80580000186C00000000000000000001B000B7D18000B0000000000000000000000000000D2DECDFFFF7C05C0013E25030A7F025F106F407FFF3FEF9FFFF7EEC018000003CE010000000000000000000F000BE620000D0000000000000000000000000000FD7BEFD9FAFC0DFFFF81646FFE7F05ECB266C3367DDF3FFFEFDFEE0280C2000384B3C000000000000000001E0007F440000D;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h0000000000000000000000000000BD167CF9BF7C05FFFFFEE6FFFF3E008A82C604FFE466FF5FFFEF300C008008238003800000000000000000FF00077E00001D000000000000000000000000000025BFFFFFB66C13FFFFFFFE1FFFFC1BDD45C5FBF845E4BFFFDFB9C1400082086F000A0000000000000000017F0007FA00001B00000000000000000000000000003D0B7DEBF3EC03FFFFFFFFFFFCFC05115CE500FDE47FFEBFFFBC0600018618FF00090004000000000000057B0007FA9A001A000000000000000000000000000075597FFFFFFE07FFFFFFFFFFF3F83678F3F20BFE55FD7FFFBCE0A0000187387F1009020800000000000008FB0007FC9E003A;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h0000000000000000000000000000B40BDECBD7EE05FFFFFFFFFFFFF80B738BFFF91B1AFFFDFFCF0B0400018621F8023E000000000000000004FB00077C8E00320000000000000000000000000000F515C7CDFFFE15FFFFFFFFFFFFF03CC007E3F68E3EFAFFFDF8500410218E03E00230000000000000000006EB000F7E9C00310000000000000000000000000000BCFEDBFD9B2E1BFFFFFFFFFE7FF09EEF1FFFFF903EFFFA9F8580000863800E00000C400000000000000006EB001FFE8E00710000000000000000000000000000FF0E5FDF9BFC1BFFFFFFFFF9FFE02C8E00E7E7DC3CF5F7F828001410678070000075D0000000000000001EEB000FFE800063;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h00000000000000000000000000007D76DFFFFFF41EFFFFFFFFFFFFC19590785F3B80FC2C7E02800D14726E0341801073C20000000000000FEEE3000EFE0000630000000000000000000000000000DED4D67EBF3C88FFFFFFFFDFFFC2599C607C0639E45FC01C01011438E0064581F867000400000000000FFEE3800FFE0000C30000000000000000000000000000733E367FFF83FEFFFFFFFF3FFE03E600B8987007AFF801403C839CF9603E7F8100C200000000000003BFFC83801FDC8000C60000000000000000000000000000FFA3C40002CDF3FFFFFFFCFFF884B339FCF0217FFE004A1060C39EFBC02E5F002002000000000000367FFC23C01FF84000CF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h0000000000000000000000000000806596FCD83BF3FFFFFFF3FFFF05EC300E2EFFFF8000B319A083BE86162C4C0001800000000000006D001603E01FF2C0018C0000000000000000000000000000FC8087FB17FFF3FFFFFFCFFFFF098CA391FFFEF000051E40E08FFA7E063C14000004000000000003F4001003F81FFC80019E0000000000000000000000000000C9387FFFFFFFF7FFFFFF7FFF8402DF82FFFFF0000055D0F1E1BFFC5C320E18000000000000000001F8001003FE0F77800198000000000000000000000000000001FFFFFFFFFFF3FFFFFFFFF0001FFFFFFFDB80000283EE18E3FFC84CF62C380020000000000000078800F003FF17D700033C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h0000000000000000000000000000BFFFFFFFFFFFF7FFFFFFFE0000013FFFFEC080002F077C39EFE3FB6FC0389804A0E000000000007F2AFFF003C10C9FE003700000000000000000000000000000FFFFFFFFFFFFF3FFFFE7C000000FFFFFFFFD80014F8E9C39EE268D1C0010D00001800000000000FCFFFFFE0601D8FEFF86780000000000000000000000000000FFFFFFFFFFFFF7FFFF3C0000007FFFFFFFFFC0176DA31EFBE67F3C2C0031C20000000000000001FDFC07FFFC9CF7FF01E6E00000000000000000000000000000FFFFFFFFFFFFF5FFF2800000FFFFFFFFFFFFF1357F1F1F7FEDF3198C0023FD0000000000000007E87BFF0C7803F6F3001490;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000086283D7E7C7C080C3C7C7E7FBFFFFF0BD54601FD0000000000000000003FFFFF0000000000000000000000000000FBE06140D05CE1CF3C000069C17B0E780475F7EF9C380098E505B8E20640200BA03F71E607E80000000000000000000000000000000000000000000000000000F7800100903D71FF5D00087F1FFF2D9009D0A5EC412E3258C50DB8C28340A00B802D79FE1F4000000000000000000010000000000000000000000000000000008E03C06011DE61FA7F2BD8F93FFDE7C00AEB25CC416632F8C9013C828F40A00B803F747C7400000000000000000000300000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'h0000000000000000000000000000E80503A0255E29FFFDFFD1E07FF9FDE0118009C84C2E3EE0F90104808140F00A806DFCF9E00000000000000000000EFFFE780000000000000000000000000000002003B8036F01FDFFF45749FFFFE2C015541F98403736FC79C100808157F9F80DBDFE2A0000000000000000000006EFD1C0000000000000000000000000000000800000247F0FFDFF324D76FF3EFF8027040F9C1B9F3EFC79010080804FF7FC2EFEA53000000000000000000000F8FF90C0000000000000000000000000000007FFFFFFF0FFFFFC681C9F033FB8FF006EC93E1F3CAF3EBC79050382807DFFD06BF50F0000000000000000000001F8E781C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'h00000000000000000000000000003DFFFE00205FDFFD301E15031F0B9F0053593B7F243F32DCC50503828078FF402FFBF80000000000000000000003F86703800000000000000000000000000000725B061BE27FA79E14477F73FFF3EC00DC82583E01490082850103828040FD00FFFF800000000000000000000003F86C218000000000000000000000000000001CF917B88B7E2F1E310FC79F3F178400A6AAC8FEC071208285018FFFEEFFF6017FFC00000000000000000000001BB8E847000000000000000000000000000000F9F03CBC499297F2483F0BFFFC1F9403B80840FC44707E92B5FFFFFFFE807805FFE0000000000000000000000003B9F80F00;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout 
// )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~82_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83 .lut_mask = 16'hEA62;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h000000000000000000000000000000000000001FFFFFFF9FFFFFFFFFFFFFFFFFFF777838F0F1858182000000000000086237F86FE7FEEFC07C409001FE1FFFFF00000000000000000000000000000000000000BFFFFFF5FFFFFFFFFFFFFFFFFF7E7B7079F07D8001800000008000000DFFE1FE6FF7FF470714000002FD1FFFFF0000000000000000000000000000000000000167FFFF4FFFFFFFFFFFFFFFFFFF7F733AF8F07CD20300000000000000007FD1FE6FF6FF98020000000FFC1FFFFF0000000000000000000000000000000000000223FFF4FFFFFFFFFFFFFFFFFFFE7F7A3CF8F0F8800180000010000000003FC1E7EFF8FFFC8000000017D23FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h0000000000000000000000000000000000000400FF4FFFFFFFFFFFFFFFFFFFFF3F7F3C78F0F9840500000020000000001000460FC4FF0000000001FFC43FFFFF0000000000000000000000000000000000000800F44FFFFFFFFFFFFFFFFFFFFFBFFD38386080848000000000000000001C00000024E0000000000FFB80FFFFFF0000000000000000000000000000000000001000CA8FFFFFFFFFFFFFFFFFFFFCBFEFB878C2705002000000000000000000000000008000000000FCFE08FFFFFF0000000000000000000000000000000000000209F09FFFFFFFFFFFFFFFFFFFF8FDBFFF1881F0E00000000000000000000000000000000000000FFCF810FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h0000000000000000000000000000000000004B8FFA1FFFFFFFFFFFFFFFFFFFFBF3FFBC18827080210000000400000080000000000000000007F7FE6013FFFFFF000000000000000000000000000000000000F3FFF07FFFFFFFFFFFFFFFFFFFFFFFFFBC18A149000181080002000000000000000000000001FFFDF00023FFFFFF0000000000000000000000000000000000007FFFFE7FFFFFFFFFFFFFFFFFFFFE3FBC3478F0389003801000000000008000000000000000FE21DFF04043FFFFFF000000000000000000000000000000000000FFFFFF6FFFFFFFFFFFFFFFFFFFFE3FB9B098B860F180000000000000000000000000000007D66DF8A0804FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEFFE3FBFBF78388000000000000000000100000000000003F1D8CFA281808FFFFFFF0000000000000000000000000000000000000FFFFF9FFFFFFFFFFFFFFFFFFFFF3F3F3E38B10010004000002000000100000000000FEE319FF9C601811FFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFEFFE1F7FBC0080180001C00000200000010000000001F00C37BFCFCE0B831FFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FC160F8689003810838010000000000100000001FC020E7FFB227207877FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE7FA9EA2C00001B8410304000060000001000007E004007FFE951A8287077FFFFFFF000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF7FA1327804399210103801000600000010004F08000003FD400DC010E0EFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF7FA7180010618003000000400000007FE001800000FFDAB580019E1CFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEE143FB0800180C003000000400000008000018FC03BFC8EF000023C35FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFBFFFDF9C7E98180108800300000000000000800077F27FED2B22F20003787FFFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF7FFFEEDFFF9C181F018C030000000000000042C85787AFBA1D21720000F9EFFFFFFEFF000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF7C03F15981038818003000000000000001DF807CF91D4018600000BFBEFFFFFC83F000000000000000000000000000000008000000001FFFFFFFFFFFFFFFFFFFBC4F717D8003001000000000000000000080007DFB0584066000033FFCFFFFF000F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h0000000000000000000000000000000180000000007FFFFFFFFFFEFFFFFFFBC3738F900038410000000000000000000000003FE078A0A7C001E47F9FFFFC000400000000000000000000000000000001D0000000001FFFFFFFFFFEFFFFFFFBF797179400300000000000000000000000000043C49841E0300E487D3FFFC0000000000000000000000000000000000000340000000003FFFFFFFFFFFFFFFFF103170E9000000000000000000000000000000003F0808062C0EC20F87FFF00000000000000000000000000000000000000390000000000FFFFFFFFFF7FFFF3E3730F16000000000003000000000000000000000384B08066E6B011F2FFF8000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h0000000000000000000000000000C00004C0000000003FFFFFFFFFFFFFF7C83041B600000810000200000000000000000000039C885445300021E1FFC00000000000000000000000000000000000A2000378200800000FFFFFFFFFFFFFFFFC6581FA8000100080020000000000000000000001CC8888E3F81363E7FE400000000000000000000000000000000000EFF2C39C6FFFE31FF3FFFFFFFFFFFFFFF87C3BED88003001000200000000000000000000019470F8E7E009478FF0000000000000000000000000000000000000FFFFFC6F3FFFFFFFFCFFFFFFFFFFFFFFF83CDF801000300100020000000000000000000001C4C830EFE100873FA000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF77CFFFFFFFFF3FFFFFFFFFFFFFF9B78F0E9E00180100020000000000000000000001F09101EFE0418E3400000000000000000000000000000000000000FFFFFFC93BFFFFFFFFEFFFFFFFFFFFFFF9FB8E001E00180100000000000000000000000001803101FFF0211C4000000000000000000000000000000000000000FFFFFFE67EFFFFFFFFFBFFFFFFFFFFFFECF103860818180100000000000000000000000001D0C903FFE002388000000000000000000000000000000000000000FFFFFFFF3FBFFFFFFFFEFFFFFFFFFFFFFDFC05400A00100000000000000000000000000001480003FF900661000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFCCFEFFFFFFFFFBFFFFFFFFFFEFDFC04B19808300000000000000000000000000001788207FC108C400000000000000000000000000000000000000000FFFFFFFFE7FBFFFFFFFFEFFFFFFFFFBD80E003E0500000000000000000000000000000000171B003F0001C800000000000000000000000000000000000000000FFFFFFFF983EFFFFFFFFFBFFFFFFFFBBE4A005C010000000000000000000000000000000010DF400400039000000000000000000000000000000000000000000FFFFFFFFCC9FBFFFFFFFFF7FFFFFFF7C24320408100000000000000000000000000000000148F00000607A00000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFF7FE7FFFFFFFFDFFFFFFFFF0008005018000300000000000000000000000000001CE00001C078000000000000000000000000000000000000000000FFFFFFFFF9BFF9FFFFFFFFF7FFFFFFBFE00280000800014000000000000000000000000001F8C0000640F0800000000000000000000000000000000000000000FFFFFFFFFFEFFE7FFFFFFFFCFFFFFFBFA00180000800000000000000000000000000000007B3C0001DC1E0800000000000000000000000000000000000000000FFFFFFFFFF37FF9FFFFFFFFFBFFFFFDE4C70C080080000000000000000000000000000001FE9800077E3C000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFDFFE3FFFFFFFFEFFFFFDFDE004000080000000000000000000000000000000FC80001CFC705000000000000000000000000000000000000000000FFFFFFFFFFE6FFF0FFFFFFFFFBFFFFFFDC0000000000000000000000000000000000000007980003FF4E1C000000000000000000000000000000000000000000FFFFFFFFFFFFBFFC3FFFFFFFFE7FFFFFD80000000800000004000000000000000000000007F8000E7E9C20000000000000000000000000000000000000000000FFFFFFFFFFFCDFFF07FFFFFFFFDFFFFFD40000080810004000000000000000000000000001F8003FFE307400000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFFF87FC0007FFFFFFFFFF7FFFDFFFF0B78402000000000000000FFE000000011FEE7FC000F671FFF0000000000000000000000000000000000000000FFE7FFFFFFF07F80007FFFFFFFFFE3DFFBFFF225F981F400000000000000F000000000018FF8000014071FFF0000000000000000000000000000000000000000FFDFFFFFFFF03F0001FFFFFFFBFFFFFFFDFDB2FF8AA4000000000000000800000000030FF4000000500F3FFF00000000000000000000000000000000000000007FFFFFFFFFF0000005FFFFFFF7FFFFFFF9FDBE3DC00400180000000000300000001C7FF80000000A659E1FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000007EFFFFFFFFFE0000AFFFFFFFF7FFFFF9F9FBFEF5C3840408000000000000000061FFE00000000E80E59E3FFF00000000000000000000000000000000000000003CFFFFFFFFFFFFFCFFFFFFFFEFFFFFFBF9FFFEE1400020000000000001000387FF80000000037F08E7BC3FFF00000000000000000000000000000000000000001BFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9F9FDF3C02020000000000000020E1FFE0000000000FFC0B3E7FC7FFF00000000000000000000000000000000000000000FFFFFFFFFFFFFBFFFFFFFFE7FFFFF79F8FBB10121E0000000000000000BFE000000000001F1D903C7F87FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFF5FFFFFFFFF77FFFFFFDF55F1E00300000000000000007F000000000100000CC00EF07F8FFFF00000000000000000000000000000000000000001FFFFFFFFFFFCFFFFFFFFFFFFFFFEF3D93312EC16B0800100000000001C0000001FF00000404130F0FF0FFFF00000000000000000000000000000000000000003FFFFFFFFFFAFFFFFFFFFFFFFFFFFFCDDFFE9DF5EA080010000000000060001FF70000000C00043F0FF1FFFF0000000000000000000000000000000000000000FFFFFFFFFFE7FFFFFFFFFFFFFFFF9FC1FBF4EFE1C3880C18000000000140F01C000000303FF1E57C17E1FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h0000000000000000000000000000000000000003FFFFFFFFFD7FFFFFFFFFFFFFFFFF3FCBF9FDF6C18A080000800000000F0070000000A7DBCF05C7FC1EE3FFFF0000000000000000000000000000000000000007FFFFFFFFF7FFFFFFFFFFFFF1FFFF7FDF78FCFAC18008000000000002F8FC00000703703B95FE3FA03FC3FFFF0000000000000000000000000000000000000007FFFFFFFEBFFFFFFFFFFFFFE7FF7F7EFCB8E0C0C18008000000000003F021FA5F8FFE73DBF9FFFC003FCFFFFF000000000000000000000000000000000000000FFFFFFFE9FFFFFFFFFFFFFFFFFFFB7FFEFEE987C18288000000000007FE61829CF6FF6FDB7FFFF0005D87FFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~80_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81_combout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~83_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~81_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84 .lut_mask = 16'h6240;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBD0000D73C79F3C71E38F3C71FFFFD67FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F20000038E5CF1C78E3C71C7FFFFEB7FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF200000073C79E3C71C79FFFFFF5FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF20000004FF8F1C78FFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF90000000037FFFFFFFFFFFCEBFFFFFFFFFFFFFFFFFFFFFFFEC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC800000005FFFFFFFFFF5F3FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF20000003FFFFFFFFE9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCC00000FFFFFFF67EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFC60001F801C7FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFC00007FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FFFFFFF8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF9DFE00000001FFFFFFFBFE80E0118000000000000000000000000000000147FC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE77FF00000000FFFFFFF77C04018E0000000000000000000000000000001E3F80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF9DFFA20000000FFFFFFEFE000406400000000000000000000000000000D77F00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF7FF0000000007FFFFFDE40000D400000000000000000000000000003CBFE0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDFFE0000000003FFFFF948000E40000000000000000000000000001563FC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFE7FFF0000000201FFFFFA0010E40000000000000000000000000005CBFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFDFF7800000067E07FFFF6000E0000000000000000000000000001165FE800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEF7E7F0000005FED81FFFF6000000000000000000000000000000A8B1FD80000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFDE7E6000007FFFE001FFF600000000000000000000000000002145FFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF77D3F18007FFFFE00001E600000000000000000000000000128A0FFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFDF9E3B807FFFFFF0000000E0000000000000000000000000E1455FE0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF7DFFB89BFFFFFF9E000000E00000000000000000000000A20B2FF8780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDFFF031BFFFFFFFF00000007000000000000000000000C41058FFCF800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF7FFF9867BFFFFFF000000001C000000000000000000A02082FFFFFA80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDDFFEC11DBFFFFFF88000000007800000000000000100010407F97FC80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF77FFA0992BFFFFFFB00000000007C00000000000E80000820FFCFFE4000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF9EFFE6C17D77FFFF7980000000000043F0000F84200000417FEFFFFE8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE7BFFF729873CFFE73C000000000051C6000A386100000207FE7FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF92E170B0E863800000003DE79C201C71C200000017FF7FFFFFD000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFE432C4FF73CF800001C1CF7FBC820E38E100000007FF3FFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFD1A6103E5C7D61DBACB1D779861C71C708000007FF3FFFFFFB800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFF8C3EE509DF9EBC73DF5C300430438E300000007FF9FFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DFFC31E74CA102E1DF4C330C30A28E0C71800000BFFFFFFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFF9E3E7992284143080861C71471C38C00000FFE7FFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7FFCF1E7DFBB451A2861470E38E38E38400007FF93FFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFF11F3C7DF76CB3458E38A0C71C71C20000FFE4FFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFE08F3E7DFBFED9E38B1C71430E38E3041FFF93FFFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3F0031E7EFBB75DF1C70E38E1871C71823FFF4FFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E78011F7E7DDB6CF9638E1C71E30E3CC3FFFF3FFFFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCF00033F74CFBE78F1C71E38F3C71E7FFFCCFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7DC0001D7EE79F3C71E38F1C71E78EFFFFB3FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB000033AE7CF1E78F1C79E38F3CFFFF9BFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFB7FFC1FFFFFFFFF7FDFFF80060000800000000000000000000000000000000F0007FF860F0000000000000000000000000000000000000000000FFFFFFFFFFFFFBFFE03FFFFFFFFDFFFFFE00628008000000000000000000000000000000000000CFECC3C0000000000000000000000000000000000000000000FFFFFFFFFFFFE6FFF00FFFFFFFFFBFFFFF0003E40C0000000000000000000000000000000000033FC10590000000000000000000000000000000000000000000FFFFFFFFFFFFFFBFF001FFFFFFFFEFFFEF9A316488000000000000000000000000000000001007FF620FA000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFCDFF8007FFFFFFFFBFFF7F2800000000002000000000000000000000000000C07FEC01F80000000000000000000000000000000000000000000FFFFFFFFFFFFFFF7FE000FFFFFFFFF7FF7FE883800000D82000800000000000000000000000273FA007E00000000000000000000000000000000000000000000FFFFFFFFFFFFFF9BFF8003FFFFFFFFDFF3DFC1BC0000011200000000000000000000000000009BF700FC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFF6FFC0007FFFFFFFFBFFDFF9F8040000020000000000000000000000000000B7D003FD0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFBBFF0000FFFFFFFFEFFDE5DF0000000000000000000000000000000000000378007F800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC5FFC0001FFFFFFFFDFFE91D42000020000000000000000000000000000000C001BF800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE77FF80007FFFFFFFF7FE01C484000000000000000000000000000000000006207FF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFDFF80000FFFFFFFFEFF8CF884000000000000000000000000000000000000011FC00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEEFFC00001FFFFFFFFDFCFF82400000000000000000000000000000000000284CF9000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF3BFF000000FFFFFFFF7FFF80000000000000000000000000000000000000059FF2000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEFFE000001FFFFFFFEEEC00000000000000000000000000000000000000038FF4000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFE0000001FFFFFFFDFC000000000000000000000000000000000000000707E800000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout 
// )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~85_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86 .lut_mask = 16'hEA62;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~84_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~86_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87 .lut_mask = 16'hF1F0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFDCFC0A9F2D3000000000000000088003F0000F1CC73CF1C301EBFFFFFFFFFFFFFFFFFFFAC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7B880C639CB6000000000000099F9C775D24130E39E38E013FFFFFFFFFFFFFFFFFFFFFE020000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDE8E020CB7D18200000000001F6EDB6FAE9269871CF1C70875FFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF009E018F233F19F19F7F3CF36DF7D64934C39E78E10DFFFFFFFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF740070C37FF54DE20FB651C75DFFEDB2698618F1C703B2FFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE80031E3847FFB9B845F7DBEFAE9A69B71C30C78E300FBFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79400470C302E3FF5FFBEBEF7D64934D38E38E1C700BF7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF600071E3860CD36EBBF5D34D9269A69B71C70C30165FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE8001861C3061932C936C9A69B3CD30DB0E18601F97FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D000371E3C70C1060922C934D3671A61870C007E7FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA0003861C30C1820C124D1A69B79C30C30607F93FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF60006F1C3860C30419A69C36D36E1861807FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE80003061830C10248B34D1B61B60E3043FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D0000671C38608224D1869970D304183FFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9000030E1820E11669932D32619203FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFA0000F61830648A30D1B69822C03FFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFDDFC00000100FFFFFFFE0000000000000000000000000000000000000001107CFE40000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF77F000000000FFFFFFFC00000000000000000000000000000000000000109F9FB40040000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFDE70000000007FFFFFF80000000000000000000000000000000000000D03F3FFFD000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF67E0000000007FFFFFF0000000000000000000000000000000000001087E7FFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBDFFC0000000003FFFFFF00000800000000000000000000000000001704FCFFFFFE80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEE7FF00000000000FFFFFE0000000000000000000000000000000004183F9FFFFFFFA400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFB9FE1000000000003FFFEC000000000000000000000000000000013047EBFFFFFFFED3C000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEE7E780000000000001FFFC0000000000000000000000000000008182FD7FFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBB4780000000000000007FC0000000000000000000000000000270C1FEFFFFFFFFFFFFB80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF678000000000000000000E00000000000000000000000000121823FDFFFFFFFFFFFED80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBDF8000000000000000001E60000000000000000000000000C70C07EBFFFFFFFFFFFF760000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF7C30100000000000000000600000000000000000000000AE387079FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBDC3C1B500000000000000043000000000000000000000ECF0C13F5FFFFFFFFFFFFFDAE040000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF43C138600000000000000000C000000000000000000B9E3860FFBFFFFFFFFFFFFFDFF860000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFDFCC9DCD000000000000000003800000000000000153C71C30B97FFFFFFFFFFFFFFFF7D0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7CC2339A9000000000000000003C00000000000CA79E38E01FDFFFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FA000019C5962ED1261B30D9053FFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF600000618A1451A30D146083FFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF400000EC31428E146180BFFFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F2000000FC638518283FFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9000004FFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC800007FFFFFFFFFFFFF5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF20002FFFFFFFFFFFE9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCC007FFFFFFFFF27F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8E0BFFFFFCC7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFC00807FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF77FE03FFFFFFFFFFF8E2000000000000000000000000000000000000000000F8007FFC60F8000000000000000000000000000000000000000000FFFFFFFFFFFFDBFF807FFFFFFFFFFCF00000000000000000000000000000000000000000002001CFE9C3D0000000000000000000000000000000000000000000FFFFFFFFFFFFF6FFC00FFFFFFFFFF6F000000000000000000000000000000000000000000000033FC307A0000000000000000000000000000000000000000000FFFFFFFFFFFFFB7FF003FFFFFFFFFBE00000000000000000000000000000000000000000001005FF460F8000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFEDFF0007FFFFFFFFFE0000000000000000000000000000000000000000000040FFE081F80000000000000000000000000000000000000000000FFFFFFFFFFFFFF77F8000FFFFFFFFFFC0200000000000000000000000000000000000000000273FA907E80000000000000000000000000000000000000000000FFFFFFFFFFFFFFDBF00001FFFFFFFFFD608000180000000000000000000000000000000000009BF4007D00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFF00003FFFFFFFFF721300100000000000000000000000000000000000C8B7C803FC0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFB7FE00007FFFFFFFF92000000000000000000000000000000000000000019BD8004F800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE5FF80000FFFFFFFFFCC00000000000000000000000000000000000000013CC001FFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF7FE00001FFFFFFFFFEC000000000000000000000000000000000000000185E063E800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBBFE000033FFFFFFFFFC0000000000000000000000000000000000000001F181AFD00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEEFE80001E3FFFFFFFFF800000000000000000000000000000000000000082850F8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFBBFC0000267FFFFFFFCC00000000000000000000000000000000000000000401F8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEFFE0000007FFFFFFFE40000000000000000000000000000000000000000391F0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF77FC0000080FFFFFFFF00000000000000000000000000000000000000000603E200000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout 
// )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94 .lut_mask = 16'hF838;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000008628317E7CFC7C3CFCFEFD7E3F080AC02F9FFC1D00000000000000000070FFFF0000000000000000000000000000F1C02140D0409100000000281D8002080465F7EF7C780299F505B8E20140E008A1009F0FF0680000000000000000007FFFFD0000000000000000000000000000F382810090008100000000008000021009D2A1EC616E3278CD39F8C20140E0088402A707C140000000000000000000FFFFFD00000000000000000000000000000C0600201000000000000000000001800AAB2DC4606632F9E9213D800D40E01888089B831400000000000000000033FFDFF9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h000000000000000000000000000000250300140000000000000080114C20118401D8607F3EEDF90105800DC0E01B30264324A000000000000000000028E1FFFF000000000000000000000000000000A003B8040000100000049C90005D0015545F9860F736FD79C1818008C0E018C04663DA0000000000000000000042E7D1C0000000000000000000000000000000800000200000008005B4F800FC6C402F0C0FB83BFF3EFD7905038100C0C0F8011FFE3000000000000000000000F9E188C000000000000000000000000000000BFFFFFFF0440000000778FC007076802EC13E1FA8EF3CBD7D07038300C05FC0040FF10000000000000000000001F8E381C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h00000000000000000000000000007C000000243400000001EFFC00F0630057593B7E607F30FFC707038300C05F041007980000000000000000000001F86702800000000000000000000000000000D213048BE20380000001BDF800717F01DC8A183E014800828703038300C05C1E4001800000000000000000000001F066208000000000000000000000000000001CF817808B6C40040000806000427E00AEBAC2FEC0E12092830303C101CFD006800C00000000000000000000001998F4410000000000000000000000000000000B8A7CBD49B2882E0000000000486C03B84801FC4670FE9383FFD9FF6FB061020060000000000000000000000001B9F80900;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000701AEEDD94295DFE0000000075FF801556D887D81F67CFFE3FFFDFF7E8001080600000000000000000000000003D9E0000000000000000000000000000000000500101301DFC7011000000014D19807F8E30B10FCF9FF7FE3FFFDFE7E800F21300000000000000000000000018A1FD19000000000000000000000000000000009001FBF6D7FE284980400101CA18006EF78101B2BFEF9FFFFFFFDFE7C807EC9000000000000000000000000000B3B7FA000000000000000000000000000000009001FBF7FFE3282F9B228E5BCBF7805F7C61607F7F3FEFEFFE101867E80FD5800000000000000000000000004033B000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h000000000000000000000000000008005B973CCC26829F53FB7FD6B1301DCB21CA13F7EDF7FFFAFED1FF7F87A6800000000040000000000000003803B70000010000000000000000000000000000C1C0EBFC77F818C89F7BED8808E8000AEC2E230E2FFFFFFDFFFBF6FDF83F14000000000000000000000000080003B94000010000000000000000000000000000C001DE3E6FD81023D8DFE10908C000BF965C1966373CFBFFF7FDF3FEC2FCE000000000000000000000000001400BBC88000100000000000000000000000000000404EDDF36F81E66A02E90A409814015584C41DFBFD7FF981A060DFB0FE20000001001000000000000000005000BB78C0003;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000006DFFF3E783A31CB2FFFF80299816F883E21BFE7FFF7FFEFFBF7FE1E50000000200000000000000000001B000B340000030000000000000000000000000000040EDEB9F6F821C0002E1801410400EE388FE1DF7FEFFFFFF7EFFBC3F500000004400000000000000000001B000B7D18000300000000000000000000000000000276CDFFFF78360000BE650D3C07005F206F007FFFFFEFAFDFF7EE079800000184000000000000000000004F000BE62000030000000000000000000000000000F27BEFDD7AF83600000B0415015601EEF1E7C3B6BDDF5FFFEFDFF07A800000018401C00000000000000003BF000F74000007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h0000000000000000000000000000AD1A7CF9BF78180000119CE0015E008AC14305FFC4F4FF5F9FEF83CC000000230003800000000000000007FF00037E0000170000000000000000000000000000E63FFFFBB26028000000006001FC135DC7C7F3F945E4BDFCC1B81D40008200040000000000000000000005FF0007FA0000170000000000000000000000000000A50E7DCFB3EC1800000000A000F80591C66702FFA57FFEBF20C06400018208D70000000000000000000005FB0007FA8F001F0000000000000000000000000000A7536FFFFFFE0800000000000FF826697FF40FBA57DD7F6D9E42A0000186107E0000000000000000000008B90007F898001F;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000000000000000000000000008403EFEBD7FE0800000000003FF04B338F3EB50D0AF7FDA0C0020000018601F0000000000000000000000CBB00077C80003E0000000000000000000000000000948BE7CDFFFE0000000000003FE01CC20BEBFE0E6EFAFEFDC0500000018403E0000000000000000000008EEB000F7E9A0037000000000000000000000000000025FBFFFD9FAE1000000000007FE082EE1DFFDF9864FDFB8C0180000023800000000000000000000000000EEB0017FE8E00370000000000000000000000000000748BFFDF9F7E040000000005FC002C8610D7F7DC28F5FE8028000000678040000030C0000000000000001EE38007FE800074;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h000000000000000000000000000029F3FFFFFBF624000000001FC8613518706F3BB0FC2E101E800000106C01418000210000000000000023EEA3800EFE00006E000000000000000000000000000000D5F65EBD3C7D000000000C0182599C307C2238F41E03DC00001430E00641001040000000000000024FFC03C00FFE00006B000000000000000000000000000061393E6FFF038100000000800602E630D8D8702797C07D4000030C500026430000000000000000001FBFFC03E01FFC8000EE00000000000000000000000000005C71C0002FC608000000020018849330FCE061E7F807EA0040010C718004400000000000000000003E7FF421F81FF84000D7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h000000000000000000000000000080E796FDDF840C0000000BF83F05EC308C87CFF801FEB01020012C06000C080000000000000000017D001403FC1FF24000CC0000000000000000000000000000FC00BF8008000C0000003FFFFF0900C399FFF002FFE504006087F82C000C00000000000000000003F4000003FE1FF8C0009E000000000000000000000000000009E78000000008000000FFFFEE13DF41FFC0000FFF500010018F2C0C200410000000000000000003FC000003FF17754001980000000000000000000000000000E000000000000C000001FFF187099FF00000001FFA81041040BF000C600C0000000000000000001F9FFFE003FFD7CB0001BC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h000000000000000000000000000000000000000008000003FFE00000001000100FDF8C000C30EE8378050008100000400000000000FF37FFE003E108C200033300000000000000000000000000000000000000000C000007F00000001FF2600007F940020C21C00208040000000000000000000011FCF7FFFE03814C01FC03770000000000000000000000000000000000000000080000BE00000001FF6F000007960C0214FBE00B08000021C0000000000000000FFCF700FFF8CC00037FE667000000000000000000000000000000000000000008000AF0000000070400000000A06D021E3B4D5210080003C0000000000000003FE88BFC060C00000371F6CF;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000400AF000000003C000190000B0051023E7080163000000100000000000000006FF000E3C13000006EE01D8F00000000000000000000000000000000000000000404E000000000F8004FE0009103B3031E0BC0664808000000000000000000005F783FFF9FF0003DF0C00DEF000000000000000000000000000000000000000006500000000003DE003FC001C0100003FC079000100000000000000000000000FDF0037FFFFFFFFE8180099F00000000000000000000000000000000000000000200000000000FE001FF801A8334410724260804000200000000000000000003FE000127FFCFFFE00307C3DF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h00000000000000000000000000000000000000001000000000007F3C5FFE05EB0C18C79F1109A090C00600000000000000000001F80000007800C0000E1FE3BF000000000000000000000000000000000000000000000000000FF7FF9FFC3F839830E7C39C7101F9C08300000000000000000003F0000000000000007C1FE3FF00000000000000000000000000000000000000010000000000011FFFBFE2FD7F9870EF03947107818104000000000000000000174000000000000003F83FFF7F00000000000000000000000000000000000000000000000001800FFFFF4FFFEE00F3CF8F7FCB3CE180000204000000000000003C000000000000007FE03FC67F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h0000000000000000000000000000000000000000C0000FFFFFE0000FFCFFFFFF1BFB0F15F5C5D0018004000400000000000000940000000000247FFF007F96FF0000000000000000000000000000000000000000FFFFF00000000007FFFFFFBC1FF9FF21F201E041000400000000000000000CE80000000287FFFFF0007F84FF0000000000000000000000000000000000000001FFFFFA4000000E07FFFFF9FE1BC7F8F1F0EB8A23800300000000000000000C800200FFFFFFFFFFC0003207FF0000000000000000000000000000000000000000FFFC3003F3FF01FFFFFFFFFFBE3FC065E069C001C00000000000000000001E9FFFFFFFFFFFFFC000003825FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h0000000000000000000000000000000000000000FFFFC000007FFFFFFDFFEFFB8FBFFF21C0452039800400000000000000001FFFFFFFFFFFFFFB000002E007FF0000000000000000000000000000000000000000FDFFFFFFFFFFFFFFF9FFFCDE1F9FFAF38FF3808C0000000000000000000033FFFFFFFFFFE0000000480043FF00000000000000000000000000000000000000005FFFFFFFFFFFFF803EFFFFFBFF7FF8F1BEC18440084002000000000000001FFFFFFFFFC000000033F000C3FF000000000000000000000000000000000000000007FA000001FFFFE001FFBF9BBEFFE879F0809E00100000000000000000005FFFFFFFC000000030FF0407817F;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91 .lut_mask = 16'hDDA0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000007FE7FFFF8FFC0007FFE3BFDFFF189F045F80038000000000000000008FFFFFFFC00000071FFE0076797FF0000000000000000000000000000000000000000000FFDFFFF707F80007FFFF3FFFFE007F0A8C00180000000000000000019FFFFFFF80000C3FFEB000407163F0000000000000000000000000000000000000000002FFBFFFFE03F0001FFF3FFF9FFEF9FF05990090000000000000000000BFFFFFFE001C3FFD9FF00C80F215F0000000000000000000000000000000000000000003FFFFFFFE01C0007FFF7FFD3FF7E95F061A4010000000000000000003FFFFFFFCE0E3FD6E1FE2CCC0E2000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h000000000000000000000000000000000000000000FFCFFFFFE000001FFAFFFFF3FFFBB871A9A0108000000000000000003FFFFF3839FFFFCFE40100C41E0000000000000000000000000000000000000000000002FF9FFFFFFFECC4FFFFFA3CE3FD6638F1D0D280000000000000000001FFF9E087FFFFFFFF400133853C0000000000000000000000000000000000000000000005FFFFFFFFFFFFF7FDFFFBFE6FFD7731F1708000000000000000000003C7800FFFFF7FFF0000012785FC0000000000000000000000000000000000000000000007FFFFFFFFFFFFBFFFFFFFDC7FFF7B41F0200000000000000000000007001FFFFFEF1C70000011E603FC0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFF5FFFFFFF6F07E7A6481610100000000000000000000103FFFFFFFE1FD00000E398E0B78000000000000000000000000000000000000000000003FFFFFFFFFFFDFFFFBFF79E7FC6500019000040000000000000000001FFFFFFFFFFF0000040F271A597800000000000000000000000000000000000000000000BFFFFFFFFFFAFFFFFBFCFDEFE7FF8480013004C1C0000000000000007FFFFFF82700001C1EDDE0783270000000000000000000000000000000000000000000017FFFFFFFFFEFFFFFF9FFF7FFEFAA028160300101C000000000000000FFFFC00C00002877F6B6C7E832300000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFD7FFFFFFFCF7FDCCFFF0880F010C4C18000000000000000FC027F8100FF3FDC5ECA1FC0202000000000000000000000000000000000000000000003FFFFFFFFF7FFFFFFFFBFFBC07FFD094A3840C0810000000000000003F8FFFFE1FD01403BF6FE7400E0040000000000000000000000000000000000000000000FFFFFFFFEBFFFFFFFFF9FFF61FF323058304000000000000000000003FFFFEFCF87FF7FEFFBFFF000D8480000000000000000000000000000000000000000002FFFFFFFEBFFFFFFFFFC7FFFE3FE28381CF08100818000000000000007DFE1909DF6FF6F1C1E81001398880000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFB7FFFFFFFFFFFFFFFFFF9F3470000100000200100000000000000000000000000001B4D081EFE1C10E0000000000000000000000000000000000000000FFFFFFC9FFFFFFFFFFFFBFFFFF9E3E7180010000000000000000000000000000000000000180B101EFF8631C0000000000000000000000000000000000000000FFFFFFF6FFFFFFFFFFFFFFFFFFDF7E38800000000000100000000000000000000000000001F8A903FFEC1A380000000000000000000000000000000000000000FFFFFFFB7FFFFFFFFFFFFFFFFFCFC4A8800000000000100000000000000000000000000001C84003FFE70C30000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFEDFFFFFFFFFFFFFBFFFCF6D10000000000000000000000000000000000000000001788203FE01CC400000000000000000000000000000000000000000FFFFFFFF6FFFFFFFFFFFFFFDFFCE270800800000000000000000000000000000000000000171B007F01078840000000000000000000000000000000000000000FFFFFFFFDB7FFFFFFFFFFFFEFDC643000000000000000000000000000000000000000000010DFC01C01831080000000000000000000000000000000000000000FFFFFFFFEDFFFFFFFFFFFFFF75C0000000000000000000000000000000000000000000000148F80000666210000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF77FFFFFFFFFFFFFFCF200000000000000000000000000000000000000000000001CF00001C1E4600000000000000000000000000000000000000000FFFFFFFFFDBFFFFFFFFFFFFFFCF7F40000000000000000000000000000000000000000003CF0E0000641D0000000000000000000000000000000000000000000FFFFFFFFFEDFFFFFFFFFFFFFFEFBC700000000000000000000000000000000000000000075B7E00019DBA0000000000000000000000000000000000000000000FFFFFFFFFFB7FFFFFFFFFFFFFF7FF78800000000000000000000000000000000000000001FE1C00077E7C100000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDDFF8FFFFFFFFFFFFDF3C800000000000000000000000000000000000000000BC98001CFC784000000000000000000000000000000000000000000FFFFFFFFFFF6FFC1FFFFFFFFFFFDFBC20000000000000000000000000000000000000000079C0007FF4E1E000000000000000000000000000000000000000000FFFFFFFFFFFBBFE07FFFFFFFFFFDDBE0000000000000000000000000000000000000000004FC000E7E3C24000000000000000000000000000000000000000000FFFFFFFFFFFEDFF80FFFFFFFFFFFF0CC000000000000000000000000000000000000000000F8003BFE387000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFDE5818220000000000010000100000000000001FFFFFF400000000395BB82840780000000000000000000000000000000000000000000001F3FFFFFEFFFFFFFAE01DB0000000300000000000000000000000000FFFFE0000000005400FC00080E0000000000000000000000000000000000000000000000079FFFFFFFFFFFFFF706180020000000000000000100000000000000FE000000000003DAB58001801D000000000000000000000000000000000000000000000001DFFFFFFFFFFFFFFFFE30800600001000000000000000000000000080000000C011C88EF00000103E00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h0000000000000000000000000000000000000000EFFFFFFFFFFFFDF1FA04C002000010000000000300000000000000800000027FAD2321F2000320780000000000000000000000000000000000000000000000003FFFFFF7FFBFFF81F200008000021000000000010000000000000040F85787AFBA1921F2000040F80000000000000000000000000000000000000003000000000FFFFFFFFFFFFFE9D180000000001000300000000000000000000019F807CF95D4658300000AC1F000000000000000000000000000000000000080004000000003FFFFF7FFDFFD7DE98002003000000020000000000000000000001C0001DFB078406300003107C000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h0000000000000000000000000000C005B000000000FFFFFBFFFEFC78F5C000800200000000000000000000000000000000003FA0780023C001F01FA0000000000000000000000000000000000000F3DADF000000007FFFFBFFFFFC78E680600002009000000000000000000000000000000073C41870C6300E087F40000000000000000000000000000000000000F5B627200000003FFFFFFFFF3C38B8B1C00000000000000000000000000000000000000003D0089066C0EC107E80000000000000000000000000000000000000FE7B5BF209D0A9FFFFFFFFFFBE3CB84000000000000000000000000000000000000000000384380060E68310FF0000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h0000000000000000000000000000FFFFE5FFEFFDFFFFFFFDFFFFFE3479400000000000000000000000000000000000000000039C287C4110E0E1F400000000000000000000000000000000000000FFF7FB7FFFFFFFFFFFFFFFFFFFB43822E00000000000000000000000000000000000000003CC906861383043F000000000000000000000000000000000000000FFFFFDBFFFFFFFFFFFFEFFFFFF977F9500000380000000000000000000000000000000000184A078673E0C43F000000000000000000000000000000000000000FFFFFF4FFFFFFFFFFFFFFFFFFF17F178200002000000000000020000000000000000000001E41030EFE78287E00000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88 .lut_mask = 16'hDC98;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h000000000000000000000000000000000000005FFFFFFF9FFFFFFFFFFFFFDFCD7E00181830500001000000000000000F2673FE6FE7FE2400180000772890000000000000000000000000000000000000000000BFFFFFF5FFFFFFFFFFFFFFCFCC3C002078302480018000000000000009FFC1FE7FE7406000000000FE0100000000000000000000000000000000000000000000FFFFFF5FFFFFFFFFDFFF5F5F8C2E000878B00C000100000000000000001C81F67DF7000000000013F801000000000000000000000000000000000000000000007FFFF5FFFFFFFFFF97FFFBDDE46E180018300000010000000000000000800004E7E0000000000FFFF002400000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h0000000000000000000000000000000000000013FF4FFFFFFFFFFF8FFFDF69E42E0424782010000000000000000000000000006200000000003FFFA004400000000000000000000000000000000000000000180DF5FFFFFFFFFFFF8FFFFFF9201E00203000000000000000000000000000000000000000000DFFF8000400000000000000000000000000000000000000000030009FFFFFFFFFFFFFDFFFFFFF80BE02201000000002000000000000000080000000000000003FFFE00008000000000000000000000000000000000000000000600BFFFFFFFFFFFFFF9FFFFDFE8028031010800000000000000000000000000000000000000FFFFC000011000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h000000000000000000000000000000000000C13FFFFFFFFFFFFFFFFFFFBB8C1060423010000000000000000000000080000000000000007FFFC0000012000000000000000000000000000000000000000001B7FFFFFFFFFFFFFFFFFFFF398C4423E2301000000001000000000000000000000000000000FF8000000020000000000000000000000000000000000000000002FFFFFFFFFFBFFFFFFFFFEF7E88CE0600201830000001001000000000000000000001B0001BE00000600064000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFF83DFE02E1F0910181040000000000000000000000000007FFDEBFE000005200060000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF7EE7C30C24091B103000000000000000000001400003DCFFFFFE000000228000F00000000000000000000000000000000000000000001F7FFFFFFFFFFFFFFFFF7FC7079C060C08001000000000000000000001B0CC7FFFFFFF20000001C60101C000000000000000000000000000000000000000000007FFFFFFFFBFFFFFFDFFE7C18414140010000010000000000000000001FFFFFFFFFFE00000008FCE0003E000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF9FBFFC000000002000000000000000000000001FFFFFFFFF0000000E13372000380000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92 .lut_mask = 16'h3808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95 .lut_mask = 16'hFF04;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000F7EFBF7E7CFC7C3CFCFEFF7FBFFFFF3FE02003FCFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000E3FC081010000000000000000000007FFFDF7EFFF7E7EE5050504028100601C5EFF80100FE7FFFFFFFFFFFFFFFFFF80000200000000000000000000000000000C7F000000000000000000000000000FFEEB042870404284050504028100601C7BFE00083F3FFFFFFFFFFFFFFFFFFF0000020000000000000000000000000000F3FC00C000000000000000000000001FFDCA280870404285050501028100600C77F80004F3FFFFFFFFFFFFFFFFFFFC002006;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h0000000000000000000000000000FFFE011070000000000000000000001FFDD6485070414281050501028180600CCFE000079FFFFFFFFFFFFFFFFFFFFF7FFFFF0000000000000000000000000000FFC0000038000000000000000000003FFB94501070C14A81850501028180600F3FC00019FFFFFFFFFFFFFFFFFFFFFF0036000000000000000000000000000000FF00000000000000000000000000003FF3A890A0A0C14281850103038180600FFF00000FFFFFFFFFFFFFFFFFFFFFFE0076000000000000000000000000000000F800000000000000000000000000007FF7082120A1C142C1810303018180603FFC0000FFFFFFFFFFFFFFFFFFFFFFFF006E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h0000000000000000000000000000FBFFFFFFFB02000000000000000000FFEE51014141414E8303030301818060FBF00007FFFFFFFFFFFFFFFFFFFFFFFF80FC000000000000000000000000000000D00C040B6080C00000000000000000FEEE1042404141428203030301818063E1C0007FFFFFFFFFFFFFFFFFFFFFFFFF81DE00000000000000000000000000000012DA7CBF7981000000000000002001FFDCA28282828142820303030180806FF98003FFFFFFFFFFFFFFFFFFFFFFEFFF03F800000000000000000000000000000006F137BF7DCDE00000000000002003FDDD648500828280830303030180CFFEFE001FFFFFFFFFFFFFFFFFFFFFFFDFFE07F000;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h000000000000000000000000000000F011366C9BEFFFFFFFFFFFD00FB6630C0C0E064F030301BFF9FFFFFE79FE0FFFFFFFFFFFFFFFFFFFFFE000FFFFFF8E0001000000000000000000000000000000F819320003EFFFFFFFFFFF801FE6671C1C0C0C4F070303FFCFFFFFFE7BFC1FFFFFFFFFFFFFFFFFFFFFE000FFFFFF85000900000000000000000000000000002988000264DBFFFFFFFFFFFE801F6CC61818180C4506067FFC7FFFFFDC7FFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFF8C0009000000000000000000000000000000F880326483EFFFFFFFFFFA03FFD9CC383818184D0E07FFE7FFFFFF987FBFFFFFCF3FFFFFFFFFFFFFFFF0007FEFFF80000A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h000000000000000000000000000029880000040BEFFFFFFFFFE8379ED98C30303018199DFFE27FFFFFEF93FEBE7FFFDEFFFFFFFFFFFFFFFBF0007FEFFF800012000000000000000000000000000000DA09B366CB07FFFFFFFFD3FE3DB3186060703019BFFC33FFFFEBCF1FF9BEFFEFBFFFFFFFFFFFFFFFEFE0003FEFFF80001700000000000000000000000000002142C99000FF7FFFFFFFFF7FF87D3318606060707FFF833FFFFCF3AFFFD9BCFFFFFFFFFFFFFFFFFFFFFFE0001FEFFE800016000000000000000000000000000000723FFFFFF6F7FFFFFFFDFFE07B6630C0C0C07FFFF819FFBFFEF38E7FFBBFFFFFFFFFFFFFFFFFFFFF7FE00007EFFC00002E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h0000000000000000000000000000FF1AF6FCD803F7FFFFFFF407C0FA4661C1C0FFFFFE018FEFDFFED3F9FFF3F7FFFFFFFFFFFFFFFFFFFFFFE00003EFF880003D000000000000000000000000000003FE807FF7FFF7FFFFFFD00000F6CC6187FFFFFD001CFBFF9F7807D3FFF3FFFFFFFFFFFFFFFFFFFFFBFFE00001EFE180007D0000000000000000000000000000F7E07FFFFFFFF7FFFFFF400011EC88FFFFFFFFF000CFFFEFFE70D3F3DFFBEFFFFFFFFFFFFFFFFFFFEFFFE00000EF8380007B00000000000000000000000000001FFFFFFFFFFFF7FFFFFF000E78FFFFFFFFFFFFE0067EFBEFBF40FFF39FF3FFFFFFFFFFFFFFFFFFFFCC00000000280780007B;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF7FFFFF8001FFFFFFFFFFFEFF02063FFF3CF117C87FAFFF7EFFFFFBFFFFFFFFFFFFFCC0000001F003F0000F70000000000000000000000000000FFFFFFFFFFFFF7FFFFE80FFFFFFFFFFFFFFFF8073FFDF3DE3FFDF7FBFFFFFFFFFFFFFFFFFFFFFFFE8C0001FF81C3FE8000FF0000000000000000000000000000FFFFFFFFFFFFF7FFFF21FFFFFFFFFFFFFFFFF871F3FDEB041FF4F7FFFFDE3FFFFFFFFFFFFFFFFFFB8CFFFFFFC3FFFD8001EF0000000000000000000000000000FFFFFFFFFFFFF7FFF30FFFFFFFFFFFFFFFFFFF9F92FDE1C4B2ADEFF7FFFC3FFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFB8E01DF;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFBFF30FFFFFFFFFFFFFFFFFFF8FFAEFDC18F7FE9CFFFFFFEFFFFFFFFFFFFFFFFFFDFFFE03ECFFFFF8F1FE39F0000000000000000000000000000FFFFFFFFFFFFFBF91FFFFFFFFFFFFFFFFFFF8EFC4CFCE1F43F99B7F7FFFFFFFFFFFFFFFFFFFFFFF80000600FFFC1FF3FF3DF0000000000000000000000000000FFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFF83FEFFFFC03F86FFFEFFFFFFFFFFFFFFFFFFFFFFFFE00037FFFFFFFFFFE7FFFBF0000000000000000000000000000FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF857CCBBEF8DBD9F7FBFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFCFFF7BF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC14F3E73860EEF65F6F3FF9FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF1FFF7FF0000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFE07C67CF183C638EFE063F7CFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF83FFE77F0000000000000000000000000000FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE0280678F10FC6B8EF87E7EFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFEFFF0000000000000000000000000000FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC00011FF0C30708034C31E7FFFFDFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF801FFFDEFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFEFFFFFFFFFFE0000FFC000000E404F0EA0A3A2FFE7FFBFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFDB8000FFFFAFFF0000000000000000000000000000FFFFFFFFFFFEFFFFF00000000007F8000043E00600DE0DFE1FBEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFD7800000FFFFF6DFF0000000000000000000000000000FFFFFFFFFFFEFFFFFA4000000007FC000601E438070E0F1475DC7FFCFFFFFFFFFFFFFFFFFFDFFDFF00000000003FFFF9FDFF0000000000000000000000000000FFFFFFFFFFFFFFFC0000000001FFFC00000041C03F9A1F963FFE3FFFFFFFFFFFFFFFFFFFFF600000000000003FFFFFE7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000007FFFFFFC001004704000DE3FBADFC67FFBFFFFFFFFFFFFFFFFFD00000000000004FFFFFE1FBBFF0000000000000000000000000000FFFFFFFFFFFF7FFFFFFFFFFFFFFFFE000321E060050C700C7F73FFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFC7FF3FFF0000000000000000000000000000FFFFFFFFFFFF9FFFFFFFFFFFFFFFC00000040080070E413E7BBFF7BFFDFFFFFFFFFFFFFFE0000000003FFFFFFFF00FFD37FF0000000000000000000000000000FFFFFFFFFFFFF803FFFFFE00000000004064410017860F7F61FFEFFFFFFFFFFFFFFFFFFFA00000003FFFFFFFF000FFF07FFF;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h000000000000000000000000000001001FBF7DF5D82000000000002803FFB9450105050282830303030181FFFEF801FFFFFFFFFFFFFFFFFFFFFFFFBFFE2F7800000000000000000000000000000005000FAC75D888FEE0000000133DFFFB328A0A09050503830303030181FFF0E10FFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FF0000000000000000000000000000000090000000E08ADFD600000001FFE7FFF738A020A0A0705030303030183FF81C8FFFFFFFFFFFFFFFFFFFFFFFFFDFFFC01400000000000000000000000000000000100000003087DF973F3D70245BF7FFE67141414040A07070303030181FF0347FFFFFFFFFFFFFFFFFFFFFFFFFFF7FC000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000100262C5C0BE9F952400BEFEFBFFFEEE2042C14141E0E060703030181F85E7FFFFFFFFFBFFFFFFFFFFFFFFFEFF7FC0000000000000000000000000000000000C1C0B6424F07FEF952481F78F7FFFFFDCE282828081C0C0E0606030307C0F3FFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FE00000000000000000000000000000000000000A001D937FE3CD0C00FFEFFFFFFD9C410502838181C0C0C0606033D039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7F0000000000000000000000000000000004003060C907F9F0BFE36F7BFEFC7FFB9C5050507038181C0C0C0606F019FFFFFFEFFEFFFFFFFFFFFFFFFFFEFFF7FC760000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000803A000C997FD8E0A63FFFF03803FB328A0A02070303818180C0C07E1CFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFFF7FF6C0000000000000000000000000000000004013362C197E43FFF23E7F808E8FF7730A0C0E0E070303018180C3C0CFFFFFFFBBFFFFFFFFFFFFFFFFFFFF4FFF7FF6000000000000000000000000000000000031132000087E5FFFF507DF100FAFFE671414140C0607070301819F847FFFFFE7BFFFFFFFFFFFFFFFFFFFFE0FFF7FF400000000000000000000000000000000052841026CD97EDFFFFE0EF0AFEA1FECC618181C1C2E0E06030301F867FFFFFFE7BFE3FFFFFFFFFFFFFFFFFE0FFF7FF000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h000000000000000000000000000001F593264087EFFFFFEE601FFE81FFDCE383838189D9C0E060307C23FFFFFFDCFFFC7FFFFFFFFFFFFFFFFF00FFFFFD000000000000000000000000000000000042C400044D1FEFFFFFFFFE1FFE03ED98C303030389DBC0C06067E33FFF7DFFFBFFFFFFFFFFFFFFFFFFFFFF00FFFFFD000000000000000000000000000000000001F593160C93EFFFFFFFFF5FFD07FB3987060703198181C0C07F93FFFE7DF728FFFFFFFFFFFFFFFFFFFFFA00FFFFFDAC00000000000000000000000000000000026090000003EFFFFFFFFFFFF407DB33860E06071B038180C1FD9FFFFE79EF81FFFFFFFFFFFFFFFFFFFFF600FFFFFFA60000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~98_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99 .lut_mask = 16'hBBC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFF8000000000000000021A7E7DDFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFE00000000000000006D007E0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFE0C000001000000051FE24FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000023F003FF8001FFFFFFFF0000000000000000000000000000FFFFFFFFFFF86000000000000008F9E7FFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF0000000000000026B87FFF0002FFFFFFFF0000000000000000000000000000FFFFFFFFFFFE200000000000000001CF7FF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFF80000000001003870DFFFF0001FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF100000000000020E05FB3FFDFFFFEFFFFFFFFFFCFFFFFFFFFFFFFF00000009A478C4400DFFFE0003FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFC00000080040007E0DFFFF7FFFFDEFFFFFFFFFFEFFFFFFFFFFFFFFC007DE7FC81612000DFFFE000FFFFFFFFF0000000000000000000000000000FFFCFFFFFFFFF0000000000000162E7FFFFFFFFFEFFFCFFFFFFFFFFFFFFFFFFFFFF803FFFFC3B87A00FFFFFC001FFFFFFFFF00000000000000000000000000007FFFBFFFFFFFFC00000800200282167FFDFFCFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC2107F80FFFFF8003FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000003FFBCFFFFFFFFF000004000103870A3FFF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0107FC03FFFD8005FFFFFFFFF00000000000000000000000000000C25E0FFFFFFFF80000400000387197F9FFFFDFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94687F01CFFF7000BFFFFFFFFF00000000000000000000000000000A49F8DFFFFFFFC000000000C3C7474E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8787F80FFF7E0017FFFFFFFFF00000000000000000000000000000184BC0DF62F56000000000041C347BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8407F801F3CE000FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h000000000000000000000000000000001E00100200000002000001CB86BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3003800F1F0009FFFFFFFFFF0000000000000000000000000000000807800000000000000000004BC7DD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB820178007CF800BFFFFFFFFFF0000000000000000000000000000000003C000000000000100000068806AFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8040078001F38007FFFFFFFFFF0000000000000000000000000000000000F0000000000000000000E80E87DFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFD860CF00187D000FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000007800000000000000000060CB8FFFFEFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98207E001E3E01DFFFFFFFFFFF00000000000000000000000000000000003E00000000000040000061C18E7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C80FE00079C03BFFFFFFFFFFF00000000000000000000000000000000000F0000000000000000002081C77FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC450FC0013E4077FFFFFFFFFFF000000000000000000000000000000000007800000000000000000303B577FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B9FC0018F00EFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h000000000000000000000000000000000001E000000000000040003092EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079FC01FE303DFFFFFFFFFFFF000000000000000000000000000000000000F0000000000000020031D8F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBF80FEF807BFFFFFFFFFFFF0000000000000000000000000000000000003C800000000000010239BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFE3FE7C0F7FFFFFFFFFFFF0000000000000000000000000000000000001E000000000000008A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFF981EFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h0000000000000000000000000000000000000F80000000000000030DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFBE03DFFFFFFFFFFFFF00000000000000000000000000000000000003C000000000000003080BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3A9FFFFFEFE0F7FFFFFFFFFFFFF00000000000000000000000000000000000001E0000000000000010438FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFDFFFFFBE41EFFFFFFFFFFFFFF000000000000000000000000000000000000007800000000000000800877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7D83DFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h000000000000000000000000000000000000003E00000000000000020C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD87FFFFFFFFFFFFFFF000000000000000000000000000000000000000F0000000000000002043DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFBFF1FBFFFFFFFFFFFFFF0000000000000000000000000000000000000007C000000000000002241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFC3E7FFFFFFFFFFFFFF0000000000000000000000000000000000000001E0000000000000000F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FDC7FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96 .lut_mask = 16'hD9C8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFA000000080000000000000203281FFE7E7CFAFFFFEFFFFFFFFFFFFFFF7067FFF1FF0FF1FFFFFFFFF88007FFFFF0000000000000000000000000000FFFFFFFFFF4000000C000000000000003033C3FFDF87CFDB7FFE7FFFFFFFFFFFFFFFFFFFFF0FF0FF9FFFFFFFFF0000FFFFFF0000000000000000000000000000FFFFFFFFFE000000C0000000002000A0A073D1FFF7874FF3FFFEFFFFFFFFFFFFFFEFFFFFFF0FF8FFFFFFFFFFEC0000DFFFFF0000000000000000000000000000FFFFFFFFFD80000C0000000000680004221B91E7FFE7CFFFFFFEFFFFFFFFFFFFFFFF7FFFFF1FFFFFFFFFFFF0000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFBEC00C00000000000700020961BD1FBDB87DFEFFFFFFFFFFFFFFFFFFFDFFFFFFF9FFFFFFFFFFFC0000003BFFFFF0000000000000000000000000000FFFFFFFFEFF20C00000000000070000006DFE1FFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000037FFFFF0000000000000000000000000000FFFFFFFFDFFF80000000000000200000007F41FDDFEFFFFFFFFDFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFC000000007FFFFFF0000000000000000000000000000FFFFFFFFBFF800000000000000600002017FD7FCEFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000EFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF7F000000000000000000004473EF9FBDCFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF80000000000FFFFFFF0000000000000000000000000000FFFFFFFEF000000000000000000000C673BBDC1DCFEFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000000001FFFFFFF0000000000000000000000000000FFFFFFFC0000000000400000000010817731F9FFDFE7CFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFE4FFFE400000000001BFFFFFF0000000000000000000000000000FFFFFFFF100000000000000000007C201FD1E0F6EFE7EFBFFFFFFFFFFFFFFFFFFFFFFFFFFF80021400000002C00017FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFC000000000000000000081183CF3DBF6E4EFCFFFFFFFFFFFFFFFFFFFFEBFFFFC230000000000005B00001FFFFFFF0000000000000000000000000000FFFFFFFFE08000000000000000008038F863F9F3F7FFEFFFFFFFFFFFFFFFFFFFFE4F3380000000000000070200003FFFFFFF0000000000000000000000000000FFFFFFFFF8000000004000000200183E7BEBEBFFEFFFFFEFFFFFFFFFFFFFFFFFFE0000000000000000002D8200001FFFFFFF0000000000000000000000000000FFFFFFFFFE00000000000000000604003FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006600E00003FFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000001C402000E760FBA07FFC7FFFFFFFFFFFFFFFFFF80000003FFFFFFF0001FFFA07FFF0000000000000000000000000000FFFFFFFFFFFFFFF80000000000000080000C00001FF80F573FFE7FFFFFFFFFFFFFFFFFFC00000007FFFFC00014FFF900EFFF0000000000000000000000000000FFFFFFFFFFFFFFD000000000000000800C00060010600FA66FF6FFFFFFFFFFFFFFFFFFF40000001FFFC0002600FF1000FFFF0000000000000000000000000000FFFFFFFFFFFFFF800000000000000C0008002C00816A0F9E5BFEFFFFFFFFFFFFFFFFFFD00000003E0000291E01D0F001DFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF80000000000000400500000C0004478E565FEF7FFFFFFFFFFFFFFFFF800000F8000000301BFED0F801FFFF0000000000000000000000000000FFFFFFFFFFFFFD00000000000002000005C31C0299C70E2F2D7FFFFFFFFFFFFFFFFFFE0007E00000000000BFFFE3F803BFFF0000000000000000000000000000FFFFFFFFFFFFFA0000000000001002000401900288CE0E8F7FFFFFFFFFFFFFFFFFFFFE3F800000008000FFFFEF47F803FFFF0000000000000000000000000000FFFFFFFFFFFFF00000000000008000000023800084BE0FDFFFFFFFFFFFFFFFFFFFFFFF0000000010E38FFFFFE687F8037FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE000000000000C000000090F81859B7E9EFEFFFFFFFFFFFFFFFFFFFFE0000000001E02FFFFF5CE8FF007FFFF0000000000000000000000000000FFFFFFFFFFFFE00000000000400004008618039AFFFE6FFFFBFFFFFFFFFFFFFFFFFFE00000000000FFFFFBFAD81FA006FFFF0000000000000000000000000000FFFFFFFFFFFF40000000000600000403021018007B7FFECFFB3E3FFFFFFFFFFFFFFF8000000000FFFFE3EB2A087FC00FFFFF0000000000000000000000000000FFFFFFFFFFFE8000000000200000060008001055FD7E9FCFFEFE3FFFFFFFFFFFFFFF00000003FFFFD790000007FFC00DFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFC0000000003000000003080233000F77F0FEF3B3E7FFFFFFFFFFFFFFF0002007EFF00002411CC1FFFC01FFFFF0000000000000000000000000000FFFFFFFFFFF800000000100000000040043F8002F6B5C7BF3F7EFFFFFFFFFFFFFFFDF800001E00012007F9FE7FFF003BFFFF0000000000000000000000000000FFFFFFFFFFF800000001800000000060009E00CDCFA7CFBFFFFFFFFFFFFFFFFFFFFC0000000009FE1FC3FDFFFFFF003FFFFF0000000000000000000000000000FFFFFFFFFFD000000018000000000380001C01D7C7E30F7EFF7E7FFFFFFFFFFFFFF8000190FDF1FE1FE3FFFFFFEC0077FFFF;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout 
// )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout ))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~96_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97 .lut_mask = 16'hEC64;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97_combout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~99_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~97_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100 .lut_mask = 16'h4A40;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000003F000EE3C5F0000000000000000880000FFFF01F38C30E3CFFFC000000000000000000053F0000000000000000000000000000000000000000000000000000000FC000FAC583E000000000000099FE618E3DFFCF1C61C71FFFB000000000000000000001FD00000000000000000000000000000000000000000000000000000003F0003EF7858BE00000000001FF1861871EF9E78E30E38FFFE0000000000000000000006F000000000000000000000000000000000000000000000000000000007E000FFEE50B143F9F19F7FCC30C30C39F7CF3C61871EFFD800000000000000000000040;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000001F80007EFF86062871430C3861861873CF9E79E70E38FFF70000000000000000000000060000000000000000000000000000000000000000000000000000000007F0003FFFFD8C1C50A2861861871E79E78E3CF3871CFFEC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FE00077EFFFB1430E1861C30C39F7CF3C71C71E38FFFB800000000000000000000000000000000000000000000000000000000000000000000000000000000001F80007FFFFFFF3CF1C70E3CF3EF9E79E78E38F3CFFEE0000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007F0001F7FFFFFFEFDF7CF3E79E7CF3CF3CF1E79FFFB80000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE00037FFFFFFFFFFFEFDF7CF3CF9E79E78F3FFFEE000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC0003F7FFFFFFFFFFFDF3E79E78E3CF3CF9FFFBC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F80007FFFFFFFFFFFFE79E3CF3CF1E79E7FFFEE000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000007F00003F7FFFFFFFFBF7CF3E79E79F3CFBFFFB8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE000077FFFFFFFFDF3E79E78F3CFBE7FFFDE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00003FFFFFFFFEF9E7CF3CF9E7DFFFFF78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0000F7FFFFFBF7CF3E79E7DF3FFFFFBE00000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h0000000000000000000000000000000000000000F800000000000000071DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF9FEFFFFFFFFFFFFFFF00000000000000000000000000000000000000003C00000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFE3FDFFFFFFFFFFFFFFF00000000000000000000000000000000000000000F00000000000000090FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDCFFBFFFFFFFFFFFFFFF00000000000000000000000000000000000000000780000000000000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCFFF9FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h000000000000000000000000000000000000000001E0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEF7FF7FFFFFFFFFFFFFFF000000000000000000000000000000000000000000F80000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFEFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003C00000000000000029F7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFDFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000F00000000000000008DECFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F7FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h0000000000000000000000000000000000000000000780000000000000006DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001E000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBF7FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000F8000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFEFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007C000000300000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FDFDFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h000000000000000000000000000000000000000000001F0000001E00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFFBFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000007C000000260000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001F000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000F800000008000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003E000000010000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFF01BFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000F8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FE04BFFBFFFFFFFFFFFF000000000000000000000000000000000000000000000003E0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFC0002FFFFFFFFFFFFFF000000000000000000000000000000000000000000000001F8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF800014FEFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007E0000000000000000000FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFF0000017FFFFFFFFFFFF0000000000000000000000000000000000000000000000001F80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E7FFE00000005BFFFFFFFFFF00000000000000000000000000000000000000000000000007E00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFEC000000012C3FFFFFFFF00000000000000000000000000000000000000000000000001F800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7DFD800000001A076BFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007C000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC8F3FFB00000000000047FFFFFF000000000000000000000000000000000000000000000000001F8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE5E7DFF600000000000127FFFFFF0000000000000000000000000000000000000000000000000007E00000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFF78F3FFFC00000000000089FFFFFF0000000000000000000000000000000000000000000000000001F80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF31C78FFB0000000000003207FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007E0001CC00000000000000040FFFFFFFFFFFFFFFFFFFFF330F3EFF60000000000000251FBFFF00000000000000000000000000000000000000000000000000001F8001C46000000000000000003FFFFFFFFFFFFFFFFFF261C79FFEC000000000000020079FFF000000000000000000000000000000000000000000000000000003E000E1C40000000000000000007FFFFFFFFFFFFFFE6C38E3CFFB8000000000000000082FFF000000000000000000000000000000000000000000000000000000F8003FC5D80000000000000000003FFFFFFFFFFF0D861C71FFF60000000000000000210ECF;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FC00001FFBEFDF3EF9E7CF3EFBFFFFEF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8000007FF7EFBE7CF3EF9F7FFFFF7C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F800000EFFEFDF3EF9E7FFFFFFF3E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000FFFCFBE7DFFFFFFFFBF00000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000FFE000004FFFFFFFFFFFFFFFBF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000007FFFFFFFFFFFFF3F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC0002FFFFFFFFFFFE7FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF0007FFFFFFFFF1FF800000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000FFFF00BFFFFFC3FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF7FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101 .lut_mask = 16'hAAD8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout 
// )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~101_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102 .lut_mask = 16'hF388;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~100_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~102_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103 .lut_mask = 16'hF1F0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFC00FFF0000000000000000000000000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFE001FFF0000000000000000000000000000FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFE0001FFF0000000000000000000000000000FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFF00003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFF00003FFF0000000000000000000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFEDC00007FFF0000000000000000000000000000FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFEF800007FFF0000000000000000000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFEF780000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7700000FFFF0000000000000000000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E7E00001FFFF0000000000000000000000000000FFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F1F7800001FFFF0000000000000000000000000000FFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F9F8000003FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC3E031E0000003FFFF0000000000000000000000000000FFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFE1FC0000180000007FFFF0000000000000000000000000000FFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFF0000000000000000000000000000FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F020000000000000000000FFFFF;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002FFFC00007FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0001FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0003FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C0101B8003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021FFF479E00003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFE0003FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870000003FF80007FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC70000003F80000FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00001FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000007FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04000000000007FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000001FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C000000000003FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000007FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00000000001FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060003FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E000FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007E001FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FE003FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE003FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F8007FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FE000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104 .lut_mask = 16'hF0AC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F98000000000000000000000000FFFFF0000000000000000000000000000FFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF0000000000000000000000000000FFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFF0000000000000000000000000000FFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007C00001FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000127C00003FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000009FFC00007FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~104_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105 .lut_mask = 16'hB8CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000800804082082000000000000000000000820602020101000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC7FF90F0000000000000000000000000000000080080408A203000000000000C0E00000104040602020000000000000000001EFFFFFFFFFFFFFFFFFFFFFFFFFF07FFA0E000000000000000000000000000000004008040F3F01002000000000000000000040C04040002000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFE07FF80E000000000000000000000000000000004008040800180060C0C080002408000000808080804000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h000000000000000000000000000004008040833010062DBFFC0000400000041810080800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF800000000000000000000000000000000004000001800001062DB7F8070000000000101010100000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF8000000000000000000000000000000000040001C0000001C02F3FF0000000000008202010000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800FFF8600000000000000000000000000000000000380000000000F401C0000000380000020202000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF8C0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h0000000000000000000000000000040000000000007FF59C0000FC7FC000104040400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF98000000000000000000000000000000003800000408001BFFFFDC0007F61F000000400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFF9000000000000000000000000000000000FC08000000001BFFFFEF820EFF7C00000080808000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFF8000000000000000000000000000000000AD08000000001BFFFFFFF0FFFF780000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h0000000000000000000000000000FE08000000001FFFFFFFFFFFFF60000000000000120200000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFF8000000000000000000000000000000000BD08000000801FFFFFFFFFFFFF0000000000000012000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFF8000000000000000000000000000000000FE08002040001FFFFFFFFFFFFE000000000000000200000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF1000000000000000000000000000000000FD8C000000001FFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFF1F0000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFF000007F0000000000000000000000000000FFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFE0000003F0000000000000000000000000000FFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000007F0000000000000000000000000000FFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000087F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000087F0000000000000000000000000000FFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000018FF0000000000000000000000000000FFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000010FF0000000000000000000000000000FFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000031FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFF00000000001FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000071FF0000000000000000000000000000FFFFFFFFFFFF00000FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000F3FF0000000000000000000000000000FFFFFFFFFFFF000005BFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007E3FF0000000000000000000000000000FFFFFFFFFFFF0003FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FC3FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF00003FFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFC7FF0000000000000000000000000000FFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFF87FF0000000000000000000000000000FFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFE0FFF0000000000000000000000000000FFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFF80FFF;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h0000000000000000000000000000FF0C000000001FFFFFFFFFFFE000000000000000100000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000FFF1F00000000000000000000000000000000FF04000000001FFFFFFFFFFFC00000000000000010000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0E00000000000000000000000000000000D604000000000FFFFFFFFFFF00000000000000001A00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF0000000000000000000000000000000000FF04000000001FFFFFFFFFFC0000000000000000120000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFF000001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h0000000000000000000000000000D604000000001FFFFFFFFFF0000000000000000002400001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFF0000010000000000000000000000000000FF2400000000FFFFFFFFFFE000000000000000000240000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFF0000000000000000000000000000000000DE8400000000FFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFF0000010000000000000000000000000000FF8C00000009FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFF800001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h00000000000000000000000000000001090327FFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFF800003000000000000000000000000000000017FFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFF8000030000000000000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFF8000070000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFF800007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFF80000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E3FFF00000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFE00001F0000000000000000000000000000FFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0040001FFFFFFFC00003F;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106 .lut_mask = 16'hF0CA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000008104081830383C303010080400000001FC00003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000300E020000000000000000000000002081000818102020203010080000000007FE0001FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000600000000000000000000000000418100081810302020301008000000001FFF000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000410300081810202020201008000000007FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h0000000000000000000000000000000000E008000000000000000000000000083020008081020202020100000000001FFFF87FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000082060000081020202020100000000003FFFE7FFFFFFFFFFFFFFFFFFFFFF800F000000000000000000000000000000000000000000000000000000000000000010604040008102020200000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800F00000000000000000000000000000007FFFFFFFF00000000000000000000000030C0C040008102020000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF801E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h000000000000000000000000000007FFFFFFFF80000000000000000000000020C0808080810000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E0000000000000000000000000000002FFFFBF49F0000000000000000000000006181818080810100000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803C000000000000000000000000000000EF058040860080000000000000000000004101010100810100000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF7FF803C0000000000000000000000000000000900884082000000000000000000000000830203010101000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE7FF807800;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~106_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105_combout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107_combout  & 
// \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~105_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~107_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108 .lut_mask = 16'h3088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109 .lut_mask = 16'hFC0A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FF8001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF0003FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0007FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80007FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0001FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F80003FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E00003FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00007FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100020FFFFFFFFFFFFFFFF77FFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0102041FFFFFFFFFFFFF6600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10002041FFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0010204080060E60800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81000008100080000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000200002041000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8810004080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~109_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110 .lut_mask = 16'hE6A2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110_combout  & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~108_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~110_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111 .lut_mask = 16'hAABA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFE02589C10000000013F8E200F28D3BB3FBDE1C9FF7FFFB038308000000100FFFC3F1B8FC2417FFFEE0000002CF0000000000000000000000000000FFFFFFFFFF711EE660C000000002FCF000F20C3D33C3C6A7FFFFFFFF01E2022C00800007FF5FE628FF22AFFFF400000001140000000000000000000000000000FFFFFFFFFF801DDF3C5800000000B6D0004AC41813E7D657FFF77FFF1C82004200C00001FFF634E382021FFFE0000000010D0000000000000000000000000000FFFFFFFFFE0007FEC4B1000000002BE00040049833DFF6AEFFB73FCB1840004600000001FFFF9D87578A1FF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF24003AFEC3F800000001DE008003FE3E7FBF898FB37FBFE1800000600001007FFF3250D986A6F000000000000040000000000000000000000000000FFFFFFFFF92000A0F607F80000003F7C0200064257DFF078FFF7FFEE19003804000000477FFBC61AD85540200000000000000000000000000000000000000000FFFFFFFF6A0000193F81FB0000007FED6080065B7673CE48BFD7FFE619C0000000000000FFFF527A818A80000000000000000000000000000000000000000000FFFFFFFFE800001550C07CE000003FFB72130617F3FFDF0C9F9DFBE498C00000018000007F37FAF940FC0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDC000001DC5183C1C00003FFF1200000E5FFFF8DCCB3FFFFC3000000003000001FFE63ADB9BB200000000000000000000000000000000000000000000FFFFFFFFA000000690660E0380001FFFDCC006021BFBF84DFE7FFFBC3800001860000011FFEC2167F56800000000000000000000000000000000000000000000FFFFFFFFC000000068718C0048005FFFFBECE2025BFFFF3DEE3FF6600000700000010008FFFE75C386B000000000000000000000000000000000000000000000FFFFFFFD80000000B619C6203100FFFFFD7C010213FFEFFD1C3D7C000C00F200000000007FFE0E80B5C80000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000007FFFFFFD800000000C0D61FE1EF2FFFFFF9F800202FFEFF739FFF8281810020000000003FFFF7C218CB0000000000000000000000000000000000000000000002FFFFFFA00000000055F387E027BFFFFFFE8C0077BFFFEFF75FF7C386000000008000005EFFFFE9A61E000000000000000000000000000000000000000000000877FF7E60000000006CFC01F8000BFFFFFF96407FFFFFFFDD93FFFF8C2000020000000E07FFFFFCC630000000000000000000000000000000000000000000000297FFFD80000000001EFE20FF60827FFFFFC3003FFFEFFBBBCDFFFF0C000002000000413FFFFFCB744200000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000019FFFFFFFAE03EE7692E86013CFEC36700008814F94F7E9BAD5A2B1719E1CDFFFFFFFFFFFFFFFFFFAC000000000000000000000000000000000000000000000357DFFFFFFF1677E649A36C843DFFFFE740099C0190272123CEAD11AB86C283FFFFFFFFFFFFFFFFFFE020000000000000000000000000000000000000000000002FAFFFFFFFF7F1FDA8B237EFEBBFECC6001EA02CBFDAD67DB596A9F5D78E0EFFFFFFFFFFFFFFFFFFF9000000000000000000000000000000000000000000000067FFFFFFFFE9B0FEDCA8597CC1E9D19C522B5C91FA6E2A30EAD356B1F20403FBFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000000000000000000000000000000000000000000D3FFFFFFFFF83CBFCA213CDB4AAEC355DF7DF3DA58C7565A7D298B5DC43004FFFFFFFFFFFFFFFFFFFF90000000000000000000000000000000000000000000006FFFFFFFFFFF85FFC7E8960D7F88CBEBA821171A1B67AFFFBC94C53FF3E002FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000010BFFFFFFFFFFFC34BF01A676C8A4C4564783F5E5E8A3EDFEE6EC9665F450004BBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000045FFFFFFFFFFDFB3DFC66ECD6F9EF003A191436C5771C7F857764937E9C00001FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h000000000000000000000000000000000000000000007BFFFFFFFFFFEFCC6FE23AB7FBA0A14A2AB5CDE6F8B0C3CE67BDE5DE01C00001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000004400000000000100AFFFFFFFFFFFFD01DCF204F78EAC58249135AAABCCF069869154F1F8010000017FFFFFFFFFFFFFFFFFFF0000000000000000000000000000BF00001000010937FFFFFFFFFFFFFF8819BBA0723D19D632C8832DCDC678F7F34DA26780480000057FFFFFFFFFFFFFFFFFFF0000000000000000000000000000E78802812AC661DD8FFFFFFFFFFFEE400135E012E76C2988246119EBFB8E72B59E55D8009000000997FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000CEA105047457BDFFEFFFFFFFFFFFEC700466F01C7858C4C7384D8831C5C7BCCE4725C000C000000017FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFCF0DF7FF7FFFFFFFFFFFFFFFFE10000C7C0C0104310C9416BCDF71B7FEAE17C4004F0000000006FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFDDCBF7FFFFFFFFFFFFFFFFFFFFA0000034F800188CA6791091E3A3CEF5ED231C003900000001004FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFF5FFFFFFFFFFFFFFFFFFFFFFF8600000493003EA10D2CDD4D3EECEC570DFCC007D200000000000FF9FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h0000000000000000000000000000006FFEC000000000000BFBD9FE01007FFFFE46000B19E01BFFDFFFF00001000000000303EFFFE34088FE400000000000000000000000000000000000000000000163291000000000002A06FF7FE00673FFFF80800911A50BFFFFFFF0800100000000086277FC0A8613FB40040000000000000000000000000000000000000000003249C000000000000C8F8E20F00E86BFFFD01809180F1BFFFFFFC000010000000204675FC0240827FFFD000000000000000000000000000000000000000000000880000000000000024F8D00FE7FF7E9FED0020109C303FFFFFF01000000000000AC113600BAC84FFFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h000000000000000000000000000000020000000000000200B87C208FFFFFFF47E00050183093FFFFFF0000040000000162008007B810DFFFFFE800000000000000000000000000000000000000000000000000000000005E7F744F81FFFFFFFB00000600E703FFFFFE008004000001FA730000173801DFFFFFFFA40000000000000000000000000000000000000000000000000000000007FFD41E801EFFFFB7E40001983213FFFBFE03100000000066780003C595837FFFFFFFED3C0000000000000000000000000000000000000000000000000000000DFFF0107003FFFF0DFFCE0008631FFFFFF7700040000004B2000007F58B067FFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000077FFEB376637FFC03EFE1E780901FFFFFE42000504000010000003AD3C20BFFFFFFFFFFFFB800000000000000000000000000000000000000000000000000001FFFFE1BF7A070B002C3FC000F0687FCF3A0A42180000000000006D289AC15FFFFFFFFFFFED800000000000000000000000000000000000000000000000000003F7FFF025E3340000003FFE0001EFFF074C980000000000000000E152CE813FFFFFFFFFFFF760000000000000000000000000000000000000000000000000000FFFFFFEE3CF6A0000400FFF3000006F000014000000000280000E47A97382FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000005FFFFFEB3C309E4020000FFFC000040400000C0004000000002FA7FCCCC0FFFFFFFFFFFFFFDAE040000000000000000000000000000000000000000000000000AFFFFFEB3C3FF24840E0077B8000000390080004000000D7000157A26503FFFFFFFFFFFFFFDFF8600000000000000000000000000000000000000000000000011FFFFFFDD133F4364046021BF80000000CA000004800910004CAC3D53F415FFFFFFFFFFFFFFFF7D00000000000000000000000000000000000000000000000005FFFFFFD353BD05B200738DCFFC00000000D580000000002E34563AABE0F3FFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000029783F0DCA73531E55E909FC4F4C0DFE38000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB500000004143FCF87949DA5B91F8C3F6FC7FFF0000000000000016F7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEB600000000B067EFC0CF0B7ADD497B28401FFFE2000000000000000BFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000171A7FFC00BAF7C73EB661FFFFF2240000000000000009EFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFCD880000000017113FE584EF9A0873FFFFFFE10A800000000000000200EFBFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000010083F7C07FF8001FFFFFE4617CF000000000000000002FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000000000008422FC02FFE00010400071BFF8000000000000000000CDFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000000007E0B3007FFC000000C967FFFDC0000000000000000004F7FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000000000000003814C0BFFC7FDD3F77FFFFFE8000000000000010801FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF780000000000000000768242388997FB3FFFFFFFD93000000000000000007FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFBF600400000000000000006A9FFEFFDB37FFFFFFFFBF02000000000000000635DFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000000000000000000002F03C03FFFFFFFFFFFFB000000000000000082737FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF60800000000000000000000000000007FFFFFFFFFFFEC0000000000000000113BFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000025FFFFFFFFFFFF000000000000000000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE9FF88000000000000000000000000000003FFFFFFFFFFFE40000000000000000012E7FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118 .lut_mask = 16'hAFC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000020001FFFF8007401BA00140F8000BFFE29FDFFF189F045F80038130987F16F95C84177C1FC03FC03FF0710FC6018197800000000000000000000000000000000000C3FFFF000E002F200887F4000BFEFF0EFFBA007F0A8C001802001CE696F9BC805E2FFC1FFF8D37F95C0AB00020969C0000000000000000000000000000000000B7FFFF0014805FF80147880003FE3EE39FFEF9FF05B900900105360075C178201FFFC07FFE0075016D9FF020042DEA00000000000000000000000000000000045FFFFE0003003FFC018230001FFC0E053FF7E95D061A5030030E3678F7E760011EFF00FFFD6914456E1BEB2789EFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h0000000000000000000000000000000009FFFFE001E03FFF801FE023C7FAFFEFF3FFFBB873A9A0109033C2439FFBF400038EF07FEAC638FFCFE436D2B58DDFFF0000000000000000000000000000000002BFFFE003E077FF8000133A4FFDEA3CE3BD6638F1D0D2801C1702BFF7FDC2011EE006BB78FAFFFFFF5C7F5FD6C1FFFF0000000000000000000000000000000007FFFFE001E0223F800000359DFFEBF66FFD7731D170801B1B060FBF40FCB7443D9C983343E77FFF0E043F3E32077FFF0000000000000000000000000000000000FFFFC00BE0403FC000011AAFFFFFCC71FF7B41D020007002151FFFC3F82201721C660027EF1C403A0418A72407FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h0000000000000000000000000000000001BFFFE02FE0002F83001E7F5FFDF6F05E7A648161010082401AFB66DEFFD4057C4E010017E17D0A7E18F9CD8C8AFFFF0000000000000000000000000000000003BFFFE03F82001FC3002CDE3BFF79E7FC650001900004000400F3E7BFC7800DC13E80003D3E1A8035FD375CDA8AFFFF0000000000000000000000000000000004DFFFC09FC4001FCFEECFFE7BFCFDECE7FF8480013004C3D031CE67F7E70087E7BD0056D912C01C12D9B05CB191FFFF00000000000000000000000000000000003FFFE31FEA001FE893CFCFF9FFF7FFEFAA02816030010BD013D3C3FEFF0707FEF2B8B8000028737F21E35725D3FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h000000000000000000000000000000000007FFF407E3001FEBC027AC17CF7FDCCEFF08A0F210C4F9B00113E71F300D4EC8823F8100F7E5809BCBE2023EE1FFFF00000000000000000000000000000000025FFFFA07C3000FDC0807EC9FBFFBC07BFD094A2A42C09934B3FFF7FF3F0B4DEA3DFFE1C60A94C26A6C5B1CFFC3FFFF00000000000000000000000000000000000FFFEE07C0000DD00005AEFF9FFF61F7323058164400383105CFFCFFFE4BB815385A572F2F1CF0124449F0AD93FFFF00000000000000000000000000000000008FFFCF03C00005018007F7FC7FFFE3FE28381CD08318BBB417FFF9DFF00BBDEFD3715518F400CF617E85934D17FFFF;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFCFFFFFFFFFFF03EF0FFB9F34700441008063C717C67FFCF7F8E5FB0000800017E06E174EFDC805338620003FFFFFFF0000000000000000000000000000FFFFFFD5FFFFFFFFFFC6AF0D7F9E3E718001700561E3C7D67DF9FFFF7BF8000180021FF00E43AF19F00E4E8C40007FFFFFFF0000000000000000000000000000FFFFFFF1FFFFFFFFFFF3779DFFDF7E388200F00861C3179E7FBDBFF631FC200001007EF0062FEED3E069911880037FFFFFFF0000000000000000000000000000FFFFFFF8F03FFFFFFFFC3BCFE6C7C4A880007019E047D776DFFFFFE44AFE208001009F700646DC33F7EC7B708007FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF3E0FFFFFFFFF1F87FFC76D100201F8080313CF39FFF7EF5C83FD6300011087BC02BADD23EE036AC2003FFFFFFFFF0000000000000000000000000000FFFFFFFF8B13FFFFFFFFCFF5DFCE27080F80780087BF5EFFFFF7FFF0C3FF4213010002DE02C75B67F1EA678202FFFFFFFFFF0000000000000000000000000000FFFFFFFFE370FFFFFFFFFBC6FDC643000B1978246FFF7CFFBFD7FCF673FF6600010000EF020A36C1C6104E581BFFFFFFFFFF0000000000000000000000000000FFFFFFFFE1E1DFFFFFFFFE7F75C000000A0100052FBF7FFEFF977CC021E06A04008A46FF828020C039AEDDE8BFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF031D7FFFFFFFE0FFCF200008001380407C8703EFF9EF9C073C8C460630004FDC1254980C6B0DF33FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFD7375FFFFFFF903ECF7F400079418A9B4E7721EFBE3F244482CC044020003BCBB1DD98318B1A73FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE7418BFFFFFF600DEFBC70003807B2FF7FFEDDFFBF3CEC4067C808C000001FF9208938CE85F7EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFC0062FFFFFF7003F67F78801801C3BF7BCCFFF9DF7FC8C877C800002100167A00427FBA9763CFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFF881F75FFFFE0000FFDF34801A11DFDF7FF7FFFFBF6FCB5860088100080011FF4346FC60360F0FFFFFFF847FFFF0000000000000000000000000000FFFFFFFFFFFE8FBB3FEC000001FDFBC201E3BCFFE7FFFEFFFF7EF8B54762D8904000025FF409DF19C7A2E9FFFFFFF25AD7FF0000000000000000000000000000FFFFFFFFFFF1009C26600000017DDBE001FAF7FBF7E7FEBFF97B7FF9044009810042023FFF339C740FE3A3FFFFFE21003F7F0000000000000000000000000000FFFFFFFFFFEED56718400000005FF0CC00FBEFF3F7E7FF3DFFFF7F91A3C0091800000073FEE5B8CB389D9BFFFFD8000002FF;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h000000000000000000000000000000000000007FC08000F1DBC75E7DE58182200000303C4A12387D51EFFF97FD80208513F6A3083883C7B25E1E7BDBBF8000000000000000000000000000000000000000000017304007EFD3FEEEAE01DB0004000300140006907C73EDCF97F840600004F44B30F2989004D77EC7F67F000000000000000000000000000000000000000000000799A30BFF8FFFFFF7061800200000448004060CED7BE75F97E8721005E0FC61DFA02992B71B7F9FFCFE000000000000000000000000000000000000000000000159A2003E4F770FFFFE308006A000502382023CFC7EEFFE97E9C010873BFCC11F9A5D0A05BF7AAFFDFE000088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h0000000000000000000000000000000000000000ADC0007800624DF1EA04C00260015165702659E77AFBFCB7CC80003F27FC3B5E590AAB0AFF685FBDE00003E000000000000000000000000000000000000000003EC80834E9B1C781F200008000021087000601FD7FFFF9F6800030703ACA499B1056DB96FE79BF73C00007E000000000000000000000000000000003000000000F03043A78EBCFE9D180000700081287F0064AFC7FDFF6FFB120602557F813F539351D84FCE53EEFC0006FFB000000000000000000000000000080024000000002838034F8D3AD7DE980020230200187220E3FFC7EEFEEFFF912601D87FE21A867947F6FBD4AF8CF0000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h0000000000000000000000000000C004700000000081A2187C72E478F5C000A40240043F87067BF57FFFFEFF9834D00E03FFC08307F61C4C3A7C63FE0001FFFF0000000000000000000000000000F3DA1F00000000624E1864F1E478E6806000026090784A9EE7FFFDFFF0FF9804000701FF8CF12F8ABD71920C8318000FFFFF0000000000000000000000000000F5B6572000000038079E36F93438B8B1C0C060002610EE9FDFFCFFFFE3FF98218003C0BFFCBF5F697D1741F88680001FFFFF0000000000000000000000000000FE7B67F209D0A9FE43DE38DCBE3CB840000800286CAFEB03DEFC9FDFF1CF98218105C007FC938FB15F066BE10E40001FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h0000000000000000000000000000FFFFEB7FEFFDFFFF81FDB9FBFE34794002008000789FC1E6BFFCBFDFF1EF339D1000F803FC03F32F3C20B2F21600003FFFFF0000000000000000000000000000FFF7F8DFFFFFFFFFE4E792FFFFB43822E000040013F607BE7FFCFFCFE1CF3A186000BC01FC6B1FD252D16020300001FFFFFF0000000000000000000000000000FFFFFC2FFFFFFFFFFA7E8A3FFF977F95010183802303C1D47FFCFDEFF1CF300040021E407E17B7A670F926A4780003FFFFFF0000000000000000000000000000FFFFFF2DFFFFFFFFFC1FA31E7F17F1782000223D203787BE7FFEFFDFF1C26800001207E07E63CF04E3DEE8CAF0001BFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h000000000000000000000000000000000007FFFFC7000160130511EFFFFFDFCD72001818365240313467FFFCFE0001B74DFCEE87E001FB98E4000F77D7FFFFFF00000000000000000000000000000000006FFF3FC7001F0200E0177EFFFFCFCC3C00207A3426827DB477EAFD7A0818365C27069018BF676791FFF8FEFFEFFFFF00000000000000000000000000000000000FFFFFCE000E0140C21F5FBF5F5F8C2E00487AB10C0DC13F76FFDFFE7F1136E378081203FF9C231F3813EF3FDFFFFF00000000000000000000000000000000000DFA7FDC0AFE83504E1897FFFBDDE46E19401832021D117F77FDCFBACC1018BFD1FB281CFFFCA7FC0FFF021C9FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h000000000000000000000000000000000003F213183FC006004CB888FFDF69E42204247A221610003EF5FFCFFBB600007F85F6ADD4FF003FE03E1B53F9BFFE3F000000000000000000000000000000000000FF8DAE4FC600010E998FFEFFF9205E0060370402003BD6F7FFDFF230A00F5F3811C064E00FFC0DF007E7777FF00600000000000000000000000000000000000070C28FDBC800430C3ADFFFFFFF81BE0220163802057FEFFB7CFD20D0203FB80FBC38C001FFA03FE0D43DE8FFE8010000000000000000000000000000000000006E55FBDBC00E032C189AFFFDFE802A0310579002032F2F67F6F3F701207C000F1C3FE8FFF80FFF0BE00FC1FFF800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h0000000000000000000000000000000000007E1CFE9F8701830F5DFFFFBB8C106C4231D548803B1CE4E7FDF9D601017FC27FEE3F9FFF007F87B5A3BFB3FFE00000000000000000000000000000000000000072F8F6EE9C61870F0A89FF398C4423E272170802201D70736BFCDBA003FFFFFF7818080000F1780C0EFF03FFC0000000000000000000000000000000000000035C00FFFE0F878784087FEF7E88CA0600201B3603062D30F7FFF9FCC0108073F84401B0001B59FF6851FF23FF0000000000000000000000000000000000000000EF0017F00EC3C026016F83DFE02CDF09501B13460E3C3FCFFFF7FCC031000200007FFDEBFC2DD66F93FEEFFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h0000000000000000000000000000000000003FC107F104E387860E7F7EE7C30DE4091B13320A2C7E7EFFBF6FFF0011400003DCFFFF83CE67F22C17FC67FC00000000000000000000000000000000000000001F6000F720F3E38E867F7FC7079CC60C48071606E9A419FFFD8AF78020B0CC7FFF8FECC1F841F8521EF9EFF8000000000000000000000000000000000000000007F0BDC32AA3E3868C7FE7C184145480500E761000340D7BED1C774821FFFFFE84011393FC4157BA0FF1DFF0000000000000000000000000000000000000000001FB880332E3E3879E79FBFFC000401002046A000674204FED93FD8021FFFFFC01807CC1FD1F046E1FFFBFC00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~112_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113 .lut_mask = 16'hBCB0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000618F2E7925C37FB6ECEB8B7D80DFD4D6E070C5E08000000000000023FE0F007C0000000000000000000000000000014CDE7C305E270892FFF116E5CB5E3BD81D40C6F3457F1F4F3A42874E3DF42B013720D197980000000010000027FE58A7710000000000000000000000000000F3B4DF9F10232615FAFFF1FC463E312EC7D36687EE571E86320602B1DE39400BC4795865FFE0000000040000007FFEAE23B500000000000000000000000000002D9D787FE321CE357CB7E1E0C0EC6101B1498ACBA15C0C5F16D2C1F3931801134B776475EC010000000C3000027FCFFE47F9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h00000000000000000000000000000441418736DD8FC3E1F2E12F11E6B54ECA46EB98EF4362173EFCF9FC82BF5C1170419CDDE0005000000EFB08033FD79E04730000000000000000000000000000792FCCF4555FC69FFFF8728223F2ABF206D65B9021ED3A7D78387DFE87BFDFE4CF5B9D26001400044014540003FFB4794FC000000000000000000000000000003E8000005B3D800F3CD3509933CAD3FFBF0E98B734E4445D4CFDFEFD8EBF7F042CE0418C0004600F7A98C00007FF077E9C0000000000000000000000000000007007F8802199E00C67E2E5F843ECA9E4590B3220B47F3AF56DFFFC73913FE038EEF03D6B610CE0006080000003FE00BFB380;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'h0000000000000000000000000000B4B0F87FC648F2A42FE37E88633ABE6F671826274E405E87FBC78240913FE064F0F86DFFE50DE01EE20040000FCE050B79C0000000000000000000000000000098E6854B3491FA7887BCC2CEA38AC1E5A90666464337708803030240803FA11E80FCBBFFE595C13FEE03E0209FFA0C1EF540000000000000000000000000000015DCC1E07E127FFBA7BA7D186391EBDFB9A63EE884D31CEC7FFFFDBFFFB2B406C153FFFFE3370F3FFE03E0009FFE67ECB28000000000000000000000000000007A36CAC2F22F5E8C03F9FFA183D7B1CB2650FDC0B280F2EF7F01270191B39100036FFFFBEFEDDF7FFE1203001FFA4569A600;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h0000000000000000000000000000F5210CEFD3E8B2000000FFFFFFF14DE9FAC14AF2F46801DF0C9E300757F605904C40E1E72FF7182202FFF965783CA211C08C000000000000000000000000000060E918D1FF720A00000FFFF17FE2B419BC0801F19766FD813EE4610594C402E6C9C0E3E53FFFBCE34FFF7B973817F10A8000000000000000000000000000000059849AFDB3AEFE0007FFFF93FFE27D31EA2C247394FEFDB26F806185BA3FC01FF0C0022E7FFF1980DFFFEB173C0FF70C004300000000000000000000000000008A9C593FDB75528CFFFFFD87FC0426891120102FC73DFF487210414F67FE402BD030C06F7FFF9800FFFF1F1F9E0E77100112;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h00000000000000000000000000005104D9BDBFEC79FFFFFFC01FC86683C2C8B8DC6F19F2A95D960001106C5D41A4012100195FFC0000FFD3E15E8F177D98810C0000000000000000000000000000F18A8F4EBDF30EFFFFFC004C01E3EB29D0028DFF230DBB74840815B2F7B64122114828F3F2980000FDB09BF8C7073E1D008B0000000000000000000000000000363E576FFC6A757FFFE00100071D0B247265CFA8283640D0000B495004E7433A0710E8E3E00D0001E03F62A0E387FD1D002A0000000000000000000000000000C257E9F312907F7FFE0003001C812069487FFEDBE5F4F6005411047181C4C02C0A0021436CDC027FC180190339C7F280005F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h000000000000000000000000000033F010B090F9F3FFFC00067804B52CCE82BB35E679B070D220692C04010D08FC746077FDF8000EFE817FC2019DD7EC8001040000000000000000000000000000D402C19B7BFFF3FFF0001FFF3F88EF1CFC338C0EF22E040466A7F82CC04D005E7CE0CFF9A0087DFC0DE83000C6D7C60001070000000000000000000000000000153072203FFFF7FF8000AFF7EB1351BADE3F0E0D81320010118F2C0DE1C493905383FFF1E081CFFC1C17D000F13E528000A1000000000000000000000000000001FFFE6BFFFFF3F00001FE318756618FE1BE701D8901045540BF000E60CD06A0878FFFE580808FE057FF3000FCC61CC002AF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'h0000000000000000000000000000BFFFFF7BFF7FF6E0000BC3E0383807EFF3D0CFDCA4000F34EE83780519CB300006447FCFC200FF006C1FD00124945DE009740000000000000000000000000000FFFFFFFFFEFDF000003CF00DFFC7E08D9017C3FB80420E2580022804FBC00E9F0E2CFFD72001EE01A47FFA2784BF7F7385300000000000000000000000000000FFFFFFFFFFFFD20001FE03A7EF3E0090E0A0FBAE0C0215FB400B8801A725C8BEF6FFFFFC8003F005273B5A0DF128BC09D0F80000000000000000000000000000FFFFFFFFFFFEF2001CF03FFC20F8FBFFE83CCA806D02163B5D5A10091E03C0547E67FF8C001FC021D0FB0AB608382231C940;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF5601DF1FFF87E4D3FFFE683C7F0051423E70801630010E8104FFFFFFFF88400190BD5E79413E08635C2010900000000000000000000000000000FFFFFFFFFFFFD100E0FBFD07EB67FFB01B823103B373160BC06648491800057BFFFF7FFEC057A0EBD5F79E075AA9ADCFEAF00000000000000000000000000000FFFFFFFFFFFFF7D01FFE200FFD21FFC031CBC0100003FC0590001600020008970F0FFEC00047030CF36F7E0E43E172CC3AE00000000000000000000000000000FFFFFFFFFFFFEF81FFFDC01FF41FFE0075AA833449072426080401020E00018D061BBFE5005C0FFFFED80030801C19983620;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF2007F8003FF90C3A061FCEB0C18C79F1109A090C006080041BE627FFF0008FE17F97FFF87FF3FE3E8A098800000000000000000000000000000FFFFFFFFFFFF20F9FF001FF0480060F36F839830E7C39C7101F9C083000501B3667F7F6008FC19A23FFF7E01E03C6D61CF000000000000000000000000000000FFFFFFFFFFFF83FFF007FFFEE07C40D6DD7F9060EF0394714F91911420400F87A6DEFE607FE98000000041B03F827A43DF000000000000000000000000000000CFFFFFFFFFFFB17FE07FFE7FF31FF8801FEE00F3CF8E7FCB3CE180100AC438076EE57C4C7FC2774D8B1F9BC9C073ADC72280;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h000000000000000000000000000007FFFFFFFFFE3303F0781FE73EEE350F9FFF1BDB0315D5C5D001810401C521BF7EDD7C58FF6DFFFF7FFC7424783D31870A00000000000000000000000000000000879FFFFFFF7E07F00E3FF822740B8297BC1FB9EF21F201E449000480E18107FFFC7050330EF130000287DC0F91C78039000000000000000000000000000000000337FFFFFA0E05FA401FE1F1DC6380D9FE1BC638F1D0EB8A23800323D68F25FFFC785873000200FFFC703F87C78FCA480000000000000000000000000000000002257FFFFE007D4A3C0C00E507E3D27FFFAE3F0065E869C001D02067DE097FEFFDF07BE1DFFFFE0003BFF9C00603E9AA00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h00000000000000000000000000000000007FFFFF80765B80307C0007E1F3EFFB8FBFBF21C045203980146E44317367F1F03AE2E00000FDFFC7FB0FFF862F040000000000000000000000000000000000004FFFF0023FFFDF0DF0011F86FCFCDE1F9E3AF38FF3808C00004C00037FEDF1E833C601F7FFCF05E007BFC09823280000000000000000000000000000000000000FFFF8F03FBFFFFFFF1C71B277FF7BFF7EB8F1BEC1844109500240035E7FDE6A6FEBFF7C1E1FC007FC1FC10216640000000000000000000000000000000000009FFFF01585C802E1F60FD8007FBF99BEFFE879F0809E00100020C1B77DFBC4415FFF007F07C01FFF0025596324AE80;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000003DFF2CBE693E189FC7FFFF810A9C0F237E1161A47C08BA811D0303009B864100B0E7FFE7FF8F8033DE0000033F3C26DE6202000000000000000000000000000003FF823397C5400F6BFFFFA03371A734BC9301E00C148BF91F010107E6038F4D3D8FFFF7F81F8033DE800000F775E34C5BFE000000000000000000000000000000438D401CA14149C4CFFF4B58058163834BA1E0D2F3FD0A430103879D667A497883FF67F17FFC33FF809005FFF8C7851FFE00000000000000000000000000001603A2421B37F0DDAB14FF9924E326F2EB117014065B0EFA289EB1F8E068FE47F897FE4FC3F7FE31D400023FFFFCC541E9FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h000000000000000000000000000014C314444E9C676D0AB25910490EC259B3C20B10105E0D7624052C838606A8AF3983FA1F43F61E7FDC00003FC7FC4AC017F80000000000000000000000000000F6439064C64828D5B04B878142F677F3BF8B8825E8084BF601030E0087310BFE3DC7F070033400F7D00002F7C3F4478717F90000000000000000000000000000B7C44042D1681492D5D3FF4404001016B39645A170F3080E0A0E092702E5BFFF79EFBF0D0DE64E73980007FE43F443B49FF30000000000000000000000000000D7C82F0AF8EFF6E800D8E068050A4EBC0F95D4003BB49863F5F5FE036FCCFFDE3094791C03E7EEE78C000FBAE3F56B4BFFF1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h0000000000000000000000000000DD08CD0422EB7BB1C2CDE5BF03F504D56F093C202BB7DFF7BCB801F41EFFEFFD3027C9F02FEE43D800003FE1E3F5F947FFEB0000000000000000000000000000F5A3E977A74E2680008857822A9710A9DF1EF0C0C3BFE7CFF7E7EFA7F37E82D8145A1FF36BF98F79000007E963F7A2C7FF8D0000000000000000000000000000178FFBB97E7FDC0000A5C401AC0F3A59FE52426027CF8F9FE7D7E0268F3C83D984001A0183FE0EFA00001FA163FF181FFF8D00000000000000000000000000003E36CEDBF7FB0C00001D42B1FC760497DFCF4088DE073FAFBFC7CB60BE0047118501F6218E77FE7200107C43C3F8AF0FFF19;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h0000000000000000000000000000F0DF46EFBBF8400000111A0AFFBE7DE06FA78900A1A8601FEF9FF345DC1D07A33E03B6618BEFFE7F00087863E3F4B19FFC090000000000000000000000000000D3F5FCFB37F01400000000BEFDFE1FB7FA278C87A40302235E191D37FCBBE304207074A38FFFDC770019F9E163FB3527E00C00000000000000000000000000009E643E99BAFE2400000000BFFEF8C1C53F970205C0488080DFAA6C527FB2CAD702E06421BFFF9C42007FF89771FA33E2800600000000000000000000000000009E5185FDBBE73800000002EFFBFC76D58D0FF344AFA080D2A79341D3DFA6127200C068432FFF380702FFE1F771F63559C0A6;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114 .lut_mask = 16'hCEC2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115 .lut_mask = 16'hAFC0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116 .lut_mask = 16'h3808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119 .lut_mask = 16'hFF10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF0271FCFFFFFFFFEFF8E2000000000000000000000004FC7CF7FFFFFFEFFFFE840F93F44BF0000000000000000000000000000000000000000000FFFFFFFFFFFFE7187FBFFFFFFFFDFCF0000000000000000000000000FE1DFDD3FF7FFFFFFF981E77E5DF60000000000000000000000000000000000000000000FFFFFFFFFFFFF82033B7FFFFFFFF76F0000000000000000000000000E37DFFBDFF3FFFFFFFF9CD1FEF7B80000000000000000000000000000000000000000000FFFFFFFFFFFFF8C10B4CFFFFFFFFDBE0000000000000000000400034E7BFFFB9FFFFFFFFFFE8697FA675E000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF100FC0BFFFFFFFE3E0000000000000000400C00401E7FFFFF9FFFFFFFFFFF0F0FFEBA5C0000000000000000000000000000000000000000000FFFFFFFFFFFFFF0707F817FFFFFFC0FC020000000000000400000011E6FFC7FBFFFFFFFFFFFFADFC97A300000000000000000000000000000000000000000000FFFFFFFFFFFFFFE6CFFE06FFFFFF801D608000180000000440200019E63FFFFFFFFFFFFFFFFFF1EB1FB400000000000000000000000000000000000000000000FFFFFFFFFFFFFFF0A0FF805FFFFFC00772130010000000006062041BE73FFFFFFE7FFFFFFF378ADA3C070000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFE0FE1FC00BFFFFC000920000000000000030C00003CFFFFFFFFCFFFFFFFFE62AA46B4A00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFBBF87F0017FFFE0003CC000000000000001800043C7FFFFE79FFFFFFFFFEC0298041000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0781F00027FFA00007EC00000000000011C0099FFFFF8FFFFFFEFFFFFFFE77E03D1000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF07E1F80034FF000000FC000000000000E3C283FFF3FF0DFFFFFFFFFFFFFE0D80F0200000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFF1F17E001E4D0000003F800000000008C60007D7E7EFFDFFFFFFFFFFFFFF7EC3D02000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE203F80026800000004C000000000008A0083C79FFFFFFFF7FFFFFFFFFFFE3DE0C000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFA0001E0000180000000E4000000000226C000073DFFFFDFFFFFFFFFFFFFFF41E1C000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE0C03F00008100000001000000100004300000F3FFFFFDFFFFFFFFFFFFFFF78C3A00000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000003E1FC0014B651A0E957F8BEE144C0003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000009EDC0000516F9B4DDBEE9378FC0001F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000DEF80000EA2D336D927DF140000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000005E9800000F31B74DF27C0000008DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000005E4C00004FFEC100000000019E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000005F2C00007FFFFFE000001B0EC30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000002FC90002FFFFFFEFBFFFAE8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000002BF28007FFFFFFFFF6B8C00023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000016FE690BFFFFFD49FA80000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000002DFF83C0878FFDA000000026CFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000267FFFFFE3A00000000040FDFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000001F03F000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF303FE0001030000000200000000000000000FFFFEFFFFFFFFFFFFFFFFFDDF87FE40000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFDCF8FF8000001000000040000000000000000F7FFEFFFFFFFFFFFFFFFFF2EA0FFB40040000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF5318FFF00000180000008000000000000003FFFFEFFFFFFFFFFFFFFFFC1F41FFFFD000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC0181FF0000001800000100000000000000FEFFFFFFFFFFFFFFFFFFFF2C383FFFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFDFF00003F70000000C0000030000080000000FFFFFBFFFFFFFFFFFFFFF9A7707FFFFFE80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFA181080FFE00000007000002000000000001FF7FFBFFFFFFFFFFFFFFE5D3C0FFFFFFFFA400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF800481EFFE10000481C0001400000000401FCEFFFFFFFFFFFFFFFFC1261807FFFFFFFED3C000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF20010187FFC0000F2003E000400000000088FFFBFFFFFFFFFFFFFF8E93302FFFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF88006B87F9C8003FC10001F80400000001BDFFFAFBFFFFFFFFFFFC0649E00FFFFFFFFFFFFB80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000187FFF8F4FFD3C000000F200030C5F5BDE7FFFFFFFFFFFF900120C09FFFFFFFFFFFED80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC08000007FFFBFFFFFFC0000001EA00F8B367FFFFFFFFFFFFFFFF066491823FFFFFFFFFFFF760000000000000000000000000000000000FFFFFFFFFFFFFFFFFF000000003CFA9FFFFFFF000000000A0FFFFEBFFFFFFFFFFFFFFF0E8325F82FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFA00000103C3E64BFDFFFF00000000453FFFFF3FFFBFFFFFFFFD0A8C091C0BFFFFFFFFFFFFFDAE040000000000000000000000000000000FFFFFFFFFFFFFFFFFF50000004FC3EA5A7BFFFF880000000014FF7FFFBFFFFFFFFFFEF98304B013FFFFFFFFFFFFFDFF860000000000000000000000000000000FFFFFFFFFFFFFFFFFEE000000420325DB0BFFFFDE000000000059FFFFFFFFFFFFFF9F3041827427FFFFFFFFFFFFFFFF7D0000000000000000000000000000000FFFFFFFFFFFFFFFFFFA00000014C33A3A1B2FFFFE3000000000004C7FFFFFFFFFCA279820C0E03FFFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125 .lut_mask = 16'hF4A4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFE600000007203FC5F91D7FFEC30000000000880FD70080ED8E73CC1827E23FFFFFFFFFFFFFFFFFFFAC00000000000000000000000000000FFFFFFFFFFFFFFFFCA820000000E077FB4A13AA7BC200000000099FDFB95DAE0B6F39E20C0EC0FFFFFFFFFFFFFFFFFFFFE020000000000000000000000000000FFFFFFFFFFFFFFFFFD05000000009F1FB02A4D6BC04000000001CB8E38CAF1165A71CD1063791FFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000FFFFFFFFFFFFFFFFF98000000000A00FFD92D88AC67E1F19F63F30DD61FF68ABAD39E68C17207FFFFFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFF2C0000000003CCBFF48A27F16862C724F96FAAA678C3471F618F1463C44FFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000FFFFFFFFFFFFFFFFF900000000000187FFA9D14176281518ACAAE2CAED96D87DD30C78A37F17FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFEF4000000000001C4BFF748A380F359628B2C5BBE669B2CBFFB8E1C5BF407FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBA0000000000003CDFFFC991C300DB2EF8FDDB2C147D9658F9C70C3FE9BFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFF84000000000000019FFFD559A6CD0D2249B0D1965832EB6C34E1863E06FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000BBFFFFFFFFFFFEFF500000000000000023FFFA48D1028A3841D320A32DB16DD7DA78C0F81DFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000040FFFFEFFFFEF6C80000000000000000267FFFA553A687047022A2C9D7D877FBEF347F807BFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001877FD7ED5399E22700000000000000006CDFFE5C8B1451208B05D65F38CB1FDE79A3800DFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000315EFAFB8BA8420010000000000000000099FFE3AD1366820C5468BAC9C7D86EDBC7C00DFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000030F20800800000000000000000000013BFF3F448A241161AAC9F67AFECF75FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000022340800000000000000000000000000074FFFE2D9345802D175ABDCB57FEAE40006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000A0000000000000000000000000000000E7FFC0C596089569BFC9C77BACF0C00009FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~125_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode909w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h0000000000000000000000000000F900411234A2E2DE1800007FFFF87C5ABB1471817D8AC6019E000280867FE118CA00000000007FCC21FFFFFFFFBC2501F7FD0000000000000000000000000000F3016CD3055AF7FB1C00007FC7FA7CDEEEDBF2E005E1F7019C0002819E7F0F215000000000007FCC217FFFFFFF7523127E010000000000000000000000000000F30162BF148FF27EFF3208BFBBC40EB0338BF1E8D10E04F780000001FC1C7E4A00000000000003CC007F6FFFFFFCC5829E010000000000000000000000000000E9007FBD7EFE2A69370A151D8D3C5127DA35E7E616080603061EFC799F30FF4800000000000801CE2BFFFFFFF7F4C7FFFE01;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h0000000000000000000000000000E281399BAEC40FD9D1E01C97901ECD705BC209F4000C0C0D06032E000047AF00000000004009E18023FFFFFFD7F44B7FF8060000000000000000000000000000C8C089FF34B8100352E874E6E877FA4C97C1ECE9EC0A1E040C0509020A3F3C0000000000000BFF082FFFFFF7FFFC45BFF8060000000000000000000000000000C802BFFBAE8028A371C016B5763FEE6535DB92A1D8DF0C180E020C001AFCA000000000000219B18C67FFFFFE3FF44006600E00000000000000000000000000000C0153F19F9036BE1FC2D7DDF77CF5A3BBD3CA002038346BEDFBF005CFEA0000001001000018111873FFFFFA1FF44B3A000C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000003E0272FF14A00F910AEA0245380AB87AC72592B06868103014040A091E700000002000000011BC27FFFFFFE71FF4C8A8001C0000000000000000000000000000D61186E85531CCC000829B4CCFF6EB82FF94EE60402068182814105BF00000000440000000067086FFFFFFE91FFC8228007E0000000000000000000000000000C0A99566819008000010FDF15987D22CFF147E00E6D02030282816C7C8000001840000000001F105FFFFFFB11FFC19B0007E00000000000000000000000000000B7133600998D40000159D8501D6F7336FDBBD89C358601040283E79000000018401C0000008018DFFFFFC113FF88AF000FA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h000000000000000000000000000012E42B54CC03A00000109560015FA42D5FBD79016CC920607040BBE4000000230003800004100180FFFFF8511FF4806003EE00000000000000000000000000004B800322C853C40000000180017DF8A3BFBE0F872DD8C2039E43DCC0008200040000000000002388FFFFFA911FF001581FEF000000000000000000000000000018948B422D0FEC00000000A003FB5EF6FA9BFF0255804000DF7C7000018208D700000000000063BDFFFFFEA50FF007CAFFE5000000000000000000000000000052990B02449EF6000000000003FBB1B58C07F446FA21009322A2E0000186107E000000000000C7F8FFFFF1470FF807F9FFED;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode899w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h000000000000000000000000000030988A126CC7F600000000003FF6F4DE76CF4CFEEA0880DF5F080000098601F0000000000000E7DDFFFFFF5507F883E1FFCE0000000000000000000000000000618C9226408FEE000000000E3FED39FEEC1C19F78800010430700000098403E0000000000000431CFFFF6D1507F080F9FFC60000000000000000000000000000B97C0132485BF6000000006D7FEDDD15F2102C7F810203138480000023800000000000000000E67FFFFFED1503F800F1FFD700000000000000000000000000008BE441A36049A1000000027BFC1A463FF73038238FC0097038000000678040000030C000000067FFFFFCF91D81E8006FFF96;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000000000000000000000005CE6800260D9C70000003FFFC8798AFFAFF0C477074A6E1C000000106C214180002100000003FFFFFFD3E95D80E100E7FF8E0000000000000000000000000000DE0AD99364C77A000003FFAC015604E3FFB3ADC719A1C3D400001430E0464100104000000D67FFFFFDBFF3FDC0F0C0E3FFAF00000000000000000000000000001326800003078680001FFE4005A388F7E7C78FA8B8387C0000030C5000264300000000001FF2FFFFE02093FDE0600363FF2E0000000000000000000000000000A3F2511FD0740C8001FFFD00176E6CCF031F7FB806072E0040010C7180044000000000001323FFFFC1800ADEF820073FFF1E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h000000000000000000000000000042FDE09ED84C080003FFFDF82346B1BEB6BBF20781FE101020012C06000C08000000000207FFFFFE80FFEBFC7C2004BFFF4D00000000000000000000000000002F00DF84800008000FFFE000FF54BF7D6B8C0FF2FFE704006087F82C000C0000000000061FF7FFFC0A17DFFC3E30153FFF0D00000000000000000000000000003A088DDFC0000C007FFFD00FEEF53CC7203FF00FFF000010018F2C0C200410000000000E1F7FFFFC14001FFC0F18E2BFFE1B0000000000000000000000000000E00001940000080FFFFD01F18736600FFFC1801FFB81041040BF000C600C00000000001A7F7FFFE057FFDFFC03C79C7FFE9F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h00000000000000000000000000000000008400800D1FFFF63FE00007FFEFFC100FDFA4000C30EE83780500081000004000303DFFFF001FE01FFCE3747DFFFC7C00000000000000000000000000000000000001020BFFFFD3F000003FE00D9FE807F9C0020C21C00208040000000000000020DFFFEE02DF80061F81D4FF03FD7000000000000000000000000000000000000000002FFFFEDE000010FE0090FF5F07820C0214FBE00B08000021C000080000037FFFF0019F072C0754F7FFFE18F800000000000000000000000000000000000000010BFFEEF00003FFF8FBFFFFC3F1E06D021E3B4D5210080003C00000000073FFFFC018F303FE7DF7F7F471EAC0;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode888w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h0000000000000000000000000000000000000000A7FEEF00007FFFC3FFFE6FC1F10051023E70801630000001000000000077BFFF900FE124C131F7FCE1E010B0000000000000000000000000000000000000000025F1E00002FFFF07FFB01FFD3103B3031E0BC066480800000000000080013FFFA059CFFF9FF0A5330E400DF0000000000000000000000000000000000000000007600001DFFFFC21FFC03FFAC0100003FC0790001000000000000000011FFFFF030B03700001BC017DBFC3A00000000000000000000000000000000000000000108000023FFFF01FFE007FBA83344107242608040002000000000800401AFFFC05FFFED80030001FE37831E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000400007FFFFF80C3A001FEEB0C18C79F1109A090C006000000001C0000FFFFFE07FFFFFF87FF3FFC0E601FC00000000000000000000000000000000000000000600000FFFFF008006003EF839830E7C39C7101F9C083000000001800809FFFFC2FFFFFFFFFFFFFC074E00400000000000000000000000000000000000000000180000FFFFFFEE000401F3D7F9870EF03947107818104000000005821019FFFE87FFFFFFFFE4FC00389C00080000000000000000000000000000000000000000100001FFFFE7FF0E00097FFEE00F3CF8F7FCB3CE1800002040000901A83BFFFC388B274E06400007C63C02980;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000003CFFF007FFE0FFFFFFFFFFFF1BFB0F15F5C5D001800400040000802283BFFF6A0000000000247FC30F805800000000000000000000000000000000000000000001FFF0000007FFFFF3FFFFBC1FF9BF21F201E04100040000000000038FBFF3000000000287FFF0703F818900000000000000000000000000000000000000000401FFFA40001FF1E787FFB9FE1BC7F8F1F0EB8A23800300000002000387BFF3400200FFFFFFC07FC07FC81A0000000000000000000000000000000000000000000004CDFC0C00F9F801FFFFFFBE3FC065E069C001C0000000000010020FBFE11FFFFFFFFC4007C001FFE87E00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000008009C07FC07FFFF801FFEFFB8FBFFF21C0452039800400000000180E0FFFE2FFFFFF02003FFB00007F60D800000000000000000000000000000000000000000F02000020F20FFEE007FFFCDE1F9FFAF38FF3808C000000000000100E17FFCBFE080000FFE000003FD01C5C000000000000000000000000000000000000000007000000000000E07E3CFFFFFBFF7FF8F1BEC18440084002000001802197FFEC000001FFC00003E014F7FBDC00000000000000000000000000000000000000000FE605FFFD01F8F01FFFFFBF9BBEFFE879F0809E00100000000002043BBFFFE00000FFC00000FFD3270BEF1680;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode919w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000075E7AE4058FC7C3CF2F2F301A0F7F5C970183FE07FFFFFFFFFFFFFFFFFCF00000000000000000000000000000000F1C380220F9D68FF6D000EC1CEE7ADF823D99728E346421D88F94018FF7FDFE32D09E0E87F83FFFFFFFFEFFFFFFFFF67FFFD0000000000000000000000000000F38DE0E08FFD78FE05000E037DC1EDC165336643FF700E80B1C5003CFF7FDFE31C0658F85FDFFFFFFFFBFFFFFFFFFCC1FFFD00000000000000000000000000000C7BC7C07CF601FE03485E07FFF3FEE246F26E4BFF781E0195DDC57EF27FDEF32803647D61FEFFFFFFF3CFFFFFFFCB81DFF9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h000000000000000000000000000003DABCB8B022003C020C5E977FEEB3E08B250E1FBF65101585F9F97EF2FF9FF1B009BCDFFFFFBFFFFFF104F7FFFFD79E038F0000000000000000000000000000075FFC47CE2000200007DB6B6FFFB2C5ABB3D087FFE9540505397D7CF7FF1FF3C0F99C10FFEBFFFBBFEBABFFFFFFBDDAE73F0000000000000000000000000000FF7FFFFF84020011722A4B16FF0393C11A6D8237B4E5184131FCFF7DFFFF3F1403600113FFFB9FF085673FFFFFFF07DFBF3F0000000000000000000000000000F3F800000AA20003F8088707BF8B890B430C002096F45E0D04FEFFFFEEFFA01001F00A149EF31FFF9F7FFFFFFFFE06DD8D3F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h00000000000000000000000000008FFFFF8014E30003F00610779F5FFC12359625617E647207BEFAFDFFEEFFA04407F86A001AF21FE11DFFBFFFFFFE065B2D7F00000000000000000000000000004140C46BF67E00877806420F5F869317079664207F377C7EFAFEFDFDFEFFA19E1FFE04001A623EC011FC1FDFFFF60F5A193F0000000000000000000000000000CA283AC0119240027801479F9F9D92244B04FE00BEDE5C6EFEFEFCBEFF712607BEE400001CC0F0C001FC1FFFFFF2648C7AFF0000000000000000000000000000F24F7742B4609157FC00005FFFB7982E1A507DA43A8CC26DFE02268091301904FCA000001002208001EDFCFFFFFE47B03EFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~122_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h0000000000000000000000000000000000000007FFFC01800007703FFF7FFE3BFDFFF189F045F8003800000000106A37BFF68003FFFC0000F8B603E0081A9800000000000000000000000000000000000000000FFFE00200008F807FFF7FFFF3FFFFE007F0A8C0018000000000006437FFE7003FFFF800014C07EB001CFE19C0000000000000000000000000000000000000000FFFE00400001BC0FFFFFFF3FFF9FFEF9FF0599009000000800003E87FFFF003FFFFE002CC09D9FF009FB51EA0000000000000000000000000000000000000001FFFC00000001FE3FFF5FFF7FFD3FF7E95F061A40100000080000189FFFFE00FFFFFD271C3D6E1FE26ABF01FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h000000000000000000000000000000000000001FFE803000001FFFFF8FFAFFFFF3FFFBB871A9A0108000018000040BFFFF310FFF59C607FFCFE40F8C23E27FFF000000000000000000000000000000000000001FFF0068000000133A7FFFFA3CE3FD6638F1D0D2800000010000023DFFFE9FFA677807FFFFFF43FE3B62C07FFF000000000000000000000000000000000000001FFC001DC00000000BFDFFFBFE6FFD7731F170800000000000000348BFFA4B8FF0BFFF7FFF01FFC1844200BFFF000000000000000000000000000000000000003FFC003FC0000001FFFFFFFFDC7FFF7B41F0200000000000000007D9FFF503E1FFFFEF1C7005FBC845C404FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h000000000000000000000000000000000000001FC000FFD0000007FFFFFFF6F07E7A6481610100000000008000002BFFF3C1FFFFFFE1FD0001E231610C817FFF000000000000000000000000000000000000001F8001FFE0000083FFFBFF79E7FC650001900004000000000000387FFFDE017FFFFE010000000B34955689FFFF000000000000000000000000000000000000003FE003FFE0000333FFFBFCFDEFE7FF8480013004C1C00001800018FF7FD802FFE7DB00001C1ADCE4673D82FFFF000000000000000000000000000000000000001C6007FFE0074433FFF9FFF7FFEFAA028160300101C00000000000F8FF800F377400002847C94736943DD3FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h000000000000000000000000000000000000000BF81FFFE005BFFBFFFFCF7FDCCFFF0880F010C4C18000000000CFF3FE33028F8100FE9A27B1CED83C3FC7FFFF0000000000000000000000000000000000000003F83FFFF023F7FBFFFFBFFBC07FFD094A3840C0810000000000C0F7FF9903FFE1FAE3B801F112EBE0DFC3FFFF0000000000000000000000000000000000000007F83FFFF2FFFFFBFFFF9FFF61FF32305830400000000000000001F7FC0AC615B04AF18F3402038E00E7C7FFFF000000000000000000000000000000000000003FFC3FFFE8FEFFFBFFFC7FFFE3FE28381CF081008180000000000FF7F8200196EDE80190E7E17EFA13E70FFFFF;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF87FFFFFFFFFFFFFFFFFF9F34700001000002001000000000071A04FFFF7FFFF81FFE0CC1E1F7E9CCF21FFFC00000000000000000000000000000000000FFFFFFD5FFFFFFFFFFFFBFFFFF9E3E718001000000000000000000008407FFFE7FFFFC0FFE48C8E1FFF862E43FFF800000000000000000000000000000000000FFFFFFF8FFFFFFFFFFFFFFFFFFDF7E38800000000000100000004009CE03DFFFFEFFFF0FFE3841E3EFEC19C87FFC800000000000000000000000000000000000FFFFFFF8FFFFFFFFFFFFFFFFFFCFC4A880000000000010000000001BB501DF7FFEFFFF8FFE1952C3EFF70BD17FF800000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF1FFFFFFFFFFFFFBFFFCF6D100000000000000000000810A37C029CFFFEFFFFC3FE9D1BC3FE1DC383FFC0000000000000000000000000000000000000FFFFFFFF1FEFFFFFFFFFFFEDFFCE270800800000000000000008000F3C00BDECFEFFFFE1FE886D87F0157701FD00000000000000000000000000000000000000FFFFFFFFE37FFFFFFFFFFFFEFDC643000000000000000000402803098C0099FFFEFFFFF0FEB5C701C1FBAF07E400000000000000000000000000000000000000FFFFFFFFF3FE3FFFFFFFFFFF75C0000000000000000000000068833FDE1F95FBFF75FFF87E72C70007965E37400000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF04E0FFFFFFFFFFFFCF2000000000000000000000061063F8C373B9F9CFFFFFE3E268E003ECD9C2C0000000000000000000000000000000000000000FFFFFFFFFE0C83FFFFFFFFFFFCF7F4000000000000000000041C0D3BB7D33FBBFDFFFFFF3D1F1E00FBCF20000000000000000000000000000000000000000000FFFFFFFFFE3FE07FFFFFFFFFFEFBC7000000000000000200040C313BF9837F73FFFFFFFF7A401C03E1DA41800000000000000000000000000000000000000000FFFFFFFFFFCFF81FFFFFFFFFFF7FF78800000000000000006208037378837FFFFDEFFFFFE01638079BE44000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1E073FFFFFFFFFFFDF3C800000000000000000409034A79FF77EFFF7FFFFFF42E703E4F948F000000000000000000000000000000000000000000FFFFFFFFFFF9F03EFFFFFFFFFFFDFBC200000000000000000081074AB89D276FBFFFFFFFFC53E0F89F880C000000000000000000000000000000000000000000FFFFFFFFFFF83F1F9FFFFFFFFEFDDBE0000000000000000000808006FBBFF67EFFBDFFFFFFC0E3F3FEB408000000000000000000000000000000000000000000FFFFFFFFFFFF3A87F7FFFFFFFFBFF0CC00000000000000000000806E5C3FF6E7FFFFFFFFFC0447C2FD2A7C00000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFDE5818220000000000010000120000008027FDFFFFFF8BCF7C77C3D100C3DFBFF7FFFFFFF000000000000000000000000000000000000001F3FBFFFEFFFFFFFAE01DB000000030000000000000000300807BF9EFFFB1BB4CF0D679F530CFFF7FF7FFFFFFF00000000000000000000000000000000000000079FDFFFFFFFFFFFF70618002000000000000000110000A008178FEF81FF039E205FDC51B68FFE7FEDFFFFFFFF0000000000000000000000000000000000000001DFDFFFFFFFFFFFFFFE308006000010000000000000000108163FEFF8C4033F206E3424F2FFFFEFDDFFFFFF77;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h0000000000000000000000000000000000000000EFFFFFFFFFFFFDF1FA04C002000010000000000300040308337FFFC0D803F45E4A2917F5FFFCDFBBFFFFFC1F00000000000000000000000000000000000000003FF7FFF3FFBFFF81F20000800002100000000001000006097FFFCF8F795BA05FEEC447FBFFF9BF7FFFFFF81F00000000000000000000000000000003000000000FFFFFFDFFF7FFE9D18000000000100030000000000009004EDF9F8C24783007C2956501FFF13EE7FFFF9004000000000000000000000000000080014000000003FFFFF7FFDFFD7DE980020030000000200000000000110006EF9FDC7FFE200BF838451DFFDAF9EFFFFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h0000000000000000000000000000C0063000000000FFFFFBFFFEFC78F5C0008002000000000000000000010067CF3FF1FFFFC03EF03825DFFEB7E3BFFFFE00000000000000000000000000000000F3DA3F000000007DFFFBFFFFFC78E6806000020090000000000000000F0067FF7FF8FFFF8C46900C26B7F4C7877FFFF000000000000000000000000000000000F5B657200000003FFFFFFFFF3C38B8B1C000000000000000000000001C0067DE7FFC3FFFFC68B84E41393C3F8E7FFFE000000000000000000000000000000000FE7B43F209D0A9FFBFFFFFFFBE3CB8400000000000000000010060000E3067DE7FFE3FFFFC38E8BE4789B30F1EFFFFE00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h0000000000000000000000000000FFFFEBFFEFFDFFFFFFFDFFFFFE3479400000000000000000000040000E10CC62EFFF07FFFC08A4FC66E6ECDE37FFFFC000000000000000000000000000000000FFF7FC7FFFFFFFFFFFFFFFFFFFB43822E000000000000000000000101E30C5E79FFFC3FFFC1098E86ECAB7FC77FFFE0000000000000000000000000000000000FFFFFC7FFFFFFFFFFFFEFFFFFF977F950000038000000002000000100E30CFFFBFFFE1BFFE78D88868DECD3CF7FFFC0000000000000000000000000000000000FFFFFFAFFFFFFFFFFFFFFFFFFF17F1782000020000000000000200000E3D97FFFFFFF01FFE60F880F0079279EFFFE4000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120 .lut_mask = 16'hAEA4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h000000000000000000000000000000000000001FF8FFFF3FFEFBEFFFFFFFDFCD7E001818305000090000000001FFFFFF464F17901900CBE7E7FFF076D79FFFFF000000000000000000000000000000000000003FF8FFFEFDFFFFFBFFFFFFCFCC3C002078302480018000150005F7FFE6203A009019BF3F9FFE0000FDFE0FFFFF00000000000000000000000000000000000001FFF1FFE1FEFFFFFADFFF5F5F8C2E000878B00C0001000100000180FFE8637C089201FFFFDFE00013F7FF3FFFFF000000000000000000000000000000000000007FE3F401FCEFFFFF97FFFBDDE46E18001830000001000000004533FFD7FFFDFB0819FFFFD8000FFFEFFE3FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h0000000000000000000000000000000000000013C7D03FF9FFFF7F8FFFDF69E42E04247820100000000200000449FFDF3FF9FF7DFFFFFFC0003FFC5C387FFFFF000000000000000000000000000000000000180D9C0039FFFFFF7F8FFFFFF9201E00203000000000000000000DCFFFB03FE1EE3FFFFFF0000DFFF7F8FC7FFFFF0000000000000000000000000000000000002F01200437FFFFFFFDDFFFFFFF80BE02201000000002000403021F2FFFC0FFF040073FFE00003FFF1FE3F17FFFFF0000000000000000000000000000000000005FB800043FFFFFFFFF9FFFFDFE8028031010800000000000010008FEFFC07FF0E0001700000FFFF3FFFFE0FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h000000000000000000000000000000000000BF43000078FFFFFFBFFFFFBB8C1060423012000000000000020009FEFF803D8010000000007FF83FFC7FF3FFFFFF0000000000000000000000000000000000015907001163FFFFFFFDFFFF398C4423E230100000000100008400005FFF0000000000000000FE7FFFF1FFE5FFFFFF0000000000000000000000000000000000033FFF0001F0BFFFFFFFFFEF7E88CE060020183000001100100000033FEF8000000001B0001B9E019F9FFFA7FFFFFF000000000000000000000000000000000000EFFFE80FF1FFFFDFFEFF83DFE02E1F0910181040000000000000033FCE000000007FFDEBF1D2219DDFFFE7FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFF80EFBFFFFFFFFFF7EE7C30C24091B10300000000000408000FFCF400003DCFFFFFDF19801B6FFFFEFFFFFFF0000000000000000000000000000000000001F7FFF08FFEFFFFFFFFF7FC7079C060C08001000000000000204087FDFB0CC7FFFFFF0DE07BE0A8DFEFECFFFFFFF00000000000000000000000000000000000007FFE23CF5BFFFFFFDFFE7C1841414001000001000000000028008B7DEFFFFFFFFFE1C6C03BE6D77FFFDDFFFFFFF00000000000000000000000000000000000001FFF7FCFDFFFFFFFFF9FBFFC00000000200000000000020020C027FDEFFFFFFFE0F833E031B2ED7FFFFBFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~120_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121 .lut_mask = 16'hBC8C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123_combout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~123_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~121_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124 .lut_mask = 16'h3808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124_combout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126_combout  & (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~126_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~124_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127 .lut_mask = 16'hCCCE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~127 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
