

**************************************************
Fri 23 Jun 16:25:04 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t addr[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: addr of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "addr" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]


**************************************************
Fri 23 Jun 16:25:47 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t addr[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: addr of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "addr" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]


**************************************************
Fri 23 Jun 16:25:56 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t addr[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: addr of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "addr" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]


**************************************************
Fri 23 Jun 16:27:47 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:27:48 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:27:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:30:37 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:37 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:30:38 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:30:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:30:58 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:59 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:30:59 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:30:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:31:10 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:31:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:31:11 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:31:12 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:34:08 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:34:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:34:09 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:34:09 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:36:53 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:53 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:36:53 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:36:54 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:36:54 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:37:21 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:37:21 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:37:21 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:37:21 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:37:21 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:37:22 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:22 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:37:22 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:37:22 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:37:22 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:37:37 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:38 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:37:38 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:37:38 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:40:26 CEST 2023
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:27 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:40:27 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:40:27 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:41:46 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:41:47 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:41:47 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:42:03 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:42:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:42:04 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:42:34 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vectTrans.cpp
file not found: ./src/vectTrans.cpp
Done 
Synthesize
Source File not set
Done 
Done 
Optimize
Source File not set
Done 
Write hdl
Source File not set
Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd failed.
# There were 1 file(s) that could not be compiled successfullyvcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.vectrans.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): (vcom-1195) Cannot find expanded name "work.vecTrans".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(82): Unknown expanded name.
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(331): VHDL Compiler exiting
# /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/vcom failed.
ModelSim> # 4 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:42:35 on Jun 23,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/HLS_VERIFY/work.vectrans_tb' has no architecture.
# Error loading design
# End time: 16:42:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

--- Comparison Results ---

Comparison of [end] : Fail


**************************************************
Fri 23 Jun 16:49:10 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc15, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %j.01, i32* %3, align 4
  %rem = urem i32 %j.01, 100
  %cmp10 = icmp eq i32 %rem, 0
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc15

for.inc15:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end17

for.end17:                                        ; preds = %for.inc15
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay23)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 12 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 10 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 120 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 24 

***************************
Total MILP time: [ms] 144
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.001] Elaborating design...
[[35minfo[0m] [2.356] Done elaborating.
Total FIRRTL Compile Time: 12013.6 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 16:50:42 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:42 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 16:50:43 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:50:45 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 24104 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 8906 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 8906 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 16:51:12 on Jun 23,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat


**************************************************
Fri 23 Jun 16:52:29 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc15, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %j.01, i32* %3, align 4
  %rem = urem i32 %j.01, 100
  %cmp10 = icmp eq i32 %rem, 0
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc15

for.inc15:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end17

for.end17:                                        ; preds = %for.inc15
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay23)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 10 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 14 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 119 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 23 

***************************
Total MILP time: [ms] 142
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.001] Elaborating design...
[[35minfo[0m] [4.268] Done elaborating.
Total FIRRTL Compile Time: 36160.5 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:32 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:54:34 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:34 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 16:54:35 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 16:54:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 16:54:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 16:54:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 16:54:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 16:54:37 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 46952 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 6178 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 6178 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 16:56:23 on Jun 23,2023, Elapsed time: 0:01:46
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat


**************************************************
Fri 23 Jun 16:57:36 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc15, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %j.01, i32* %3, align 4
  %rem = urem i32 %j.01, 100
  %cmp10 = icmp eq i32 %rem, 0
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc15

for.inc15:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end17

for.end17:                                        ; preds = %for.inc15
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay23)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 11 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 9 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 125 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 25 

***************************
Total MILP time: [ms] 150
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.006] Elaborating design...
[[35minfo[0m] [6.141] Done elaborating.
Total FIRRTL Compile Time: 61177.4 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:07 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:00:11 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:11 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:00:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:12 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 17:00:13 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 17:00:17 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 63397 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0


**************************************************
Fri 23 Jun 17:10:55 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true 

**************************************************
Fri 23 Jun 17:11:23 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc15, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %j.01, i32* %3, align 4
  %rem = urem i32 %j.01, 100
  %cmp10 = icmp eq i32 %rem, 0
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc15

for.inc15:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end17

for.end17:                                        ; preds = %for.inc15
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay23)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 11 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 11 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 131 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 31 

***************************
Total MILP time: [ms] 162
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.001] Elaborating design...
[[35minfo[0m] [10.191] Done elaborating.
Total FIRRTL Compile Time: 222468.2 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:17:35 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:36 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 17:17:36 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 17:17:44 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 132776 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 6178 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 6178 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 17:25:33 on Jun 23,2023, Elapsed time: 0:07:49
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat


**************************************************
Fri 23 Jun 17:30:48 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc15, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 2, i32* %3, align 4
  %rem = urem i32 %j.01, 100
  %cmp10 = icmp eq i32 %rem, 0
  br i1 %cmp10, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc15

for.inc15:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end17

for.end17:                                        ; preds = %for.inc15
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay23)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 89 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 19 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 226 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 28 

***************************
Total MILP time: [ms] 254
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.013] Elaborating design...
[[35minfo[0m] [5.414] Done elaborating.
Total FIRRTL Compile Time: 40004.7 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:01 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:33:02 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:02 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:33:02 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:02 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:33:02 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:02 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:33:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:03 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:33:04 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:33:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 17:33:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:33:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 17:33:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 17:33:08 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 46952 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 6282 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 6282 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 17:34:59 on Jun 23,2023, Elapsed time: 0:01:51
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat


**************************************************
Fri 23 Jun 17:39:49 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc16, %entry
  %i.02 = phi i32 [ 0, %entry ], [ %inc17, %for.inc16 ]
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %add = add nuw nsw i32 %i.02, 1
  %rem = urem i32 %add, 1000
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %rem, i32* %3, align 4
  %rem10 = urem i32 %j.01, 100
  %cmp11 = icmp eq i32 %rem10, 0
  br i1 %cmp11, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc16

for.inc16:                                        ; preds = %for.inc
  %inc17 = add nuw nsw i32 %i.02, 1
  br i1 false, label %for.body, label %for.end18

for.end18:                                        ; preds = %for.inc16
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay24 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay24)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 11 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 10 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 136 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 26 

***************************
Total MILP time: [ms] 162
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.012] Elaborating design...
[[35minfo[0m] [3.837] Done elaborating.
Total FIRRTL Compile Time: 42347.0 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:02 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:42:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:42:05 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:42:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 17:42:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:42:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 17:42:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 17:42:07 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 46952 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 6286 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 6286 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 17:43:50 on Jun 23,2023, Elapsed time: 0:01:43
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat


**************************************************
Fri 23 Jun 17:46:31 CEST 2023
****Executing test case benchmarks/vecTrans optimized ****
filename benchmarks/vecTrans optimized
/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: vecTrans.cpp
current input filename: ./src/vecTrans.cpp
Done 
Synthesize
compile vecTrans.cpp . -use-lsq=true Andrea: arg1:  vecTrans.cpp arg2: . arg3 -use-lsq=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/vecTrans.cpp -o .vecTrans.cpp.ll
rm: cannot remove '*.s': No such file or directory
0; ModuleID = '.vecTrans.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/vecTrans.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z8vecTransPiS_(i32* %A, i32* %b) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block2, %block1
  %i.01 = phi i32 [ 0, %block1 ], [ %inc, %block2 ]
  %"2" = zext i32 %i.01 to i64
  %arrayidx = getelementptr inbounds i32, i32* %A, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  %add = add nsw i32 %"3", 112
  %mul = mul nsw i32 %add, %"3"
  %add1 = add nsw i32 %mul, 23
  %mul2 = mul nsw i32 %add1, %"3"
  %add3 = add nsw i32 %mul2, 36
  %mul4 = mul nsw i32 %add3, %"3"
  %add5 = add nsw i32 %mul4, 82
  %mul6 = mul nsw i32 %add5, %"3"
  %add7 = add nsw i32 %mul6, 127
  %mul8 = mul nsw i32 %add7, %"3"
  %add9 = add nsw i32 %mul8, 2
  %mul10 = mul nsw i32 %add9, %"3"
  %add11 = add nsw i32 %mul10, 20
  %mul12 = mul nsw i32 %add11, %"3"
  %add13 = add nsw i32 %mul12, 100
  %"4" = zext i32 %i.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %b, i64 %"4"
  %"5" = load i32, i32* %arrayidx15, align 4
  %idxprom16 = sext i32 %"5" to i64
  %arrayidx17 = getelementptr inbounds i32, i32* %A, i64 %idxprom16
  store i32 %add13, i32* %arrayidx17, align 4
  %inc = add nuw nsw i32 %i.01, 1
  %cmp = icmp ult i32 %inc, 1000
  br i1 %cmp, label %block2, label %block3

block3:                                           ; preds = %block2
  ret i32 %inc
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [1000 x i32]], align 16
  %b = alloca [1 x [1000 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc16, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.inc ]
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %0
  store i32 %j.01, i32* %1, align 4
  %add = add nuw nsw i32 %j.01, 1
  %rem = urem i32 %add, 1000
  %2 = zext i32 %j.01 to i64
  %3 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 %2
  store i32 %rem, i32* %3, align 4
  %rem10 = urem i32 %j.01, 100
  %cmp11 = icmp eq i32 %rem10, 0
  br i1 %cmp11, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body3
  %4 = zext i32 %j.01 to i64
  %5 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 %4
  store i32 0, i32* %5, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then, %for.body3
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 1000
  br i1 %cmp2, label %for.body3, label %for.inc16

for.inc16:                                        ; preds = %for.inc
  br i1 false, label %for.body, label %for.end18

for.end18:                                        ; preds = %for.inc16
  %arraydecay = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay24 = getelementptr inbounds [1 x [1000 x i32]], [1 x [1000 x i32]]* %b, i64 0, i64 0, i64 0
  %call = call i32 @_Z8vecTransPiS_(i32* nonnull %arraydecay, i32* nonnull %arraydecay24)
  ret i32 0
}

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}


Done 
Done 
Optimize
buffers buffers -filename=./reports/vecTrans -period=4 
Aya: INSIDE main_shab!

Aya: before parse_user_input!

Aya: after parse_user_input!
****************************************
dataflow graph name: ./reports/vecTrans
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************

Aya: after print_input!

Aya: Before constructing a DF object!
currently traversing node cst_0
currently traversing node start_0
currently traversing node cst_11
currently traversing node forkC_3
currently traversing node phi_1
currently traversing node load_4
currently traversing node cst_1
currently traversing node add_5
currently traversing node mul_6
currently traversing node cst_2
currently traversing node add_7
currently traversing node mul_8
currently traversing node cst_3
currently traversing node add_9
currently traversing node mul_10
currently traversing node cst_4
currently traversing node add_11
currently traversing node mul_12
currently traversing node cst_5
currently traversing node add_13
currently traversing node mul_14
currently traversing node cst_6
currently traversing node add_15
currently traversing node mul_16
currently traversing node cst_7
currently traversing node add_17
currently traversing node mul_18
currently traversing node cst_8
currently traversing node add_19
currently traversing node load_22
currently traversing node store_0
currently traversing node cst_9
currently traversing node add_25
currently traversing node cst_10
currently traversing node icmp_26
currently traversing node forkC_0
currently traversing node phiC_0
currently traversing node branch_0
currently traversing node phi_n11
currently traversing node branchC_2
currently traversing node fork_0
currently traversing node fork_1
currently traversing node fork_2
currently traversing node forkC_4
currently traversing node fork_5
currently traversing node fork_6
currently traversing node ret_0
currently traversing node LSQ_A
currently traversing node MC_b
currently traversing node sink_1
currently traversing node end_0

Entering DF_I check function!!

Coming out of DF_I check function!!
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB3
Setting BB frequencies...
BB1 : 1
BB2 : 1000
BB3 : 1


Aya: After constructing a DF object!
Adding elastic buffers with period=4 and buffer_delay=0


Aya: Before calling DF.setMilpSolver!

Aya: After returning from DF.setMilpSolver!

Aya: Before calling DF.addElasticBuffersBB_sc!
======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 10 
Arcs in the CFDFC:
	2->2:999
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 9 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 999, Total Frequency = 1001, Coverage = 0.998002
*******************

Aya:Done Extracting marked graphs!

determining buffer from/to MC_LSQ units to/from loads.
Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...


===================================
PRINTING CHANNELS FREQUENCIES
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 1 is::: 1
Freq of channel in Src_BB number 1 and dst_BB number 2 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 3 is::: 1
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 2 and dst_BB number 2 is::: 1000
Freq of channel in Src_BB number 3 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 2 is::: 0
Freq of channel in Src_BB number 0 and dst_BB number 0 is::: 0

===================================
-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0

Aya: Before the loop over Blocks

Aya: After the loop over Blocks

Aya: Before the loop over Channels

Aya: After the loop over Channels

Aya: Done with the function createMilpVarsEB_sc

Aya: done with the first loop over channels!

Aya: done with the second loop over channels!

Aya: done with the first loop over blocks!

Aya: done with the second loop over blocks!

Aya: done with createPathConstraints_sc boolean function!!

Aya: done with createElasticityConstraints_sc boolean function!!
Lana: back edge is branch_0:out2 -> phi_1:in2
Lana: back edge is branchC_2:out2 -> phiC_0:in2
Lana: back edge is fork_2:out2 -> phi_n11:in2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 117 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in cst_2:out1 -> add_7:in2 | slots: 9, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_6:out1 -> add_15:in2 | slots: 25, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in cst_8:out1 -> add_19:in2 | slots: 33, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in phiC_0:out1 -> forkC_4:in1 | slots: 2, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out1 -> cst_1:in1 | slots: 5, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out4 -> cst_3:in1 | slots: 13, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out5 -> cst_4:in1 | slots: 17, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out6 -> cst_5:in1 | slots: 21, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in forkC_4:out8 -> cst_7:in1 | slots: 29, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out3 -> mul_8:in2 | slots: 4, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out4 -> mul_10:in2 | slots: 8, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out5 -> mul_12:in2 | slots: 12, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out6 -> mul_14:in2 | slots: 16, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out7 -> mul_16:in2 | slots: 20, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_6:out8 -> mul_18:in2 | slots: 24, trans: 1 | BB2 -> BB2 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 23 

***************************
Total MILP time: [ms] 140
***************************

Aya: After calling DF.addElasticBuffersBB_sc!
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/vecTrans_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/vecTrans_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|               cst_0|            Constant|         1|         1|
|         1|             start_0|               Entry|         1|         1|
|         2|              cst_11|            Constant|         1|         1|
|         3|             forkC_3|                Fork|         1|         3|
|         4|               phi_1|                 Mux|         3|         1|
|         5|              load_4|            Operator|         2|         2|
|         6|               cst_1|            Constant|         1|         1|
|         7|               add_5|            Operator|         2|         1|
|         8|               mul_6|            Operator|         2|         1|
|         9|               cst_2|            Constant|         1|         1|
|        10|               add_7|            Operator|         2|         1|
|        11|               mul_8|            Operator|         2|         1|
|        12|               cst_3|            Constant|         1|         1|
|        13|               add_9|            Operator|         2|         1|
|        14|              mul_10|            Operator|         2|         1|
|        15|               cst_4|            Constant|         1|         1|
|        16|              add_11|            Operator|         2|         1|
|        17|              mul_12|            Operator|         2|         1|
|        18|               cst_5|            Constant|         1|         1|
|        19|              add_13|            Operator|         2|         1|
|        20|              mul_14|            Operator|         2|         1|
|        21|               cst_6|            Constant|         1|         1|
|        22|              add_15|            Operator|         2|         1|
|        23|              mul_16|            Operator|         2|         1|
|        24|               cst_7|            Constant|         1|         1|
|        25|              add_17|            Operator|         2|         1|
|        26|              mul_18|            Operator|         2|         1|
|        27|               cst_8|            Constant|         1|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             load_22|            Operator|         2|         2|
|        30|             store_0|            Operator|         2|         2|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_25|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_26|            Operator|         2|         1|
|        35|             forkC_0|                Fork|         1|         1|
|        36|              phiC_0|                 Mux|         3|         1|
|        37|            branch_0|              Branch|         2|         2|
|        38|             phi_n11|               Merge|         2|         1|
|        39|           branchC_2|              Branch|         2|         2|
|        40|              fork_0|                Fork|         1|         3|
|        41|              fork_1|                Fork|         1|         2|
|        42|              fork_2|                Fork|         1|         3|
|        43|             forkC_4|                Fork|         1|        12|
|        44|              fork_5|                Fork|         1|         2|
|        45|              fork_6|                Fork|         1|         8|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_2|               tFifo|         1|         1|
|        48|            Buffer_3|               tFifo|         1|         1|
|        49|            Buffer_4|               tFifo|         1|         1|
|        50|            Buffer_5|              Buffer|         1|         1|
|        51|            Buffer_6|               tFifo|         1|         1|
|        52|            Buffer_7|               tFifo|         1|         1|
|        53|            Buffer_8|               tFifo|         1|         1|
|        54|            Buffer_9|               tFifo|         1|         1|
|        55|           Buffer_10|               tFifo|         1|         1|
|        56|           Buffer_11|               tFifo|         1|         1|
|        57|           Buffer_12|               tFifo|         1|         1|
|        58|           Buffer_13|               tFifo|         1|         1|
|        59|           Buffer_14|               tFifo|         1|         1|
|        60|           Buffer_15|               tFifo|         1|         1|
|        61|           Buffer_16|               tFifo|         1|         1|
|        62|               ret_0|            Operator|         1|         1|
|        63|               LSQ_A|                 LSQ|         4|         2|
|        64|                MC_b|                  MC|         4|         2|
|        65|              sink_1|                Sink|         1|         0|
|        66|               end_0|                Exit|         3|         1|
+--------------------------------------------------------------------------+
Generating ./reports/vecTrans_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/vecTrans_optimized_lsq0_configuration.json
[[35minfo[0m] [0.001] Elaborating design...
[[35minfo[0m] [6.874] Done elaborating.
Total FIRRTL Compile Time: 41275.8 ms

Done



Done 
Exit...
Goodbye!


benchmarks/vecTrans
vecTrans
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter inout_int_t A[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[1000].
[INFO  CAnalyzer] Parsing parameter in_int_t b[1000]
array length 1000
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[1000].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_vecTrans.c -I../C_SRC -o ../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_vecTrans.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity vecTrans
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:46 on Jun 23,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd(11): VHDL Compiler exiting
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:48:48 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:48 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(13): VHDL Compiler exiting
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of vecTrans_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Jun 23,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 17:48:49 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_vecTrans_tb.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity buffer_bx_op
# -- Compiling architecture arch of buffer_bx_op
# -- Compiling entity join_bx_op
# -- Compiling architecture arch of join_bx_op
# -- Loading entity join
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity lazyfork
# -- Compiling architecture arch of lazyfork
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity aya_start_node
# -- Compiling architecture arch of aya_start_node
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity Inj
# -- Compiling architecture arch of Inj
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity vecTrans
# -- Compiling architecture behavioral of vecTrans
# -- Loading entity Const
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity lsq_load_op
# -- Loading entity add_op
# -- Loading entity mul_op
# -- Loading entity mc_load_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity branch
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading entity transpFIFO
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity sink
# -- Loading entity end_node
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity vecTrans_tb
# -- Compiling architecture behav of vecTrans_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd(77): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity vecTrans
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim vecTrans_tb 
# Start time: 17:48:52 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.vectrans_tb(behav)
# Loading ieee.math_real(body)
# Loading work.vectrans(behavioral)
# Loading work.const(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.lsq_load_op(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.mc_load_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 46952 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /vectrans_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 7  Instance: /vectrans_tb/duv/phiC_0
# ** Note: simulation done!
#    Time: 124062 ns  Iteration: 1  Instance: /vectrans_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 124062 ns  Iteration: 1  Process: /vectrans_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/hls_verify_vecTrans_tb.vhd line 257
# End time: 17:51:40 on Jun 23,2023, Elapsed time: 0:02:48
# Errors: 0, Warnings: 55

--- Comparison Results ---

Comparison of [end] : Pass
output_A.dat
output_end.dat
