<div id="pf1d0" class="pf w0 h0" data-page-no="1d0"><div class="pc pc1d0 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d0.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span>_SC1<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 y1fd1 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 y21b7 ff2 fs4 fc0 sc0 ls0 ws0">This is a read-only field that is set each time a conversion is completed when the compare function is</div><div class="t m0 x83 h7 y292d ff2 fs4 fc0 sc0 ls0 ws0">disabled, or SC2[ACFE]=0 and the hardware average function is disabled, or SC3[AVGE]=0. When the</div><div class="t m0 x83 h7 y217f ff2 fs4 fc0 sc0 ls0 ws0">compare function is enabled, or SC2[ACFE]=1, COCO is set upon completion of a conversion only if the</div><div class="t m0 x83 h7 y2180 ff2 fs4 fc0 sc0 ls0 ws0">compare result is true. When the hardware average function is enabled, or SC3[AVGE]=1, COCO is set</div><div class="t m0 x83 h7 y292e ff2 fs4 fc0 sc0 ls0 ws0">upon completion of the selected number of conversions (determined by AVGS). COCO in SC1A is also set</div><div class="t m0 x83 h7 y292f ff2 fs4 fc0 sc0 ls0 ws0">at the completion of a calibration sequence. COCO is cleared when the respective SC1n register is written</div><div class="t m0 x83 h7 y2930 ff2 fs4 fc0 sc0 ls0 ws0">or when the respective Rn register is read.</div><div class="t m0 x83 h7 y2931 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Conversion is not completed.</div><div class="t m0 x83 h7 y2932 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Conversion is completed.</div><div class="t m0 x97 h7 y2933 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y2934 ff2 fs4 fc0 sc0 ls0">AIEN</div><div class="t m0 x83 h7 y2933 ff2 fs4 fc0 sc0 ls0 ws0">Interrupt Enable</div><div class="t m0 x83 h7 y117c ff2 fs4 fc0 sc0 ls0 ws0">Enables conversion complete interrupts. When COCO becomes set while the respective AIEN is high, an</div><div class="t m0 x83 h7 y2935 ff2 fs4 fc0 sc0 ls0 ws0">interrupt is asserted.</div><div class="t m0 x83 h7 y2936 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Conversion complete interrupt is disabled.</div><div class="t m0 x83 h7 y212c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Conversion complete interrupt is enabled.</div><div class="t m0 x97 h7 y2937 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x3a h7 y2000 ff2 fs4 fc0 sc0 ls0">DIFF</div><div class="t m0 x83 h7 y2937 ff2 fs4 fc0 sc0 ls0 ws0">Differential Mode Enable</div><div class="t m0 x83 h7 y2938 ff2 fs4 fc0 sc0 ls0 ws0">Configures the ADC to operate in differential mode. When enabled, this mode automatically selects from</div><div class="t m0 x83 h7 y2939 ff2 fs4 fc0 sc0 ls0 ws0">the differential channels, and changes the conversion algorithm and the number of cycles to complete a</div><div class="t m0 x83 h7 y293a ff2 fs4 fc0 sc0 ls0">conversion.</div><div class="t m0 x83 h7 y293b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Single-ended conversions and input channels are selected.</div><div class="t m0 x83 h7 y293c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Differential conversions and input channels are selected.</div><div class="t m0 x1 h7 y1b6b ff2 fs4 fc0 sc0 ls0">4â€“0</div><div class="t m0 x95 h7 y293d ff2 fs4 fc0 sc0 ls0">ADCH</div><div class="t m0 x83 h7 y1b6b ff2 fs4 fc0 sc0 ls0 ws0">Input channel select</div><div class="t m0 x83 h7 y293e ff2 fs4 fc0 sc0 ls0 ws0">Selects one of the input channels. The input channel decode depends on the value of DIFF. DAD0-DAD3</div><div class="t m0 x83 h7 y2911 ff2 fs4 fc0 sc0 ls0 ws0">are associated with the input pin pairs DADPx and DADMx.</div><div class="t m0 x83 h10 y293f ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">Some of the input channel options in the bitfield-setting descriptions might not be available for</span></div><div class="t m0 x3b h7 y1716 ff2 fs4 fc0 sc0 ls0 ws0">your device. For the actual ADC channel assignments for your device, see the Chip Configuration</div><div class="t m0 x3b h7 y1717 ff2 fs4 fc0 sc0 ls0">details.</div><div class="t m0 x83 h7 y2940 ff2 fs4 fc0 sc0 ls0 ws0">The successive approximation converter subsystem is turned off when the channel select bits are all set,</div><div class="t m0 x83 h7 y2941 ff2 fs4 fc0 sc0 ls0 ws0">that is, ADCH = 11111. This feature allows explicit disabling of the ADC and isolation of the input channel</div><div class="t m0 x83 h7 y2942 ff2 fs4 fc0 sc0 ls0 ws0">from all sources. Terminating continuous conversions this way prevents an additional single conversion</div><div class="t m0 x83 h7 y2943 ff2 fs4 fc0 sc0 ls0 ws0">from being performed. It is not necessary to set ADCH to all 1s to place the ADC in a low-power state</div><div class="t m0 x83 h7 y2944 ff2 fs4 fc0 sc0 ls0 ws0">when continuous conversions are not enabled because the module automatically enters a low-power state</div><div class="t m0 x83 h7 y2945 ff2 fs4 fc0 sc0 ls0 ws0">when a conversion completes.</div><div class="t m0 x83 h7 y2946 ff2 fs4 fc0 sc0 ls0 ws0">00000<span class="_ _189"> </span>When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.</div><div class="t m0 x83 h7 y2947 ff2 fs4 fc0 sc0 ls0 ws0">00001<span class="_ _189"> </span>When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.</div><div class="t m0 x83 h7 y2948 ff2 fs4 fc0 sc0 ls0 ws0">00010<span class="_ _189"> </span>When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.</div><div class="t m0 x83 h7 y2949 ff2 fs4 fc0 sc0 ls0 ws0">00011<span class="_ _189"> </span>When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.</div><div class="t m0 x83 h7 y294a ff2 fs4 fc0 sc0 ls0 ws0">00100<span class="_ _189"> </span>When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y294b ff2 fs4 fc0 sc0 ls0 ws0">00101<span class="_ _189"> </span>When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y294c ff2 fs4 fc0 sc0 ls0 ws0">00110<span class="_ _189"> </span>When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y294d ff2 fs4 fc0 sc0 ls0 ws0">00111<span class="_ _189"> </span>When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y294e ff2 fs4 fc0 sc0 ls0 ws0">01000<span class="_ _189"> </span>When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y294f ff2 fs4 fc0 sc0 ls0 ws0">01001<span class="_ _189"> </span>When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y2950 ff2 fs4 fc0 sc0 ls0 ws0">01010<span class="_ _189"> </span>When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x83 h7 y2951 ff2 fs4 fc0 sc0 ls0 ws0">01011<span class="_ _189"> </span>When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.</div><div class="t m0 x1b h7 y2952 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">464<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
