{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665205807238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665205807241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 01:10:06 2022 " "Processing started: Sat Oct 08 01:10:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665205807241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205807241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205807241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665205807756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_structural-structural " "Found design unit 1: antoine_phan_barrel_shifter_structural-structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814643 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_structural " "Found entity 1: antoine_phan_barrel_shifter_structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_behavioral-behavioral " "Found design unit 1: antoine_phan_barrel_shifter_behavioral-behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814647 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_behavioral " "Found entity 1: antoine_phan_barrel_shifter_behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_behavioral_TB-tb " "Found design unit 1: BS_behavioral_TB-tb" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814651 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_behavioral_TB " "Found entity 1: BS_behavioral_TB" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_structural_TB-tb " "Found design unit 1: BS_structural_TB-tb" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814656 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_structural_TB " "Found entity 1: BS_structural_TB" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814659 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_tb-tb " "Found design unit 1: half_adder_tb-tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814663 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tb " "Found entity 1: half_adder_tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814670 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-tb " "Found design unit 1: full_adder_tb-tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814720 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural-rca_struct " "Found design unit 1: rca_structural-rca_struct" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814724 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural " "Found entity 1: rca_structural" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_struct-struct " "Found design unit 1: MUX_struct-struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814728 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_struct " "Found entity 1: MUX_struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_behave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_behave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Behave-behave " "Found design unit 1: MUX_Behave-behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814731 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Behave " "Found entity 1: MUX_Behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural_tb-tb " "Found design unit 1: rca_structural_tb-tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814744 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural_tb " "Found entity 1: rca_structural_tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral-rca_behave " "Found design unit 1: rca_behavioral-rca_behave" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814748 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral " "Found entity 1: rca_behavioral" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral_tb-tb " "Found design unit 1: rca_behavioral_tb-tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814752 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral_tb " "Found entity 1: rca_behavioral_tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_structural-bcd_struct " "Found design unit 1: bcd_adder_structural-bcd_struct" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814755 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_structural " "Found entity 1: bcd_adder_structural" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_structural_tb-tb " "Found design unit 1: bcd_adder_structural_tb-tb" {  } { { "BCD_Adder_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814759 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_structural_tb " "Found entity 1: bcd_adder_structural_tb" {  } { { "BCD_Adder_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_behavioral-bcd_behave " "Found design unit 1: bcd_adder_behavioral-bcd_behave" {  } { { "BCD_Adder_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814763 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_behavioral " "Found entity 1: bcd_adder_behavioral" {  } { { "BCD_Adder_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_behavioral_tb-tb " "Found design unit 1: bcd_adder_behavioral_tb-tb" {  } { { "BCD_Adder_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814767 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_behavioral_tb " "Found entity 1: bcd_adder_behavioral_tb" {  } { { "BCD_Adder_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665205814767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205814767 ""}
{ "Error" "EVRFX_VHDL_TYPE_ERROR_IN_QUALIFIED_EXPRESSION_EXPECTED_ANOTHER_TYPE" "RESIZE std_logic_vector BCD_Adder_Structural.vhd(32) " "VHDL Qualified Expression error at BCD_Adder_Structural.vhd(32): RESIZE type specified in Qualified Expression must match std_logic_vector type that is implied for expression by context" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 32 0 0 } }  } 0 10511 "VHDL Qualified Expression error at %3!s!: %1!s! type specified in Qualified Expression must match %2!s! type that is implied for expression by context" 0 0 "Analysis & Synthesis" 0 -1 1665205814769 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665205815263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 08 01:10:15 2022 " "Processing ended: Sat Oct 08 01:10:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665205815263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665205815263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665205815263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665205815263 ""}
