INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/DeMorgan2bit/DeMorgan2bit.srcs/sources_1/new/Demorgan2bit_df.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demorgan2bit_df
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/DeMorgan2bit/DeMorgan2bit.srcs/sources_1/new/Demorgan2bit_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demorgan2bit_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/DeMorgan2bit/DeMorgan2bit.srcs/sim_1/new/DeMorgan2bit_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DeMorgan2bit_sim
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/sco/Desktop/DeMorgan2bit/DeMorgan2bit.srcs/sim_1/new/DeMorgan2bit_sim.v:30]
