INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sources_1/new/Dataflow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sim_1/imports/Lab6_Dataflow/tb_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dataflow
WARNING: [VRFC 10-2096] empty statement in sequential block [J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sim_1/imports/Lab6_Dataflow/tb_dataflow.v:35]
WARNING: [VRFC 10-2096] empty statement in sequential block [J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sim_1/imports/Lab6_Dataflow/tb_dataflow.v:62]
WARNING: [VRFC 10-2096] empty statement in sequential block [J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.srcs/sim_1/imports/Lab6_Dataflow/tb_dataflow.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab6_Dataflow/Lab6_Dataflow.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
