set_min_delay 30 -rise -fall_from clk2 -rise_to port* -ignore_clock_latency -probe -reset_path
