# Clock Domain: implicit_clock, Relative Frequency: 1/1 of Base Clock
CYCLE:       500052 RDMA bytes rec:          0
CYCLE:       500052 RDMA total latency:          0
CYCLE:       500052 WDMA bytes sent:          0
CYCLE:       500052 WDMA total latency:          0
CYCLE:      1000052 RDMA bytes rec:          0
CYCLE:      1000052 RDMA total latency:          0
CYCLE:      1000052 WDMA bytes sent:          0
CYCLE:      1000052 WDMA total latency:          0
CYCLE:      1500052 RDMA bytes rec:          0
CYCLE:      1500052 RDMA total latency:          0
CYCLE:      1500052 WDMA bytes sent:          0
CYCLE:      1500052 WDMA total latency:          0
CYCLE:      2000052 Utilization ld q (incomplete):  0
CYCLE:      2000052 RDMA bytes rec:          0
CYCLE:      2000052 Utilization st q:  0
CYCLE:      2000052 Utilization ld q:  0
CYCLE:      2000052 Utilization:  0
CYCLE:      2000052 Utilization ld q:  0
CYCLE:      2000052 Utilization st q:  0
CYCLE:      2000052 RDMA total latency:          0
CYCLE:      2000052 Utilization st q (incomplete):  0
CYCLE:      2000052 WDMA bytes sent:          0
CYCLE:      2000052 Utilization ex q:  0
CYCLE:      2000052 Utilization ex q (incomplete):  0
CYCLE:      2000052 Utilization st q (incomplete):  0
CYCLE:      2000052 Utilization ld q (incomplete):  0
CYCLE:      2000052 WDMA total latency:          0
CYCLE:      2000052 Utilization ex q:  0
CYCLE:      2000052 Utilization:  0
CYCLE:      2000052 Utilization ex q (incomplete):  0
CYCLE:      2500052 RDMA bytes rec:          0
CYCLE:      2500052 RDMA total latency:          0
CYCLE:      2500052 WDMA bytes sent:          0
CYCLE:      2500052 WDMA total latency:          0
CYCLE:      3000052 RDMA bytes rec:          0
CYCLE:      3000052 RDMA total latency:          0
CYCLE:      3000052 WDMA bytes sent:          0
CYCLE:      3000052 WDMA total latency:          0
CYCLE:      3500052 RDMA bytes rec:          0
CYCLE:      3500052 RDMA total latency:          0
CYCLE:      3500052 WDMA bytes sent:          0
CYCLE:      3500052 WDMA total latency:          0
CYCLE:      4000052 Utilization ld q (incomplete):  0
CYCLE:      4000052 RDMA bytes rec:          0
CYCLE:      4000052 Utilization st q:  0
CYCLE:      4000052 Utilization ld q:  0
CYCLE:      4000052 Utilization:  0
CYCLE:      4000052 Utilization ld q:  0
CYCLE:      4000052 Utilization st q:  0
CYCLE:      4000052 RDMA total latency:          0
CYCLE:      4000052 Utilization st q (incomplete):  0
CYCLE:      4000052 WDMA bytes sent:          0
CYCLE:      4000052 Utilization ex q:  0
CYCLE:      4000052 Utilization ex q (incomplete):  0
CYCLE:      4000052 Utilization st q (incomplete):  0
CYCLE:      4000052 Utilization ld q (incomplete):  0
CYCLE:      4000052 WDMA total latency:          0
CYCLE:      4000052 Utilization ex q:  0
CYCLE:      4000052 Utilization:  0
CYCLE:      4000052 Utilization ex q (incomplete):  0
CYCLE:      4500052 RDMA bytes rec:          0
CYCLE:      4500052 RDMA total latency:          0
CYCLE:      4500052 WDMA bytes sent:          0
CYCLE:      4500052 WDMA total latency:          0
CYCLE:      5000052 RDMA bytes rec:          0
CYCLE:      5000052 RDMA total latency:          0
CYCLE:      5000052 WDMA bytes sent:          0
CYCLE:      5000052 WDMA total latency:          0
CYCLE:      5500052 RDMA bytes rec:          0
CYCLE:      5500052 RDMA total latency:          0
CYCLE:      5500052 WDMA bytes sent:          0
CYCLE:      5500052 WDMA total latency:          0
CYCLE:      6000052 Utilization ld q (incomplete):  0
CYCLE:      6000052 RDMA bytes rec:          0
CYCLE:      6000052 Utilization st q:  0
CYCLE:      6000052 Utilization ld q:  0
CYCLE:      6000052 Utilization:  0
CYCLE:      6000052 Utilization ld q:  0
CYCLE:      6000052 Utilization st q:  0
CYCLE:      6000052 RDMA total latency:          0
CYCLE:      6000052 Utilization st q (incomplete):  0
CYCLE:      6000052 WDMA bytes sent:          0
CYCLE:      6000052 Utilization ex q:  0
CYCLE:      6000052 Utilization ex q (incomplete):  0
CYCLE:      6000052 Utilization st q (incomplete):  0
CYCLE:      6000052 Utilization ld q (incomplete):  0
CYCLE:      6000052 WDMA total latency:          0
CYCLE:      6000052 Utilization ex q:  0
CYCLE:      6000052 Utilization:  0
CYCLE:      6000052 Utilization ex q (incomplete):  0
CYCLE:      6500052 RDMA bytes rec:          0
CYCLE:      6500052 RDMA total latency:          0
CYCLE:      6500052 WDMA bytes sent:          0
CYCLE:      6500052 WDMA total latency:          0
CYCLE:      7000052 RDMA bytes rec:          0
CYCLE:      7000052 RDMA total latency:          0
CYCLE:      7000052 WDMA bytes sent:          0
CYCLE:      7000052 WDMA total latency:          0
CYCLE:      7500052 RDMA bytes rec:          0
CYCLE:      7500052 RDMA total latency:          0
CYCLE:      7500052 WDMA bytes sent:          0
CYCLE:      7500052 WDMA total latency:          0
CYCLE:      8000052 Utilization ld q (incomplete):  0
CYCLE:      8000052 RDMA bytes rec:          0
CYCLE:      8000052 Utilization st q:  0
CYCLE:      8000052 Utilization ld q:  0
CYCLE:      8000052 Utilization:  0
CYCLE:      8000052 Utilization ld q:  0
CYCLE:      8000052 Utilization st q:  0
CYCLE:      8000052 RDMA total latency:          0
CYCLE:      8000052 Utilization st q (incomplete):  0
CYCLE:      8000052 WDMA bytes sent:          0
CYCLE:      8000052 Utilization ex q:  0
CYCLE:      8000052 Utilization ex q (incomplete):  0
CYCLE:      8000052 Utilization st q (incomplete):  0
CYCLE:      8000052 Utilization ld q (incomplete):  0
CYCLE:      8000052 WDMA total latency:          0
CYCLE:      8000052 Utilization ex q:  0
CYCLE:      8000052 Utilization:  0
CYCLE:      8000052 Utilization ex q (incomplete):  0
CYCLE:      8500052 RDMA bytes rec:          0
CYCLE:      8500052 RDMA total latency:          0
CYCLE:      8500052 WDMA bytes sent:          0
CYCLE:      8500052 WDMA total latency:          0
CYCLE:      9000052 RDMA bytes rec:          0
CYCLE:      9000052 RDMA total latency:          0
CYCLE:      9000052 WDMA bytes sent:          0
CYCLE:      9000052 WDMA total latency:          0
CYCLE:      9500052 RDMA bytes rec:          0
CYCLE:      9500052 RDMA total latency:          0
CYCLE:      9500052 WDMA bytes sent:          0
CYCLE:      9500052 WDMA total latency:          0
CYCLE:     10000052 Utilization ld q (incomplete):  0
CYCLE:     10000052 RDMA bytes rec:          0
CYCLE:     10000052 Utilization st q:  0
CYCLE:     10000052 Utilization ld q:  0
CYCLE:     10000052 Utilization:  0
CYCLE:     10000052 Utilization ld q:  0
CYCLE:     10000052 Utilization st q:  0
CYCLE:     10000052 RDMA total latency:          0
CYCLE:     10000052 Utilization st q (incomplete):  0
CYCLE:     10000052 WDMA bytes sent:          0
CYCLE:     10000052 Utilization ex q:  0
CYCLE:     10000052 Utilization ex q (incomplete):  0
CYCLE:     10000052 Utilization st q (incomplete):  0
CYCLE:     10000052 Utilization ld q (incomplete):  0
CYCLE:     10000052 WDMA total latency:          0
CYCLE:     10000052 Utilization ex q:  0
CYCLE:     10000052 Utilization:  0
CYCLE:     10000052 Utilization ex q (incomplete):  0
CYCLE:     10500052 RDMA bytes rec:          0
CYCLE:     10500052 RDMA total latency:          0
CYCLE:     10500052 WDMA bytes sent:          0
CYCLE:     10500052 WDMA total latency:          0
CYCLE:     11000052 RDMA bytes rec:          0
CYCLE:     11000052 RDMA total latency:          0
CYCLE:     11000052 WDMA bytes sent:          0
CYCLE:     11000052 WDMA total latency:          0
CYCLE:     11500052 RDMA bytes rec:          0
CYCLE:     11500052 RDMA total latency:          0
CYCLE:     11500052 WDMA bytes sent:          0
CYCLE:     11500052 WDMA total latency:          0
CYCLE:     12000052 Utilization ld q (incomplete):  0
CYCLE:     12000052 RDMA bytes rec:          0
CYCLE:     12000052 Utilization st q:  0
CYCLE:     12000052 Utilization ld q:  0
CYCLE:     12000052 Utilization:  0
CYCLE:     12000052 Utilization ld q:  0
CYCLE:     12000052 Utilization st q:  0
CYCLE:     12000052 RDMA total latency:          0
CYCLE:     12000052 Utilization st q (incomplete):  0
CYCLE:     12000052 WDMA bytes sent:          0
CYCLE:     12000052 Utilization ex q:  0
CYCLE:     12000052 Utilization ex q (incomplete):  0
CYCLE:     12000052 Utilization st q (incomplete):  0
CYCLE:     12000052 Utilization ld q (incomplete):  0
CYCLE:     12000052 WDMA total latency:          0
CYCLE:     12000052 Utilization ex q:  0
CYCLE:     12000052 Utilization:  0
CYCLE:     12000052 Utilization ex q (incomplete):  0
CYCLE:     12500052 RDMA bytes rec:          0
CYCLE:     12500052 RDMA total latency:          0
CYCLE:     12500052 WDMA bytes sent:          0
CYCLE:     12500052 WDMA total latency:          0
CYCLE:     13000052 RDMA bytes rec:          0
CYCLE:     13000052 RDMA total latency:          0
CYCLE:     13000052 WDMA bytes sent:          0
CYCLE:     13000052 WDMA total latency:          0
CYCLE:     13500052 RDMA bytes rec:          0
CYCLE:     13500052 RDMA total latency:          0
CYCLE:     13500052 WDMA bytes sent:          0
CYCLE:     13500052 WDMA total latency:          0
CYCLE:     14000052 Utilization ld q (incomplete):  0
CYCLE:     14000052 RDMA bytes rec:          0
CYCLE:     14000052 Utilization st q:  0
CYCLE:     14000052 Utilization ld q:  0
CYCLE:     14000052 Utilization:  0
CYCLE:     14000052 Utilization ld q:  0
CYCLE:     14000052 Utilization st q:  0
CYCLE:     14000052 RDMA total latency:          0
CYCLE:     14000052 Utilization st q (incomplete):  0
CYCLE:     14000052 WDMA bytes sent:          0
CYCLE:     14000052 Utilization ex q:  0
CYCLE:     14000052 Utilization ex q (incomplete):  0
CYCLE:     14000052 Utilization st q (incomplete):  0
CYCLE:     14000052 Utilization ld q (incomplete):  0
CYCLE:     14000052 WDMA total latency:          0
CYCLE:     14000052 Utilization ex q:  0
CYCLE:     14000052 Utilization:  0
CYCLE:     14000052 Utilization ex q (incomplete):  0
CYCLE:     14500052 RDMA bytes rec:          0
CYCLE:     14500052 RDMA total latency:          0
CYCLE:     14500052 WDMA bytes sent:          0
CYCLE:     14500052 WDMA total latency:          0
CYCLE:     15000052 RDMA bytes rec:          0
CYCLE:     15000052 RDMA total latency:          0
CYCLE:     15000052 WDMA bytes sent:          0
CYCLE:     15000052 WDMA total latency:          0
CYCLE:     15500052 RDMA bytes rec:          0
CYCLE:     15500052 RDMA total latency:          0
CYCLE:     15500052 WDMA bytes sent:          0
CYCLE:     15500052 WDMA total latency:          0
CYCLE:     16000052 Utilization ld q (incomplete):  0
CYCLE:     16000052 RDMA bytes rec:          0
CYCLE:     16000052 Utilization st q:  0
CYCLE:     16000052 Utilization ld q:  0
CYCLE:     16000052 Utilization:  0
CYCLE:     16000052 Utilization ld q:  0
CYCLE:     16000052 Utilization st q:  0
CYCLE:     16000052 RDMA total latency:          0
CYCLE:     16000052 Utilization st q (incomplete):  0
CYCLE:     16000052 WDMA bytes sent:          0
CYCLE:     16000052 Utilization ex q:  0
CYCLE:     16000052 Utilization ex q (incomplete):  0
CYCLE:     16000052 Utilization st q (incomplete):  0
CYCLE:     16000052 Utilization ld q (incomplete):  0
CYCLE:     16000052 WDMA total latency:          0
CYCLE:     16000052 Utilization ex q:  0
CYCLE:     16000052 Utilization:  0
CYCLE:     16000052 Utilization ex q (incomplete):  0
CYCLE:     16500052 RDMA bytes rec:          0
CYCLE:     16500052 RDMA total latency:          0
CYCLE:     16500052 WDMA bytes sent:          0
CYCLE:     16500052 WDMA total latency:          0
CYCLE:     17000052 RDMA bytes rec:          0
CYCLE:     17000052 RDMA total latency:          0
CYCLE:     17000052 WDMA bytes sent:          0
CYCLE:     17000052 WDMA total latency:          0
CYCLE:     17500052 RDMA bytes rec:          0
CYCLE:     17500052 RDMA total latency:          0
CYCLE:     17500052 WDMA bytes sent:          0
CYCLE:     17500052 WDMA total latency:          0
CYCLE:     18000052 Utilization ld q (incomplete):  0
CYCLE:     18000052 RDMA bytes rec:          0
CYCLE:     18000052 Utilization st q:  0
CYCLE:     18000052 Utilization ld q:  0
CYCLE:     18000052 Utilization:  0
CYCLE:     18000052 Utilization ld q:  0
CYCLE:     18000052 Utilization st q:  0
CYCLE:     18000052 RDMA total latency:          0
CYCLE:     18000052 Utilization st q (incomplete):  0
CYCLE:     18000052 WDMA bytes sent:          0
CYCLE:     18000052 Utilization ex q:  0
CYCLE:     18000052 Utilization ex q (incomplete):  0
CYCLE:     18000052 Utilization st q (incomplete):  0
CYCLE:     18000052 Utilization ld q (incomplete):  0
CYCLE:     18000052 WDMA total latency:          0
CYCLE:     18000052 Utilization ex q:  0
CYCLE:     18000052 Utilization:  0
CYCLE:     18000052 Utilization ex q (incomplete):  0
CYCLE:     18500052 RDMA bytes rec:          0
CYCLE:     18500052 RDMA total latency:          0
CYCLE:     18500052 WDMA bytes sent:          0
CYCLE:     18500052 WDMA total latency:          0
CYCLE:     19000052 RDMA bytes rec:          0
CYCLE:     19000052 RDMA total latency:          0
CYCLE:     19000052 WDMA bytes sent:          0
CYCLE:     19000052 WDMA total latency:          0
CYCLE:     19500052 RDMA bytes rec:          0
CYCLE:     19500052 RDMA total latency:          0
CYCLE:     19500052 WDMA bytes sent:          0
CYCLE:     19500052 WDMA total latency:          0
CYCLE:     20000052 Utilization ld q (incomplete):  0
CYCLE:     20000052 RDMA bytes rec:          0
CYCLE:     20000052 Utilization st q:  0
CYCLE:     20000052 Utilization ld q:  0
CYCLE:     20000052 Utilization:  0
CYCLE:     20000052 Utilization ld q:  0
CYCLE:     20000052 Utilization st q:  0
CYCLE:     20000052 RDMA total latency:          0
CYCLE:     20000052 Utilization st q (incomplete):  0
CYCLE:     20000052 WDMA bytes sent:          0
CYCLE:     20000052 Utilization ex q:  0
CYCLE:     20000052 Utilization ex q (incomplete):  0
CYCLE:     20000052 Utilization st q (incomplete):  0
CYCLE:     20000052 Utilization ld q (incomplete):  0
CYCLE:     20000052 WDMA total latency:          0
CYCLE:     20000052 Utilization ex q:  0
CYCLE:     20000052 Utilization:  0
CYCLE:     20000052 Utilization ex q (incomplete):  0
CYCLE:     20500052 RDMA bytes rec:          0
CYCLE:     20500052 RDMA total latency:          0
CYCLE:     20500052 WDMA bytes sent:          0
CYCLE:     20500052 WDMA total latency:          0
CYCLE:     21000052 RDMA bytes rec:          0
CYCLE:     21000052 RDMA total latency:          0
CYCLE:     21000052 WDMA bytes sent:          0
CYCLE:     21000052 WDMA total latency:          0
CYCLE:     21500052 RDMA bytes rec:          0
CYCLE:     21500052 RDMA total latency:          0
CYCLE:     21500052 WDMA bytes sent:          0
CYCLE:     21500052 WDMA total latency:          0
CYCLE:     22000052 Utilization ld q (incomplete):  0
CYCLE:     22000052 RDMA bytes rec:          0
CYCLE:     22000052 Utilization st q:  0
CYCLE:     22000052 Utilization ld q:  0
CYCLE:     22000052 Utilization:  0
CYCLE:     22000052 Utilization ld q:  0
CYCLE:     22000052 Utilization st q:  0
CYCLE:     22000052 RDMA total latency:          0
CYCLE:     22000052 Utilization st q (incomplete):  0
CYCLE:     22000052 WDMA bytes sent:          0
CYCLE:     22000052 Utilization ex q:  0
CYCLE:     22000052 Utilization ex q (incomplete):  0
CYCLE:     22000052 Utilization st q (incomplete):  0
CYCLE:     22000052 Utilization ld q (incomplete):  0
CYCLE:     22000052 WDMA total latency:          0
CYCLE:     22000052 Utilization ex q:  0
CYCLE:     22000052 Utilization:  0
CYCLE:     22000052 Utilization ex q (incomplete):  0
CYCLE:     22500052 RDMA bytes rec:          0
CYCLE:     22500052 RDMA total latency:          0
CYCLE:     22500052 WDMA bytes sent:          0
CYCLE:     22500052 WDMA total latency:          0
CYCLE:     23000052 RDMA bytes rec:          0
CYCLE:     23000052 RDMA total latency:          0
CYCLE:     23000052 WDMA bytes sent:          0
CYCLE:     23000052 WDMA total latency:          0
CYCLE:     23500052 RDMA bytes rec:          0
CYCLE:     23500052 RDMA total latency:          0
CYCLE:     23500052 WDMA bytes sent:          0
CYCLE:     23500052 WDMA total latency:          0
CYCLE:     24000052 Utilization ld q (incomplete):  0
CYCLE:     24000052 RDMA bytes rec:          0
CYCLE:     24000052 Utilization st q:  0
CYCLE:     24000052 Utilization ld q:  0
CYCLE:     24000052 Utilization:  0
CYCLE:     24000052 Utilization ld q:  0
CYCLE:     24000052 Utilization st q:  0
CYCLE:     24000052 RDMA total latency:          0
CYCLE:     24000052 Utilization st q (incomplete):  0
CYCLE:     24000052 WDMA bytes sent:          0
CYCLE:     24000052 Utilization ex q:  0
CYCLE:     24000052 Utilization ex q (incomplete):  0
CYCLE:     24000052 Utilization st q (incomplete):  0
CYCLE:     24000052 Utilization ld q (incomplete):  0
CYCLE:     24000052 WDMA total latency:          0
CYCLE:     24000052 Utilization ex q:  0
CYCLE:     24000052 Utilization:  0
CYCLE:     24000052 Utilization ex q (incomplete):  0
CYCLE:     24500052 RDMA bytes rec:          0
CYCLE:     24500052 RDMA total latency:          0
CYCLE:     24500052 WDMA bytes sent:          0
CYCLE:     24500052 WDMA total latency:          0
CYCLE:     25000052 RDMA bytes rec:          0
CYCLE:     25000052 RDMA total latency:          0
CYCLE:     25000052 WDMA bytes sent:          0
CYCLE:     25000052 WDMA total latency:          0
CYCLE:     25500052 RDMA bytes rec:          0
CYCLE:     25500052 RDMA total latency:          0
CYCLE:     25500052 WDMA bytes sent:          0
CYCLE:     25500052 WDMA total latency:          0
CYCLE:     26000052 Utilization ld q (incomplete):  0
CYCLE:     26000052 RDMA bytes rec:          0
CYCLE:     26000052 Utilization st q:  0
CYCLE:     26000052 Utilization ld q:  0
CYCLE:     26000052 Utilization:  0
CYCLE:     26000052 Utilization ld q:  0
CYCLE:     26000052 Utilization st q:  0
CYCLE:     26000052 RDMA total latency:          0
CYCLE:     26000052 Utilization st q (incomplete):  0
CYCLE:     26000052 WDMA bytes sent:          0
CYCLE:     26000052 Utilization ex q:  0
CYCLE:     26000052 Utilization ex q (incomplete):  0
CYCLE:     26000052 Utilization st q (incomplete):  0
CYCLE:     26000052 Utilization ld q (incomplete):  0
CYCLE:     26000052 WDMA total latency:          0
CYCLE:     26000052 Utilization ex q:  0
CYCLE:     26000052 Utilization:  0
CYCLE:     26000052 Utilization ex q (incomplete):  0
CYCLE:     26500052 RDMA bytes rec:          0
CYCLE:     26500052 RDMA total latency:          0
CYCLE:     26500052 WDMA bytes sent:          0
CYCLE:     26500052 WDMA total latency:          0
CYCLE:     27000052 RDMA bytes rec:          0
CYCLE:     27000052 RDMA total latency:          0
CYCLE:     27000052 WDMA bytes sent:          0
CYCLE:     27000052 WDMA total latency:          0
CYCLE:     27500052 RDMA bytes rec:          0
CYCLE:     27500052 RDMA total latency:          0
CYCLE:     27500052 WDMA bytes sent:          0
CYCLE:     27500052 WDMA total latency:          0
CYCLE:     28000052 Utilization ld q (incomplete):  0
CYCLE:     28000052 RDMA bytes rec:          0
CYCLE:     28000052 Utilization st q:  0
CYCLE:     28000052 Utilization ld q:  0
CYCLE:     28000052 Utilization:  0
CYCLE:     28000052 Utilization ld q:  0
CYCLE:     28000052 Utilization st q:  0
CYCLE:     28000052 RDMA total latency:          0
CYCLE:     28000052 Utilization st q (incomplete):  0
CYCLE:     28000052 WDMA bytes sent:          0
CYCLE:     28000052 Utilization ex q:  0
CYCLE:     28000052 Utilization ex q (incomplete):  0
CYCLE:     28000052 Utilization st q (incomplete):  0
CYCLE:     28000052 Utilization ld q (incomplete):  0
CYCLE:     28000052 WDMA total latency:          0
CYCLE:     28000052 Utilization ex q:  0
CYCLE:     28000052 Utilization:  0
CYCLE:     28000052 Utilization ex q (incomplete):  0
CYCLE:     28500052 RDMA bytes rec:          0
CYCLE:     28500052 RDMA total latency:          0
CYCLE:     28500052 WDMA bytes sent:          0
CYCLE:     28500052 WDMA total latency:          0
CYCLE:     29000052 RDMA bytes rec:          0
CYCLE:     29000052 RDMA total latency:          0
CYCLE:     29000052 WDMA bytes sent:          0
CYCLE:     29000052 WDMA total latency:          0
CYCLE:     29500052 RDMA bytes rec:          0
CYCLE:     29500052 RDMA total latency:          0
CYCLE:     29500052 WDMA bytes sent:          0
CYCLE:     29500052 WDMA total latency:          0
CYCLE:     30000052 Utilization ld q (incomplete):  0
CYCLE:     30000052 RDMA bytes rec:          0
CYCLE:     30000052 Utilization st q:  0
CYCLE:     30000052 Utilization ld q:  0
CYCLE:     30000052 Utilization:  0
CYCLE:     30000052 Utilization ld q:  0
CYCLE:     30000052 Utilization st q:  0
CYCLE:     30000052 RDMA total latency:          0
CYCLE:     30000052 Utilization st q (incomplete):  0
CYCLE:     30000052 WDMA bytes sent:          0
CYCLE:     30000052 Utilization ex q:  0
CYCLE:     30000052 Utilization ex q (incomplete):  0
CYCLE:     30000052 Utilization st q (incomplete):  0
CYCLE:     30000052 Utilization ld q (incomplete):  0
CYCLE:     30000052 WDMA total latency:          0
CYCLE:     30000052 Utilization ex q:  0
CYCLE:     30000052 Utilization:  0
CYCLE:     30000052 Utilization ex q (incomplete):  0
CYCLE:     30500052 RDMA bytes rec:          0
CYCLE:     30500052 RDMA total latency:          0
CYCLE:     30500052 WDMA bytes sent:          0
CYCLE:     30500052 WDMA total latency:          0
CYCLE:     31000052 RDMA bytes rec:          0
CYCLE:     31000052 RDMA total latency:          0
CYCLE:     31000052 WDMA bytes sent:          0
CYCLE:     31000052 WDMA total latency:          0
CYCLE:     31500052 RDMA bytes rec:          0
CYCLE:     31500052 RDMA total latency:          0
CYCLE:     31500052 WDMA bytes sent:          0
CYCLE:     31500052 WDMA total latency:          0
CYCLE:     32000052 Utilization ld q (incomplete):  0
CYCLE:     32000052 RDMA bytes rec:          0
CYCLE:     32000052 Utilization st q:  0
CYCLE:     32000052 Utilization ld q:  0
CYCLE:     32000052 Utilization:  0
CYCLE:     32000052 Utilization ld q:  0
CYCLE:     32000052 Utilization st q:  0
CYCLE:     32000052 RDMA total latency:          0
CYCLE:     32000052 Utilization st q (incomplete):  0
CYCLE:     32000052 WDMA bytes sent:          0
CYCLE:     32000052 Utilization ex q:  0
CYCLE:     32000052 Utilization ex q (incomplete):  0
CYCLE:     32000052 Utilization st q (incomplete):  0
CYCLE:     32000052 Utilization ld q (incomplete):  0
CYCLE:     32000052 WDMA total latency:          0
CYCLE:     32000052 Utilization ex q:  0
CYCLE:     32000052 Utilization:  0
CYCLE:     32000052 Utilization ex q (incomplete):  0
CYCLE:     32500052 RDMA bytes rec:          0
CYCLE:     32500052 RDMA total latency:          0
CYCLE:     32500052 WDMA bytes sent:          0
CYCLE:     32500052 WDMA total latency:          0
CYCLE:     33000052 RDMA bytes rec:          0
CYCLE:     33000052 RDMA total latency:          0
CYCLE:     33000052 WDMA bytes sent:          0
CYCLE:     33000052 WDMA total latency:          0
CYCLE:     33500052 RDMA bytes rec:          0
CYCLE:     33500052 RDMA total latency:          0
CYCLE:     33500052 WDMA bytes sent:          0
CYCLE:     33500052 WDMA total latency:          0
CYCLE:     34000052 Utilization ld q (incomplete):  0
CYCLE:     34000052 RDMA bytes rec:          0
CYCLE:     34000052 Utilization st q:  0
CYCLE:     34000052 Utilization ld q:  0
CYCLE:     34000052 Utilization:  0
CYCLE:     34000052 Utilization ld q:  0
CYCLE:     34000052 Utilization st q:  0
CYCLE:     34000052 RDMA total latency:          0
CYCLE:     34000052 Utilization st q (incomplete):  0
CYCLE:     34000052 WDMA bytes sent:          0
CYCLE:     34000052 Utilization ex q:  0
CYCLE:     34000052 Utilization ex q (incomplete):  0
CYCLE:     34000052 Utilization st q (incomplete):  0
CYCLE:     34000052 Utilization ld q (incomplete):  0
CYCLE:     34000052 WDMA total latency:          0
CYCLE:     34000052 Utilization ex q:  0
CYCLE:     34000052 Utilization:  0
CYCLE:     34000052 Utilization ex q (incomplete):  0
CYCLE:     34500052 RDMA bytes rec:          0
CYCLE:     34500052 RDMA total latency:          0
CYCLE:     34500052 WDMA bytes sent:          0
CYCLE:     34500052 WDMA total latency:          0
CYCLE:     35000052 RDMA bytes rec:          0
CYCLE:     35000052 RDMA total latency:          0
CYCLE:     35000052 WDMA bytes sent:          0
CYCLE:     35000052 WDMA total latency:          0
CYCLE:     35500052 RDMA bytes rec:          0
CYCLE:     35500052 RDMA total latency:          0
CYCLE:     35500052 WDMA bytes sent:          0
CYCLE:     35500052 WDMA total latency:          0
CYCLE:     36000052 Utilization ld q (incomplete):  0
CYCLE:     36000052 RDMA bytes rec:          0
CYCLE:     36000052 Utilization st q:  0
CYCLE:     36000052 Utilization ld q:  0
CYCLE:     36000052 Utilization:  0
CYCLE:     36000052 Utilization ld q:  0
CYCLE:     36000052 Utilization st q:  0
CYCLE:     36000052 RDMA total latency:          0
CYCLE:     36000052 Utilization st q (incomplete):  0
CYCLE:     36000052 WDMA bytes sent:          0
CYCLE:     36000052 Utilization ex q:  0
CYCLE:     36000052 Utilization ex q (incomplete):  0
CYCLE:     36000052 Utilization st q (incomplete):  0
CYCLE:     36000052 Utilization ld q (incomplete):  0
CYCLE:     36000052 WDMA total latency:          0
CYCLE:     36000052 Utilization ex q:  0
CYCLE:     36000052 Utilization:  0
CYCLE:     36000052 Utilization ex q (incomplete):  0
CYCLE:     36500052 RDMA bytes rec:          0
CYCLE:     36500052 RDMA total latency:          0
CYCLE:     36500052 WDMA bytes sent:          0
CYCLE:     36500052 WDMA total latency:          0
CYCLE:     37000052 RDMA bytes rec:          0
CYCLE:     37000052 RDMA total latency:          0
CYCLE:     37000052 WDMA bytes sent:          0
CYCLE:     37000052 WDMA total latency:          0
CYCLE:     37500052 RDMA bytes rec:          0
CYCLE:     37500052 RDMA total latency:          0
CYCLE:     37500052 WDMA bytes sent:          0
CYCLE:     37500052 WDMA total latency:          0
CYCLE:     38000052 Utilization ld q (incomplete):  0
CYCLE:     38000052 RDMA bytes rec:          0
CYCLE:     38000052 Utilization st q:  0
CYCLE:     38000052 Utilization ld q:  0
CYCLE:     38000052 Utilization:  0
CYCLE:     38000052 Utilization ld q:  0
CYCLE:     38000052 Utilization st q:  0
CYCLE:     38000052 RDMA total latency:          0
CYCLE:     38000052 Utilization st q (incomplete):  0
CYCLE:     38000052 WDMA bytes sent:          0
CYCLE:     38000052 Utilization ex q:  0
CYCLE:     38000052 Utilization ex q (incomplete):  0
CYCLE:     38000052 Utilization st q (incomplete):  0
CYCLE:     38000052 Utilization ld q (incomplete):  0
CYCLE:     38000052 WDMA total latency:          0
CYCLE:     38000052 Utilization ex q:  0
CYCLE:     38000052 Utilization:  0
CYCLE:     38000052 Utilization ex q (incomplete):  0
CYCLE:     38500052 RDMA bytes rec:          0
CYCLE:     38500052 RDMA total latency:          0
CYCLE:     38500052 WDMA bytes sent:          0
CYCLE:     38500052 WDMA total latency:          0
CYCLE:     39000052 RDMA bytes rec:          0
CYCLE:     39000052 RDMA total latency:          0
CYCLE:     39000052 WDMA bytes sent:          0
CYCLE:     39000052 WDMA total latency:          0
CYCLE:     39500052 RDMA bytes rec:          0
CYCLE:     39500052 RDMA total latency:          0
CYCLE:     39500052 WDMA bytes sent:          0
CYCLE:     39500052 WDMA total latency:          0
CYCLE:     40000052 Utilization ld q (incomplete):  0
CYCLE:     40000052 RDMA bytes rec:          0
CYCLE:     40000052 Utilization st q:  0
CYCLE:     40000052 Utilization ld q:  0
CYCLE:     40000052 Utilization:  0
CYCLE:     40000052 Utilization ld q:  0
CYCLE:     40000052 Utilization st q:  0
CYCLE:     40000052 RDMA total latency:          0
CYCLE:     40000052 Utilization st q (incomplete):  0
CYCLE:     40000052 WDMA bytes sent:          0
CYCLE:     40000052 Utilization ex q:  0
CYCLE:     40000052 Utilization ex q (incomplete):  0
CYCLE:     40000052 Utilization st q (incomplete):  0
CYCLE:     40000052 Utilization ld q (incomplete):  0
CYCLE:     40000052 WDMA total latency:          0
CYCLE:     40000052 Utilization ex q:  0
CYCLE:     40000052 Utilization:  0
CYCLE:     40000052 Utilization ex q (incomplete):  0
CYCLE:     40500052 RDMA bytes rec:          0
CYCLE:     40500052 RDMA total latency:          0
CYCLE:     40500052 WDMA bytes sent:          0
CYCLE:     40500052 WDMA total latency:          0
CYCLE:     41000052 RDMA bytes rec:          0
CYCLE:     41000052 RDMA total latency:          0
CYCLE:     41000052 WDMA bytes sent:          0
CYCLE:     41000052 WDMA total latency:          0
CYCLE:     41500052 RDMA bytes rec:          0
CYCLE:     41500052 RDMA total latency:          0
CYCLE:     41500052 WDMA bytes sent:          0
CYCLE:     41500052 WDMA total latency:          0
CYCLE:     42000052 Utilization ld q (incomplete):  0
CYCLE:     42000052 RDMA bytes rec:          0
CYCLE:     42000052 Utilization st q:  0
CYCLE:     42000052 Utilization ld q:  0
CYCLE:     42000052 Utilization:  0
CYCLE:     42000052 Utilization ld q:  0
CYCLE:     42000052 Utilization st q:  0
CYCLE:     42000052 RDMA total latency:          0
CYCLE:     42000052 Utilization st q (incomplete):  0
CYCLE:     42000052 WDMA bytes sent:          0
CYCLE:     42000052 Utilization ex q:  0
CYCLE:     42000052 Utilization ex q (incomplete):  0
CYCLE:     42000052 Utilization st q (incomplete):  0
CYCLE:     42000052 Utilization ld q (incomplete):  0
CYCLE:     42000052 WDMA total latency:          0
CYCLE:     42000052 Utilization ex q:  0
CYCLE:     42000052 Utilization:  0
CYCLE:     42000052 Utilization ex q (incomplete):  0
CYCLE:     42500052 RDMA bytes rec:          0
CYCLE:     42500052 RDMA total latency:          0
CYCLE:     42500052 WDMA bytes sent:          0
CYCLE:     42500052 WDMA total latency:          0
CYCLE:     43000052 RDMA bytes rec:          0
CYCLE:     43000052 RDMA total latency:          0
CYCLE:     43000052 WDMA bytes sent:          0
CYCLE:     43000052 WDMA total latency:          0
CYCLE:     43500052 RDMA bytes rec:          0
CYCLE:     43500052 RDMA total latency:          0
CYCLE:     43500052 WDMA bytes sent:          0
CYCLE:     43500052 WDMA total latency:          0
CYCLE:     44000052 Utilization ld q (incomplete):  0
CYCLE:     44000052 RDMA bytes rec:          0
CYCLE:     44000052 Utilization st q:  0
CYCLE:     44000052 Utilization ld q:  0
CYCLE:     44000052 Utilization:  0
CYCLE:     44000052 Utilization ld q:  0
CYCLE:     44000052 Utilization st q:  0
CYCLE:     44000052 RDMA total latency:          0
CYCLE:     44000052 Utilization st q (incomplete):  0
CYCLE:     44000052 WDMA bytes sent:          0
CYCLE:     44000052 Utilization ex q:  0
CYCLE:     44000052 Utilization ex q (incomplete):  0
CYCLE:     44000052 Utilization st q (incomplete):  0
CYCLE:     44000052 Utilization ld q (incomplete):  0
CYCLE:     44000052 WDMA total latency:          0
CYCLE:     44000052 Utilization ex q:  0
CYCLE:     44000052 Utilization:  0
CYCLE:     44000052 Utilization ex q (incomplete):  0
CYCLE:     44500052 RDMA bytes rec:          0
CYCLE:     44500052 RDMA total latency:          0
CYCLE:     44500052 WDMA bytes sent:          0
CYCLE:     44500052 WDMA total latency:          0
CYCLE:     45000052 RDMA bytes rec:          0
CYCLE:     45000052 RDMA total latency:          0
CYCLE:     45000052 WDMA bytes sent:          0
CYCLE:     45000052 WDMA total latency:          0
CYCLE:     45500052 RDMA bytes rec:          0
CYCLE:     45500052 RDMA total latency:          0
CYCLE:     45500052 WDMA bytes sent:          0
CYCLE:     45500052 WDMA total latency:          0
CYCLE:     46000052 Utilization ld q (incomplete):  0
CYCLE:     46000052 RDMA bytes rec:          0
CYCLE:     46000052 Utilization st q:  0
CYCLE:     46000052 Utilization ld q:  0
CYCLE:     46000052 Utilization:  0
CYCLE:     46000052 Utilization ld q:  0
CYCLE:     46000052 Utilization st q:  0
CYCLE:     46000052 RDMA total latency:          0
CYCLE:     46000052 Utilization st q (incomplete):  0
CYCLE:     46000052 WDMA bytes sent:          0
CYCLE:     46000052 Utilization ex q:  0
CYCLE:     46000052 Utilization ex q (incomplete):  0
CYCLE:     46000052 Utilization st q (incomplete):  0
CYCLE:     46000052 Utilization ld q (incomplete):  0
CYCLE:     46000052 WDMA total latency:          0
CYCLE:     46000052 Utilization ex q:  0
CYCLE:     46000052 Utilization:  0
CYCLE:     46000052 Utilization ex q (incomplete):  0
CYCLE:     46500052 RDMA bytes rec:          0
CYCLE:     46500052 RDMA total latency:          0
CYCLE:     46500052 WDMA bytes sent:          0
CYCLE:     46500052 WDMA total latency:          0
CYCLE:     47000052 RDMA bytes rec:          0
CYCLE:     47000052 RDMA total latency:          0
CYCLE:     47000052 WDMA bytes sent:          0
CYCLE:     47000052 WDMA total latency:          0
CYCLE:     47500052 RDMA bytes rec:          0
CYCLE:     47500052 RDMA total latency:          0
CYCLE:     47500052 WDMA bytes sent:          0
CYCLE:     47500052 WDMA total latency:          0
CYCLE:     48000052 Utilization ld q (incomplete):  0
CYCLE:     48000052 RDMA bytes rec:          0
CYCLE:     48000052 Utilization st q:  0
CYCLE:     48000052 Utilization ld q:  0
CYCLE:     48000052 Utilization:  0
CYCLE:     48000052 Utilization ld q:  0
CYCLE:     48000052 Utilization st q:  0
CYCLE:     48000052 RDMA total latency:          0
CYCLE:     48000052 Utilization st q (incomplete):  0
CYCLE:     48000052 WDMA bytes sent:          0
CYCLE:     48000052 Utilization ex q:  0
CYCLE:     48000052 Utilization ex q (incomplete):  0
CYCLE:     48000052 Utilization st q (incomplete):  0
CYCLE:     48000052 Utilization ld q (incomplete):  0
CYCLE:     48000052 WDMA total latency:          0
CYCLE:     48000052 Utilization ex q:  0
CYCLE:     48000052 Utilization:  0
CYCLE:     48000052 Utilization ex q (incomplete):  0
CYCLE:     48500052 RDMA bytes rec:          0
CYCLE:     48500052 RDMA total latency:          0
CYCLE:     48500052 WDMA bytes sent:          0
CYCLE:     48500052 WDMA total latency:          0
CYCLE:     49000052 RDMA bytes rec:          0
CYCLE:     49000052 RDMA total latency:          0
CYCLE:     49000052 WDMA bytes sent:          0
CYCLE:     49000052 WDMA total latency:          0
CYCLE:     49500052 RDMA bytes rec:          0
CYCLE:     49500052 RDMA total latency:          0
CYCLE:     49500052 WDMA bytes sent:          0
CYCLE:     49500052 WDMA total latency:          0
CYCLE:     50000052 Utilization ld q (incomplete):  0
CYCLE:     50000052 RDMA bytes rec:          0
CYCLE:     50000052 Utilization st q:  0
CYCLE:     50000052 Utilization ld q:  0
CYCLE:     50000052 Utilization:  0
CYCLE:     50000052 Utilization ld q:  0
CYCLE:     50000052 Utilization st q:  0
CYCLE:     50000052 RDMA total latency:          0
CYCLE:     50000052 Utilization st q (incomplete):  0
CYCLE:     50000052 WDMA bytes sent:          0
CYCLE:     50000052 Utilization ex q:  0
CYCLE:     50000052 Utilization ex q (incomplete):  0
CYCLE:     50000052 Utilization st q (incomplete):  0
CYCLE:     50000052 Utilization ld q (incomplete):  0
CYCLE:     50000052 WDMA total latency:          0
CYCLE:     50000052 Utilization ex q:  0
CYCLE:     50000052 Utilization:  0
CYCLE:     50000052 Utilization ex q (incomplete):  0
CYCLE:     50500052 RDMA bytes rec:          0
CYCLE:     50500052 RDMA total latency:          0
CYCLE:     50500052 WDMA bytes sent:          0
CYCLE:     50500052 WDMA total latency:          0
CYCLE:     51000052 RDMA bytes rec:          0
CYCLE:     51000052 RDMA total latency:          0
CYCLE:     51000052 WDMA bytes sent:          0
CYCLE:     51000052 WDMA total latency:          0
CYCLE:     51500052 RDMA bytes rec:          0
CYCLE:     51500052 RDMA total latency:          0
CYCLE:     51500052 WDMA bytes sent:          0
CYCLE:     51500052 WDMA total latency:          0
CYCLE:     52000052 Utilization ld q (incomplete):  0
CYCLE:     52000052 RDMA bytes rec:          0
CYCLE:     52000052 Utilization st q:  0
CYCLE:     52000052 Utilization ld q:  0
CYCLE:     52000052 Utilization:  0
CYCLE:     52000052 Utilization ld q:  0
CYCLE:     52000052 Utilization st q:  0
CYCLE:     52000052 RDMA total latency:          0
CYCLE:     52000052 Utilization st q (incomplete):  0
CYCLE:     52000052 WDMA bytes sent:          0
CYCLE:     52000052 Utilization ex q:  0
CYCLE:     52000052 Utilization ex q (incomplete):  0
CYCLE:     52000052 Utilization st q (incomplete):  0
CYCLE:     52000052 Utilization ld q (incomplete):  0
CYCLE:     52000052 WDMA total latency:          0
CYCLE:     52000052 Utilization ex q:  0
CYCLE:     52000052 Utilization:  0
CYCLE:     52000052 Utilization ex q (incomplete):  0
CYCLE:     52500052 RDMA bytes rec:          0
CYCLE:     52500052 RDMA total latency:          0
CYCLE:     52500052 WDMA bytes sent:          0
CYCLE:     52500052 WDMA total latency:          0
CYCLE:     53000052 RDMA bytes rec:          0
CYCLE:     53000052 RDMA total latency:          0
CYCLE:     53000052 WDMA bytes sent:          0
CYCLE:     53000052 WDMA total latency:          0
CYCLE:     53500052 RDMA bytes rec:          0
CYCLE:     53500052 RDMA total latency:          0
CYCLE:     53500052 WDMA bytes sent:          0
CYCLE:     53500052 WDMA total latency:          0
CYCLE:     54000052 Utilization ld q (incomplete):  0
CYCLE:     54000052 RDMA bytes rec:          0
CYCLE:     54000052 Utilization st q:  0
CYCLE:     54000052 Utilization ld q:  0
CYCLE:     54000052 Utilization:  0
CYCLE:     54000052 Utilization ld q:  0
CYCLE:     54000052 Utilization st q:  0
CYCLE:     54000052 RDMA total latency:          0
CYCLE:     54000052 Utilization st q (incomplete):  0
CYCLE:     54000052 WDMA bytes sent:          0
CYCLE:     54000052 Utilization ex q:  0
CYCLE:     54000052 Utilization ex q (incomplete):  0
CYCLE:     54000052 Utilization st q (incomplete):  0
CYCLE:     54000052 Utilization ld q (incomplete):  0
CYCLE:     54000052 WDMA total latency:          0
CYCLE:     54000052 Utilization ex q:  0
CYCLE:     54000052 Utilization:  0
CYCLE:     54000052 Utilization ex q (incomplete):  0
CYCLE:     54500052 RDMA bytes rec:          0
CYCLE:     54500052 RDMA total latency:          0
CYCLE:     54500052 WDMA bytes sent:          0
CYCLE:     54500052 WDMA total latency:          0
CYCLE:     55000052 RDMA bytes rec:          0
CYCLE:     55000052 RDMA total latency:          0
CYCLE:     55000052 WDMA bytes sent:          0
CYCLE:     55000052 WDMA total latency:          0
CYCLE:     55500052 RDMA bytes rec:          0
CYCLE:     55500052 RDMA total latency:          0
CYCLE:     55500052 WDMA bytes sent:          0
CYCLE:     55500052 WDMA total latency:          0
CYCLE:     56000052 Utilization ld q (incomplete):  0
CYCLE:     56000052 RDMA bytes rec:          0
CYCLE:     56000052 Utilization st q:  0
CYCLE:     56000052 Utilization ld q:  0
CYCLE:     56000052 Utilization:  0
CYCLE:     56000052 Utilization ld q:  0
CYCLE:     56000052 Utilization st q:  0
CYCLE:     56000052 RDMA total latency:          0
CYCLE:     56000052 Utilization st q (incomplete):  0
CYCLE:     56000052 WDMA bytes sent:          0
CYCLE:     56000052 Utilization ex q:  0
CYCLE:     56000052 Utilization ex q (incomplete):  0
CYCLE:     56000052 Utilization st q (incomplete):  0
CYCLE:     56000052 Utilization ld q (incomplete):  0
CYCLE:     56000052 WDMA total latency:          0
CYCLE:     56000052 Utilization ex q:  0
CYCLE:     56000052 Utilization:  0
CYCLE:     56000052 Utilization ex q (incomplete):  0
CYCLE:     56500052 RDMA bytes rec:          0
CYCLE:     56500052 RDMA total latency:          0
CYCLE:     56500052 WDMA bytes sent:          0
CYCLE:     56500052 WDMA total latency:          0
CYCLE:     57000052 RDMA bytes rec:          0
CYCLE:     57000052 RDMA total latency:          0
CYCLE:     57000052 WDMA bytes sent:          0
CYCLE:     57000052 WDMA total latency:          0
CYCLE:     57500052 RDMA bytes rec:          0
CYCLE:     57500052 RDMA total latency:          0
CYCLE:     57500052 WDMA bytes sent:          0
CYCLE:     57500052 WDMA total latency:          0
CYCLE:     58000052 Utilization ld q (incomplete):  0
CYCLE:     58000052 RDMA bytes rec:          0
CYCLE:     58000052 Utilization st q:  0
CYCLE:     58000052 Utilization ld q:  0
CYCLE:     58000052 Utilization:  0
CYCLE:     58000052 Utilization ld q:  0
CYCLE:     58000052 Utilization st q:  0
CYCLE:     58000052 RDMA total latency:          0
CYCLE:     58000052 Utilization st q (incomplete):  0
CYCLE:     58000052 WDMA bytes sent:          0
CYCLE:     58000052 Utilization ex q:  0
CYCLE:     58000052 Utilization ex q (incomplete):  0
CYCLE:     58000052 Utilization st q (incomplete):  0
CYCLE:     58000052 Utilization ld q (incomplete):  0
CYCLE:     58000052 WDMA total latency:          0
CYCLE:     58000052 Utilization ex q:  0
CYCLE:     58000052 Utilization:  0
CYCLE:     58000052 Utilization ex q (incomplete):  0
CYCLE:     58500052 RDMA bytes rec:          0
CYCLE:     58500052 RDMA total latency:          0
CYCLE:     58500052 WDMA bytes sent:          0
CYCLE:     58500052 WDMA total latency:          0
CYCLE:     59000052 RDMA bytes rec:          0
CYCLE:     59000052 RDMA total latency:          0
CYCLE:     59000052 WDMA bytes sent:          0
CYCLE:     59000052 WDMA total latency:          0
CYCLE:     59500052 RDMA bytes rec:          0
CYCLE:     59500052 RDMA total latency:          0
CYCLE:     59500052 WDMA bytes sent:          0
CYCLE:     59500052 WDMA total latency:          0
CYCLE:     60000052 Utilization ld q (incomplete):  0
CYCLE:     60000052 RDMA bytes rec:          0
CYCLE:     60000052 Utilization st q:  0
CYCLE:     60000052 Utilization ld q:  0
CYCLE:     60000052 Utilization:  0
CYCLE:     60000052 Utilization ld q:  0
CYCLE:     60000052 Utilization st q:  0
CYCLE:     60000052 RDMA total latency:          0
CYCLE:     60000052 Utilization st q (incomplete):  0
CYCLE:     60000052 WDMA bytes sent:          0
CYCLE:     60000052 Utilization ex q:  0
CYCLE:     60000052 Utilization ex q (incomplete):  0
CYCLE:     60000052 Utilization st q (incomplete):  0
CYCLE:     60000052 Utilization ld q (incomplete):  0
CYCLE:     60000052 WDMA total latency:          0
CYCLE:     60000052 Utilization ex q:  0
CYCLE:     60000052 Utilization:  0
CYCLE:     60000052 Utilization ex q (incomplete):  0
CYCLE:     60500052 RDMA bytes rec:          0
CYCLE:     60500052 RDMA total latency:          0
CYCLE:     60500052 WDMA bytes sent:          0
CYCLE:     60500052 WDMA total latency:          0
CYCLE:     61000052 RDMA bytes rec:          0
CYCLE:     61000052 RDMA total latency:          0
CYCLE:     61000052 WDMA bytes sent:          0
CYCLE:     61000052 WDMA total latency:          0
CYCLE:     61500052 RDMA bytes rec:          0
CYCLE:     61500052 RDMA total latency:          0
CYCLE:     61500052 WDMA bytes sent:          0
CYCLE:     61500052 WDMA total latency:          0
CYCLE:     62000052 Utilization ld q (incomplete):  0
CYCLE:     62000052 RDMA bytes rec:          0
CYCLE:     62000052 Utilization st q:  0
CYCLE:     62000052 Utilization ld q:  0
CYCLE:     62000052 Utilization:  0
CYCLE:     62000052 Utilization ld q:  0
CYCLE:     62000052 Utilization st q:  0
CYCLE:     62000052 RDMA total latency:          0
CYCLE:     62000052 Utilization st q (incomplete):  0
CYCLE:     62000052 WDMA bytes sent:          0
CYCLE:     62000052 Utilization ex q:  0
CYCLE:     62000052 Utilization ex q (incomplete):  0
CYCLE:     62000052 Utilization st q (incomplete):  0
CYCLE:     62000052 Utilization ld q (incomplete):  0
CYCLE:     62000052 WDMA total latency:          0
CYCLE:     62000052 Utilization ex q:  0
CYCLE:     62000052 Utilization:  0
CYCLE:     62000052 Utilization ex q (incomplete):  0
CYCLE:     62500052 RDMA bytes rec:          0
CYCLE:     62500052 RDMA total latency:          0
CYCLE:     62500052 WDMA bytes sent:          0
CYCLE:     62500052 WDMA total latency:          0
CYCLE:     63000052 RDMA bytes rec:          0
CYCLE:     63000052 RDMA total latency:          0
CYCLE:     63000052 WDMA bytes sent:          0
CYCLE:     63000052 WDMA total latency:          0
CYCLE:     63500052 RDMA bytes rec:          0
CYCLE:     63500052 RDMA total latency:          0
CYCLE:     63500052 WDMA bytes sent:          0
CYCLE:     63500052 WDMA total latency:          0
CYCLE:     64000052 Utilization ld q (incomplete):  0
CYCLE:     64000052 RDMA bytes rec:          0
CYCLE:     64000052 Utilization st q:  0
CYCLE:     64000052 Utilization ld q:  0
CYCLE:     64000052 Utilization:  0
CYCLE:     64000052 Utilization ld q:  0
CYCLE:     64000052 Utilization st q:  0
CYCLE:     64000052 RDMA total latency:          0
CYCLE:     64000052 Utilization st q (incomplete):  0
CYCLE:     64000052 WDMA bytes sent:          0
CYCLE:     64000052 Utilization ex q:  0
CYCLE:     64000052 Utilization ex q (incomplete):  0
CYCLE:     64000052 Utilization st q (incomplete):  0
CYCLE:     64000052 Utilization ld q (incomplete):  0
CYCLE:     64000052 WDMA total latency:          0
CYCLE:     64000052 Utilization ex q:  0
CYCLE:     64000052 Utilization:  0
CYCLE:     64000052 Utilization ex q (incomplete):  0
CYCLE:     64500052 RDMA bytes rec:          0
CYCLE:     64500052 RDMA total latency:          0
CYCLE:     64500052 WDMA bytes sent:          0
CYCLE:     64500052 WDMA total latency:          0
CYCLE:     65000052 RDMA bytes rec:          0
CYCLE:     65000052 RDMA total latency:          0
CYCLE:     65000052 WDMA bytes sent:          0
CYCLE:     65000052 WDMA total latency:          0
CYCLE:     65500052 RDMA bytes rec:          0
CYCLE:     65500052 RDMA total latency:          0
CYCLE:     65500052 WDMA bytes sent:          0
CYCLE:     65500052 WDMA total latency:          0
CYCLE:     66000052 Utilization ld q (incomplete):  0
CYCLE:     66000052 RDMA bytes rec:          0
CYCLE:     66000052 Utilization st q:  0
CYCLE:     66000052 Utilization ld q:  0
CYCLE:     66000052 Utilization:  0
CYCLE:     66000052 Utilization ld q:  0
CYCLE:     66000052 Utilization st q:  0
CYCLE:     66000052 RDMA total latency:          0
CYCLE:     66000052 Utilization st q (incomplete):  0
CYCLE:     66000052 WDMA bytes sent:          0
CYCLE:     66000052 Utilization ex q:  0
CYCLE:     66000052 Utilization ex q (incomplete):  0
CYCLE:     66000052 Utilization st q (incomplete):  0
CYCLE:     66000052 Utilization ld q (incomplete):  0
CYCLE:     66000052 WDMA total latency:          0
CYCLE:     66000052 Utilization ex q:  0
CYCLE:     66000052 Utilization:  0
CYCLE:     66000052 Utilization ex q (incomplete):  0
CYCLE:     66500052 RDMA bytes rec:          0
CYCLE:     66500052 RDMA total latency:          0
CYCLE:     66500052 WDMA bytes sent:          0
CYCLE:     66500052 WDMA total latency:          0
CYCLE:     67000052 RDMA bytes rec:          0
CYCLE:     67000052 RDMA total latency:          0
CYCLE:     67000052 WDMA bytes sent:          0
CYCLE:     67000052 WDMA total latency:          0
CYCLE:     67500052 RDMA bytes rec:          0
CYCLE:     67500052 RDMA total latency:          0
CYCLE:     67500052 WDMA bytes sent:          0
CYCLE:     67500052 WDMA total latency:          0
CYCLE:     68000052 Utilization ld q (incomplete):  0
CYCLE:     68000052 RDMA bytes rec:          0
CYCLE:     68000052 Utilization st q:  0
CYCLE:     68000052 Utilization ld q:  0
CYCLE:     68000052 Utilization:  0
CYCLE:     68000052 Utilization ld q:  0
CYCLE:     68000052 Utilization st q:  0
CYCLE:     68000052 RDMA total latency:          0
CYCLE:     68000052 Utilization st q (incomplete):  0
CYCLE:     68000052 WDMA bytes sent:          0
CYCLE:     68000052 Utilization ex q:  0
CYCLE:     68000052 Utilization ex q (incomplete):  0
CYCLE:     68000052 Utilization st q (incomplete):  0
CYCLE:     68000052 Utilization ld q (incomplete):  0
CYCLE:     68000052 WDMA total latency:          0
CYCLE:     68000052 Utilization ex q:  0
CYCLE:     68000052 Utilization:  0
CYCLE:     68000052 Utilization ex q (incomplete):  0
CYCLE:     68500052 RDMA bytes rec:          0
CYCLE:     68500052 RDMA total latency:          0
CYCLE:     68500052 WDMA bytes sent:          0
CYCLE:     68500052 WDMA total latency:          0
CYCLE:     69000052 RDMA bytes rec:          0
CYCLE:     69000052 RDMA total latency:          0
CYCLE:     69000052 WDMA bytes sent:          0
CYCLE:     69000052 WDMA total latency:          0
CYCLE:     69500052 RDMA bytes rec:          0
CYCLE:     69500052 RDMA total latency:          0
CYCLE:     69500052 WDMA bytes sent:          0
CYCLE:     69500052 WDMA total latency:          0
CYCLE:     70000052 Utilization ld q (incomplete):  0
CYCLE:     70000052 RDMA bytes rec:          0
CYCLE:     70000052 Utilization st q:  0
CYCLE:     70000052 Utilization ld q:  0
CYCLE:     70000052 Utilization:  0
CYCLE:     70000052 Utilization ld q:  0
CYCLE:     70000052 Utilization st q:  0
CYCLE:     70000052 RDMA total latency:          0
CYCLE:     70000052 Utilization st q (incomplete):  0
CYCLE:     70000052 WDMA bytes sent:          0
CYCLE:     70000052 Utilization ex q:  0
CYCLE:     70000052 Utilization ex q (incomplete):  0
CYCLE:     70000052 Utilization st q (incomplete):  0
CYCLE:     70000052 Utilization ld q (incomplete):  0
CYCLE:     70000052 WDMA total latency:          0
CYCLE:     70000052 Utilization ex q:  0
CYCLE:     70000052 Utilization:  0
CYCLE:     70000052 Utilization ex q (incomplete):  0
CYCLE:     70500052 RDMA bytes rec:          0
CYCLE:     70500052 RDMA total latency:          0
CYCLE:     70500052 WDMA bytes sent:          0
CYCLE:     70500052 WDMA total latency:          0
CYCLE:     71000052 RDMA bytes rec:          0
CYCLE:     71000052 RDMA total latency:          0
CYCLE:     71000052 WDMA bytes sent:          0
CYCLE:     71000052 WDMA total latency:          0
CYCLE:     71500052 RDMA bytes rec:          0
CYCLE:     71500052 RDMA total latency:          0
CYCLE:     71500052 WDMA bytes sent:          0
CYCLE:     71500052 WDMA total latency:          0
CYCLE:     72000052 Utilization ld q (incomplete):  0
CYCLE:     72000052 RDMA bytes rec:          0
CYCLE:     72000052 Utilization st q:  0
CYCLE:     72000052 Utilization ld q:  0
CYCLE:     72000052 Utilization:  0
CYCLE:     72000052 Utilization ld q:  0
CYCLE:     72000052 Utilization st q:  0
CYCLE:     72000052 RDMA total latency:          0
CYCLE:     72000052 Utilization st q (incomplete):  0
CYCLE:     72000052 WDMA bytes sent:          0
CYCLE:     72000052 Utilization ex q:  0
CYCLE:     72000052 Utilization ex q (incomplete):  0
CYCLE:     72000052 Utilization st q (incomplete):  0
CYCLE:     72000052 Utilization ld q (incomplete):  0
CYCLE:     72000052 WDMA total latency:          0
CYCLE:     72000052 Utilization ex q:  0
CYCLE:     72000052 Utilization:  0
CYCLE:     72000052 Utilization ex q (incomplete):  0
CYCLE:     72500052 RDMA bytes rec:          0
CYCLE:     72500052 RDMA total latency:          0
CYCLE:     72500052 WDMA bytes sent:          0
CYCLE:     72500052 WDMA total latency:          0
CYCLE:     73000052 RDMA bytes rec:          0
CYCLE:     73000052 RDMA total latency:          0
CYCLE:     73000052 WDMA bytes sent:          0
CYCLE:     73000052 WDMA total latency:          0
CYCLE:     73500052 RDMA bytes rec:          0
CYCLE:     73500052 RDMA total latency:          0
CYCLE:     73500052 WDMA bytes sent:          0
CYCLE:     73500052 WDMA total latency:          0
CYCLE:     74000052 Utilization ld q (incomplete):  0
CYCLE:     74000052 RDMA bytes rec:          0
CYCLE:     74000052 Utilization st q:  0
CYCLE:     74000052 Utilization ld q:  0
CYCLE:     74000052 Utilization:  0
CYCLE:     74000052 Utilization ld q:  0
CYCLE:     74000052 Utilization st q:  0
CYCLE:     74000052 RDMA total latency:          0
CYCLE:     74000052 Utilization st q (incomplete):  0
CYCLE:     74000052 WDMA bytes sent:          0
CYCLE:     74000052 Utilization ex q:  0
CYCLE:     74000052 Utilization ex q (incomplete):  0
CYCLE:     74000052 Utilization st q (incomplete):  0
CYCLE:     74000052 Utilization ld q (incomplete):  0
CYCLE:     74000052 WDMA total latency:          0
CYCLE:     74000052 Utilization ex q:  0
CYCLE:     74000052 Utilization:  0
CYCLE:     74000052 Utilization ex q (incomplete):  0
CYCLE:     74500052 RDMA bytes rec:          0
CYCLE:     74500052 RDMA total latency:          0
CYCLE:     74500052 WDMA bytes sent:          0
CYCLE:     74500052 WDMA total latency:          0
CYCLE:     75000052 RDMA bytes rec:          0
CYCLE:     75000052 RDMA total latency:          0
CYCLE:     75000052 WDMA bytes sent:          0
CYCLE:     75000052 WDMA total latency:          0
CYCLE:     75500052 RDMA bytes rec:          0
CYCLE:     75500052 RDMA total latency:          0
CYCLE:     75500052 WDMA bytes sent:          0
CYCLE:     75500052 WDMA total latency:          0
CYCLE:     76000052 Utilization ld q (incomplete):  0
CYCLE:     76000052 RDMA bytes rec:          0
CYCLE:     76000052 Utilization st q:  0
CYCLE:     76000052 Utilization ld q:  0
CYCLE:     76000052 Utilization:  0
CYCLE:     76000052 Utilization ld q:  0
CYCLE:     76000052 Utilization st q:  0
CYCLE:     76000052 RDMA total latency:          0
CYCLE:     76000052 Utilization st q (incomplete):  0
CYCLE:     76000052 WDMA bytes sent:          0
CYCLE:     76000052 Utilization ex q:  0
CYCLE:     76000052 Utilization ex q (incomplete):  0
CYCLE:     76000052 Utilization st q (incomplete):  0
CYCLE:     76000052 Utilization ld q (incomplete):  0
CYCLE:     76000052 WDMA total latency:          0
CYCLE:     76000052 Utilization ex q:  0
CYCLE:     76000052 Utilization:  0
CYCLE:     76000052 Utilization ex q (incomplete):  0
CYCLE:     76500052 RDMA bytes rec:          0
CYCLE:     76500052 RDMA total latency:          0
CYCLE:     76500052 WDMA bytes sent:          0
CYCLE:     76500052 WDMA total latency:          0
CYCLE:     77000052 RDMA bytes rec:          0
CYCLE:     77000052 RDMA total latency:          0
CYCLE:     77000052 WDMA bytes sent:          0
CYCLE:     77000052 WDMA total latency:          0
CYCLE:     77500052 RDMA bytes rec:          0
CYCLE:     77500052 RDMA total latency:          0
CYCLE:     77500052 WDMA bytes sent:          0
CYCLE:     77500052 WDMA total latency:          0
CYCLE:     78000052 Utilization ld q (incomplete):  0
CYCLE:     78000052 RDMA bytes rec:          0
CYCLE:     78000052 Utilization st q:  0
CYCLE:     78000052 Utilization ld q:  0
CYCLE:     78000052 Utilization:  0
CYCLE:     78000052 Utilization ld q:  0
CYCLE:     78000052 Utilization st q:  0
CYCLE:     78000052 RDMA total latency:          0
CYCLE:     78000052 Utilization st q (incomplete):  0
CYCLE:     78000052 WDMA bytes sent:          0
CYCLE:     78000052 Utilization ex q:  0
CYCLE:     78000052 Utilization ex q (incomplete):  0
CYCLE:     78000052 Utilization st q (incomplete):  0
CYCLE:     78000052 Utilization ld q (incomplete):  0
CYCLE:     78000052 WDMA total latency:          0
CYCLE:     78000052 Utilization ex q:  0
CYCLE:     78000052 Utilization:  0
CYCLE:     78000052 Utilization ex q (incomplete):  0
CYCLE:     78500052 RDMA bytes rec:          0
CYCLE:     78500052 RDMA total latency:          0
CYCLE:     78500052 WDMA bytes sent:          0
CYCLE:     78500052 WDMA total latency:          0
CYCLE:     79000052 RDMA bytes rec:          0
CYCLE:     79000052 RDMA total latency:          0
CYCLE:     79000052 WDMA bytes sent:          0
CYCLE:     79000052 WDMA total latency:          0
CYCLE:     79500052 RDMA bytes rec:          0
CYCLE:     79500052 RDMA total latency:          0
CYCLE:     79500052 WDMA bytes sent:          0
CYCLE:     79500052 WDMA total latency:          0
CYCLE:     80000052 Utilization ld q (incomplete):  0
CYCLE:     80000052 RDMA bytes rec:          0
CYCLE:     80000052 Utilization st q:  0
CYCLE:     80000052 Utilization ld q:  0
CYCLE:     80000052 Utilization:  0
CYCLE:     80000052 Utilization ld q:  0
CYCLE:     80000052 Utilization st q:  0
CYCLE:     80000052 RDMA total latency:          0
CYCLE:     80000052 Utilization st q (incomplete):  0
CYCLE:     80000052 WDMA bytes sent:          0
CYCLE:     80000052 Utilization ex q:  0
CYCLE:     80000052 Utilization ex q (incomplete):  0
CYCLE:     80000052 Utilization st q (incomplete):  0
CYCLE:     80000052 Utilization ld q (incomplete):  0
CYCLE:     80000052 WDMA total latency:          0
CYCLE:     80000052 Utilization ex q:  0
CYCLE:     80000052 Utilization:  0
CYCLE:     80000052 Utilization ex q (incomplete):  0
CYCLE:     80500052 RDMA bytes rec:          0
CYCLE:     80500052 RDMA total latency:          0
CYCLE:     80500052 WDMA bytes sent:          0
CYCLE:     80500052 WDMA total latency:          0
CYCLE:     81000052 RDMA bytes rec:          0
CYCLE:     81000052 RDMA total latency:          0
CYCLE:     81000052 WDMA bytes sent:          0
CYCLE:     81000052 WDMA total latency:          0
CYCLE:     81500052 RDMA bytes rec:          0
CYCLE:     81500052 RDMA total latency:          0
CYCLE:     81500052 WDMA bytes sent:          0
CYCLE:     81500052 WDMA total latency:          0
CYCLE:     82000052 Utilization ld q (incomplete):  0
CYCLE:     82000052 RDMA bytes rec:          0
CYCLE:     82000052 Utilization st q:  0
CYCLE:     82000052 Utilization ld q:  0
CYCLE:     82000052 Utilization:  0
CYCLE:     82000052 Utilization ld q:  0
CYCLE:     82000052 Utilization st q:  0
CYCLE:     82000052 RDMA total latency:          0
CYCLE:     82000052 Utilization st q (incomplete):  0
CYCLE:     82000052 WDMA bytes sent:          0
CYCLE:     82000052 Utilization ex q:  0
CYCLE:     82000052 Utilization ex q (incomplete):  0
CYCLE:     82000052 Utilization st q (incomplete):  0
CYCLE:     82000052 Utilization ld q (incomplete):  0
CYCLE:     82000052 WDMA total latency:          0
CYCLE:     82000052 Utilization ex q:  0
CYCLE:     82000052 Utilization:  0
CYCLE:     82000052 Utilization ex q (incomplete):  0
CYCLE:     82500052 RDMA bytes rec:          0
CYCLE:     82500052 RDMA total latency:          0
CYCLE:     82500052 WDMA bytes sent:          0
CYCLE:     82500052 WDMA total latency:          0
CYCLE:     83000052 RDMA bytes rec:          0
CYCLE:     83000052 RDMA total latency:          0
CYCLE:     83000052 WDMA bytes sent:          0
CYCLE:     83000052 WDMA total latency:          0
CYCLE:     83500052 RDMA bytes rec:          0
CYCLE:     83500052 RDMA total latency:          0
CYCLE:     83500052 WDMA bytes sent:          0
CYCLE:     83500052 WDMA total latency:          0
CYCLE:     84000052 Utilization ld q (incomplete):  0
CYCLE:     84000052 RDMA bytes rec:          0
CYCLE:     84000052 Utilization st q:  0
CYCLE:     84000052 Utilization ld q:  0
CYCLE:     84000052 Utilization:  0
CYCLE:     84000052 Utilization ld q:  0
CYCLE:     84000052 Utilization st q:  0
CYCLE:     84000052 RDMA total latency:          0
CYCLE:     84000052 Utilization st q (incomplete):  0
CYCLE:     84000052 WDMA bytes sent:          0
CYCLE:     84000052 Utilization ex q:  0
CYCLE:     84000052 Utilization ex q (incomplete):  0
CYCLE:     84000052 Utilization st q (incomplete):  0
CYCLE:     84000052 Utilization ld q (incomplete):  0
CYCLE:     84000052 WDMA total latency:          0
CYCLE:     84000052 Utilization ex q:  0
CYCLE:     84000052 Utilization:  0
CYCLE:     84000052 Utilization ex q (incomplete):  0
CYCLE:     84500052 RDMA bytes rec:          0
CYCLE:     84500052 RDMA total latency:          0
CYCLE:     84500052 WDMA bytes sent:          0
CYCLE:     84500052 WDMA total latency:          0
CYCLE:     85000052 RDMA bytes rec:          0
CYCLE:     85000052 RDMA total latency:          0
CYCLE:     85000052 WDMA bytes sent:          0
CYCLE:     85000052 WDMA total latency:          0
CYCLE:     85500052 RDMA bytes rec:          0
CYCLE:     85500052 RDMA total latency:          0
CYCLE:     85500052 WDMA bytes sent:          0
CYCLE:     85500052 WDMA total latency:          0
CYCLE:     86000052 Utilization ld q (incomplete):  0
CYCLE:     86000052 RDMA bytes rec:          0
CYCLE:     86000052 Utilization st q:  0
CYCLE:     86000052 Utilization ld q:  0
CYCLE:     86000052 Utilization:  0
CYCLE:     86000052 Utilization ld q:  0
CYCLE:     86000052 Utilization st q:  0
CYCLE:     86000052 RDMA total latency:          0
CYCLE:     86000052 Utilization st q (incomplete):  0
CYCLE:     86000052 WDMA bytes sent:          0
CYCLE:     86000052 Utilization ex q:  0
CYCLE:     86000052 Utilization ex q (incomplete):  0
CYCLE:     86000052 Utilization st q (incomplete):  0
CYCLE:     86000052 Utilization ld q (incomplete):  0
CYCLE:     86000052 WDMA total latency:          0
CYCLE:     86000052 Utilization ex q:  0
CYCLE:     86000052 Utilization:  0
CYCLE:     86000052 Utilization ex q (incomplete):  0
CYCLE:     86500052 RDMA bytes rec:          0
CYCLE:     86500052 RDMA total latency:          0
CYCLE:     86500052 WDMA bytes sent:          0
CYCLE:     86500052 WDMA total latency:          0
CYCLE:     87000052 RDMA bytes rec:          0
CYCLE:     87000052 RDMA total latency:          0
CYCLE:     87000052 WDMA bytes sent:          0
CYCLE:     87000052 WDMA total latency:          0
CYCLE:     87500052 RDMA bytes rec:          0
CYCLE:     87500052 RDMA total latency:          0
CYCLE:     87500052 WDMA bytes sent:          0
CYCLE:     87500052 WDMA total latency:          0
CYCLE:     88000052 Utilization ld q (incomplete):  0
CYCLE:     88000052 RDMA bytes rec:          0
CYCLE:     88000052 Utilization st q:  0
CYCLE:     88000052 Utilization ld q:  0
CYCLE:     88000052 Utilization:  0
CYCLE:     88000052 Utilization ld q:  0
CYCLE:     88000052 Utilization st q:  0
CYCLE:     88000052 RDMA total latency:          0
CYCLE:     88000052 Utilization st q (incomplete):  0
CYCLE:     88000052 WDMA bytes sent:          0
CYCLE:     88000052 Utilization ex q:  0
CYCLE:     88000052 Utilization ex q (incomplete):  0
CYCLE:     88000052 Utilization st q (incomplete):  0
CYCLE:     88000052 Utilization ld q (incomplete):  0
CYCLE:     88000052 WDMA total latency:          0
CYCLE:     88000052 Utilization ex q:  0
CYCLE:     88000052 Utilization:  0
CYCLE:     88000052 Utilization ex q (incomplete):  0
CYCLE:     88500052 RDMA bytes rec:          0
CYCLE:     88500052 RDMA total latency:          0
CYCLE:     88500052 WDMA bytes sent:          0
CYCLE:     88500052 WDMA total latency:          0
CYCLE:     89000052 RDMA bytes rec:          0
CYCLE:     89000052 RDMA total latency:          0
CYCLE:     89000052 WDMA bytes sent:          0
CYCLE:     89000052 WDMA total latency:          0
CYCLE:     89500052 RDMA bytes rec:          0
CYCLE:     89500052 RDMA total latency:          0
CYCLE:     89500052 WDMA bytes sent:          0
CYCLE:     89500052 WDMA total latency:          0
CYCLE:     90000052 Utilization ld q (incomplete):  0
CYCLE:     90000052 RDMA bytes rec:          0
CYCLE:     90000052 Utilization st q:  0
CYCLE:     90000052 Utilization ld q:  0
CYCLE:     90000052 Utilization:  0
CYCLE:     90000052 Utilization ld q:  0
CYCLE:     90000052 Utilization st q:  0
CYCLE:     90000052 RDMA total latency:          0
CYCLE:     90000052 Utilization st q (incomplete):  0
CYCLE:     90000052 WDMA bytes sent:          0
CYCLE:     90000052 Utilization ex q:  0
CYCLE:     90000052 Utilization ex q (incomplete):  0
CYCLE:     90000052 Utilization st q (incomplete):  0
CYCLE:     90000052 Utilization ld q (incomplete):  0
CYCLE:     90000052 WDMA total latency:          0
CYCLE:     90000052 Utilization ex q:  0
CYCLE:     90000052 Utilization:  0
CYCLE:     90000052 Utilization ex q (incomplete):  0
CYCLE:     90500052 RDMA bytes rec:          0
CYCLE:     90500052 RDMA total latency:          0
CYCLE:     90500052 WDMA bytes sent:          0
CYCLE:     90500052 WDMA total latency:          0
CYCLE:     91000052 RDMA bytes rec:          0
CYCLE:     91000052 RDMA total latency:          0
CYCLE:     91000052 WDMA bytes sent:          0
CYCLE:     91000052 WDMA total latency:          0
CYCLE:     91500052 RDMA bytes rec:          0
CYCLE:     91500052 RDMA total latency:          0
CYCLE:     91500052 WDMA bytes sent:          0
CYCLE:     91500052 WDMA total latency:          0
CYCLE:     92000052 Utilization ld q (incomplete):  0
CYCLE:     92000052 RDMA bytes rec:          0
CYCLE:     92000052 Utilization st q:  0
CYCLE:     92000052 Utilization ld q:  0
CYCLE:     92000052 Utilization:  0
CYCLE:     92000052 Utilization ld q:  0
CYCLE:     92000052 Utilization st q:  0
CYCLE:     92000052 RDMA total latency:          0
CYCLE:     92000052 Utilization st q (incomplete):  0
CYCLE:     92000052 WDMA bytes sent:          0
CYCLE:     92000052 Utilization ex q:  0
CYCLE:     92000052 Utilization ex q (incomplete):  0
CYCLE:     92000052 Utilization st q (incomplete):  0
CYCLE:     92000052 Utilization ld q (incomplete):  0
CYCLE:     92000052 WDMA total latency:          0
CYCLE:     92000052 Utilization ex q:  0
CYCLE:     92000052 Utilization:  0
CYCLE:     92000052 Utilization ex q (incomplete):  0
CYCLE:     92500052 RDMA bytes rec:          0
CYCLE:     92500052 RDMA total latency:          0
CYCLE:     92500052 WDMA bytes sent:          0
CYCLE:     92500052 WDMA total latency:          0
CYCLE:     93000052 RDMA bytes rec:          0
CYCLE:     93000052 RDMA total latency:          0
CYCLE:     93000052 WDMA bytes sent:          0
CYCLE:     93000052 WDMA total latency:          0
CYCLE:     93500052 RDMA bytes rec:          0
CYCLE:     93500052 RDMA total latency:          0
CYCLE:     93500052 WDMA bytes sent:          0
CYCLE:     93500052 WDMA total latency:          0
CYCLE:     94000052 Utilization ld q (incomplete):  0
CYCLE:     94000052 RDMA bytes rec:          0
CYCLE:     94000052 Utilization st q:  0
CYCLE:     94000052 Utilization ld q:  0
CYCLE:     94000052 Utilization:  0
CYCLE:     94000052 Utilization ld q:  0
CYCLE:     94000052 Utilization st q:  0
CYCLE:     94000052 RDMA total latency:          0
CYCLE:     94000052 Utilization st q (incomplete):  0
CYCLE:     94000052 WDMA bytes sent:          0
CYCLE:     94000052 Utilization ex q:  0
CYCLE:     94000052 Utilization ex q (incomplete):  0
CYCLE:     94000052 Utilization st q (incomplete):  0
CYCLE:     94000052 Utilization ld q (incomplete):  0
CYCLE:     94000052 WDMA total latency:          0
CYCLE:     94000052 Utilization ex q:  0
CYCLE:     94000052 Utilization:  0
CYCLE:     94000052 Utilization ex q (incomplete):  0
CYCLE:     94500052 RDMA bytes rec:          0
CYCLE:     94500052 RDMA total latency:          0
CYCLE:     94500052 WDMA bytes sent:          0
CYCLE:     94500052 WDMA total latency:          0
CYCLE:     95000052 RDMA bytes rec:          0
CYCLE:     95000052 RDMA total latency:          0
CYCLE:     95000052 WDMA bytes sent:          0
CYCLE:     95000052 WDMA total latency:          0
CYCLE:     95500052 RDMA bytes rec:          0
CYCLE:     95500052 RDMA total latency:          0
CYCLE:     95500052 WDMA bytes sent:          0
CYCLE:     95500052 WDMA total latency:          0
CYCLE:     96000052 Utilization ld q (incomplete):  0
CYCLE:     96000052 RDMA bytes rec:          0
CYCLE:     96000052 Utilization st q:  0
CYCLE:     96000052 Utilization ld q:  0
CYCLE:     96000052 Utilization:  0
CYCLE:     96000052 Utilization ld q:  0
CYCLE:     96000052 Utilization st q:  0
CYCLE:     96000052 RDMA total latency:          0
CYCLE:     96000052 Utilization st q (incomplete):  0
CYCLE:     96000052 WDMA bytes sent:          0
CYCLE:     96000052 Utilization ex q:  0
CYCLE:     96000052 Utilization ex q (incomplete):  0
CYCLE:     96000052 Utilization st q (incomplete):  0
CYCLE:     96000052 Utilization ld q (incomplete):  0
CYCLE:     96000052 WDMA total latency:          0
CYCLE:     96000052 Utilization ex q:  0
CYCLE:     96000052 Utilization:  0
CYCLE:     96000052 Utilization ex q (incomplete):  0
CYCLE:     96500052 RDMA bytes rec:          0
CYCLE:     96500052 RDMA total latency:          0
CYCLE:     96500052 WDMA bytes sent:          0
CYCLE:     96500052 WDMA total latency:          0
CYCLE:     97000052 RDMA bytes rec:          0
CYCLE:     97000052 RDMA total latency:          0
CYCLE:     97000052 WDMA bytes sent:          0
CYCLE:     97000052 WDMA total latency:          0
CYCLE:     97500052 RDMA bytes rec:          0
CYCLE:     97500052 RDMA total latency:          0
CYCLE:     97500052 WDMA bytes sent:          0
CYCLE:     97500052 WDMA total latency:          0
CYCLE:     98000052 Utilization ld q (incomplete):  0
CYCLE:     98000052 RDMA bytes rec:          0
CYCLE:     98000052 Utilization st q:  0
CYCLE:     98000052 Utilization ld q:  0
CYCLE:     98000052 Utilization:  0
CYCLE:     98000052 Utilization ld q:  0
CYCLE:     98000052 Utilization st q:  0
CYCLE:     98000052 RDMA total latency:          0
CYCLE:     98000052 Utilization st q (incomplete):  0
CYCLE:     98000052 WDMA bytes sent:          0
CYCLE:     98000052 Utilization ex q:  0
CYCLE:     98000052 Utilization ex q (incomplete):  0
CYCLE:     98000052 Utilization st q (incomplete):  0
CYCLE:     98000052 Utilization ld q (incomplete):  0
CYCLE:     98000052 WDMA total latency:          0
CYCLE:     98000052 Utilization ex q:  0
CYCLE:     98000052 Utilization:  0
CYCLE:     98000052 Utilization ex q (incomplete):  0
CYCLE:     98500052 RDMA bytes rec:          0
CYCLE:     98500052 RDMA total latency:          0
CYCLE:     98500052 WDMA bytes sent:          0
CYCLE:     98500052 WDMA total latency:          0
CYCLE:     99000052 RDMA bytes rec:          0
CYCLE:     99000052 RDMA total latency:          0
CYCLE:     99000052 WDMA bytes sent:          0
CYCLE:     99000052 WDMA total latency:          0
CYCLE:     99500052 RDMA bytes rec:          0
CYCLE:     99500052 RDMA total latency:          0
CYCLE:     99500052 WDMA bytes sent:          0
CYCLE:     99500052 WDMA total latency:          0
CYCLE:    100000052 Utilization ld q (incomplete):  0
CYCLE:    100000052 RDMA bytes rec:          0
CYCLE:    100000052 Utilization st q:  0
CYCLE:    100000052 Utilization ld q:  0
CYCLE:    100000052 Utilization:  0
CYCLE:    100000052 Utilization ld q:  0
CYCLE:    100000052 Utilization st q:  0
CYCLE:    100000052 RDMA total latency:          0
CYCLE:    100000052 Utilization st q (incomplete):  0
CYCLE:    100000052 WDMA bytes sent:          0
CYCLE:    100000052 Utilization ex q:  0
CYCLE:    100000052 Utilization ex q (incomplete):  0
CYCLE:    100000052 Utilization st q (incomplete):  0
CYCLE:    100000052 Utilization ld q (incomplete):  0
CYCLE:    100000052 WDMA total latency:          0
CYCLE:    100000052 Utilization ex q:  0
CYCLE:    100000052 Utilization:  0
CYCLE:    100000052 Utilization ex q (incomplete):  0
CYCLE:    100500052 RDMA bytes rec:          0
CYCLE:    100500052 RDMA total latency:          0
CYCLE:    100500052 WDMA bytes sent:          0
CYCLE:    100500052 WDMA total latency:          0
CYCLE:    101000052 RDMA bytes rec:          0
CYCLE:    101000052 RDMA total latency:          0
CYCLE:    101000052 WDMA bytes sent:          0
CYCLE:    101000052 WDMA total latency:          0
CYCLE:    101500052 RDMA bytes rec:          0
CYCLE:    101500052 RDMA total latency:          0
CYCLE:    101500052 WDMA bytes sent:          0
CYCLE:    101500052 WDMA total latency:          0
CYCLE:    102000052 Utilization ld q (incomplete):  0
CYCLE:    102000052 RDMA bytes rec:          0
CYCLE:    102000052 Utilization st q:  0
CYCLE:    102000052 Utilization ld q:  0
CYCLE:    102000052 Utilization:  0
CYCLE:    102000052 Utilization ld q:  0
CYCLE:    102000052 Utilization st q:  0
CYCLE:    102000052 RDMA total latency:          0
CYCLE:    102000052 Utilization st q (incomplete):  0
CYCLE:    102000052 WDMA bytes sent:          0
CYCLE:    102000052 Utilization ex q:  0
CYCLE:    102000052 Utilization ex q (incomplete):  0
CYCLE:    102000052 Utilization st q (incomplete):  0
CYCLE:    102000052 Utilization ld q (incomplete):  0
CYCLE:    102000052 WDMA total latency:          0
CYCLE:    102000052 Utilization ex q:  0
CYCLE:    102000052 Utilization:  0
CYCLE:    102000052 Utilization ex q (incomplete):  0
CYCLE:    102500052 RDMA bytes rec:          0
CYCLE:    102500052 RDMA total latency:          0
CYCLE:    102500052 WDMA bytes sent:          0
CYCLE:    102500052 WDMA total latency:          0
CYCLE:    103000052 RDMA bytes rec:          0
CYCLE:    103000052 RDMA total latency:          0
CYCLE:    103000052 WDMA bytes sent:          0
CYCLE:    103000052 WDMA total latency:          0
CYCLE:    103500052 RDMA bytes rec:          0
CYCLE:    103500052 RDMA total latency:          0
CYCLE:    103500052 WDMA bytes sent:          0
CYCLE:    103500052 WDMA total latency:          0
CYCLE:    104000052 Utilization ld q (incomplete):  0
CYCLE:    104000052 RDMA bytes rec:          0
CYCLE:    104000052 Utilization st q:  0
CYCLE:    104000052 Utilization ld q:  0
CYCLE:    104000052 Utilization:  0
CYCLE:    104000052 Utilization ld q:  0
CYCLE:    104000052 Utilization st q:  0
CYCLE:    104000052 RDMA total latency:          0
CYCLE:    104000052 Utilization st q (incomplete):  0
CYCLE:    104000052 WDMA bytes sent:          0
CYCLE:    104000052 Utilization ex q:  0
CYCLE:    104000052 Utilization ex q (incomplete):  0
CYCLE:    104000052 Utilization st q (incomplete):  0
CYCLE:    104000052 Utilization ld q (incomplete):  0
CYCLE:    104000052 WDMA total latency:          0
CYCLE:    104000052 Utilization ex q:  0
CYCLE:    104000052 Utilization:  0
CYCLE:    104000052 Utilization ex q (incomplete):  0
CYCLE:    104500052 RDMA bytes rec:          0
CYCLE:    104500052 RDMA total latency:          0
CYCLE:    104500052 WDMA bytes sent:          0
CYCLE:    104500052 WDMA total latency:          0
CYCLE:    105000052 RDMA bytes rec:          0
CYCLE:    105000052 RDMA total latency:          0
CYCLE:    105000052 WDMA bytes sent:          0
CYCLE:    105000052 WDMA total latency:          0
CYCLE:    105500052 RDMA bytes rec:          0
CYCLE:    105500052 RDMA total latency:          0
CYCLE:    105500052 WDMA bytes sent:          0
CYCLE:    105500052 WDMA total latency:          0
CYCLE:    106000052 Utilization ld q (incomplete):  0
CYCLE:    106000052 RDMA bytes rec:          0
CYCLE:    106000052 Utilization st q:  0
CYCLE:    106000052 Utilization ld q:  0
CYCLE:    106000052 Utilization:  0
CYCLE:    106000052 Utilization ld q:  0
CYCLE:    106000052 Utilization st q:  0
CYCLE:    106000052 RDMA total latency:          0
CYCLE:    106000052 Utilization st q (incomplete):  0
CYCLE:    106000052 WDMA bytes sent:          0
CYCLE:    106000052 Utilization ex q:  0
CYCLE:    106000052 Utilization ex q (incomplete):  0
CYCLE:    106000052 Utilization st q (incomplete):  0
CYCLE:    106000052 Utilization ld q (incomplete):  0
CYCLE:    106000052 WDMA total latency:          0
CYCLE:    106000052 Utilization ex q:  0
CYCLE:    106000052 Utilization:  0
CYCLE:    106000052 Utilization ex q (incomplete):  0
CYCLE:    106500052 RDMA bytes rec:          0
CYCLE:    106500052 RDMA total latency:          0
CYCLE:    106500052 WDMA bytes sent:          0
CYCLE:    106500052 WDMA total latency:          0
CYCLE:    107000052 RDMA bytes rec:          0
CYCLE:    107000052 RDMA total latency:          0
CYCLE:    107000052 WDMA bytes sent:          0
CYCLE:    107000052 WDMA total latency:          0
CYCLE:    107500052 RDMA bytes rec:          0
CYCLE:    107500052 RDMA total latency:          0
CYCLE:    107500052 WDMA bytes sent:          0
CYCLE:    107500052 WDMA total latency:          0
CYCLE:    108000052 Utilization ld q (incomplete):  0
CYCLE:    108000052 RDMA bytes rec:          0
CYCLE:    108000052 Utilization st q:  0
CYCLE:    108000052 Utilization ld q:  0
CYCLE:    108000052 Utilization:  0
CYCLE:    108000052 Utilization ld q:  0
CYCLE:    108000052 Utilization st q:  0
CYCLE:    108000052 RDMA total latency:          0
CYCLE:    108000052 Utilization st q (incomplete):  0
CYCLE:    108000052 WDMA bytes sent:          0
CYCLE:    108000052 Utilization ex q:  0
CYCLE:    108000052 Utilization ex q (incomplete):  0
CYCLE:    108000052 Utilization st q (incomplete):  0
CYCLE:    108000052 Utilization ld q (incomplete):  0
CYCLE:    108000052 WDMA total latency:          0
CYCLE:    108000052 Utilization ex q:  0
CYCLE:    108000052 Utilization:  0
CYCLE:    108000052 Utilization ex q (incomplete):  0
CYCLE:    108500052 RDMA bytes rec:          0
CYCLE:    108500052 RDMA total latency:          0
CYCLE:    108500052 WDMA bytes sent:          0
CYCLE:    108500052 WDMA total latency:          0
CYCLE:    109000052 RDMA bytes rec:          0
CYCLE:    109000052 RDMA total latency:          0
CYCLE:    109000052 WDMA bytes sent:          0
CYCLE:    109000052 WDMA total latency:          0
CYCLE:    109500052 RDMA bytes rec:          0
CYCLE:    109500052 RDMA total latency:          0
CYCLE:    109500052 WDMA bytes sent:          0
CYCLE:    109500052 WDMA total latency:          0
CYCLE:    110000052 Utilization ld q (incomplete):  0
CYCLE:    110000052 RDMA bytes rec:          0
CYCLE:    110000052 Utilization st q:  0
CYCLE:    110000052 Utilization ld q:  0
CYCLE:    110000052 Utilization:  0
CYCLE:    110000052 Utilization ld q:  0
CYCLE:    110000052 Utilization st q:  0
CYCLE:    110000052 RDMA total latency:          0
CYCLE:    110000052 Utilization st q (incomplete):  0
CYCLE:    110000052 WDMA bytes sent:          0
CYCLE:    110000052 Utilization ex q:  0
CYCLE:    110000052 Utilization ex q (incomplete):  0
CYCLE:    110000052 Utilization st q (incomplete):  0
CYCLE:    110000052 Utilization ld q (incomplete):  0
CYCLE:    110000052 WDMA total latency:          0
CYCLE:    110000052 Utilization ex q:  0
CYCLE:    110000052 Utilization:  0
CYCLE:    110000052 Utilization ex q (incomplete):  0
CYCLE:    110500052 RDMA bytes rec:          0
CYCLE:    110500052 RDMA total latency:          0
CYCLE:    110500052 WDMA bytes sent:          0
CYCLE:    110500052 WDMA total latency:          0
CYCLE:    111000052 RDMA bytes rec:          0
CYCLE:    111000052 RDMA total latency:          0
CYCLE:    111000052 WDMA bytes sent:          0
CYCLE:    111000052 WDMA total latency:          0
CYCLE:    111500052 RDMA bytes rec:          0
CYCLE:    111500052 RDMA total latency:          0
CYCLE:    111500052 WDMA bytes sent:          0
CYCLE:    111500052 WDMA total latency:          0
CYCLE:    112000052 Utilization ld q (incomplete):  0
CYCLE:    112000052 RDMA bytes rec:          0
CYCLE:    112000052 Utilization st q:  0
CYCLE:    112000052 Utilization ld q:  0
CYCLE:    112000052 Utilization:  0
CYCLE:    112000052 Utilization ld q:  0
CYCLE:    112000052 Utilization st q:  0
CYCLE:    112000052 RDMA total latency:          0
CYCLE:    112000052 Utilization st q (incomplete):  0
CYCLE:    112000052 WDMA bytes sent:          0
CYCLE:    112000052 Utilization ex q:  0
CYCLE:    112000052 Utilization ex q (incomplete):  0
CYCLE:    112000052 Utilization st q (incomplete):  0
CYCLE:    112000052 Utilization ld q (incomplete):  0
CYCLE:    112000052 WDMA total latency:          0
CYCLE:    112000052 Utilization ex q:  0
CYCLE:    112000052 Utilization:  0
CYCLE:    112000052 Utilization ex q (incomplete):  0
CYCLE:    112500052 RDMA bytes rec:          0
CYCLE:    112500052 RDMA total latency:          0
CYCLE:    112500052 WDMA bytes sent:          0
CYCLE:    112500052 WDMA total latency:          0
CYCLE:    113000052 RDMA bytes rec:          0
CYCLE:    113000052 RDMA total latency:          0
CYCLE:    113000052 WDMA bytes sent:          0
CYCLE:    113000052 WDMA total latency:          0
CYCLE:    113500052 RDMA bytes rec:          0
CYCLE:    113500052 RDMA total latency:          0
CYCLE:    113500052 WDMA bytes sent:          0
CYCLE:    113500052 WDMA total latency:          0
CYCLE:    114000052 Utilization ld q (incomplete):  0
CYCLE:    114000052 RDMA bytes rec:          0
CYCLE:    114000052 Utilization st q:  0
CYCLE:    114000052 Utilization ld q:  0
CYCLE:    114000052 Utilization:  0
CYCLE:    114000052 Utilization ld q:  0
CYCLE:    114000052 Utilization st q:  0
CYCLE:    114000052 RDMA total latency:          0
CYCLE:    114000052 Utilization st q (incomplete):  0
CYCLE:    114000052 WDMA bytes sent:          0
CYCLE:    114000052 Utilization ex q:  0
CYCLE:    114000052 Utilization ex q (incomplete):  0
CYCLE:    114000052 Utilization st q (incomplete):  0
CYCLE:    114000052 Utilization ld q (incomplete):  0
CYCLE:    114000052 WDMA total latency:          0
CYCLE:    114000052 Utilization ex q:  0
CYCLE:    114000052 Utilization:  0
CYCLE:    114000052 Utilization ex q (incomplete):  0
CYCLE:    114500052 RDMA bytes rec:          0
CYCLE:    114500052 RDMA total latency:          0
CYCLE:    114500052 WDMA bytes sent:          0
CYCLE:    114500052 WDMA total latency:          0
CYCLE:    115000052 RDMA bytes rec:          0
CYCLE:    115000052 RDMA total latency:          0
CYCLE:    115000052 WDMA bytes sent:          0
CYCLE:    115000052 WDMA total latency:          0
CYCLE:    115500052 RDMA bytes rec:          0
CYCLE:    115500052 RDMA total latency:          0
CYCLE:    115500052 WDMA bytes sent:          0
CYCLE:    115500052 WDMA total latency:          0
CYCLE:    116000052 Utilization ld q (incomplete):  0
CYCLE:    116000052 RDMA bytes rec:          0
CYCLE:    116000052 Utilization st q:  0
CYCLE:    116000052 Utilization ld q:  0
CYCLE:    116000052 Utilization:  0
CYCLE:    116000052 Utilization ld q:  0
CYCLE:    116000052 Utilization st q:  0
CYCLE:    116000052 RDMA total latency:          0
CYCLE:    116000052 Utilization st q (incomplete):  0
CYCLE:    116000052 WDMA bytes sent:          0
CYCLE:    116000052 Utilization ex q:  0
CYCLE:    116000052 Utilization ex q (incomplete):  0
CYCLE:    116000052 Utilization st q (incomplete):  0
CYCLE:    116000052 Utilization ld q (incomplete):  0
CYCLE:    116000052 WDMA total latency:          0
CYCLE:    116000052 Utilization ex q:  0
CYCLE:    116000052 Utilization:  0
CYCLE:    116000052 Utilization ex q (incomplete):  0
CYCLE:    116500052 RDMA bytes rec:          0
CYCLE:    116500052 RDMA total latency:          0
CYCLE:    116500052 WDMA bytes sent:          0
CYCLE:    116500052 WDMA total latency:          0
CYCLE:    117000052 RDMA bytes rec:          0
CYCLE:    117000052 RDMA total latency:          0
CYCLE:    117000052 WDMA bytes sent:          0
CYCLE:    117000052 WDMA total latency:          0
CYCLE:    117500052 RDMA bytes rec:          0
CYCLE:    117500052 RDMA total latency:          0
CYCLE:    117500052 WDMA bytes sent:          0
CYCLE:    117500052 WDMA total latency:          0
CYCLE:    118000052 Utilization ld q (incomplete):  0
CYCLE:    118000052 RDMA bytes rec:          0
CYCLE:    118000052 Utilization st q:  0
CYCLE:    118000052 Utilization ld q:  0
CYCLE:    118000052 Utilization:  0
CYCLE:    118000052 Utilization ld q:  0
CYCLE:    118000052 Utilization st q:  0
CYCLE:    118000052 RDMA total latency:          0
CYCLE:    118000052 Utilization st q (incomplete):  0
CYCLE:    118000052 WDMA bytes sent:          0
CYCLE:    118000052 Utilization ex q:  0
CYCLE:    118000052 Utilization ex q (incomplete):  0
CYCLE:    118000052 Utilization st q (incomplete):  0
CYCLE:    118000052 Utilization ld q (incomplete):  0
CYCLE:    118000052 WDMA total latency:          0
CYCLE:    118000052 Utilization ex q:  0
CYCLE:    118000052 Utilization:  0
CYCLE:    118000052 Utilization ex q (incomplete):  0
CYCLE:    118500052 RDMA bytes rec:          0
CYCLE:    118500052 RDMA total latency:          0
CYCLE:    118500052 WDMA bytes sent:          0
CYCLE:    118500052 WDMA total latency:          0
CYCLE:    119000052 RDMA bytes rec:          0
CYCLE:    119000052 RDMA total latency:          0
CYCLE:    119000052 WDMA bytes sent:          0
CYCLE:    119000052 WDMA total latency:          0
CYCLE:    119500052 RDMA bytes rec:          0
CYCLE:    119500052 RDMA total latency:          0
CYCLE:    119500052 WDMA bytes sent:          0
CYCLE:    119500052 WDMA total latency:          0
CYCLE:    120000052 Utilization ld q (incomplete):  0
CYCLE:    120000052 RDMA bytes rec:          0
CYCLE:    120000052 Utilization st q:  0
CYCLE:    120000052 Utilization ld q:  0
CYCLE:    120000052 Utilization:  0
CYCLE:    120000052 Utilization ld q:  0
CYCLE:    120000052 Utilization st q:  0
CYCLE:    120000052 RDMA total latency:          0
CYCLE:    120000052 Utilization st q (incomplete):  0
CYCLE:    120000052 WDMA bytes sent:          0
CYCLE:    120000052 Utilization ex q:  0
CYCLE:    120000052 Utilization ex q (incomplete):  0
CYCLE:    120000052 Utilization st q (incomplete):  0
CYCLE:    120000052 Utilization ld q (incomplete):  0
CYCLE:    120000052 WDMA total latency:          0
CYCLE:    120000052 Utilization ex q:  0
CYCLE:    120000052 Utilization:  0
CYCLE:    120000052 Utilization ex q (incomplete):  0
CYCLE:    120500052 RDMA bytes rec:          0
CYCLE:    120500052 RDMA total latency:          0
CYCLE:    120500052 WDMA bytes sent:          0
CYCLE:    120500052 WDMA total latency:          0
CYCLE:    121000052 RDMA bytes rec:          0
CYCLE:    121000052 RDMA total latency:          0
CYCLE:    121000052 WDMA bytes sent:          0
CYCLE:    121000052 WDMA total latency:          0
CYCLE:    121500052 RDMA bytes rec:          0
CYCLE:    121500052 RDMA total latency:          0
CYCLE:    121500052 WDMA bytes sent:          0
CYCLE:    121500052 WDMA total latency:          0
CYCLE:    122000052 Utilization ld q (incomplete):  0
CYCLE:    122000052 RDMA bytes rec:          0
CYCLE:    122000052 Utilization st q:  0
CYCLE:    122000052 Utilization ld q:  0
CYCLE:    122000052 Utilization:  0
CYCLE:    122000052 Utilization ld q:  0
CYCLE:    122000052 Utilization st q:  0
CYCLE:    122000052 RDMA total latency:          0
CYCLE:    122000052 Utilization st q (incomplete):  0
CYCLE:    122000052 WDMA bytes sent:          0
CYCLE:    122000052 Utilization ex q:  0
CYCLE:    122000052 Utilization ex q (incomplete):  0
CYCLE:    122000052 Utilization st q (incomplete):  0
CYCLE:    122000052 Utilization ld q (incomplete):  0
CYCLE:    122000052 WDMA total latency:          0
CYCLE:    122000052 Utilization ex q:  0
CYCLE:    122000052 Utilization:  0
CYCLE:    122000052 Utilization ex q (incomplete):  0
CYCLE:    122500052 RDMA bytes rec:          0
CYCLE:    122500052 RDMA total latency:          0
CYCLE:    122500052 WDMA bytes sent:          0
CYCLE:    122500052 WDMA total latency:          0
CYCLE:    123000052 RDMA bytes rec:          0
CYCLE:    123000052 RDMA total latency:          0
CYCLE:    123000052 WDMA bytes sent:          0
CYCLE:    123000052 WDMA total latency:          0
CYCLE:    123500052 RDMA bytes rec:          0
CYCLE:    123500052 RDMA total latency:          0
CYCLE:    123500052 WDMA bytes sent:          0
CYCLE:    123500052 WDMA total latency:          0
CYCLE:    124000052 Utilization ld q (incomplete):  0
CYCLE:    124000052 RDMA bytes rec:          0
CYCLE:    124000052 Utilization st q:  0
CYCLE:    124000052 Utilization ld q:  0
CYCLE:    124000052 Utilization:  0
CYCLE:    124000052 Utilization ld q:  0
CYCLE:    124000052 Utilization st q:  0
CYCLE:    124000052 RDMA total latency:          0
CYCLE:    124000052 Utilization st q (incomplete):  0
CYCLE:    124000052 WDMA bytes sent:          0
CYCLE:    124000052 Utilization ex q:  0
CYCLE:    124000052 Utilization ex q (incomplete):  0
CYCLE:    124000052 Utilization st q (incomplete):  0
CYCLE:    124000052 Utilization ld q (incomplete):  0
CYCLE:    124000052 WDMA total latency:          0
CYCLE:    124000052 Utilization ex q:  0
CYCLE:    124000052 Utilization:  0
CYCLE:    124000052 Utilization ex q (incomplete):  0
CYCLE:    124500052 RDMA bytes rec:          0
CYCLE:    124500052 RDMA total latency:          0
CYCLE:    124500052 WDMA bytes sent:          0
CYCLE:    124500052 WDMA total latency:          0
CYCLE:    125000052 RDMA bytes rec:          0
CYCLE:    125000052 RDMA total latency:          0
CYCLE:    125000052 WDMA bytes sent:          0
CYCLE:    125000052 WDMA total latency:          0
CYCLE:    125500052 RDMA bytes rec:          0
CYCLE:    125500052 RDMA total latency:          0
CYCLE:    125500052 WDMA bytes sent:          0
CYCLE:    125500052 WDMA total latency:          0
CYCLE:    126000052 Utilization ld q (incomplete):  0
CYCLE:    126000052 RDMA bytes rec:          0
CYCLE:    126000052 Utilization st q:  0
CYCLE:    126000052 Utilization ld q:  0
CYCLE:    126000052 Utilization:  0
CYCLE:    126000052 Utilization ld q:  0
CYCLE:    126000052 Utilization st q:  0
CYCLE:    126000052 RDMA total latency:          0
CYCLE:    126000052 Utilization st q (incomplete):  0
CYCLE:    126000052 WDMA bytes sent:          0
CYCLE:    126000052 Utilization ex q:  0
CYCLE:    126000052 Utilization ex q (incomplete):  0
CYCLE:    126000052 Utilization st q (incomplete):  0
CYCLE:    126000052 Utilization ld q (incomplete):  0
CYCLE:    126000052 WDMA total latency:          0
CYCLE:    126000052 Utilization ex q:  0
CYCLE:    126000052 Utilization:  0
CYCLE:    126000052 Utilization ex q (incomplete):  0
CYCLE:    126500052 RDMA bytes rec:          0
CYCLE:    126500052 RDMA total latency:          0
CYCLE:    126500052 WDMA bytes sent:          0
CYCLE:    126500052 WDMA total latency:          0
CYCLE:    127000052 RDMA bytes rec:          0
CYCLE:    127000052 RDMA total latency:          0
CYCLE:    127000052 WDMA bytes sent:          0
CYCLE:    127000052 WDMA total latency:          0
CYCLE:    127500052 RDMA bytes rec:          0
CYCLE:    127500052 RDMA total latency:          0
CYCLE:    127500052 WDMA bytes sent:          0
CYCLE:    127500052 WDMA total latency:          0
CYCLE:    128000052 Utilization ld q (incomplete):  0
CYCLE:    128000052 RDMA bytes rec:          0
CYCLE:    128000052 Utilization st q:  0
CYCLE:    128000052 Utilization ld q:  0
CYCLE:    128000052 Utilization:  0
CYCLE:    128000052 Utilization ld q:  0
CYCLE:    128000052 Utilization st q:  0
CYCLE:    128000052 RDMA total latency:          0
CYCLE:    128000052 Utilization st q (incomplete):  0
CYCLE:    128000052 WDMA bytes sent:          0
CYCLE:    128000052 Utilization ex q:  0
CYCLE:    128000052 Utilization ex q (incomplete):  0
CYCLE:    128000052 Utilization st q (incomplete):  0
CYCLE:    128000052 Utilization ld q (incomplete):  0
CYCLE:    128000052 WDMA total latency:          0
CYCLE:    128000052 Utilization ex q:  0
CYCLE:    128000052 Utilization:  0
CYCLE:    128000052 Utilization ex q (incomplete):  0
CYCLE:    128500052 RDMA bytes rec:          0
CYCLE:    128500052 RDMA total latency:          0
CYCLE:    128500052 WDMA bytes sent:          0
CYCLE:    128500052 WDMA total latency:          0
CYCLE:    129000052 RDMA bytes rec:          0
CYCLE:    129000052 RDMA total latency:          0
CYCLE:    129000052 WDMA bytes sent:          0
CYCLE:    129000052 WDMA total latency:          0
CYCLE:    129500052 RDMA bytes rec:          0
CYCLE:    129500052 RDMA total latency:          0
CYCLE:    129500052 WDMA bytes sent:          0
CYCLE:    129500052 WDMA total latency:          0
CYCLE:    130000052 Utilization ld q (incomplete):  0
CYCLE:    130000052 RDMA bytes rec:          0
CYCLE:    130000052 Utilization st q:  0
CYCLE:    130000052 Utilization ld q:  0
CYCLE:    130000052 Utilization:  0
CYCLE:    130000052 Utilization ld q:  0
CYCLE:    130000052 Utilization st q:  0
CYCLE:    130000052 RDMA total latency:          0
CYCLE:    130000052 Utilization st q (incomplete):  0
CYCLE:    130000052 WDMA bytes sent:          0
CYCLE:    130000052 Utilization ex q:  0
CYCLE:    130000052 Utilization ex q (incomplete):  0
CYCLE:    130000052 Utilization st q (incomplete):  0
CYCLE:    130000052 Utilization ld q (incomplete):  0
CYCLE:    130000052 WDMA total latency:          0
CYCLE:    130000052 Utilization ex q:  0
CYCLE:    130000052 Utilization:  0
CYCLE:    130000052 Utilization ex q (incomplete):  0
CYCLE:    130500052 RDMA bytes rec:          0
CYCLE:    130500052 RDMA total latency:          0
CYCLE:    130500052 WDMA bytes sent:          0
CYCLE:    130500052 WDMA total latency:          0
CYCLE:    131000052 RDMA bytes rec:          0
CYCLE:    131000052 RDMA total latency:          0
CYCLE:    131000052 WDMA bytes sent:          0
CYCLE:    131000052 WDMA total latency:          0
CYCLE:    131500052 RDMA bytes rec:          0
CYCLE:    131500052 RDMA total latency:          0
CYCLE:    131500052 WDMA bytes sent:          0
CYCLE:    131500052 WDMA total latency:          0
CYCLE:    132000052 Utilization ld q (incomplete):  0
CYCLE:    132000052 RDMA bytes rec:          0
CYCLE:    132000052 Utilization st q:  0
CYCLE:    132000052 Utilization ld q:  0
CYCLE:    132000052 Utilization:  0
CYCLE:    132000052 Utilization ld q:  0
CYCLE:    132000052 Utilization st q:  0
CYCLE:    132000052 RDMA total latency:          0
CYCLE:    132000052 Utilization st q (incomplete):  0
CYCLE:    132000052 WDMA bytes sent:          0
CYCLE:    132000052 Utilization ex q:  0
CYCLE:    132000052 Utilization ex q (incomplete):  0
CYCLE:    132000052 Utilization st q (incomplete):  0
CYCLE:    132000052 Utilization ld q (incomplete):  0
CYCLE:    132000052 WDMA total latency:          0
CYCLE:    132000052 Utilization ex q:  0
CYCLE:    132000052 Utilization:  0
CYCLE:    132000052 Utilization ex q (incomplete):  0
CYCLE:    132500052 RDMA bytes rec:          0
CYCLE:    132500052 RDMA total latency:          0
CYCLE:    132500052 WDMA bytes sent:          0
CYCLE:    132500052 WDMA total latency:          0
CYCLE:    133000052 RDMA bytes rec:          0
CYCLE:    133000052 RDMA total latency:          0
CYCLE:    133000052 WDMA bytes sent:          0
CYCLE:    133000052 WDMA total latency:          0
CYCLE:    133500052 RDMA bytes rec:          0
CYCLE:    133500052 RDMA total latency:          0
CYCLE:    133500052 WDMA bytes sent:          0
CYCLE:    133500052 WDMA total latency:          0
CYCLE:    134000052 Utilization ld q (incomplete):  0
CYCLE:    134000052 RDMA bytes rec:          0
CYCLE:    134000052 Utilization st q:  0
CYCLE:    134000052 Utilization ld q:  0
CYCLE:    134000052 Utilization:  0
CYCLE:    134000052 Utilization ld q:  0
CYCLE:    134000052 Utilization st q:  0
CYCLE:    134000052 RDMA total latency:          0
CYCLE:    134000052 Utilization st q (incomplete):  0
CYCLE:    134000052 WDMA bytes sent:          0
CYCLE:    134000052 Utilization ex q:  0
CYCLE:    134000052 Utilization ex q (incomplete):  0
CYCLE:    134000052 Utilization st q (incomplete):  0
CYCLE:    134000052 Utilization ld q (incomplete):  0
CYCLE:    134000052 WDMA total latency:          0
CYCLE:    134000052 Utilization ex q:  0
CYCLE:    134000052 Utilization:  0
CYCLE:    134000052 Utilization ex q (incomplete):  0
CYCLE:    134500052 RDMA bytes rec:          0
CYCLE:    134500052 RDMA total latency:          0
CYCLE:    134500052 WDMA bytes sent:          0
CYCLE:    134500052 WDMA total latency:          0
CYCLE:    135000052 RDMA bytes rec:          0
CYCLE:    135000052 RDMA total latency:          0
CYCLE:    135000052 WDMA bytes sent:          0
CYCLE:    135000052 WDMA total latency:          0
CYCLE:    135500052 RDMA bytes rec:          0
CYCLE:    135500052 RDMA total latency:          0
CYCLE:    135500052 WDMA bytes sent:          0
CYCLE:    135500052 WDMA total latency:          0
CYCLE:    136000052 Utilization ld q (incomplete):  0
CYCLE:    136000052 RDMA bytes rec:          0
CYCLE:    136000052 Utilization st q:  0
CYCLE:    136000052 Utilization ld q:  0
CYCLE:    136000052 Utilization:  0
CYCLE:    136000052 Utilization ld q:  0
CYCLE:    136000052 Utilization st q:  0
CYCLE:    136000052 RDMA total latency:          0
CYCLE:    136000052 Utilization st q (incomplete):  0
CYCLE:    136000052 WDMA bytes sent:          0
CYCLE:    136000052 Utilization ex q:  0
CYCLE:    136000052 Utilization ex q (incomplete):  0
CYCLE:    136000052 Utilization st q (incomplete):  0
CYCLE:    136000052 Utilization ld q (incomplete):  0
CYCLE:    136000052 WDMA total latency:          0
CYCLE:    136000052 Utilization ex q:  0
CYCLE:    136000052 Utilization:  0
CYCLE:    136000052 Utilization ex q (incomplete):  0
CYCLE:    136500052 RDMA bytes rec:          0
CYCLE:    136500052 RDMA total latency:          0
CYCLE:    136500052 WDMA bytes sent:          0
CYCLE:    136500052 WDMA total latency:          0
CYCLE:    137000052 RDMA bytes rec:          0
CYCLE:    137000052 RDMA total latency:          0
CYCLE:    137000052 WDMA bytes sent:          0
CYCLE:    137000052 WDMA total latency:          0
CYCLE:    137500052 RDMA bytes rec:          0
CYCLE:    137500052 RDMA total latency:          0
CYCLE:    137500052 WDMA bytes sent:          0
CYCLE:    137500052 WDMA total latency:          0
CYCLE:    138000052 Utilization ld q (incomplete):  0
CYCLE:    138000052 RDMA bytes rec:          0
CYCLE:    138000052 Utilization st q:  0
CYCLE:    138000052 Utilization ld q:  0
CYCLE:    138000052 Utilization:  0
CYCLE:    138000052 Utilization ld q:  0
CYCLE:    138000052 Utilization st q:  0
CYCLE:    138000052 RDMA total latency:          0
CYCLE:    138000052 Utilization st q (incomplete):  0
CYCLE:    138000052 WDMA bytes sent:          0
CYCLE:    138000052 Utilization ex q:  0
CYCLE:    138000052 Utilization ex q (incomplete):  0
CYCLE:    138000052 Utilization st q (incomplete):  0
CYCLE:    138000052 Utilization ld q (incomplete):  0
CYCLE:    138000052 WDMA total latency:          0
CYCLE:    138000052 Utilization ex q:  0
CYCLE:    138000052 Utilization:  0
CYCLE:    138000052 Utilization ex q (incomplete):  0
CYCLE:    138500052 RDMA bytes rec:          0
CYCLE:    138500052 RDMA total latency:          0
CYCLE:    138500052 WDMA bytes sent:          0
CYCLE:    138500052 WDMA total latency:          0
CYCLE:    139000052 RDMA bytes rec:          0
CYCLE:    139000052 RDMA total latency:          0
CYCLE:    139000052 WDMA bytes sent:          0
CYCLE:    139000052 WDMA total latency:          0
CYCLE:    139500052 RDMA bytes rec:          0
CYCLE:    139500052 RDMA total latency:          0
CYCLE:    139500052 WDMA bytes sent:          0
CYCLE:    139500052 WDMA total latency:          0
CYCLE:    140000052 Utilization ld q (incomplete):  0
CYCLE:    140000052 RDMA bytes rec:          0
CYCLE:    140000052 Utilization st q:  0
CYCLE:    140000052 Utilization ld q:  0
CYCLE:    140000052 Utilization:  0
CYCLE:    140000052 Utilization ld q:  0
CYCLE:    140000052 Utilization st q:  0
CYCLE:    140000052 RDMA total latency:          0
CYCLE:    140000052 Utilization st q (incomplete):  0
CYCLE:    140000052 WDMA bytes sent:          0
CYCLE:    140000052 Utilization ex q:  0
CYCLE:    140000052 Utilization ex q (incomplete):  0
CYCLE:    140000052 Utilization st q (incomplete):  0
CYCLE:    140000052 Utilization ld q (incomplete):  0
CYCLE:    140000052 WDMA total latency:          0
CYCLE:    140000052 Utilization ex q:  0
CYCLE:    140000052 Utilization:  0
CYCLE:    140000052 Utilization ex q (incomplete):  0
CYCLE:    140500052 RDMA bytes rec:          0
CYCLE:    140500052 RDMA total latency:          0
CYCLE:    140500052 WDMA bytes sent:          0
CYCLE:    140500052 WDMA total latency:          0
CYCLE:    141000052 RDMA bytes rec:          0
CYCLE:    141000052 RDMA total latency:          0
CYCLE:    141000052 WDMA bytes sent:          0
CYCLE:    141000052 WDMA total latency:          0
CYCLE:    141500052 RDMA bytes rec:          0
CYCLE:    141500052 RDMA total latency:          0
CYCLE:    141500052 WDMA bytes sent:          0
CYCLE:    141500052 WDMA total latency:          0
CYCLE:    142000052 Utilization ld q (incomplete):  0
CYCLE:    142000052 RDMA bytes rec:          0
CYCLE:    142000052 Utilization st q:  0
CYCLE:    142000052 Utilization ld q:  0
CYCLE:    142000052 Utilization:  0
CYCLE:    142000052 Utilization ld q:  0
CYCLE:    142000052 Utilization st q:  0
CYCLE:    142000052 RDMA total latency:          0
CYCLE:    142000052 Utilization st q (incomplete):  0
CYCLE:    142000052 WDMA bytes sent:          0
CYCLE:    142000052 Utilization ex q:  0
CYCLE:    142000052 Utilization ex q (incomplete):  0
CYCLE:    142000052 Utilization st q (incomplete):  0
CYCLE:    142000052 Utilization ld q (incomplete):  0
CYCLE:    142000052 WDMA total latency:          0
CYCLE:    142000052 Utilization ex q:  0
CYCLE:    142000052 Utilization:  0
CYCLE:    142000052 Utilization ex q (incomplete):  0
CYCLE:    142500052 RDMA bytes rec:          0
CYCLE:    142500052 RDMA total latency:          0
CYCLE:    142500052 WDMA bytes sent:          0
CYCLE:    142500052 WDMA total latency:          0
CYCLE:    143000052 RDMA bytes rec:          0
CYCLE:    143000052 RDMA total latency:          0
CYCLE:    143000052 WDMA bytes sent:          0
CYCLE:    143000052 WDMA total latency:          0
CYCLE:    143500052 RDMA bytes rec:          0
CYCLE:    143500052 RDMA total latency:          0
CYCLE:    143500052 WDMA bytes sent:          0
CYCLE:    143500052 WDMA total latency:          0
CYCLE:    144000052 Utilization ld q (incomplete):  0
CYCLE:    144000052 RDMA bytes rec:          0
CYCLE:    144000052 Utilization st q:  0
CYCLE:    144000052 Utilization ld q:  0
CYCLE:    144000052 Utilization:  0
CYCLE:    144000052 Utilization ld q:  0
CYCLE:    144000052 Utilization st q:  0
CYCLE:    144000052 RDMA total latency:          0
CYCLE:    144000052 Utilization st q (incomplete):  0
CYCLE:    144000052 WDMA bytes sent:          0
CYCLE:    144000052 Utilization ex q:  0
CYCLE:    144000052 Utilization ex q (incomplete):  0
CYCLE:    144000052 Utilization st q (incomplete):  0
CYCLE:    144000052 Utilization ld q (incomplete):  0
CYCLE:    144000052 WDMA total latency:          0
CYCLE:    144000052 Utilization ex q:  0
CYCLE:    144000052 Utilization:  0
CYCLE:    144000052 Utilization ex q (incomplete):  0
CYCLE:    144500052 RDMA bytes rec:          0
CYCLE:    144500052 RDMA total latency:          0
CYCLE:    144500052 WDMA bytes sent:          0
CYCLE:    144500052 WDMA total latency:          0
CYCLE:    145000052 RDMA bytes rec:          0
CYCLE:    145000052 RDMA total latency:          0
CYCLE:    145000052 WDMA bytes sent:          0
CYCLE:    145000052 WDMA total latency:          0
CYCLE:    145500052 RDMA bytes rec:          0
CYCLE:    145500052 RDMA total latency:          0
CYCLE:    145500052 WDMA bytes sent:          0
CYCLE:    145500052 WDMA total latency:          0
CYCLE:    146000052 Utilization ld q (incomplete):  0
CYCLE:    146000052 RDMA bytes rec:          0
CYCLE:    146000052 Utilization st q:  0
CYCLE:    146000052 Utilization ld q:  0
CYCLE:    146000052 Utilization:  0
CYCLE:    146000052 Utilization ld q:  0
CYCLE:    146000052 Utilization st q:  0
CYCLE:    146000052 RDMA total latency:          0
CYCLE:    146000052 Utilization st q (incomplete):  0
CYCLE:    146000052 WDMA bytes sent:          0
CYCLE:    146000052 Utilization ex q:  0
CYCLE:    146000052 Utilization ex q (incomplete):  0
CYCLE:    146000052 Utilization st q (incomplete):  0
CYCLE:    146000052 Utilization ld q (incomplete):  0
CYCLE:    146000052 WDMA total latency:          0
CYCLE:    146000052 Utilization ex q:  0
CYCLE:    146000052 Utilization:  0
CYCLE:    146000052 Utilization ex q (incomplete):  0
CYCLE:    146500052 RDMA bytes rec:          0
CYCLE:    146500052 RDMA total latency:          0
CYCLE:    146500052 WDMA bytes sent:          0
CYCLE:    146500052 WDMA total latency:          0
CYCLE:    147000052 RDMA bytes rec:          0
CYCLE:    147000052 RDMA total latency:          0
CYCLE:    147000052 WDMA bytes sent:          0
CYCLE:    147000052 WDMA total latency:          0
CYCLE:    147500052 RDMA bytes rec:          0
CYCLE:    147500052 RDMA total latency:          0
CYCLE:    147500052 WDMA bytes sent:          0
CYCLE:    147500052 WDMA total latency:          0
CYCLE:    148000052 Utilization ld q (incomplete):  0
CYCLE:    148000052 RDMA bytes rec:          0
CYCLE:    148000052 Utilization st q:  0
CYCLE:    148000052 Utilization ld q:  0
CYCLE:    148000052 Utilization:  0
CYCLE:    148000052 Utilization ld q:  0
CYCLE:    148000052 Utilization st q:  0
CYCLE:    148000052 RDMA total latency:          0
CYCLE:    148000052 Utilization st q (incomplete):  0
CYCLE:    148000052 WDMA bytes sent:          0
CYCLE:    148000052 Utilization ex q:  0
CYCLE:    148000052 Utilization ex q (incomplete):  0
CYCLE:    148000052 Utilization st q (incomplete):  0
CYCLE:    148000052 Utilization ld q (incomplete):  0
CYCLE:    148000052 WDMA total latency:          0
CYCLE:    148000052 Utilization ex q:  0
CYCLE:    148000052 Utilization:  0
CYCLE:    148000052 Utilization ex q (incomplete):  0
CYCLE:    148500052 RDMA bytes rec:          0
CYCLE:    148500052 RDMA total latency:          0
CYCLE:    148500052 WDMA bytes sent:          0
CYCLE:    148500052 WDMA total latency:          0
CYCLE:    149000052 RDMA bytes rec:          0
CYCLE:    149000052 RDMA total latency:          0
CYCLE:    149000052 WDMA bytes sent:          0
CYCLE:    149000052 WDMA total latency:          0
CYCLE:    149500052 RDMA bytes rec:          0
CYCLE:    149500052 RDMA total latency:          0
CYCLE:    149500052 WDMA bytes sent:          0
CYCLE:    149500052 WDMA total latency:          0
CYCLE:    150000052 Utilization ld q (incomplete):  0
CYCLE:    150000052 RDMA bytes rec:          0
CYCLE:    150000052 Utilization st q:  0
CYCLE:    150000052 Utilization ld q:  0
CYCLE:    150000052 Utilization:  0
CYCLE:    150000052 Utilization ld q:  0
CYCLE:    150000052 Utilization st q:  0
CYCLE:    150000052 RDMA total latency:          0
CYCLE:    150000052 Utilization st q (incomplete):  0
CYCLE:    150000052 WDMA bytes sent:          0
CYCLE:    150000052 Utilization ex q:  0
CYCLE:    150000052 Utilization ex q (incomplete):  0
CYCLE:    150000052 Utilization st q (incomplete):  0
CYCLE:    150000052 Utilization ld q (incomplete):  0
CYCLE:    150000052 WDMA total latency:          0
CYCLE:    150000052 Utilization ex q:  0
CYCLE:    150000052 Utilization:  0
CYCLE:    150000052 Utilization ex q (incomplete):  0
CYCLE:    150500052 RDMA bytes rec:          0
CYCLE:    150500052 RDMA total latency:          0
CYCLE:    150500052 WDMA bytes sent:          0
CYCLE:    150500052 WDMA total latency:          0
CYCLE:    151000052 RDMA bytes rec:          0
CYCLE:    151000052 RDMA total latency:          0
CYCLE:    151000052 WDMA bytes sent:          0
CYCLE:    151000052 WDMA total latency:          0
CYCLE:    151500052 RDMA bytes rec:          0
CYCLE:    151500052 RDMA total latency:          0
CYCLE:    151500052 WDMA bytes sent:          0
CYCLE:    151500052 WDMA total latency:          0
CYCLE:    152000052 Utilization ld q (incomplete):  0
CYCLE:    152000052 RDMA bytes rec:          0
CYCLE:    152000052 Utilization st q:  0
CYCLE:    152000052 Utilization ld q:  0
CYCLE:    152000052 Utilization:  0
CYCLE:    152000052 Utilization ld q:  0
CYCLE:    152000052 Utilization st q:  0
CYCLE:    152000052 RDMA total latency:          0
CYCLE:    152000052 Utilization st q (incomplete):  0
CYCLE:    152000052 WDMA bytes sent:          0
CYCLE:    152000052 Utilization ex q:  0
CYCLE:    152000052 Utilization ex q (incomplete):  0
CYCLE:    152000052 Utilization st q (incomplete):  0
CYCLE:    152000052 Utilization ld q (incomplete):  0
CYCLE:    152000052 WDMA total latency:          0
CYCLE:    152000052 Utilization ex q:  0
CYCLE:    152000052 Utilization:  0
CYCLE:    152000052 Utilization ex q (incomplete):  0
CYCLE:    152500052 RDMA bytes rec:          0
CYCLE:    152500052 RDMA total latency:          0
CYCLE:    152500052 WDMA bytes sent:          0
CYCLE:    152500052 WDMA total latency:          0
CYCLE:    153000052 RDMA bytes rec:          0
CYCLE:    153000052 RDMA total latency:          0
CYCLE:    153000052 WDMA bytes sent:          0
CYCLE:    153000052 WDMA total latency:          0
CYCLE:    153500052 RDMA bytes rec:          0
CYCLE:    153500052 RDMA total latency:          0
CYCLE:    153500052 WDMA bytes sent:          0
CYCLE:    153500052 WDMA total latency:          0
CYCLE:    154000052 Utilization ld q (incomplete):  0
CYCLE:    154000052 RDMA bytes rec:          0
CYCLE:    154000052 Utilization st q:  0
CYCLE:    154000052 Utilization ld q:  0
CYCLE:    154000052 Utilization:  0
CYCLE:    154000052 Utilization ld q:  0
CYCLE:    154000052 Utilization st q:  0
CYCLE:    154000052 RDMA total latency:          0
CYCLE:    154000052 Utilization st q (incomplete):  0
CYCLE:    154000052 WDMA bytes sent:          0
CYCLE:    154000052 Utilization ex q:  0
CYCLE:    154000052 Utilization ex q (incomplete):  0
CYCLE:    154000052 Utilization st q (incomplete):  0
CYCLE:    154000052 Utilization ld q (incomplete):  0
CYCLE:    154000052 WDMA total latency:          0
CYCLE:    154000052 Utilization ex q:  0
CYCLE:    154000052 Utilization:  0
CYCLE:    154000052 Utilization ex q (incomplete):  0
CYCLE:    154500052 RDMA bytes rec:          0
CYCLE:    154500052 RDMA total latency:          0
CYCLE:    154500052 WDMA bytes sent:          0
CYCLE:    154500052 WDMA total latency:          0
CYCLE:    155000052 RDMA bytes rec:          0
CYCLE:    155000052 RDMA total latency:          0
CYCLE:    155000052 WDMA bytes sent:          0
CYCLE:    155000052 WDMA total latency:          0
CYCLE:    155500052 RDMA bytes rec:          0
CYCLE:    155500052 RDMA total latency:          0
CYCLE:    155500052 WDMA bytes sent:          0
CYCLE:    155500052 WDMA total latency:          0
CYCLE:    156000052 Utilization ld q (incomplete):  0
CYCLE:    156000052 RDMA bytes rec:          0
CYCLE:    156000052 Utilization st q:  0
CYCLE:    156000052 Utilization ld q:  0
CYCLE:    156000052 Utilization:  0
CYCLE:    156000052 Utilization ld q:  0
CYCLE:    156000052 Utilization st q:  0
CYCLE:    156000052 RDMA total latency:          0
CYCLE:    156000052 Utilization st q (incomplete):  0
CYCLE:    156000052 WDMA bytes sent:          0
CYCLE:    156000052 Utilization ex q:  0
CYCLE:    156000052 Utilization ex q (incomplete):  0
CYCLE:    156000052 Utilization st q (incomplete):  0
CYCLE:    156000052 Utilization ld q (incomplete):  0
CYCLE:    156000052 WDMA total latency:          0
CYCLE:    156000052 Utilization ex q:  0
CYCLE:    156000052 Utilization:  0
CYCLE:    156000052 Utilization ex q (incomplete):  0
CYCLE:    156500052 RDMA bytes rec:          0
CYCLE:    156500052 RDMA total latency:          0
CYCLE:    156500052 WDMA bytes sent:          0
CYCLE:    156500052 WDMA total latency:          0
CYCLE:    157000052 RDMA bytes rec:          0
CYCLE:    157000052 RDMA total latency:          0
CYCLE:    157000052 WDMA bytes sent:          0
CYCLE:    157000052 WDMA total latency:          0
CYCLE:    157500052 RDMA bytes rec:          0
CYCLE:    157500052 RDMA total latency:          0
CYCLE:    157500052 WDMA bytes sent:          0
CYCLE:    157500052 WDMA total latency:          0
CYCLE:    158000052 Utilization ld q (incomplete):  0
CYCLE:    158000052 RDMA bytes rec:          0
CYCLE:    158000052 Utilization st q:  0
CYCLE:    158000052 Utilization ld q:  0
CYCLE:    158000052 Utilization:  0
CYCLE:    158000052 Utilization ld q:  0
CYCLE:    158000052 Utilization st q:  0
CYCLE:    158000052 RDMA total latency:          0
CYCLE:    158000052 Utilization st q (incomplete):  0
CYCLE:    158000052 WDMA bytes sent:          0
CYCLE:    158000052 Utilization ex q:  0
CYCLE:    158000052 Utilization ex q (incomplete):  0
CYCLE:    158000052 Utilization st q (incomplete):  0
CYCLE:    158000052 Utilization ld q (incomplete):  0
CYCLE:    158000052 WDMA total latency:          0
CYCLE:    158000052 Utilization ex q:  0
CYCLE:    158000052 Utilization:  0
CYCLE:    158000052 Utilization ex q (incomplete):  0
CYCLE:    158500052 RDMA bytes rec:          0
CYCLE:    158500052 RDMA total latency:          0
CYCLE:    158500052 WDMA bytes sent:          0
CYCLE:    158500052 WDMA total latency:          0
CYCLE:    159000052 RDMA bytes rec:          0
CYCLE:    159000052 RDMA total latency:          0
CYCLE:    159000052 WDMA bytes sent:          0
CYCLE:    159000052 WDMA total latency:          0
CYCLE:    159500052 RDMA bytes rec:          0
CYCLE:    159500052 RDMA total latency:          0
CYCLE:    159500052 WDMA bytes sent:          0
CYCLE:    159500052 WDMA total latency:          0
CYCLE:    160000052 Utilization ld q (incomplete):  0
CYCLE:    160000052 RDMA bytes rec:          0
CYCLE:    160000052 Utilization st q:  0
CYCLE:    160000052 Utilization ld q:  0
CYCLE:    160000052 Utilization:  0
CYCLE:    160000052 Utilization ld q:  0
CYCLE:    160000052 Utilization st q:  0
CYCLE:    160000052 RDMA total latency:          0
CYCLE:    160000052 Utilization st q (incomplete):  0
CYCLE:    160000052 WDMA bytes sent:          0
CYCLE:    160000052 Utilization ex q:  0
CYCLE:    160000052 Utilization ex q (incomplete):  0
CYCLE:    160000052 Utilization st q (incomplete):  0
CYCLE:    160000052 Utilization ld q (incomplete):  0
CYCLE:    160000052 WDMA total latency:          0
CYCLE:    160000052 Utilization ex q:  0
CYCLE:    160000052 Utilization:  0
CYCLE:    160000052 Utilization ex q (incomplete):  0
CYCLE:    160500052 RDMA bytes rec:          0
CYCLE:    160500052 RDMA total latency:          0
CYCLE:    160500052 WDMA bytes sent:          0
CYCLE:    160500052 WDMA total latency:          0
CYCLE:    161000052 RDMA bytes rec:          0
CYCLE:    161000052 RDMA total latency:          0
CYCLE:    161000052 WDMA bytes sent:          0
CYCLE:    161000052 WDMA total latency:          0
CYCLE:    161500052 RDMA bytes rec:          0
CYCLE:    161500052 RDMA total latency:          0
CYCLE:    161500052 WDMA bytes sent:          0
CYCLE:    161500052 WDMA total latency:          0
CYCLE:    162000052 Utilization ld q (incomplete):  0
CYCLE:    162000052 RDMA bytes rec:          0
CYCLE:    162000052 Utilization st q:  0
CYCLE:    162000052 Utilization ld q:  0
CYCLE:    162000052 Utilization:  0
CYCLE:    162000052 Utilization ld q:  0
CYCLE:    162000052 Utilization st q:  0
CYCLE:    162000052 RDMA total latency:          0
CYCLE:    162000052 Utilization st q (incomplete):  0
CYCLE:    162000052 WDMA bytes sent:          0
CYCLE:    162000052 Utilization ex q:  0
CYCLE:    162000052 Utilization ex q (incomplete):  0
CYCLE:    162000052 Utilization st q (incomplete):  0
CYCLE:    162000052 Utilization ld q (incomplete):  0
CYCLE:    162000052 WDMA total latency:          0
CYCLE:    162000052 Utilization ex q:  0
CYCLE:    162000052 Utilization:  0
CYCLE:    162000052 Utilization ex q (incomplete):  0
CYCLE:    162500052 RDMA bytes rec:          0
CYCLE:    162500052 RDMA total latency:          0
CYCLE:    162500052 WDMA bytes sent:          0
CYCLE:    162500052 WDMA total latency:          0
CYCLE:    163000052 RDMA bytes rec:          0
CYCLE:    163000052 RDMA total latency:          0
CYCLE:    163000052 WDMA bytes sent:          0
CYCLE:    163000052 WDMA total latency:          0
CYCLE:    163500052 RDMA bytes rec:          0
CYCLE:    163500052 RDMA total latency:          0
CYCLE:    163500052 WDMA bytes sent:          0
CYCLE:    163500052 WDMA total latency:          0
CYCLE:    164000052 Utilization ld q (incomplete):  0
CYCLE:    164000052 RDMA bytes rec:          0
CYCLE:    164000052 Utilization st q:  0
CYCLE:    164000052 Utilization ld q:  0
CYCLE:    164000052 Utilization:  0
CYCLE:    164000052 Utilization ld q:  0
CYCLE:    164000052 Utilization st q:  0
CYCLE:    164000052 RDMA total latency:          0
CYCLE:    164000052 Utilization st q (incomplete):  0
CYCLE:    164000052 WDMA bytes sent:          0
CYCLE:    164000052 Utilization ex q:  0
CYCLE:    164000052 Utilization ex q (incomplete):  0
CYCLE:    164000052 Utilization st q (incomplete):  0
CYCLE:    164000052 Utilization ld q (incomplete):  0
CYCLE:    164000052 WDMA total latency:          0
CYCLE:    164000052 Utilization ex q:  0
CYCLE:    164000052 Utilization:  0
CYCLE:    164000052 Utilization ex q (incomplete):  0
CYCLE:    164500052 RDMA bytes rec:          0
CYCLE:    164500052 RDMA total latency:          0
CYCLE:    164500052 WDMA bytes sent:          0
CYCLE:    164500052 WDMA total latency:          0
CYCLE:    165000052 RDMA bytes rec:          0
CYCLE:    165000052 RDMA total latency:          0
CYCLE:    165000052 WDMA bytes sent:          0
CYCLE:    165000052 WDMA total latency:          0
CYCLE:    165500052 RDMA bytes rec:          0
CYCLE:    165500052 RDMA total latency:          0
CYCLE:    165500052 WDMA bytes sent:          0
CYCLE:    165500052 WDMA total latency:          0
CYCLE:    166000052 Utilization ld q (incomplete):  0
CYCLE:    166000052 RDMA bytes rec:          0
CYCLE:    166000052 Utilization st q:  0
CYCLE:    166000052 Utilization ld q:  0
CYCLE:    166000052 Utilization:  0
CYCLE:    166000052 Utilization ld q:  0
CYCLE:    166000052 Utilization st q:  0
CYCLE:    166000052 RDMA total latency:          0
CYCLE:    166000052 Utilization st q (incomplete):  0
CYCLE:    166000052 WDMA bytes sent:          0
CYCLE:    166000052 Utilization ex q:  0
CYCLE:    166000052 Utilization ex q (incomplete):  0
CYCLE:    166000052 Utilization st q (incomplete):  0
CYCLE:    166000052 Utilization ld q (incomplete):  0
CYCLE:    166000052 WDMA total latency:          0
CYCLE:    166000052 Utilization ex q:  0
CYCLE:    166000052 Utilization:  0
CYCLE:    166000052 Utilization ex q (incomplete):  0
CYCLE:    166500052 RDMA bytes rec:          0
CYCLE:    166500052 RDMA total latency:          0
CYCLE:    166500052 WDMA bytes sent:          0
CYCLE:    166500052 WDMA total latency:          0
CYCLE:    167000052 RDMA bytes rec:          0
CYCLE:    167000052 RDMA total latency:          0
CYCLE:    167000052 WDMA bytes sent:          0
CYCLE:    167000052 WDMA total latency:          0
CYCLE:    167500052 RDMA bytes rec:          0
CYCLE:    167500052 RDMA total latency:          0
CYCLE:    167500052 WDMA bytes sent:          0
CYCLE:    167500052 WDMA total latency:          0
CYCLE:    168000052 Utilization ld q (incomplete):  0
CYCLE:    168000052 RDMA bytes rec:          0
CYCLE:    168000052 Utilization st q:  0
CYCLE:    168000052 Utilization ld q:  0
CYCLE:    168000052 Utilization:  0
CYCLE:    168000052 Utilization ld q:  0
CYCLE:    168000052 Utilization st q:  0
CYCLE:    168000052 RDMA total latency:          0
CYCLE:    168000052 Utilization st q (incomplete):  0
CYCLE:    168000052 WDMA bytes sent:          0
CYCLE:    168000052 Utilization ex q:  0
CYCLE:    168000052 Utilization ex q (incomplete):  0
CYCLE:    168000052 Utilization st q (incomplete):  0
CYCLE:    168000052 Utilization ld q (incomplete):  0
CYCLE:    168000052 WDMA total latency:          0
CYCLE:    168000052 Utilization ex q:  0
CYCLE:    168000052 Utilization:  0
CYCLE:    168000052 Utilization ex q (incomplete):  0
CYCLE:    168500052 RDMA bytes rec:          0
CYCLE:    168500052 RDMA total latency:          0
CYCLE:    168500052 WDMA bytes sent:          0
CYCLE:    168500052 WDMA total latency:          0
CYCLE:    169000052 RDMA bytes rec:          0
CYCLE:    169000052 RDMA total latency:          0
CYCLE:    169000052 WDMA bytes sent:          0
CYCLE:    169000052 WDMA total latency:          0
CYCLE:    169500052 RDMA bytes rec:          0
CYCLE:    169500052 RDMA total latency:          0
CYCLE:    169500052 WDMA bytes sent:          0
CYCLE:    169500052 WDMA total latency:          0
CYCLE:    170000052 Utilization ld q (incomplete):  0
CYCLE:    170000052 RDMA bytes rec:          0
CYCLE:    170000052 Utilization st q:  0
CYCLE:    170000052 Utilization ld q:  0
CYCLE:    170000052 Utilization:  0
CYCLE:    170000052 Utilization ld q:  0
CYCLE:    170000052 Utilization st q:  0
CYCLE:    170000052 RDMA total latency:          0
CYCLE:    170000052 Utilization st q (incomplete):  0
CYCLE:    170000052 WDMA bytes sent:          0
CYCLE:    170000052 Utilization ex q:  0
CYCLE:    170000052 Utilization ex q (incomplete):  0
CYCLE:    170000052 Utilization st q (incomplete):  0
CYCLE:    170000052 Utilization ld q (incomplete):  0
CYCLE:    170000052 WDMA total latency:          0
CYCLE:    170000052 Utilization ex q:  0
CYCLE:    170000052 Utilization:  0
CYCLE:    170000052 Utilization ex q (incomplete):  0
CYCLE:    170500052 RDMA bytes rec:          0
CYCLE:    170500052 RDMA total latency:          0
CYCLE:    170500052 WDMA bytes sent:          0
CYCLE:    170500052 WDMA total latency:          0
CYCLE:    171000052 RDMA bytes rec:          0
CYCLE:    171000052 RDMA total latency:          0
CYCLE:    171000052 WDMA bytes sent:          0
CYCLE:    171000052 WDMA total latency:          0
CYCLE:    171500052 RDMA bytes rec:          0
CYCLE:    171500052 RDMA total latency:          0
CYCLE:    171500052 WDMA bytes sent:          0
CYCLE:    171500052 WDMA total latency:          0
CYCLE:    172000052 Utilization ld q (incomplete):  0
CYCLE:    172000052 RDMA bytes rec:          0
CYCLE:    172000052 Utilization st q:  0
CYCLE:    172000052 Utilization ld q:  0
CYCLE:    172000052 Utilization:  0
CYCLE:    172000052 Utilization ld q:  0
CYCLE:    172000052 Utilization st q:  0
CYCLE:    172000052 RDMA total latency:          0
CYCLE:    172000052 Utilization st q (incomplete):  0
CYCLE:    172000052 WDMA bytes sent:          0
CYCLE:    172000052 Utilization ex q:  0
CYCLE:    172000052 Utilization ex q (incomplete):  0
CYCLE:    172000052 Utilization st q (incomplete):  0
CYCLE:    172000052 Utilization ld q (incomplete):  0
CYCLE:    172000052 WDMA total latency:          0
CYCLE:    172000052 Utilization ex q:  0
CYCLE:    172000052 Utilization:  0
CYCLE:    172000052 Utilization ex q (incomplete):  0
CYCLE:    172500052 RDMA bytes rec:          0
CYCLE:    172500052 RDMA total latency:          0
CYCLE:    172500052 WDMA bytes sent:          0
CYCLE:    172500052 WDMA total latency:          0
CYCLE:    173000052 RDMA bytes rec:          0
CYCLE:    173000052 RDMA total latency:          0
CYCLE:    173000052 WDMA bytes sent:          0
CYCLE:    173000052 WDMA total latency:          0
CYCLE:    173500052 RDMA bytes rec:          0
CYCLE:    173500052 RDMA total latency:          0
CYCLE:    173500052 WDMA bytes sent:          0
CYCLE:    173500052 WDMA total latency:          0
CYCLE:    174000052 Utilization ld q (incomplete):  0
CYCLE:    174000052 RDMA bytes rec:          0
CYCLE:    174000052 Utilization st q:  0
CYCLE:    174000052 Utilization ld q:  0
CYCLE:    174000052 Utilization:  0
CYCLE:    174000052 Utilization ld q:  0
CYCLE:    174000052 Utilization st q:  0
CYCLE:    174000052 RDMA total latency:          0
CYCLE:    174000052 Utilization st q (incomplete):  0
CYCLE:    174000052 WDMA bytes sent:          0
CYCLE:    174000052 Utilization ex q:  0
CYCLE:    174000052 Utilization ex q (incomplete):  0
CYCLE:    174000052 Utilization st q (incomplete):  0
CYCLE:    174000052 Utilization ld q (incomplete):  0
CYCLE:    174000052 WDMA total latency:          0
CYCLE:    174000052 Utilization ex q:  0
CYCLE:    174000052 Utilization:  0
CYCLE:    174000052 Utilization ex q (incomplete):  0
CYCLE:    174500052 RDMA bytes rec:          0
CYCLE:    174500052 RDMA total latency:          0
CYCLE:    174500052 WDMA bytes sent:          0
CYCLE:    174500052 WDMA total latency:          0
CYCLE:    175000052 RDMA bytes rec:          0
CYCLE:    175000052 RDMA total latency:          0
CYCLE:    175000052 WDMA bytes sent:          0
CYCLE:    175000052 WDMA total latency:          0
CYCLE:    175500052 RDMA bytes rec:          0
CYCLE:    175500052 RDMA total latency:          0
CYCLE:    175500052 WDMA bytes sent:          0
CYCLE:    175500052 WDMA total latency:          0
CYCLE:    176000052 Utilization ld q (incomplete):  0
CYCLE:    176000052 RDMA bytes rec:          0
CYCLE:    176000052 Utilization st q:  0
CYCLE:    176000052 Utilization ld q:  0
CYCLE:    176000052 Utilization:  0
CYCLE:    176000052 Utilization ld q:  0
CYCLE:    176000052 Utilization st q:  0
CYCLE:    176000052 RDMA total latency:          0
CYCLE:    176000052 Utilization st q (incomplete):  0
CYCLE:    176000052 WDMA bytes sent:          0
CYCLE:    176000052 Utilization ex q:  0
CYCLE:    176000052 Utilization ex q (incomplete):  0
CYCLE:    176000052 Utilization st q (incomplete):  0
CYCLE:    176000052 Utilization ld q (incomplete):  0
CYCLE:    176000052 WDMA total latency:          0
CYCLE:    176000052 Utilization ex q:  0
CYCLE:    176000052 Utilization:  0
CYCLE:    176000052 Utilization ex q (incomplete):  0
CYCLE:    176500052 RDMA bytes rec:          0
CYCLE:    176500052 RDMA total latency:          0
CYCLE:    176500052 WDMA bytes sent:          0
CYCLE:    176500052 WDMA total latency:          0
CYCLE:    177000052 RDMA bytes rec:          0
CYCLE:    177000052 RDMA total latency:          0
CYCLE:    177000052 WDMA bytes sent:          0
CYCLE:    177000052 WDMA total latency:          0
CYCLE:    177500052 RDMA bytes rec:          0
CYCLE:    177500052 RDMA total latency:          0
CYCLE:    177500052 WDMA bytes sent:          0
CYCLE:    177500052 WDMA total latency:          0
CYCLE:    178000052 Utilization ld q (incomplete):  0
CYCLE:    178000052 RDMA bytes rec:          0
CYCLE:    178000052 Utilization st q:  0
CYCLE:    178000052 Utilization ld q:  0
CYCLE:    178000052 Utilization:  0
CYCLE:    178000052 Utilization ld q:  0
CYCLE:    178000052 Utilization st q:  0
CYCLE:    178000052 RDMA total latency:          0
CYCLE:    178000052 Utilization st q (incomplete):  0
CYCLE:    178000052 WDMA bytes sent:          0
CYCLE:    178000052 Utilization ex q:  0
CYCLE:    178000052 Utilization ex q (incomplete):  0
CYCLE:    178000052 Utilization st q (incomplete):  0
CYCLE:    178000052 Utilization ld q (incomplete):  0
CYCLE:    178000052 WDMA total latency:          0
CYCLE:    178000052 Utilization ex q:  0
CYCLE:    178000052 Utilization:  0
CYCLE:    178000052 Utilization ex q (incomplete):  0
CYCLE:    178500052 RDMA bytes rec:          0
CYCLE:    178500052 RDMA total latency:          0
CYCLE:    178500052 WDMA bytes sent:          0
CYCLE:    178500052 WDMA total latency:          0
CYCLE:    179000052 RDMA bytes rec:          0
CYCLE:    179000052 RDMA total latency:          0
CYCLE:    179000052 WDMA bytes sent:          0
CYCLE:    179000052 WDMA total latency:          0
CYCLE:    179500052 RDMA bytes rec:          0
CYCLE:    179500052 RDMA total latency:          0
CYCLE:    179500052 WDMA bytes sent:          0
CYCLE:    179500052 WDMA total latency:          0
CYCLE:    180000052 Utilization ld q (incomplete):  0
CYCLE:    180000052 RDMA bytes rec:          0
CYCLE:    180000052 Utilization st q:  0
CYCLE:    180000052 Utilization ld q:  0
CYCLE:    180000052 Utilization:  0
CYCLE:    180000052 Utilization ld q:  0
CYCLE:    180000052 Utilization st q:  0
CYCLE:    180000052 RDMA total latency:          0
CYCLE:    180000052 Utilization st q (incomplete):  0
CYCLE:    180000052 WDMA bytes sent:          0
CYCLE:    180000052 Utilization ex q:  0
CYCLE:    180000052 Utilization ex q (incomplete):  0
CYCLE:    180000052 Utilization st q (incomplete):  0
CYCLE:    180000052 Utilization ld q (incomplete):  0
CYCLE:    180000052 WDMA total latency:          0
CYCLE:    180000052 Utilization ex q:  0
CYCLE:    180000052 Utilization:  0
CYCLE:    180000052 Utilization ex q (incomplete):  0
CYCLE:    180500052 RDMA bytes rec:          0
CYCLE:    180500052 RDMA total latency:          0
CYCLE:    180500052 WDMA bytes sent:          0
CYCLE:    180500052 WDMA total latency:          0
CYCLE:    181000052 RDMA bytes rec:          0
CYCLE:    181000052 RDMA total latency:          0
CYCLE:    181000052 WDMA bytes sent:          0
CYCLE:    181000052 WDMA total latency:          0
CYCLE:    181500052 RDMA bytes rec:          0
CYCLE:    181500052 RDMA total latency:          0
CYCLE:    181500052 WDMA bytes sent:          0
CYCLE:    181500052 WDMA total latency:          0
CYCLE:    182000052 Utilization ld q (incomplete):  0
CYCLE:    182000052 RDMA bytes rec:          0
CYCLE:    182000052 Utilization st q:  0
CYCLE:    182000052 Utilization ld q:  0
CYCLE:    182000052 Utilization:  0
CYCLE:    182000052 Utilization ld q:  0
CYCLE:    182000052 Utilization st q:  0
CYCLE:    182000052 RDMA total latency:          0
CYCLE:    182000052 Utilization st q (incomplete):  0
CYCLE:    182000052 WDMA bytes sent:          0
CYCLE:    182000052 Utilization ex q:  0
CYCLE:    182000052 Utilization ex q (incomplete):  0
CYCLE:    182000052 Utilization st q (incomplete):  0
CYCLE:    182000052 Utilization ld q (incomplete):  0
CYCLE:    182000052 WDMA total latency:          0
CYCLE:    182000052 Utilization ex q:  0
CYCLE:    182000052 Utilization:  0
CYCLE:    182000052 Utilization ex q (incomplete):  0
CYCLE:    182500052 RDMA bytes rec:          0
CYCLE:    182500052 RDMA total latency:          0
CYCLE:    182500052 WDMA bytes sent:          0
CYCLE:    182500052 WDMA total latency:          0
CYCLE:    183000052 RDMA bytes rec:          0
CYCLE:    183000052 RDMA total latency:          0
CYCLE:    183000052 WDMA bytes sent:          0
CYCLE:    183000052 WDMA total latency:          0
CYCLE:    183500052 RDMA bytes rec:          0
CYCLE:    183500052 RDMA total latency:          0
CYCLE:    183500052 WDMA bytes sent:          0
CYCLE:    183500052 WDMA total latency:          0
CYCLE:    184000052 Utilization ld q (incomplete):  0
CYCLE:    184000052 RDMA bytes rec:          0
CYCLE:    184000052 Utilization st q:  0
CYCLE:    184000052 Utilization ld q:  0
CYCLE:    184000052 Utilization:  0
CYCLE:    184000052 Utilization ld q:  0
CYCLE:    184000052 Utilization st q:  0
CYCLE:    184000052 RDMA total latency:          0
CYCLE:    184000052 Utilization st q (incomplete):  0
CYCLE:    184000052 WDMA bytes sent:          0
CYCLE:    184000052 Utilization ex q:  0
CYCLE:    184000052 Utilization ex q (incomplete):  0
CYCLE:    184000052 Utilization st q (incomplete):  0
CYCLE:    184000052 Utilization ld q (incomplete):  0
CYCLE:    184000052 WDMA total latency:          0
CYCLE:    184000052 Utilization ex q:  0
CYCLE:    184000052 Utilization:  0
CYCLE:    184000052 Utilization ex q (incomplete):  0
CYCLE:    184500052 RDMA bytes rec:          0
CYCLE:    184500052 RDMA total latency:          0
CYCLE:    184500052 WDMA bytes sent:          0
CYCLE:    184500052 WDMA total latency:          0
CYCLE:    185000052 RDMA bytes rec:          0
CYCLE:    185000052 RDMA total latency:          0
CYCLE:    185000052 WDMA bytes sent:          0
CYCLE:    185000052 WDMA total latency:          0
CYCLE:    185500052 RDMA bytes rec:          0
CYCLE:    185500052 RDMA total latency:          0
CYCLE:    185500052 WDMA bytes sent:          0
CYCLE:    185500052 WDMA total latency:          0
CYCLE:    186000052 Utilization ld q (incomplete):  0
CYCLE:    186000052 RDMA bytes rec:          0
CYCLE:    186000052 Utilization st q:  0
CYCLE:    186000052 Utilization ld q:  0
CYCLE:    186000052 Utilization:  0
CYCLE:    186000052 Utilization ld q:  0
CYCLE:    186000052 Utilization st q:  0
CYCLE:    186000052 RDMA total latency:          0
CYCLE:    186000052 Utilization st q (incomplete):  0
CYCLE:    186000052 WDMA bytes sent:          0
CYCLE:    186000052 Utilization ex q:  0
CYCLE:    186000052 Utilization ex q (incomplete):  0
CYCLE:    186000052 Utilization st q (incomplete):  0
CYCLE:    186000052 Utilization ld q (incomplete):  0
CYCLE:    186000052 WDMA total latency:          0
CYCLE:    186000052 Utilization ex q:  0
CYCLE:    186000052 Utilization:  0
CYCLE:    186000052 Utilization ex q (incomplete):  0
CYCLE:    186500052 RDMA bytes rec:          0
CYCLE:    186500052 RDMA total latency:          0
CYCLE:    186500052 WDMA bytes sent:          0
CYCLE:    186500052 WDMA total latency:          0
CYCLE:    187000052 RDMA bytes rec:          0
CYCLE:    187000052 RDMA total latency:          0
CYCLE:    187000052 WDMA bytes sent:          0
CYCLE:    187000052 WDMA total latency:          0
CYCLE:    187500052 RDMA bytes rec:          0
CYCLE:    187500052 RDMA total latency:          0
CYCLE:    187500052 WDMA bytes sent:          0
CYCLE:    187500052 WDMA total latency:          0
CYCLE:    188000052 Utilization ld q (incomplete):  0
CYCLE:    188000052 RDMA bytes rec:          0
CYCLE:    188000052 Utilization st q:  0
CYCLE:    188000052 Utilization ld q:  0
CYCLE:    188000052 Utilization:  0
CYCLE:    188000052 Utilization ld q:  0
CYCLE:    188000052 Utilization st q:  0
CYCLE:    188000052 RDMA total latency:          0
CYCLE:    188000052 Utilization st q (incomplete):  0
CYCLE:    188000052 WDMA bytes sent:          0
CYCLE:    188000052 Utilization ex q:  0
CYCLE:    188000052 Utilization ex q (incomplete):  0
CYCLE:    188000052 Utilization st q (incomplete):  0
CYCLE:    188000052 Utilization ld q (incomplete):  0
CYCLE:    188000052 WDMA total latency:          0
CYCLE:    188000052 Utilization ex q:  0
CYCLE:    188000052 Utilization:  0
CYCLE:    188000052 Utilization ex q (incomplete):  0
CYCLE:    188500052 RDMA bytes rec:          0
CYCLE:    188500052 RDMA total latency:          0
CYCLE:    188500052 WDMA bytes sent:          0
CYCLE:    188500052 WDMA total latency:          0
CYCLE:    189000052 RDMA bytes rec:          0
CYCLE:    189000052 RDMA total latency:          0
CYCLE:    189000052 WDMA bytes sent:          0
CYCLE:    189000052 WDMA total latency:          0
CYCLE:    189500052 RDMA bytes rec:          0
CYCLE:    189500052 RDMA total latency:          0
CYCLE:    189500052 WDMA bytes sent:          0
CYCLE:    189500052 WDMA total latency:          0
CYCLE:    190000052 Utilization ld q (incomplete):  0
CYCLE:    190000052 RDMA bytes rec:          0
CYCLE:    190000052 Utilization st q:  0
CYCLE:    190000052 Utilization ld q:  0
CYCLE:    190000052 Utilization:  0
CYCLE:    190000052 Utilization ld q:  0
CYCLE:    190000052 Utilization st q:  0
CYCLE:    190000052 RDMA total latency:          0
CYCLE:    190000052 Utilization st q (incomplete):  0
CYCLE:    190000052 WDMA bytes sent:          0
CYCLE:    190000052 Utilization ex q:  0
CYCLE:    190000052 Utilization ex q (incomplete):  0
CYCLE:    190000052 Utilization st q (incomplete):  0
CYCLE:    190000052 Utilization ld q (incomplete):  0
CYCLE:    190000052 WDMA total latency:          0
CYCLE:    190000052 Utilization ex q:  0
CYCLE:    190000052 Utilization:  0
CYCLE:    190000052 Utilization ex q (incomplete):  0
CYCLE:    190500052 RDMA bytes rec:          0
CYCLE:    190500052 RDMA total latency:          0
CYCLE:    190500052 WDMA bytes sent:          0
CYCLE:    190500052 WDMA total latency:          0
CYCLE:    191000052 RDMA bytes rec:          0
CYCLE:    191000052 RDMA total latency:          0
CYCLE:    191000052 WDMA bytes sent:          0
CYCLE:    191000052 WDMA total latency:          0
CYCLE:    191500052 RDMA bytes rec:          0
CYCLE:    191500052 RDMA total latency:          0
CYCLE:    191500052 WDMA bytes sent:          0
CYCLE:    191500052 WDMA total latency:          0
CYCLE:    192000052 Utilization ld q (incomplete):  0
CYCLE:    192000052 RDMA bytes rec:          0
CYCLE:    192000052 Utilization st q:  0
CYCLE:    192000052 Utilization ld q:  0
CYCLE:    192000052 Utilization:  0
CYCLE:    192000052 Utilization ld q:  0
CYCLE:    192000052 Utilization st q:  0
CYCLE:    192000052 RDMA total latency:          0
CYCLE:    192000052 Utilization st q (incomplete):  0
CYCLE:    192000052 WDMA bytes sent:          0
CYCLE:    192000052 Utilization ex q:  0
CYCLE:    192000052 Utilization ex q (incomplete):  0
CYCLE:    192000052 Utilization st q (incomplete):  0
CYCLE:    192000052 Utilization ld q (incomplete):  0
CYCLE:    192000052 WDMA total latency:          0
CYCLE:    192000052 Utilization ex q:  0
CYCLE:    192000052 Utilization:  0
CYCLE:    192000052 Utilization ex q (incomplete):  0
CYCLE:    192500052 RDMA bytes rec:          0
CYCLE:    192500052 RDMA total latency:          0
CYCLE:    192500052 WDMA bytes sent:          0
CYCLE:    192500052 WDMA total latency:          0
CYCLE:    193000052 RDMA bytes rec:          0
CYCLE:    193000052 RDMA total latency:          0
CYCLE:    193000052 WDMA bytes sent:          0
CYCLE:    193000052 WDMA total latency:          0
CYCLE:    193500052 RDMA bytes rec:          0
CYCLE:    193500052 RDMA total latency:          0
CYCLE:    193500052 WDMA bytes sent:          0
CYCLE:    193500052 WDMA total latency:          0
CYCLE:    194000052 Utilization ld q (incomplete):  0
CYCLE:    194000052 RDMA bytes rec:          0
CYCLE:    194000052 Utilization st q:  0
CYCLE:    194000052 Utilization ld q:  0
CYCLE:    194000052 Utilization:  0
CYCLE:    194000052 Utilization ld q:  0
CYCLE:    194000052 Utilization st q:  0
CYCLE:    194000052 RDMA total latency:          0
CYCLE:    194000052 Utilization st q (incomplete):  0
CYCLE:    194000052 WDMA bytes sent:          0
CYCLE:    194000052 Utilization ex q:  0
CYCLE:    194000052 Utilization ex q (incomplete):  0
CYCLE:    194000052 Utilization st q (incomplete):  0
CYCLE:    194000052 Utilization ld q (incomplete):  0
CYCLE:    194000052 WDMA total latency:          0
CYCLE:    194000052 Utilization ex q:  0
CYCLE:    194000052 Utilization:  0
CYCLE:    194000052 Utilization ex q (incomplete):  0
CYCLE:    194500052 RDMA bytes rec:          0
CYCLE:    194500052 RDMA total latency:          0
CYCLE:    194500052 WDMA bytes sent:          0
CYCLE:    194500052 WDMA total latency:          0
CYCLE:    195000052 RDMA bytes rec:          0
CYCLE:    195000052 RDMA total latency:          0
CYCLE:    195000052 WDMA bytes sent:          0
CYCLE:    195000052 WDMA total latency:          0
CYCLE:    195500052 RDMA bytes rec:          0
CYCLE:    195500052 RDMA total latency:          0
CYCLE:    195500052 WDMA bytes sent:          0
CYCLE:    195500052 WDMA total latency:          0
CYCLE:    196000052 Utilization ld q (incomplete):  0
CYCLE:    196000052 RDMA bytes rec:          0
CYCLE:    196000052 Utilization st q:  0
CYCLE:    196000052 Utilization ld q:  0
CYCLE:    196000052 Utilization:  0
CYCLE:    196000052 Utilization ld q:  0
CYCLE:    196000052 Utilization st q:  0
CYCLE:    196000052 RDMA total latency:          0
CYCLE:    196000052 Utilization st q (incomplete):  0
CYCLE:    196000052 WDMA bytes sent:          0
CYCLE:    196000052 Utilization ex q:  0
CYCLE:    196000052 Utilization ex q (incomplete):  0
CYCLE:    196000052 Utilization st q (incomplete):  0
CYCLE:    196000052 Utilization ld q (incomplete):  0
CYCLE:    196000052 WDMA total latency:          0
CYCLE:    196000052 Utilization ex q:  0
CYCLE:    196000052 Utilization:  0
CYCLE:    196000052 Utilization ex q (incomplete):  0
CYCLE:    196500052 RDMA bytes rec:          0
CYCLE:    196500052 RDMA total latency:          0
CYCLE:    196500052 WDMA bytes sent:          0
CYCLE:    196500052 WDMA total latency:          0
CYCLE:    197000052 RDMA bytes rec:          0
CYCLE:    197000052 RDMA total latency:          0
CYCLE:    197000052 WDMA bytes sent:          0
CYCLE:    197000052 WDMA total latency:          0
CYCLE:    197500052 RDMA bytes rec:          0
CYCLE:    197500052 RDMA total latency:          0
CYCLE:    197500052 WDMA bytes sent:          0
CYCLE:    197500052 WDMA total latency:          0
CYCLE:    198000052 Utilization ld q (incomplete):  0
CYCLE:    198000052 RDMA bytes rec:          0
CYCLE:    198000052 Utilization st q:  0
CYCLE:    198000052 Utilization ld q:  0
CYCLE:    198000052 Utilization:  0
CYCLE:    198000052 Utilization ld q:  0
CYCLE:    198000052 Utilization st q:  0
CYCLE:    198000052 RDMA total latency:          0
CYCLE:    198000052 Utilization st q (incomplete):  0
CYCLE:    198000052 WDMA bytes sent:          0
CYCLE:    198000052 Utilization ex q:  0
CYCLE:    198000052 Utilization ex q (incomplete):  0
CYCLE:    198000052 Utilization st q (incomplete):  0
CYCLE:    198000052 Utilization ld q (incomplete):  0
CYCLE:    198000052 WDMA total latency:          0
CYCLE:    198000052 Utilization ex q:  0
CYCLE:    198000052 Utilization:  0
CYCLE:    198000052 Utilization ex q (incomplete):  0
CYCLE:    198500052 RDMA bytes rec:          0
CYCLE:    198500052 RDMA total latency:          0
CYCLE:    198500052 WDMA bytes sent:          0
CYCLE:    198500052 WDMA total latency:          0
CYCLE:    199000052 RDMA bytes rec:          0
CYCLE:    199000052 RDMA total latency:          0
CYCLE:    199000052 WDMA bytes sent:          0
CYCLE:    199000052 WDMA total latency:          0
CYCLE:    199500052 RDMA bytes rec:          0
CYCLE:    199500052 RDMA total latency:          0
CYCLE:    199500052 WDMA bytes sent:          0
CYCLE:    199500052 WDMA total latency:          0
CYCLE:    200000052 Utilization ld q (incomplete):  0
CYCLE:    200000052 RDMA bytes rec:          0
CYCLE:    200000052 Utilization st q:  0
CYCLE:    200000052 Utilization ld q:  0
CYCLE:    200000052 Utilization:  0
CYCLE:    200000052 Utilization ld q:  0
CYCLE:    200000052 Utilization st q:  0
CYCLE:    200000052 RDMA total latency:          0
CYCLE:    200000052 Utilization st q (incomplete):  0
CYCLE:    200000052 WDMA bytes sent:          0
CYCLE:    200000052 Utilization ex q:  0
CYCLE:    200000052 Utilization ex q (incomplete):  0
CYCLE:    200000052 Utilization st q (incomplete):  0
CYCLE:    200000052 Utilization ld q (incomplete):  0
CYCLE:    200000052 WDMA total latency:          0
CYCLE:    200000052 Utilization ex q:  0
CYCLE:    200000052 Utilization:  0
CYCLE:    200000052 Utilization ex q (incomplete):  0
CYCLE:    200500052 RDMA bytes rec:          0
CYCLE:    200500052 RDMA total latency:          0
CYCLE:    200500052 WDMA bytes sent:          0
CYCLE:    200500052 WDMA total latency:          0
CYCLE:    201000052 RDMA bytes rec:          0
CYCLE:    201000052 RDMA total latency:          0
CYCLE:    201000052 WDMA bytes sent:          0
CYCLE:    201000052 WDMA total latency:          0
CYCLE:    201500052 RDMA bytes rec:          0
CYCLE:    201500052 RDMA total latency:          0
CYCLE:    201500052 WDMA bytes sent:          0
CYCLE:    201500052 WDMA total latency:          0
CYCLE:    202000052 Utilization ld q (incomplete):  0
CYCLE:    202000052 RDMA bytes rec:          0
CYCLE:    202000052 Utilization st q:  0
CYCLE:    202000052 Utilization ld q:  0
CYCLE:    202000052 Utilization:  0
CYCLE:    202000052 Utilization ld q:  0
CYCLE:    202000052 Utilization st q:  0
CYCLE:    202000052 RDMA total latency:          0
CYCLE:    202000052 Utilization st q (incomplete):  0
CYCLE:    202000052 WDMA bytes sent:          0
CYCLE:    202000052 Utilization ex q:  0
CYCLE:    202000052 Utilization ex q (incomplete):  0
CYCLE:    202000052 Utilization st q (incomplete):  0
CYCLE:    202000052 Utilization ld q (incomplete):  0
CYCLE:    202000052 WDMA total latency:          0
CYCLE:    202000052 Utilization ex q:  0
CYCLE:    202000052 Utilization:  0
CYCLE:    202000052 Utilization ex q (incomplete):  0
CYCLE:    202500052 RDMA bytes rec:          0
CYCLE:    202500052 RDMA total latency:          0
CYCLE:    202500052 WDMA bytes sent:          0
CYCLE:    202500052 WDMA total latency:          0
CYCLE:    203000052 RDMA bytes rec:          0
CYCLE:    203000052 RDMA total latency:          0
CYCLE:    203000052 WDMA bytes sent:          0
CYCLE:    203000052 WDMA total latency:          0
CYCLE:    203500052 RDMA bytes rec:          0
CYCLE:    203500052 RDMA total latency:          0
CYCLE:    203500052 WDMA bytes sent:          0
CYCLE:    203500052 WDMA total latency:          0
CYCLE:    204000052 Utilization ld q (incomplete):  0
CYCLE:    204000052 RDMA bytes rec:          0
CYCLE:    204000052 Utilization st q:  0
CYCLE:    204000052 Utilization ld q:  0
CYCLE:    204000052 Utilization:  0
CYCLE:    204000052 Utilization ld q:  0
CYCLE:    204000052 Utilization st q:  0
CYCLE:    204000052 RDMA total latency:          0
CYCLE:    204000052 Utilization st q (incomplete):  0
CYCLE:    204000052 WDMA bytes sent:          0
CYCLE:    204000052 Utilization ex q:  0
CYCLE:    204000052 Utilization ex q (incomplete):  0
CYCLE:    204000052 Utilization st q (incomplete):  0
CYCLE:    204000052 Utilization ld q (incomplete):  0
CYCLE:    204000052 WDMA total latency:          0
CYCLE:    204000052 Utilization ex q:  0
CYCLE:    204000052 Utilization:  0
CYCLE:    204000052 Utilization ex q (incomplete):  0
CYCLE:    204500052 RDMA bytes rec:          0
CYCLE:    204500052 RDMA total latency:          0
CYCLE:    204500052 WDMA bytes sent:          0
CYCLE:    204500052 WDMA total latency:          0
CYCLE:    205000052 RDMA bytes rec:          0
CYCLE:    205000052 RDMA total latency:          0
CYCLE:    205000052 WDMA bytes sent:          0
CYCLE:    205000052 WDMA total latency:          0
CYCLE:    205500052 RDMA bytes rec:          0
CYCLE:    205500052 RDMA total latency:          0
CYCLE:    205500052 WDMA bytes sent:          0
CYCLE:    205500052 WDMA total latency:          0
CYCLE:    206000052 Utilization ld q (incomplete):  0
CYCLE:    206000052 RDMA bytes rec:          0
CYCLE:    206000052 Utilization st q:  0
CYCLE:    206000052 Utilization ld q:  0
CYCLE:    206000052 Utilization:  0
CYCLE:    206000052 Utilization ld q:  0
CYCLE:    206000052 Utilization st q:  0
CYCLE:    206000052 RDMA total latency:          0
CYCLE:    206000052 Utilization st q (incomplete):  0
CYCLE:    206000052 WDMA bytes sent:          0
CYCLE:    206000052 Utilization ex q:  0
CYCLE:    206000052 Utilization ex q (incomplete):  0
CYCLE:    206000052 Utilization st q (incomplete):  0
CYCLE:    206000052 Utilization ld q (incomplete):  0
CYCLE:    206000052 WDMA total latency:          0
CYCLE:    206000052 Utilization ex q:  0
CYCLE:    206000052 Utilization:  0
CYCLE:    206000052 Utilization ex q (incomplete):  0
CYCLE:    206500052 RDMA bytes rec:          0
CYCLE:    206500052 RDMA total latency:          0
CYCLE:    206500052 WDMA bytes sent:          0
CYCLE:    206500052 WDMA total latency:          0
CYCLE:    207000052 RDMA bytes rec:          0
CYCLE:    207000052 RDMA total latency:          0
CYCLE:    207000052 WDMA bytes sent:          0
CYCLE:    207000052 WDMA total latency:          0
CYCLE:    207500052 RDMA bytes rec:          0
CYCLE:    207500052 RDMA total latency:          0
CYCLE:    207500052 WDMA bytes sent:          0
CYCLE:    207500052 WDMA total latency:          0
CYCLE:    208000052 Utilization ld q (incomplete):  0
CYCLE:    208000052 RDMA bytes rec:          0
CYCLE:    208000052 Utilization st q:  0
CYCLE:    208000052 Utilization ld q:  0
CYCLE:    208000052 Utilization:  0
CYCLE:    208000052 Utilization ld q:  0
CYCLE:    208000052 Utilization st q:  0
CYCLE:    208000052 RDMA total latency:          0
CYCLE:    208000052 Utilization st q (incomplete):  0
CYCLE:    208000052 WDMA bytes sent:          0
CYCLE:    208000052 Utilization ex q:  0
CYCLE:    208000052 Utilization ex q (incomplete):  0
CYCLE:    208000052 Utilization st q (incomplete):  0
CYCLE:    208000052 Utilization ld q (incomplete):  0
CYCLE:    208000052 WDMA total latency:          0
CYCLE:    208000052 Utilization ex q:  0
CYCLE:    208000052 Utilization:  0
CYCLE:    208000052 Utilization ex q (incomplete):  0
CYCLE:    208500052 RDMA bytes rec:          0
CYCLE:    208500052 RDMA total latency:          0
CYCLE:    208500052 WDMA bytes sent:          0
CYCLE:    208500052 WDMA total latency:          0
CYCLE:    209000052 RDMA bytes rec:          0
CYCLE:    209000052 RDMA total latency:          0
CYCLE:    209000052 WDMA bytes sent:          0
CYCLE:    209000052 WDMA total latency:          0
CYCLE:    209500052 RDMA bytes rec:          0
CYCLE:    209500052 RDMA total latency:          0
CYCLE:    209500052 WDMA bytes sent:          0
CYCLE:    209500052 WDMA total latency:          0
CYCLE:    210000052 Utilization ld q (incomplete):  0
CYCLE:    210000052 RDMA bytes rec:          0
CYCLE:    210000052 Utilization st q:  0
CYCLE:    210000052 Utilization ld q:  0
CYCLE:    210000052 Utilization:  0
CYCLE:    210000052 Utilization ld q:  0
CYCLE:    210000052 Utilization st q:  0
CYCLE:    210000052 RDMA total latency:          0
CYCLE:    210000052 Utilization st q (incomplete):  0
CYCLE:    210000052 WDMA bytes sent:          0
CYCLE:    210000052 Utilization ex q:  0
CYCLE:    210000052 Utilization ex q (incomplete):  0
CYCLE:    210000052 Utilization st q (incomplete):  0
CYCLE:    210000052 Utilization ld q (incomplete):  0
CYCLE:    210000052 WDMA total latency:          0
CYCLE:    210000052 Utilization ex q:  0
CYCLE:    210000052 Utilization:  0
CYCLE:    210000052 Utilization ex q (incomplete):  0
CYCLE:    210500052 RDMA bytes rec:          0
CYCLE:    210500052 RDMA total latency:          0
CYCLE:    210500052 WDMA bytes sent:          0
CYCLE:    210500052 WDMA total latency:          0
CYCLE:    211000052 RDMA bytes rec:          0
CYCLE:    211000052 RDMA total latency:          0
CYCLE:    211000052 WDMA bytes sent:          0
CYCLE:    211000052 WDMA total latency:          0
CYCLE:    211500052 RDMA bytes rec:          0
CYCLE:    211500052 RDMA total latency:          0
CYCLE:    211500052 WDMA bytes sent:          0
CYCLE:    211500052 WDMA total latency:          0
CYCLE:    212000052 Utilization ld q (incomplete):  0
CYCLE:    212000052 RDMA bytes rec:          0
CYCLE:    212000052 Utilization st q:  0
CYCLE:    212000052 Utilization ld q:  0
CYCLE:    212000052 Utilization:  0
CYCLE:    212000052 Utilization ld q:  0
CYCLE:    212000052 Utilization st q:  0
CYCLE:    212000052 RDMA total latency:          0
CYCLE:    212000052 Utilization st q (incomplete):  0
CYCLE:    212000052 WDMA bytes sent:          0
CYCLE:    212000052 Utilization ex q:  0
CYCLE:    212000052 Utilization ex q (incomplete):  0
CYCLE:    212000052 Utilization st q (incomplete):  0
CYCLE:    212000052 Utilization ld q (incomplete):  0
CYCLE:    212000052 WDMA total latency:          0
CYCLE:    212000052 Utilization ex q:  0
CYCLE:    212000052 Utilization:  0
CYCLE:    212000052 Utilization ex q (incomplete):  0
CYCLE:    212500052 RDMA bytes rec:          0
CYCLE:    212500052 RDMA total latency:          0
CYCLE:    212500052 WDMA bytes sent:          0
CYCLE:    212500052 WDMA total latency:          0
CYCLE:    213000052 RDMA bytes rec:          0
CYCLE:    213000052 RDMA total latency:          0
CYCLE:    213000052 WDMA bytes sent:          0
CYCLE:    213000052 WDMA total latency:          0
CYCLE:    213500052 RDMA bytes rec:          0
CYCLE:    213500052 RDMA total latency:          0
CYCLE:    213500052 WDMA bytes sent:          0
CYCLE:    213500052 WDMA total latency:          0
CYCLE:    214000052 Utilization ld q (incomplete):  0
CYCLE:    214000052 RDMA bytes rec:          0
CYCLE:    214000052 Utilization st q:  0
CYCLE:    214000052 Utilization ld q:  0
CYCLE:    214000052 Utilization:  0
CYCLE:    214000052 Utilization ld q:  0
CYCLE:    214000052 Utilization st q:  0
CYCLE:    214000052 RDMA total latency:          0
CYCLE:    214000052 Utilization st q (incomplete):  0
CYCLE:    214000052 WDMA bytes sent:          0
CYCLE:    214000052 Utilization ex q:  0
CYCLE:    214000052 Utilization ex q (incomplete):  0
CYCLE:    214000052 Utilization st q (incomplete):  0
CYCLE:    214000052 Utilization ld q (incomplete):  0
CYCLE:    214000052 WDMA total latency:          0
CYCLE:    214000052 Utilization ex q:  0
CYCLE:    214000052 Utilization:  0
CYCLE:    214000052 Utilization ex q (incomplete):  0
CYCLE:    214500052 RDMA bytes rec:          0
CYCLE:    214500052 RDMA total latency:          0
CYCLE:    214500052 WDMA bytes sent:          0
CYCLE:    214500052 WDMA total latency:          0
CYCLE:    215000052 RDMA bytes rec:          0
CYCLE:    215000052 RDMA total latency:          0
CYCLE:    215000052 WDMA bytes sent:          0
CYCLE:    215000052 WDMA total latency:          0
CYCLE:    215500052 RDMA bytes rec:          0
CYCLE:    215500052 RDMA total latency:          0
CYCLE:    215500052 WDMA bytes sent:          0
CYCLE:    215500052 WDMA total latency:          0
CYCLE:    216000052 Utilization ld q (incomplete):  0
CYCLE:    216000052 RDMA bytes rec:          0
CYCLE:    216000052 Utilization st q:  0
CYCLE:    216000052 Utilization ld q:  0
CYCLE:    216000052 Utilization:  0
CYCLE:    216000052 Utilization ld q:  0
CYCLE:    216000052 Utilization st q:  0
CYCLE:    216000052 RDMA total latency:          0
CYCLE:    216000052 Utilization st q (incomplete):  0
CYCLE:    216000052 WDMA bytes sent:          0
CYCLE:    216000052 Utilization ex q:  0
CYCLE:    216000052 Utilization ex q (incomplete):  0
CYCLE:    216000052 Utilization st q (incomplete):  0
CYCLE:    216000052 Utilization ld q (incomplete):  0
CYCLE:    216000052 WDMA total latency:          0
CYCLE:    216000052 Utilization ex q:  0
CYCLE:    216000052 Utilization:  0
CYCLE:    216000052 Utilization ex q (incomplete):  0
CYCLE:    216500052 RDMA bytes rec:          0
CYCLE:    216500052 RDMA total latency:          0
CYCLE:    216500052 WDMA bytes sent:          0
CYCLE:    216500052 WDMA total latency:          0
CYCLE:    217000052 RDMA bytes rec:          0
CYCLE:    217000052 RDMA total latency:          0
CYCLE:    217000052 WDMA bytes sent:          0
CYCLE:    217000052 WDMA total latency:          0
CYCLE:    217500052 RDMA bytes rec:          0
CYCLE:    217500052 RDMA total latency:          0
CYCLE:    217500052 WDMA bytes sent:          0
CYCLE:    217500052 WDMA total latency:          0
CYCLE:    218000052 Utilization ld q (incomplete):  0
CYCLE:    218000052 RDMA bytes rec:          0
CYCLE:    218000052 Utilization st q:  0
CYCLE:    218000052 Utilization ld q:  0
CYCLE:    218000052 Utilization:  0
CYCLE:    218000052 Utilization ld q:  0
CYCLE:    218000052 Utilization st q:  0
CYCLE:    218000052 RDMA total latency:          0
CYCLE:    218000052 Utilization st q (incomplete):  0
CYCLE:    218000052 WDMA bytes sent:          0
CYCLE:    218000052 Utilization ex q:  0
CYCLE:    218000052 Utilization ex q (incomplete):  0
CYCLE:    218000052 Utilization st q (incomplete):  0
CYCLE:    218000052 Utilization ld q (incomplete):  0
CYCLE:    218000052 WDMA total latency:          0
CYCLE:    218000052 Utilization ex q:  0
CYCLE:    218000052 Utilization:  0
CYCLE:    218000052 Utilization ex q (incomplete):  0
CYCLE:    218500052 RDMA bytes rec:          0
CYCLE:    218500052 RDMA total latency:          0
CYCLE:    218500052 WDMA bytes sent:          0
CYCLE:    218500052 WDMA total latency:          0
CYCLE:    219000052 RDMA bytes rec:          0
CYCLE:    219000052 RDMA total latency:          0
CYCLE:    219000052 WDMA bytes sent:          0
CYCLE:    219000052 WDMA total latency:          0
CYCLE:    219500052 RDMA bytes rec:          0
CYCLE:    219500052 RDMA total latency:          0
CYCLE:    219500052 WDMA bytes sent:          0
CYCLE:    219500052 WDMA total latency:          0
CYCLE:    220000052 Utilization ld q (incomplete):  0
CYCLE:    220000052 RDMA bytes rec:          0
CYCLE:    220000052 Utilization st q:  0
CYCLE:    220000052 Utilization ld q:  0
CYCLE:    220000052 Utilization:  0
CYCLE:    220000052 Utilization ld q:  0
CYCLE:    220000052 Utilization st q:  0
CYCLE:    220000052 RDMA total latency:          0
CYCLE:    220000052 Utilization st q (incomplete):  0
CYCLE:    220000052 WDMA bytes sent:          0
CYCLE:    220000052 Utilization ex q:  0
CYCLE:    220000052 Utilization ex q (incomplete):  0
CYCLE:    220000052 Utilization st q (incomplete):  0
CYCLE:    220000052 Utilization ld q (incomplete):  0
CYCLE:    220000052 WDMA total latency:          0
CYCLE:    220000052 Utilization ex q:  0
CYCLE:    220000052 Utilization:  0
CYCLE:    220000052 Utilization ex q (incomplete):  0
CYCLE:    220500052 RDMA bytes rec:          0
CYCLE:    220500052 RDMA total latency:          0
CYCLE:    220500052 WDMA bytes sent:          0
CYCLE:    220500052 WDMA total latency:          0
CYCLE:    221000052 RDMA bytes rec:          0
CYCLE:    221000052 RDMA total latency:          0
CYCLE:    221000052 WDMA bytes sent:          0
CYCLE:    221000052 WDMA total latency:          0
CYCLE:    221500052 RDMA bytes rec:          0
CYCLE:    221500052 RDMA total latency:          0
CYCLE:    221500052 WDMA bytes sent:          0
CYCLE:    221500052 WDMA total latency:          0
CYCLE:    222000052 Utilization ld q (incomplete):  0
CYCLE:    222000052 RDMA bytes rec:          0
CYCLE:    222000052 Utilization st q:  0
CYCLE:    222000052 Utilization ld q:  0
CYCLE:    222000052 Utilization:  0
CYCLE:    222000052 Utilization ld q:  0
CYCLE:    222000052 Utilization st q:  0
CYCLE:    222000052 RDMA total latency:          0
CYCLE:    222000052 Utilization st q (incomplete):  0
CYCLE:    222000052 WDMA bytes sent:          0
CYCLE:    222000052 Utilization ex q:  0
CYCLE:    222000052 Utilization ex q (incomplete):  0
CYCLE:    222000052 Utilization st q (incomplete):  0
CYCLE:    222000052 Utilization ld q (incomplete):  0
CYCLE:    222000052 WDMA total latency:          0
CYCLE:    222000052 Utilization ex q:  0
CYCLE:    222000052 Utilization:  0
CYCLE:    222000052 Utilization ex q (incomplete):  0
CYCLE:    222500052 RDMA bytes rec:          0
CYCLE:    222500052 RDMA total latency:          0
CYCLE:    222500052 WDMA bytes sent:          0
CYCLE:    222500052 WDMA total latency:          0
CYCLE:    223000052 RDMA bytes rec:          0
CYCLE:    223000052 RDMA total latency:          0
CYCLE:    223000052 WDMA bytes sent:          0
CYCLE:    223000052 WDMA total latency:          0
CYCLE:    223500052 RDMA bytes rec:          0
CYCLE:    223500052 RDMA total latency:          0
CYCLE:    223500052 WDMA bytes sent:          0
CYCLE:    223500052 WDMA total latency:          0
CYCLE:    224000052 Utilization ld q (incomplete):  0
CYCLE:    224000052 RDMA bytes rec:          0
CYCLE:    224000052 Utilization st q:  0
CYCLE:    224000052 Utilization ld q:  0
CYCLE:    224000052 Utilization:  0
CYCLE:    224000052 Utilization ld q:  0
CYCLE:    224000052 Utilization st q:  0
CYCLE:    224000052 RDMA total latency:          0
CYCLE:    224000052 Utilization st q (incomplete):  0
CYCLE:    224000052 WDMA bytes sent:          0
CYCLE:    224000052 Utilization ex q:  0
CYCLE:    224000052 Utilization ex q (incomplete):  0
CYCLE:    224000052 Utilization st q (incomplete):  0
CYCLE:    224000052 Utilization ld q (incomplete):  0
CYCLE:    224000052 WDMA total latency:          0
CYCLE:    224000052 Utilization ex q:  0
CYCLE:    224000052 Utilization:  0
CYCLE:    224000052 Utilization ex q (incomplete):  0
CYCLE:    224500052 RDMA bytes rec:          0
CYCLE:    224500052 RDMA total latency:          0
CYCLE:    224500052 WDMA bytes sent:          0
CYCLE:    224500052 WDMA total latency:          0
CYCLE:    225000052 RDMA bytes rec:          0
CYCLE:    225000052 RDMA total latency:          0
CYCLE:    225000052 WDMA bytes sent:          0
CYCLE:    225000052 WDMA total latency:          0
CYCLE:    225500052 RDMA bytes rec:          0
CYCLE:    225500052 RDMA total latency:          0
CYCLE:    225500052 WDMA bytes sent:          0
CYCLE:    225500052 WDMA total latency:          0
CYCLE:    226000052 Utilization ld q (incomplete):  0
CYCLE:    226000052 RDMA bytes rec:          0
CYCLE:    226000052 Utilization st q:  0
CYCLE:    226000052 Utilization ld q:  0
CYCLE:    226000052 Utilization:  0
CYCLE:    226000052 Utilization ld q:  0
CYCLE:    226000052 Utilization st q:  0
CYCLE:    226000052 RDMA total latency:          0
CYCLE:    226000052 Utilization st q (incomplete):  0
CYCLE:    226000052 WDMA bytes sent:          0
CYCLE:    226000052 Utilization ex q:  0
CYCLE:    226000052 Utilization ex q (incomplete):  0
CYCLE:    226000052 Utilization st q (incomplete):  0
CYCLE:    226000052 Utilization ld q (incomplete):  0
CYCLE:    226000052 WDMA total latency:          0
CYCLE:    226000052 Utilization ex q:  0
CYCLE:    226000052 Utilization:  0
CYCLE:    226000052 Utilization ex q (incomplete):  0
CYCLE:    226500052 RDMA bytes rec:          0
CYCLE:    226500052 RDMA total latency:          0
CYCLE:    226500052 WDMA bytes sent:          0
CYCLE:    226500052 WDMA total latency:          0
CYCLE:    227000052 RDMA bytes rec:          0
CYCLE:    227000052 RDMA total latency:          0
CYCLE:    227000052 WDMA bytes sent:          0
CYCLE:    227000052 WDMA total latency:          0
CYCLE:    227500052 RDMA bytes rec:          0
CYCLE:    227500052 RDMA total latency:          0
CYCLE:    227500052 WDMA bytes sent:          0
CYCLE:    227500052 WDMA total latency:          0
CYCLE:    228000052 Utilization ld q (incomplete):  0
CYCLE:    228000052 RDMA bytes rec:          0
CYCLE:    228000052 Utilization st q:  0
CYCLE:    228000052 Utilization ld q:  0
CYCLE:    228000052 Utilization:  0
CYCLE:    228000052 Utilization ld q:  0
CYCLE:    228000052 Utilization st q:  0
CYCLE:    228000052 RDMA total latency:          0
CYCLE:    228000052 Utilization st q (incomplete):  0
CYCLE:    228000052 WDMA bytes sent:          0
CYCLE:    228000052 Utilization ex q:  0
CYCLE:    228000052 Utilization ex q (incomplete):  0
CYCLE:    228000052 Utilization st q (incomplete):  0
CYCLE:    228000052 Utilization ld q (incomplete):  0
CYCLE:    228000052 WDMA total latency:          0
CYCLE:    228000052 Utilization ex q:  0
CYCLE:    228000052 Utilization:  0
CYCLE:    228000052 Utilization ex q (incomplete):  0
CYCLE:    228500052 RDMA bytes rec:          0
CYCLE:    228500052 RDMA total latency:          0
CYCLE:    228500052 WDMA bytes sent:          0
CYCLE:    228500052 WDMA total latency:          0
CYCLE:    229000052 RDMA bytes rec:          0
CYCLE:    229000052 RDMA total latency:          0
CYCLE:    229000052 WDMA bytes sent:          0
CYCLE:    229000052 WDMA total latency:          0
CYCLE:    229500052 RDMA bytes rec:          0
CYCLE:    229500052 RDMA total latency:          0
CYCLE:    229500052 WDMA bytes sent:          0
CYCLE:    229500052 WDMA total latency:          0
CYCLE:    230000052 Utilization ld q (incomplete):  0
CYCLE:    230000052 RDMA bytes rec:          0
CYCLE:    230000052 Utilization st q:  0
CYCLE:    230000052 Utilization ld q:  0
CYCLE:    230000052 Utilization:  0
CYCLE:    230000052 Utilization ld q:  0
CYCLE:    230000052 Utilization st q:  0
CYCLE:    230000052 RDMA total latency:          0
CYCLE:    230000052 Utilization st q (incomplete):  0
CYCLE:    230000052 WDMA bytes sent:          0
CYCLE:    230000052 Utilization ex q:  0
CYCLE:    230000052 Utilization ex q (incomplete):  0
CYCLE:    230000052 Utilization st q (incomplete):  0
CYCLE:    230000052 Utilization ld q (incomplete):  0
CYCLE:    230000052 WDMA total latency:          0
CYCLE:    230000052 Utilization ex q:  0
CYCLE:    230000052 Utilization:  0
CYCLE:    230000052 Utilization ex q (incomplete):  0
CYCLE:    230500052 RDMA bytes rec:          0
CYCLE:    230500052 RDMA total latency:          0
CYCLE:    230500052 WDMA bytes sent:          0
CYCLE:    230500052 WDMA total latency:          0
CYCLE:    231000052 RDMA bytes rec:          0
CYCLE:    231000052 RDMA total latency:          0
CYCLE:    231000052 WDMA bytes sent:          0
CYCLE:    231000052 WDMA total latency:          0
CYCLE:    231500052 RDMA bytes rec:          0
CYCLE:    231500052 RDMA total latency:          0
CYCLE:    231500052 WDMA bytes sent:          0
CYCLE:    231500052 WDMA total latency:          0
CYCLE:    232000052 Utilization ld q (incomplete):  0
CYCLE:    232000052 RDMA bytes rec:          0
CYCLE:    232000052 Utilization st q:  0
CYCLE:    232000052 Utilization ld q:  0
CYCLE:    232000052 Utilization:  0
CYCLE:    232000052 Utilization ld q:  0
CYCLE:    232000052 Utilization st q:  0
CYCLE:    232000052 RDMA total latency:          0
CYCLE:    232000052 Utilization st q (incomplete):  0
CYCLE:    232000052 WDMA bytes sent:          0
CYCLE:    232000052 Utilization ex q:  0
CYCLE:    232000052 Utilization ex q (incomplete):  0
CYCLE:    232000052 Utilization st q (incomplete):  0
CYCLE:    232000052 Utilization ld q (incomplete):  0
CYCLE:    232000052 WDMA total latency:          0
CYCLE:    232000052 Utilization ex q:  0
CYCLE:    232000052 Utilization:  0
CYCLE:    232000052 Utilization ex q (incomplete):  0
CYCLE:    232500052 RDMA bytes rec:          0
CYCLE:    232500052 RDMA total latency:          0
CYCLE:    232500052 WDMA bytes sent:          0
CYCLE:    232500052 WDMA total latency:          0
CYCLE:    233000052 RDMA bytes rec:          0
CYCLE:    233000052 RDMA total latency:          0
CYCLE:    233000052 WDMA bytes sent:          0
CYCLE:    233000052 WDMA total latency:          0
CYCLE:    233500052 RDMA bytes rec:          0
CYCLE:    233500052 RDMA total latency:          0
CYCLE:    233500052 WDMA bytes sent:          0
CYCLE:    233500052 WDMA total latency:          0
CYCLE:    234000052 Utilization ld q (incomplete):  0
CYCLE:    234000052 RDMA bytes rec:          0
CYCLE:    234000052 Utilization st q:  0
CYCLE:    234000052 Utilization ld q:  0
CYCLE:    234000052 Utilization:  0
CYCLE:    234000052 Utilization ld q:  0
CYCLE:    234000052 Utilization st q:  0
CYCLE:    234000052 RDMA total latency:          0
CYCLE:    234000052 Utilization st q (incomplete):  0
CYCLE:    234000052 WDMA bytes sent:          0
CYCLE:    234000052 Utilization ex q:  0
CYCLE:    234000052 Utilization ex q (incomplete):  0
CYCLE:    234000052 Utilization st q (incomplete):  0
CYCLE:    234000052 Utilization ld q (incomplete):  0
CYCLE:    234000052 WDMA total latency:          0
CYCLE:    234000052 Utilization ex q:  0
CYCLE:    234000052 Utilization:  0
CYCLE:    234000052 Utilization ex q (incomplete):  0
CYCLE:    234500052 RDMA bytes rec:          0
CYCLE:    234500052 RDMA total latency:          0
CYCLE:    234500052 WDMA bytes sent:          0
CYCLE:    234500052 WDMA total latency:          0
CYCLE:    235000052 RDMA bytes rec:          0
CYCLE:    235000052 RDMA total latency:          0
CYCLE:    235000052 WDMA bytes sent:          0
CYCLE:    235000052 WDMA total latency:          0
CYCLE:    235500052 RDMA bytes rec:          0
CYCLE:    235500052 RDMA total latency:          0
CYCLE:    235500052 WDMA bytes sent:          0
CYCLE:    235500052 WDMA total latency:          0
CYCLE:    236000052 Utilization ld q (incomplete):  0
CYCLE:    236000052 RDMA bytes rec:          0
CYCLE:    236000052 Utilization st q:  0
CYCLE:    236000052 Utilization ld q:  0
CYCLE:    236000052 Utilization:  0
CYCLE:    236000052 Utilization ld q:  0
CYCLE:    236000052 Utilization st q:  0
CYCLE:    236000052 RDMA total latency:          0
CYCLE:    236000052 Utilization st q (incomplete):  0
CYCLE:    236000052 WDMA bytes sent:          0
CYCLE:    236000052 Utilization ex q:  0
CYCLE:    236000052 Utilization ex q (incomplete):  0
CYCLE:    236000052 Utilization st q (incomplete):  0
CYCLE:    236000052 Utilization ld q (incomplete):  0
CYCLE:    236000052 WDMA total latency:          0
CYCLE:    236000052 Utilization ex q:  0
CYCLE:    236000052 Utilization:  0
CYCLE:    236000052 Utilization ex q (incomplete):  0
CYCLE:    236500052 RDMA bytes rec:          0
CYCLE:    236500052 RDMA total latency:          0
CYCLE:    236500052 WDMA bytes sent:          0
CYCLE:    236500052 WDMA total latency:          0
CYCLE:    237000052 RDMA bytes rec:          0
CYCLE:    237000052 RDMA total latency:          0
CYCLE:    237000052 WDMA bytes sent:          0
CYCLE:    237000052 WDMA total latency:          0
CYCLE:    237500052 RDMA bytes rec:          0
CYCLE:    237500052 RDMA total latency:          0
CYCLE:    237500052 WDMA bytes sent:          0
CYCLE:    237500052 WDMA total latency:          0
CYCLE:    238000052 Utilization ld q (incomplete):  0
CYCLE:    238000052 RDMA bytes rec:          0
CYCLE:    238000052 Utilization st q:  0
CYCLE:    238000052 Utilization ld q:  0
CYCLE:    238000052 Utilization:  0
CYCLE:    238000052 Utilization ld q:  0
CYCLE:    238000052 Utilization st q:  0
CYCLE:    238000052 RDMA total latency:          0
CYCLE:    238000052 Utilization st q (incomplete):  0
CYCLE:    238000052 WDMA bytes sent:          0
CYCLE:    238000052 Utilization ex q:  0
CYCLE:    238000052 Utilization ex q (incomplete):  0
CYCLE:    238000052 Utilization st q (incomplete):  0
CYCLE:    238000052 Utilization ld q (incomplete):  0
CYCLE:    238000052 WDMA total latency:          0
CYCLE:    238000052 Utilization ex q:  0
CYCLE:    238000052 Utilization:  0
CYCLE:    238000052 Utilization ex q (incomplete):  0
CYCLE:    238500052 RDMA bytes rec:          0
CYCLE:    238500052 RDMA total latency:          0
CYCLE:    238500052 WDMA bytes sent:          0
CYCLE:    238500052 WDMA total latency:          0
CYCLE:    239000052 RDMA bytes rec:          0
CYCLE:    239000052 RDMA total latency:          0
CYCLE:    239000052 WDMA bytes sent:          0
CYCLE:    239000052 WDMA total latency:          0
CYCLE:    239500052 RDMA bytes rec:          0
CYCLE:    239500052 RDMA total latency:          0
CYCLE:    239500052 WDMA bytes sent:          0
CYCLE:    239500052 WDMA total latency:          0
CYCLE:    240000052 Utilization ld q (incomplete):  0
CYCLE:    240000052 RDMA bytes rec:          0
CYCLE:    240000052 Utilization st q:  0
CYCLE:    240000052 Utilization ld q:  0
CYCLE:    240000052 Utilization:  0
CYCLE:    240000052 Utilization ld q:  0
CYCLE:    240000052 Utilization st q:  0
CYCLE:    240000052 RDMA total latency:          0
CYCLE:    240000052 Utilization st q (incomplete):  0
CYCLE:    240000052 WDMA bytes sent:          0
CYCLE:    240000052 Utilization ex q:  0
CYCLE:    240000052 Utilization ex q (incomplete):  0
CYCLE:    240000052 Utilization st q (incomplete):  0
CYCLE:    240000052 Utilization ld q (incomplete):  0
CYCLE:    240000052 WDMA total latency:          0
CYCLE:    240000052 Utilization ex q:  0
CYCLE:    240000052 Utilization:  0
CYCLE:    240000052 Utilization ex q (incomplete):  0
CYCLE:    240500052 RDMA bytes rec:          0
CYCLE:    240500052 RDMA total latency:          0
CYCLE:    240500052 WDMA bytes sent:          0
CYCLE:    240500052 WDMA total latency:          0
CYCLE:    241000052 RDMA bytes rec:          0
CYCLE:    241000052 RDMA total latency:          0
CYCLE:    241000052 WDMA bytes sent:          0
CYCLE:    241000052 WDMA total latency:          0
CYCLE:    241500052 RDMA bytes rec:          0
CYCLE:    241500052 RDMA total latency:          0
CYCLE:    241500052 WDMA bytes sent:          0
CYCLE:    241500052 WDMA total latency:          0
CYCLE:    242000052 Utilization ld q (incomplete):  0
CYCLE:    242000052 RDMA bytes rec:          0
CYCLE:    242000052 Utilization st q:  0
CYCLE:    242000052 Utilization ld q:  0
CYCLE:    242000052 Utilization:  0
CYCLE:    242000052 Utilization ld q:  0
CYCLE:    242000052 Utilization st q:  0
CYCLE:    242000052 RDMA total latency:          0
CYCLE:    242000052 Utilization st q (incomplete):  0
CYCLE:    242000052 WDMA bytes sent:          0
CYCLE:    242000052 Utilization ex q:  0
CYCLE:    242000052 Utilization ex q (incomplete):  0
CYCLE:    242000052 Utilization st q (incomplete):  0
CYCLE:    242000052 Utilization ld q (incomplete):  0
CYCLE:    242000052 WDMA total latency:          0
CYCLE:    242000052 Utilization ex q:  0
CYCLE:    242000052 Utilization:  0
CYCLE:    242000052 Utilization ex q (incomplete):  0
CYCLE:    242500052 RDMA bytes rec:          0
CYCLE:    242500052 RDMA total latency:          0
CYCLE:    242500052 WDMA bytes sent:          0
CYCLE:    242500052 WDMA total latency:          0
CYCLE:    243000052 RDMA bytes rec:          0
CYCLE:    243000052 RDMA total latency:          0
CYCLE:    243000052 WDMA bytes sent:          0
CYCLE:    243000052 WDMA total latency:          0
CYCLE:    243500052 RDMA bytes rec:          0
CYCLE:    243500052 RDMA total latency:          0
CYCLE:    243500052 WDMA bytes sent:          0
CYCLE:    243500052 WDMA total latency:          0
CYCLE:    244000052 Utilization ld q (incomplete):  0
CYCLE:    244000052 RDMA bytes rec:          0
CYCLE:    244000052 Utilization st q:  0
CYCLE:    244000052 Utilization ld q:  0
CYCLE:    244000052 Utilization:  0
CYCLE:    244000052 Utilization ld q:  0
CYCLE:    244000052 Utilization st q:  0
CYCLE:    244000052 RDMA total latency:          0
CYCLE:    244000052 Utilization st q (incomplete):  0
CYCLE:    244000052 WDMA bytes sent:          0
CYCLE:    244000052 Utilization ex q:  0
CYCLE:    244000052 Utilization ex q (incomplete):  0
CYCLE:    244000052 Utilization st q (incomplete):  0
CYCLE:    244000052 Utilization ld q (incomplete):  0
CYCLE:    244000052 WDMA total latency:          0
CYCLE:    244000052 Utilization ex q:  0
CYCLE:    244000052 Utilization:  0
CYCLE:    244000052 Utilization ex q (incomplete):  0
CYCLE:    244500052 RDMA bytes rec:          0
CYCLE:    244500052 RDMA total latency:          0
CYCLE:    244500052 WDMA bytes sent:          0
CYCLE:    244500052 WDMA total latency:          0
CYCLE:    245000052 RDMA bytes rec:          0
CYCLE:    245000052 RDMA total latency:          0
CYCLE:    245000052 WDMA bytes sent:          0
CYCLE:    245000052 WDMA total latency:          0
CYCLE:    245500052 RDMA bytes rec:          0
CYCLE:    245500052 RDMA total latency:          0
CYCLE:    245500052 WDMA bytes sent:          0
CYCLE:    245500052 WDMA total latency:          0
CYCLE:    246000052 Utilization ld q (incomplete):  0
CYCLE:    246000052 RDMA bytes rec:          0
CYCLE:    246000052 Utilization st q:  0
CYCLE:    246000052 Utilization ld q:  0
CYCLE:    246000052 Utilization:  0
CYCLE:    246000052 Utilization ld q:  0
CYCLE:    246000052 Utilization st q:  0
CYCLE:    246000052 RDMA total latency:          0
CYCLE:    246000052 Utilization st q (incomplete):  0
CYCLE:    246000052 WDMA bytes sent:          0
CYCLE:    246000052 Utilization ex q:  0
CYCLE:    246000052 Utilization ex q (incomplete):  0
CYCLE:    246000052 Utilization st q (incomplete):  0
CYCLE:    246000052 Utilization ld q (incomplete):  0
CYCLE:    246000052 WDMA total latency:          0
CYCLE:    246000052 Utilization ex q:  0
CYCLE:    246000052 Utilization:  0
CYCLE:    246000052 Utilization ex q (incomplete):  0
CYCLE:    246500052 RDMA bytes rec:          0
CYCLE:    246500052 RDMA total latency:          0
CYCLE:    246500052 WDMA bytes sent:          0
CYCLE:    246500052 WDMA total latency:          0
CYCLE:    247000052 RDMA bytes rec:          0
CYCLE:    247000052 RDMA total latency:          0
CYCLE:    247000052 WDMA bytes sent:          0
CYCLE:    247000052 WDMA total latency:          0
CYCLE:    247500052 RDMA bytes rec:          0
CYCLE:    247500052 RDMA total latency:          0
CYCLE:    247500052 WDMA bytes sent:          0
CYCLE:    247500052 WDMA total latency:          0
CYCLE:    248000052 Utilization ld q (incomplete):  0
CYCLE:    248000052 RDMA bytes rec:          0
CYCLE:    248000052 Utilization st q:  0
CYCLE:    248000052 Utilization ld q:  0
CYCLE:    248000052 Utilization:  0
CYCLE:    248000052 Utilization ld q:  0
CYCLE:    248000052 Utilization st q:  0
CYCLE:    248000052 RDMA total latency:          0
CYCLE:    248000052 Utilization st q (incomplete):  0
CYCLE:    248000052 WDMA bytes sent:          0
CYCLE:    248000052 Utilization ex q:  0
CYCLE:    248000052 Utilization ex q (incomplete):  0
CYCLE:    248000052 Utilization st q (incomplete):  0
CYCLE:    248000052 Utilization ld q (incomplete):  0
CYCLE:    248000052 WDMA total latency:          0
CYCLE:    248000052 Utilization ex q:  0
CYCLE:    248000052 Utilization:  0
CYCLE:    248000052 Utilization ex q (incomplete):  0
CYCLE:    248500052 RDMA bytes rec:          0
CYCLE:    248500052 RDMA total latency:          0
CYCLE:    248500052 WDMA bytes sent:          0
CYCLE:    248500052 WDMA total latency:          0
CYCLE:    249000052 RDMA bytes rec:          0
CYCLE:    249000052 RDMA total latency:          0
CYCLE:    249000052 WDMA bytes sent:          0
CYCLE:    249000052 WDMA total latency:          0
CYCLE:    249500052 RDMA bytes rec:          0
CYCLE:    249500052 RDMA total latency:          0
CYCLE:    249500052 WDMA bytes sent:          0
CYCLE:    249500052 WDMA total latency:          0
CYCLE:    250000052 Utilization ld q (incomplete):  0
CYCLE:    250000052 RDMA bytes rec:          0
CYCLE:    250000052 Utilization st q:  0
CYCLE:    250000052 Utilization ld q:  0
CYCLE:    250000052 Utilization:  0
CYCLE:    250000052 Utilization ld q:  0
CYCLE:    250000052 Utilization st q:  0
CYCLE:    250000052 RDMA total latency:          0
CYCLE:    250000052 Utilization st q (incomplete):  0
CYCLE:    250000052 WDMA bytes sent:          0
CYCLE:    250000052 Utilization ex q:  0
CYCLE:    250000052 Utilization ex q (incomplete):  0
CYCLE:    250000052 Utilization st q (incomplete):  0
CYCLE:    250000052 Utilization ld q (incomplete):  0
CYCLE:    250000052 WDMA total latency:          0
CYCLE:    250000052 Utilization ex q:  0
CYCLE:    250000052 Utilization:  0
CYCLE:    250000052 Utilization ex q (incomplete):  0
CYCLE:    250500052 RDMA bytes rec:          0
CYCLE:    250500052 RDMA total latency:          0
CYCLE:    250500052 WDMA bytes sent:          0
CYCLE:    250500052 WDMA total latency:          0
CYCLE:    251000052 RDMA bytes rec:          0
CYCLE:    251000052 RDMA total latency:          0
CYCLE:    251000052 WDMA bytes sent:          0
CYCLE:    251000052 WDMA total latency:          0
CYCLE:    251500052 RDMA bytes rec:          0
CYCLE:    251500052 RDMA total latency:          0
CYCLE:    251500052 WDMA bytes sent:          0
CYCLE:    251500052 WDMA total latency:          0
CYCLE:    252000052 Utilization ld q (incomplete):  0
CYCLE:    252000052 RDMA bytes rec:          0
CYCLE:    252000052 Utilization st q:  0
CYCLE:    252000052 Utilization ld q:  0
CYCLE:    252000052 Utilization:  0
CYCLE:    252000052 Utilization ld q:  0
CYCLE:    252000052 Utilization st q:  0
CYCLE:    252000052 RDMA total latency:          0
CYCLE:    252000052 Utilization st q (incomplete):  0
CYCLE:    252000052 WDMA bytes sent:          0
CYCLE:    252000052 Utilization ex q:  0
CYCLE:    252000052 Utilization ex q (incomplete):  0
CYCLE:    252000052 Utilization st q (incomplete):  0
CYCLE:    252000052 Utilization ld q (incomplete):  0
CYCLE:    252000052 WDMA total latency:          0
CYCLE:    252000052 Utilization ex q:  0
CYCLE:    252000052 Utilization:  0
CYCLE:    252000052 Utilization ex q (incomplete):  0
CYCLE:    252500052 RDMA bytes rec:          0
CYCLE:    252500052 RDMA total latency:          0
CYCLE:    252500052 WDMA bytes sent:          0
CYCLE:    252500052 WDMA total latency:          0
CYCLE:    253000052 RDMA bytes rec:          0
CYCLE:    253000052 RDMA total latency:          0
CYCLE:    253000052 WDMA bytes sent:          0
CYCLE:    253000052 WDMA total latency:          0
CYCLE:    253500052 RDMA bytes rec:          0
CYCLE:    253500052 RDMA total latency:          0
CYCLE:    253500052 WDMA bytes sent:          0
CYCLE:    253500052 WDMA total latency:          0
CYCLE:    254000052 Utilization ld q (incomplete):  0
CYCLE:    254000052 RDMA bytes rec:          0
CYCLE:    254000052 Utilization st q:  0
CYCLE:    254000052 Utilization ld q:  0
CYCLE:    254000052 Utilization:  0
CYCLE:    254000052 Utilization ld q:  0
CYCLE:    254000052 Utilization st q:  0
CYCLE:    254000052 RDMA total latency:          0
CYCLE:    254000052 Utilization st q (incomplete):  0
CYCLE:    254000052 WDMA bytes sent:          0
CYCLE:    254000052 Utilization ex q:  0
CYCLE:    254000052 Utilization ex q (incomplete):  0
CYCLE:    254000052 Utilization st q (incomplete):  0
CYCLE:    254000052 Utilization ld q (incomplete):  0
CYCLE:    254000052 WDMA total latency:          0
CYCLE:    254000052 Utilization ex q:  0
CYCLE:    254000052 Utilization:  0
CYCLE:    254000052 Utilization ex q (incomplete):  0
CYCLE:    254500052 RDMA bytes rec:          0
CYCLE:    254500052 RDMA total latency:          0
CYCLE:    254500052 WDMA bytes sent:          0
CYCLE:    254500052 WDMA total latency:          0
CYCLE:    255000052 RDMA bytes rec:          0
CYCLE:    255000052 RDMA total latency:          0
CYCLE:    255000052 WDMA bytes sent:          0
CYCLE:    255000052 WDMA total latency:          0
CYCLE:    255500052 RDMA bytes rec:          0
CYCLE:    255500052 RDMA total latency:          0
CYCLE:    255500052 WDMA bytes sent:          0
CYCLE:    255500052 WDMA total latency:          0
CYCLE:    256000052 Utilization ld q (incomplete):  0
CYCLE:    256000052 RDMA bytes rec:          0
CYCLE:    256000052 Utilization st q:  0
CYCLE:    256000052 Utilization ld q:  0
CYCLE:    256000052 Utilization:  0
CYCLE:    256000052 Utilization ld q:  0
CYCLE:    256000052 Utilization st q:  0
CYCLE:    256000052 RDMA total latency:          0
CYCLE:    256000052 Utilization st q (incomplete):  0
CYCLE:    256000052 WDMA bytes sent:          0
CYCLE:    256000052 Utilization ex q:  0
CYCLE:    256000052 Utilization ex q (incomplete):  0
CYCLE:    256000052 Utilization st q (incomplete):  0
CYCLE:    256000052 Utilization ld q (incomplete):  0
CYCLE:    256000052 WDMA total latency:          0
CYCLE:    256000052 Utilization ex q:  0
CYCLE:    256000052 Utilization:  0
CYCLE:    256000052 Utilization ex q (incomplete):  0
CYCLE:    256500052 RDMA bytes rec:          0
CYCLE:    256500052 RDMA total latency:          0
CYCLE:    256500052 WDMA bytes sent:          0
CYCLE:    256500052 WDMA total latency:          0
CYCLE:    257000052 RDMA bytes rec:          0
CYCLE:    257000052 RDMA total latency:          0
CYCLE:    257000052 WDMA bytes sent:          0
CYCLE:    257000052 WDMA total latency:          0
CYCLE:    257500052 RDMA bytes rec:          0
CYCLE:    257500052 RDMA total latency:          0
CYCLE:    257500052 WDMA bytes sent:          0
CYCLE:    257500052 WDMA total latency:          0
CYCLE:    258000052 Utilization ld q (incomplete):  0
CYCLE:    258000052 RDMA bytes rec:          0
CYCLE:    258000052 Utilization st q:  0
CYCLE:    258000052 Utilization ld q:  0
CYCLE:    258000052 Utilization:  0
CYCLE:    258000052 Utilization ld q:  0
CYCLE:    258000052 Utilization st q:  0
CYCLE:    258000052 RDMA total latency:          0
CYCLE:    258000052 Utilization st q (incomplete):  0
CYCLE:    258000052 WDMA bytes sent:          0
CYCLE:    258000052 Utilization ex q:  0
CYCLE:    258000052 Utilization ex q (incomplete):  0
CYCLE:    258000052 Utilization st q (incomplete):  0
CYCLE:    258000052 Utilization ld q (incomplete):  0
CYCLE:    258000052 WDMA total latency:          0
CYCLE:    258000052 Utilization ex q:  0
CYCLE:    258000052 Utilization:  0
CYCLE:    258000052 Utilization ex q (incomplete):  0
CYCLE:    258500052 RDMA bytes rec:          0
CYCLE:    258500052 RDMA total latency:          0
CYCLE:    258500052 WDMA bytes sent:          0
CYCLE:    258500052 WDMA total latency:          0
CYCLE:    259000052 RDMA bytes rec:          0
CYCLE:    259000052 RDMA total latency:          0
CYCLE:    259000052 WDMA bytes sent:          0
CYCLE:    259000052 WDMA total latency:          0
CYCLE:    259500052 RDMA bytes rec:          0
CYCLE:    259500052 RDMA total latency:          0
CYCLE:    259500052 WDMA bytes sent:          0
CYCLE:    259500052 WDMA total latency:          0
CYCLE:    260000052 Utilization ld q (incomplete):  0
CYCLE:    260000052 RDMA bytes rec:          0
CYCLE:    260000052 Utilization st q:  0
CYCLE:    260000052 Utilization ld q:  0
CYCLE:    260000052 Utilization:  0
CYCLE:    260000052 Utilization ld q:  0
CYCLE:    260000052 Utilization st q:  0
CYCLE:    260000052 RDMA total latency:          0
CYCLE:    260000052 Utilization st q (incomplete):  0
CYCLE:    260000052 WDMA bytes sent:          0
CYCLE:    260000052 Utilization ex q:  0
CYCLE:    260000052 Utilization ex q (incomplete):  0
CYCLE:    260000052 Utilization st q (incomplete):  0
CYCLE:    260000052 Utilization ld q (incomplete):  0
CYCLE:    260000052 WDMA total latency:          0
CYCLE:    260000052 Utilization ex q:  0
CYCLE:    260000052 Utilization:  0
CYCLE:    260000052 Utilization ex q (incomplete):  0
CYCLE:    260500052 RDMA bytes rec:          0
CYCLE:    260500052 RDMA total latency:          0
CYCLE:    260500052 WDMA bytes sent:          0
CYCLE:    260500052 WDMA total latency:          0
CYCLE:    261000052 RDMA bytes rec:          0
CYCLE:    261000052 RDMA total latency:          0
CYCLE:    261000052 WDMA bytes sent:          0
CYCLE:    261000052 WDMA total latency:          0
CYCLE:    261500052 RDMA bytes rec:          0
CYCLE:    261500052 RDMA total latency:          0
CYCLE:    261500052 WDMA bytes sent:          0
CYCLE:    261500052 WDMA total latency:          0
CYCLE:    262000052 Utilization ld q (incomplete):  0
CYCLE:    262000052 RDMA bytes rec:          0
CYCLE:    262000052 Utilization st q:  0
CYCLE:    262000052 Utilization ld q:  0
CYCLE:    262000052 Utilization:  0
CYCLE:    262000052 Utilization ld q:  0
CYCLE:    262000052 Utilization st q:  0
CYCLE:    262000052 RDMA total latency:          0
CYCLE:    262000052 Utilization st q (incomplete):  0
CYCLE:    262000052 WDMA bytes sent:          0
CYCLE:    262000052 Utilization ex q:  0
CYCLE:    262000052 Utilization ex q (incomplete):  0
CYCLE:    262000052 Utilization st q (incomplete):  0
CYCLE:    262000052 Utilization ld q (incomplete):  0
CYCLE:    262000052 WDMA total latency:          0
CYCLE:    262000052 Utilization ex q:  0
CYCLE:    262000052 Utilization:  0
CYCLE:    262000052 Utilization ex q (incomplete):  0
CYCLE:    262500052 RDMA bytes rec:          0
CYCLE:    262500052 RDMA total latency:          0
CYCLE:    262500052 WDMA bytes sent:          0
CYCLE:    262500052 WDMA total latency:          0
CYCLE:    263000052 RDMA bytes rec:          0
CYCLE:    263000052 RDMA total latency:          0
CYCLE:    263000052 WDMA bytes sent:          0
CYCLE:    263000052 WDMA total latency:          0
CYCLE:    263500052 RDMA bytes rec:          0
CYCLE:    263500052 RDMA total latency:          0
CYCLE:    263500052 WDMA bytes sent:          0
CYCLE:    263500052 WDMA total latency:          0
CYCLE:    264000052 Utilization ld q (incomplete):  0
CYCLE:    264000052 RDMA bytes rec:          0
CYCLE:    264000052 Utilization st q:  0
CYCLE:    264000052 Utilization ld q:  0
CYCLE:    264000052 Utilization:  0
CYCLE:    264000052 Utilization ld q:  0
CYCLE:    264000052 Utilization st q:  0
CYCLE:    264000052 RDMA total latency:          0
CYCLE:    264000052 Utilization st q (incomplete):  0
CYCLE:    264000052 WDMA bytes sent:          0
CYCLE:    264000052 Utilization ex q:  0
CYCLE:    264000052 Utilization ex q (incomplete):  0
CYCLE:    264000052 Utilization st q (incomplete):  0
CYCLE:    264000052 Utilization ld q (incomplete):  0
CYCLE:    264000052 WDMA total latency:          0
CYCLE:    264000052 Utilization ex q:  0
CYCLE:    264000052 Utilization:  0
CYCLE:    264000052 Utilization ex q (incomplete):  0
CYCLE:    264500052 RDMA bytes rec:          0
CYCLE:    264500052 RDMA total latency:          0
CYCLE:    264500052 WDMA bytes sent:          0
CYCLE:    264500052 WDMA total latency:          0
CYCLE:    265000052 RDMA bytes rec:          0
CYCLE:    265000052 RDMA total latency:          0
CYCLE:    265000052 WDMA bytes sent:          0
CYCLE:    265000052 WDMA total latency:          0
CYCLE:    265500052 RDMA bytes rec:          0
CYCLE:    265500052 RDMA total latency:          0
CYCLE:    265500052 WDMA bytes sent:          0
CYCLE:    265500052 WDMA total latency:          0
CYCLE:    266000052 Utilization ld q (incomplete):  0
CYCLE:    266000052 RDMA bytes rec:          0
CYCLE:    266000052 Utilization st q:  0
CYCLE:    266000052 Utilization ld q:  0
CYCLE:    266000052 Utilization:  0
CYCLE:    266000052 Utilization ld q:  0
CYCLE:    266000052 Utilization st q:  0
CYCLE:    266000052 RDMA total latency:          0
CYCLE:    266000052 Utilization st q (incomplete):  0
CYCLE:    266000052 WDMA bytes sent:          0
CYCLE:    266000052 Utilization ex q:  0
CYCLE:    266000052 Utilization ex q (incomplete):  0
CYCLE:    266000052 Utilization st q (incomplete):  0
CYCLE:    266000052 Utilization ld q (incomplete):  0
CYCLE:    266000052 WDMA total latency:          0
CYCLE:    266000052 Utilization ex q:  0
CYCLE:    266000052 Utilization:  0
CYCLE:    266000052 Utilization ex q (incomplete):  0
CYCLE:    266500052 RDMA bytes rec:          0
CYCLE:    266500052 RDMA total latency:          0
CYCLE:    266500052 WDMA bytes sent:          0
CYCLE:    266500052 WDMA total latency:          0
CYCLE:    267000052 RDMA bytes rec:          0
CYCLE:    267000052 RDMA total latency:          0
CYCLE:    267000052 WDMA bytes sent:          0
CYCLE:    267000052 WDMA total latency:          0
CYCLE:    267500052 RDMA bytes rec:          0
CYCLE:    267500052 RDMA total latency:          0
CYCLE:    267500052 WDMA bytes sent:          0
CYCLE:    267500052 WDMA total latency:          0
CYCLE:    268000052 Utilization ld q (incomplete):  0
CYCLE:    268000052 RDMA bytes rec:          0
CYCLE:    268000052 Utilization st q:  0
CYCLE:    268000052 Utilization ld q:  0
CYCLE:    268000052 Utilization:  0
CYCLE:    268000052 Utilization ld q:  0
CYCLE:    268000052 Utilization st q:  0
CYCLE:    268000052 RDMA total latency:          0
CYCLE:    268000052 Utilization st q (incomplete):  0
CYCLE:    268000052 WDMA bytes sent:          0
CYCLE:    268000052 Utilization ex q:  0
CYCLE:    268000052 Utilization ex q (incomplete):  0
CYCLE:    268000052 Utilization st q (incomplete):  0
CYCLE:    268000052 Utilization ld q (incomplete):  0
CYCLE:    268000052 WDMA total latency:          0
CYCLE:    268000052 Utilization ex q:  0
CYCLE:    268000052 Utilization:  0
CYCLE:    268000052 Utilization ex q (incomplete):  0
CYCLE:    268500052 RDMA bytes rec:          0
CYCLE:    268500052 RDMA total latency:          0
CYCLE:    268500052 WDMA bytes sent:          0
CYCLE:    268500052 WDMA total latency:          0
CYCLE:    269000052 RDMA bytes rec:          0
CYCLE:    269000052 RDMA total latency:          0
CYCLE:    269000052 WDMA bytes sent:          0
CYCLE:    269000052 WDMA total latency:          0
CYCLE:    269500052 RDMA bytes rec:          0
CYCLE:    269500052 RDMA total latency:          0
CYCLE:    269500052 WDMA bytes sent:          0
CYCLE:    269500052 WDMA total latency:          0
CYCLE:    270000052 Utilization ld q (incomplete):  0
CYCLE:    270000052 RDMA bytes rec:          0
CYCLE:    270000052 Utilization st q:  0
CYCLE:    270000052 Utilization ld q:  0
CYCLE:    270000052 Utilization:  0
CYCLE:    270000052 Utilization ld q:  0
CYCLE:    270000052 Utilization st q:  0
CYCLE:    270000052 RDMA total latency:          0
CYCLE:    270000052 Utilization st q (incomplete):  0
CYCLE:    270000052 WDMA bytes sent:          0
CYCLE:    270000052 Utilization ex q:  0
CYCLE:    270000052 Utilization ex q (incomplete):  0
CYCLE:    270000052 Utilization st q (incomplete):  0
CYCLE:    270000052 Utilization ld q (incomplete):  0
CYCLE:    270000052 WDMA total latency:          0
CYCLE:    270000052 Utilization ex q:  0
CYCLE:    270000052 Utilization:  0
CYCLE:    270000052 Utilization ex q (incomplete):  0
CYCLE:    270500052 RDMA bytes rec:          0
CYCLE:    270500052 RDMA total latency:          0
CYCLE:    270500052 WDMA bytes sent:          0
CYCLE:    270500052 WDMA total latency:          0
CYCLE:    271000052 RDMA bytes rec:          0
CYCLE:    271000052 RDMA total latency:          0
CYCLE:    271000052 WDMA bytes sent:          0
CYCLE:    271000052 WDMA total latency:          0
CYCLE:    271500052 RDMA bytes rec:          0
CYCLE:    271500052 RDMA total latency:          0
CYCLE:    271500052 WDMA bytes sent:          0
CYCLE:    271500052 WDMA total latency:          0
CYCLE:    272000052 Utilization ld q (incomplete):  0
CYCLE:    272000052 RDMA bytes rec:          0
CYCLE:    272000052 Utilization st q:  0
CYCLE:    272000052 Utilization ld q:  0
CYCLE:    272000052 Utilization:  0
CYCLE:    272000052 Utilization ld q:  0
CYCLE:    272000052 Utilization st q:  0
CYCLE:    272000052 RDMA total latency:          0
CYCLE:    272000052 Utilization st q (incomplete):  0
CYCLE:    272000052 WDMA bytes sent:          0
CYCLE:    272000052 Utilization ex q:  0
CYCLE:    272000052 Utilization ex q (incomplete):  0
CYCLE:    272000052 Utilization st q (incomplete):  0
CYCLE:    272000052 Utilization ld q (incomplete):  0
CYCLE:    272000052 WDMA total latency:          0
CYCLE:    272000052 Utilization ex q:  0
CYCLE:    272000052 Utilization:  0
CYCLE:    272000052 Utilization ex q (incomplete):  0
CYCLE:    272500052 RDMA bytes rec:          0
CYCLE:    272500052 RDMA total latency:          0
CYCLE:    272500052 WDMA bytes sent:          0
CYCLE:    272500052 WDMA total latency:          0
CYCLE:    273000052 RDMA bytes rec:          0
CYCLE:    273000052 RDMA total latency:          0
CYCLE:    273000052 WDMA bytes sent:          0
CYCLE:    273000052 WDMA total latency:          0
CYCLE:    273500052 RDMA bytes rec:          0
CYCLE:    273500052 RDMA total latency:          0
CYCLE:    273500052 WDMA bytes sent:          0
CYCLE:    273500052 WDMA total latency:          0
CYCLE:    274000052 Utilization ld q (incomplete):  0
CYCLE:    274000052 RDMA bytes rec:          0
CYCLE:    274000052 Utilization st q:  0
CYCLE:    274000052 Utilization ld q:  0
CYCLE:    274000052 Utilization:  0
CYCLE:    274000052 Utilization ld q:  0
CYCLE:    274000052 Utilization st q:  0
CYCLE:    274000052 RDMA total latency:          0
CYCLE:    274000052 Utilization st q (incomplete):  0
CYCLE:    274000052 WDMA bytes sent:          0
CYCLE:    274000052 Utilization ex q:  0
CYCLE:    274000052 Utilization ex q (incomplete):  0
CYCLE:    274000052 Utilization st q (incomplete):  0
CYCLE:    274000052 Utilization ld q (incomplete):  0
CYCLE:    274000052 WDMA total latency:          0
CYCLE:    274000052 Utilization ex q:  0
CYCLE:    274000052 Utilization:  0
CYCLE:    274000052 Utilization ex q (incomplete):  0
CYCLE:    274500052 RDMA bytes rec:          0
CYCLE:    274500052 RDMA total latency:          0
CYCLE:    274500052 WDMA bytes sent:          0
CYCLE:    274500052 WDMA total latency:          0
CYCLE:    275000052 RDMA bytes rec:          0
CYCLE:    275000052 RDMA total latency:          0
CYCLE:    275000052 WDMA bytes sent:          0
CYCLE:    275000052 WDMA total latency:          0
CYCLE:    275500052 RDMA bytes rec:          0
CYCLE:    275500052 RDMA total latency:          0
CYCLE:    275500052 WDMA bytes sent:          0
CYCLE:    275500052 WDMA total latency:          0
CYCLE:    276000052 Utilization ld q (incomplete):  0
CYCLE:    276000052 RDMA bytes rec:          0
CYCLE:    276000052 Utilization st q:  0
CYCLE:    276000052 Utilization ld q:  0
CYCLE:    276000052 Utilization:  0
CYCLE:    276000052 Utilization ld q:  0
CYCLE:    276000052 Utilization st q:  0
CYCLE:    276000052 RDMA total latency:          0
CYCLE:    276000052 Utilization st q (incomplete):  0
CYCLE:    276000052 WDMA bytes sent:          0
CYCLE:    276000052 Utilization ex q:  0
CYCLE:    276000052 Utilization ex q (incomplete):  0
CYCLE:    276000052 Utilization st q (incomplete):  0
CYCLE:    276000052 Utilization ld q (incomplete):  0
CYCLE:    276000052 WDMA total latency:          0
CYCLE:    276000052 Utilization ex q:  0
CYCLE:    276000052 Utilization:  0
CYCLE:    276000052 Utilization ex q (incomplete):  0
CYCLE:    276500052 RDMA bytes rec:          0
CYCLE:    276500052 RDMA total latency:          0
CYCLE:    276500052 WDMA bytes sent:          0
CYCLE:    276500052 WDMA total latency:          0
CYCLE:    277000052 RDMA bytes rec:          0
CYCLE:    277000052 RDMA total latency:          0
CYCLE:    277000052 WDMA bytes sent:          0
CYCLE:    277000052 WDMA total latency:          0
CYCLE:    277500052 RDMA bytes rec:          0
CYCLE:    277500052 RDMA total latency:          0
CYCLE:    277500052 WDMA bytes sent:          0
CYCLE:    277500052 WDMA total latency:          0
CYCLE:    278000052 Utilization ld q (incomplete):  0
CYCLE:    278000052 RDMA bytes rec:          0
CYCLE:    278000052 Utilization st q:  0
CYCLE:    278000052 Utilization ld q:  0
CYCLE:    278000052 Utilization:  0
CYCLE:    278000052 Utilization ld q:  0
CYCLE:    278000052 Utilization st q:  0
CYCLE:    278000052 RDMA total latency:          0
CYCLE:    278000052 Utilization st q (incomplete):  0
CYCLE:    278000052 WDMA bytes sent:          0
CYCLE:    278000052 Utilization ex q:  0
CYCLE:    278000052 Utilization ex q (incomplete):  0
CYCLE:    278000052 Utilization st q (incomplete):  0
CYCLE:    278000052 Utilization ld q (incomplete):  0
CYCLE:    278000052 WDMA total latency:          0
CYCLE:    278000052 Utilization ex q:  0
CYCLE:    278000052 Utilization:  0
CYCLE:    278000052 Utilization ex q (incomplete):  0
CYCLE:    278500052 RDMA bytes rec:          0
CYCLE:    278500052 RDMA total latency:          0
CYCLE:    278500052 WDMA bytes sent:          0
CYCLE:    278500052 WDMA total latency:          0
CYCLE:    279000052 RDMA bytes rec:          0
CYCLE:    279000052 RDMA total latency:          0
CYCLE:    279000052 WDMA bytes sent:          0
CYCLE:    279000052 WDMA total latency:          0
CYCLE:    279500052 RDMA bytes rec:          0
CYCLE:    279500052 RDMA total latency:          0
CYCLE:    279500052 WDMA bytes sent:          0
CYCLE:    279500052 WDMA total latency:          0
CYCLE:    280000052 Utilization ld q (incomplete):  0
CYCLE:    280000052 RDMA bytes rec:          0
CYCLE:    280000052 Utilization st q:  0
CYCLE:    280000052 Utilization ld q:  0
CYCLE:    280000052 Utilization:  0
CYCLE:    280000052 Utilization ld q:  0
CYCLE:    280000052 Utilization st q:  0
CYCLE:    280000052 RDMA total latency:          0
CYCLE:    280000052 Utilization st q (incomplete):  0
CYCLE:    280000052 WDMA bytes sent:          0
CYCLE:    280000052 Utilization ex q:  0
CYCLE:    280000052 Utilization ex q (incomplete):  0
CYCLE:    280000052 Utilization st q (incomplete):  0
CYCLE:    280000052 Utilization ld q (incomplete):  0
CYCLE:    280000052 WDMA total latency:          0
CYCLE:    280000052 Utilization ex q:  0
CYCLE:    280000052 Utilization:  0
CYCLE:    280000052 Utilization ex q (incomplete):  0
CYCLE:    280500052 RDMA bytes rec:          0
CYCLE:    280500052 RDMA total latency:          0
CYCLE:    280500052 WDMA bytes sent:          0
CYCLE:    280500052 WDMA total latency:          0
CYCLE:    281000052 RDMA bytes rec:          0
CYCLE:    281000052 RDMA total latency:          0
CYCLE:    281000052 WDMA bytes sent:          0
CYCLE:    281000052 WDMA total latency:          0
CYCLE:    281500052 RDMA bytes rec:          0
CYCLE:    281500052 RDMA total latency:          0
CYCLE:    281500052 WDMA bytes sent:          0
CYCLE:    281500052 WDMA total latency:          0
CYCLE:    282000052 Utilization ld q (incomplete):  0
CYCLE:    282000052 RDMA bytes rec:          0
CYCLE:    282000052 Utilization st q:  0
CYCLE:    282000052 Utilization ld q:  0
CYCLE:    282000052 Utilization:  0
CYCLE:    282000052 Utilization ld q:  0
CYCLE:    282000052 Utilization st q:  0
CYCLE:    282000052 RDMA total latency:          0
CYCLE:    282000052 Utilization st q (incomplete):  0
CYCLE:    282000052 WDMA bytes sent:          0
CYCLE:    282000052 Utilization ex q:  0
CYCLE:    282000052 Utilization ex q (incomplete):  0
CYCLE:    282000052 Utilization st q (incomplete):  0
CYCLE:    282000052 Utilization ld q (incomplete):  0
CYCLE:    282000052 WDMA total latency:          0
CYCLE:    282000052 Utilization ex q:  0
CYCLE:    282000052 Utilization:  0
CYCLE:    282000052 Utilization ex q (incomplete):  0
CYCLE:    282500052 RDMA bytes rec:          0
CYCLE:    282500052 RDMA total latency:          0
CYCLE:    282500052 WDMA bytes sent:          0
CYCLE:    282500052 WDMA total latency:          0
CYCLE:    283000052 RDMA bytes rec:          0
CYCLE:    283000052 RDMA total latency:          0
CYCLE:    283000052 WDMA bytes sent:          0
CYCLE:    283000052 WDMA total latency:          0
CYCLE:    283500052 RDMA bytes rec:          0
CYCLE:    283500052 RDMA total latency:          0
CYCLE:    283500052 WDMA bytes sent:          0
CYCLE:    283500052 WDMA total latency:          0
CYCLE:    284000052 Utilization ld q (incomplete):  0
CYCLE:    284000052 RDMA bytes rec:          0
CYCLE:    284000052 Utilization st q:  0
CYCLE:    284000052 Utilization ld q:  0
CYCLE:    284000052 Utilization:  0
CYCLE:    284000052 Utilization ld q:  0
CYCLE:    284000052 Utilization st q:  0
CYCLE:    284000052 RDMA total latency:          0
CYCLE:    284000052 Utilization st q (incomplete):  0
CYCLE:    284000052 WDMA bytes sent:          0
CYCLE:    284000052 Utilization ex q:  0
CYCLE:    284000052 Utilization ex q (incomplete):  0
CYCLE:    284000052 Utilization st q (incomplete):  0
CYCLE:    284000052 Utilization ld q (incomplete):  0
CYCLE:    284000052 WDMA total latency:          0
CYCLE:    284000052 Utilization ex q:  0
CYCLE:    284000052 Utilization:  0
CYCLE:    284000052 Utilization ex q (incomplete):  0
CYCLE:    284500052 RDMA bytes rec:          0
CYCLE:    284500052 RDMA total latency:          0
CYCLE:    284500052 WDMA bytes sent:          0
CYCLE:    284500052 WDMA total latency:          0
CYCLE:    285000052 RDMA bytes rec:          0
CYCLE:    285000052 RDMA total latency:          0
CYCLE:    285000052 WDMA bytes sent:          0
CYCLE:    285000052 WDMA total latency:          0
CYCLE:    285500052 RDMA bytes rec:          0
CYCLE:    285500052 RDMA total latency:          0
CYCLE:    285500052 WDMA bytes sent:          0
CYCLE:    285500052 WDMA total latency:          0
CYCLE:    286000052 Utilization ld q (incomplete):  0
CYCLE:    286000052 RDMA bytes rec:          0
CYCLE:    286000052 Utilization st q:  0
CYCLE:    286000052 Utilization ld q:  0
CYCLE:    286000052 Utilization:  0
CYCLE:    286000052 Utilization ld q:  0
CYCLE:    286000052 Utilization st q:  0
CYCLE:    286000052 RDMA total latency:          0
CYCLE:    286000052 Utilization st q (incomplete):  0
CYCLE:    286000052 WDMA bytes sent:          0
CYCLE:    286000052 Utilization ex q:  0
CYCLE:    286000052 Utilization ex q (incomplete):  0
CYCLE:    286000052 Utilization st q (incomplete):  0
CYCLE:    286000052 Utilization ld q (incomplete):  0
CYCLE:    286000052 WDMA total latency:          0
CYCLE:    286000052 Utilization ex q:  0
CYCLE:    286000052 Utilization:  0
CYCLE:    286000052 Utilization ex q (incomplete):  0
CYCLE:    286500052 RDMA bytes rec:          0
CYCLE:    286500052 RDMA total latency:          0
CYCLE:    286500052 WDMA bytes sent:          0
CYCLE:    286500052 WDMA total latency:          0
CYCLE:    287000052 RDMA bytes rec:          0
CYCLE:    287000052 RDMA total latency:          0
CYCLE:    287000052 WDMA bytes sent:          0
CYCLE:    287000052 WDMA total latency:          0
CYCLE:    287500052 RDMA bytes rec:          0
CYCLE:    287500052 RDMA total latency:          0
CYCLE:    287500052 WDMA bytes sent:          0
CYCLE:    287500052 WDMA total latency:          0
CYCLE:    288000052 Utilization ld q (incomplete):  0
CYCLE:    288000052 RDMA bytes rec:          0
CYCLE:    288000052 Utilization st q:  0
CYCLE:    288000052 Utilization ld q:  0
CYCLE:    288000052 Utilization:  0
CYCLE:    288000052 Utilization ld q:  0
CYCLE:    288000052 Utilization st q:  0
CYCLE:    288000052 RDMA total latency:          0
CYCLE:    288000052 Utilization st q (incomplete):  0
CYCLE:    288000052 WDMA bytes sent:          0
CYCLE:    288000052 Utilization ex q:  0
CYCLE:    288000052 Utilization ex q (incomplete):  0
CYCLE:    288000052 Utilization st q (incomplete):  0
CYCLE:    288000052 Utilization ld q (incomplete):  0
CYCLE:    288000052 WDMA total latency:          0
CYCLE:    288000052 Utilization ex q:  0
CYCLE:    288000052 Utilization:  0
CYCLE:    288000052 Utilization ex q (incomplete):  0
CYCLE:    288500052 RDMA bytes rec:          0
CYCLE:    288500052 RDMA total latency:          0
CYCLE:    288500052 WDMA bytes sent:          0
CYCLE:    288500052 WDMA total latency:          0
CYCLE:    289000052 RDMA bytes rec:          0
CYCLE:    289000052 RDMA total latency:          0
CYCLE:    289000052 WDMA bytes sent:          0
CYCLE:    289000052 WDMA total latency:          0
CYCLE:    289500052 RDMA bytes rec:          0
CYCLE:    289500052 RDMA total latency:          0
CYCLE:    289500052 WDMA bytes sent:          0
CYCLE:    289500052 WDMA total latency:          0
CYCLE:    290000052 Utilization ld q (incomplete):  0
CYCLE:    290000052 RDMA bytes rec:          0
CYCLE:    290000052 Utilization st q:  0
CYCLE:    290000052 Utilization ld q:  0
CYCLE:    290000052 Utilization:  0
CYCLE:    290000052 Utilization ld q:  0
CYCLE:    290000052 Utilization st q:  0
CYCLE:    290000052 RDMA total latency:          0
CYCLE:    290000052 Utilization st q (incomplete):  0
CYCLE:    290000052 WDMA bytes sent:          0
CYCLE:    290000052 Utilization ex q:  0
CYCLE:    290000052 Utilization ex q (incomplete):  0
CYCLE:    290000052 Utilization st q (incomplete):  0
CYCLE:    290000052 Utilization ld q (incomplete):  0
CYCLE:    290000052 WDMA total latency:          0
CYCLE:    290000052 Utilization ex q:  0
CYCLE:    290000052 Utilization:  0
CYCLE:    290000052 Utilization ex q (incomplete):  0
CYCLE:    290500052 RDMA bytes rec:          0
CYCLE:    290500052 RDMA total latency:          0
CYCLE:    290500052 WDMA bytes sent:          0
CYCLE:    290500052 WDMA total latency:          0
CYCLE:    291000052 RDMA bytes rec:          0
CYCLE:    291000052 RDMA total latency:          0
CYCLE:    291000052 WDMA bytes sent:          0
CYCLE:    291000052 WDMA total latency:          0
CYCLE:    291500052 RDMA bytes rec:          0
CYCLE:    291500052 RDMA total latency:          0
CYCLE:    291500052 WDMA bytes sent:          0
CYCLE:    291500052 WDMA total latency:          0
CYCLE:    292000052 Utilization ld q (incomplete):  0
CYCLE:    292000052 RDMA bytes rec:          0
CYCLE:    292000052 Utilization st q:  0
CYCLE:    292000052 Utilization ld q:  0
CYCLE:    292000052 Utilization:  0
CYCLE:    292000052 Utilization ld q:  0
CYCLE:    292000052 Utilization st q:  0
CYCLE:    292000052 RDMA total latency:          0
CYCLE:    292000052 Utilization st q (incomplete):  0
CYCLE:    292000052 WDMA bytes sent:          0
CYCLE:    292000052 Utilization ex q:  0
CYCLE:    292000052 Utilization ex q (incomplete):  0
CYCLE:    292000052 Utilization st q (incomplete):  0
CYCLE:    292000052 Utilization ld q (incomplete):  0
CYCLE:    292000052 WDMA total latency:          0
CYCLE:    292000052 Utilization ex q:  0
CYCLE:    292000052 Utilization:  0
CYCLE:    292000052 Utilization ex q (incomplete):  0
CYCLE:    292500052 RDMA bytes rec:          0
CYCLE:    292500052 RDMA total latency:          0
CYCLE:    292500052 WDMA bytes sent:          0
CYCLE:    292500052 WDMA total latency:          0
CYCLE:    293000052 RDMA bytes rec:          0
CYCLE:    293000052 RDMA total latency:          0
CYCLE:    293000052 WDMA bytes sent:          0
CYCLE:    293000052 WDMA total latency:          0
CYCLE:    293500052 RDMA bytes rec:          0
CYCLE:    293500052 RDMA total latency:          0
CYCLE:    293500052 WDMA bytes sent:          0
CYCLE:    293500052 WDMA total latency:          0
CYCLE:    294000052 Utilization ld q (incomplete):  0
CYCLE:    294000052 RDMA bytes rec:          0
CYCLE:    294000052 Utilization st q:  0
CYCLE:    294000052 Utilization ld q:  0
CYCLE:    294000052 Utilization:  0
CYCLE:    294000052 Utilization ld q:  0
CYCLE:    294000052 Utilization st q:  0
CYCLE:    294000052 RDMA total latency:          0
CYCLE:    294000052 Utilization st q (incomplete):  0
CYCLE:    294000052 WDMA bytes sent:          0
CYCLE:    294000052 Utilization ex q:  0
CYCLE:    294000052 Utilization ex q (incomplete):  0
CYCLE:    294000052 Utilization st q (incomplete):  0
CYCLE:    294000052 Utilization ld q (incomplete):  0
CYCLE:    294000052 WDMA total latency:          0
CYCLE:    294000052 Utilization ex q:  0
CYCLE:    294000052 Utilization:  0
CYCLE:    294000052 Utilization ex q (incomplete):  0
CYCLE:    294500052 RDMA bytes rec:          0
CYCLE:    294500052 RDMA total latency:          0
CYCLE:    294500052 WDMA bytes sent:          0
CYCLE:    294500052 WDMA total latency:          0
CYCLE:    295000052 RDMA bytes rec:          0
CYCLE:    295000052 RDMA total latency:          0
CYCLE:    295000052 WDMA bytes sent:          0
CYCLE:    295000052 WDMA total latency:          0
CYCLE:    295500052 RDMA bytes rec:          0
CYCLE:    295500052 RDMA total latency:          0
CYCLE:    295500052 WDMA bytes sent:          0
CYCLE:    295500052 WDMA total latency:          0
CYCLE:    296000052 Utilization ld q (incomplete):  0
CYCLE:    296000052 RDMA bytes rec:          0
CYCLE:    296000052 Utilization st q:  0
CYCLE:    296000052 Utilization ld q:  0
CYCLE:    296000052 Utilization:  0
CYCLE:    296000052 Utilization ld q:  0
CYCLE:    296000052 Utilization st q:  0
CYCLE:    296000052 RDMA total latency:          0
CYCLE:    296000052 Utilization st q (incomplete):  0
CYCLE:    296000052 WDMA bytes sent:          0
CYCLE:    296000052 Utilization ex q:  0
CYCLE:    296000052 Utilization ex q (incomplete):  0
CYCLE:    296000052 Utilization st q (incomplete):  0
CYCLE:    296000052 Utilization ld q (incomplete):  0
CYCLE:    296000052 WDMA total latency:          0
CYCLE:    296000052 Utilization ex q:  0
CYCLE:    296000052 Utilization:  0
CYCLE:    296000052 Utilization ex q (incomplete):  0
CYCLE:    296500052 RDMA bytes rec:          0
CYCLE:    296500052 RDMA total latency:          0
CYCLE:    296500052 WDMA bytes sent:          0
CYCLE:    296500052 WDMA total latency:          0
CYCLE:    297000052 RDMA bytes rec:          0
CYCLE:    297000052 RDMA total latency:          0
CYCLE:    297000052 WDMA bytes sent:          0
CYCLE:    297000052 WDMA total latency:          0
CYCLE:    297500052 RDMA bytes rec:          0
CYCLE:    297500052 RDMA total latency:          0
CYCLE:    297500052 WDMA bytes sent:          0
CYCLE:    297500052 WDMA total latency:          0
CYCLE:    298000052 Utilization ld q (incomplete):  0
CYCLE:    298000052 RDMA bytes rec:          0
CYCLE:    298000052 Utilization st q:  0
CYCLE:    298000052 Utilization ld q:  0
CYCLE:    298000052 Utilization:  0
CYCLE:    298000052 Utilization ld q:  0
CYCLE:    298000052 Utilization st q:  0
CYCLE:    298000052 RDMA total latency:          0
CYCLE:    298000052 Utilization st q (incomplete):  0
CYCLE:    298000052 WDMA bytes sent:          0
CYCLE:    298000052 Utilization ex q:  0
CYCLE:    298000052 Utilization ex q (incomplete):  0
CYCLE:    298000052 Utilization st q (incomplete):  0
CYCLE:    298000052 Utilization ld q (incomplete):  0
CYCLE:    298000052 WDMA total latency:          0
CYCLE:    298000052 Utilization ex q:  0
CYCLE:    298000052 Utilization:  0
CYCLE:    298000052 Utilization ex q (incomplete):  0
CYCLE:    298500052 RDMA bytes rec:          0
CYCLE:    298500052 RDMA total latency:          0
CYCLE:    298500052 WDMA bytes sent:          0
CYCLE:    298500052 WDMA total latency:          0
CYCLE:    299000052 RDMA bytes rec:          0
CYCLE:    299000052 RDMA total latency:          0
CYCLE:    299000052 WDMA bytes sent:          0
CYCLE:    299000052 WDMA total latency:          0
CYCLE:    299500052 RDMA bytes rec:          0
CYCLE:    299500052 RDMA total latency:          0
CYCLE:    299500052 WDMA bytes sent:          0
CYCLE:    299500052 WDMA total latency:          0
CYCLE:    300000052 Utilization ld q (incomplete):  0
CYCLE:    300000052 RDMA bytes rec:          0
CYCLE:    300000052 Utilization st q:  0
CYCLE:    300000052 Utilization ld q:  0
CYCLE:    300000052 Utilization:  0
CYCLE:    300000052 Utilization ld q:  0
CYCLE:    300000052 Utilization st q:  0
CYCLE:    300000052 RDMA total latency:          0
CYCLE:    300000052 Utilization st q (incomplete):  0
CYCLE:    300000052 WDMA bytes sent:          0
CYCLE:    300000052 Utilization ex q:  0
CYCLE:    300000052 Utilization ex q (incomplete):  0
CYCLE:    300000052 Utilization st q (incomplete):  0
CYCLE:    300000052 Utilization ld q (incomplete):  0
CYCLE:    300000052 WDMA total latency:          0
CYCLE:    300000052 Utilization ex q:  0
CYCLE:    300000052 Utilization:  0
CYCLE:    300000052 Utilization ex q (incomplete):  0
CYCLE:    300500052 RDMA bytes rec:          0
CYCLE:    300500052 RDMA total latency:          0
CYCLE:    300500052 WDMA bytes sent:          0
CYCLE:    300500052 WDMA total latency:          0
CYCLE:    301000052 RDMA bytes rec:          0
CYCLE:    301000052 RDMA total latency:          0
CYCLE:    301000052 WDMA bytes sent:          0
CYCLE:    301000052 WDMA total latency:          0
CYCLE:    301500052 RDMA bytes rec:          0
CYCLE:    301500052 RDMA total latency:          0
CYCLE:    301500052 WDMA bytes sent:          0
CYCLE:    301500052 WDMA total latency:          0
CYCLE:    302000052 Utilization ld q (incomplete):  0
CYCLE:    302000052 RDMA bytes rec:          0
CYCLE:    302000052 Utilization st q:  0
CYCLE:    302000052 Utilization ld q:  0
CYCLE:    302000052 Utilization:  0
CYCLE:    302000052 Utilization ld q:  0
CYCLE:    302000052 Utilization st q:  0
CYCLE:    302000052 RDMA total latency:          0
CYCLE:    302000052 Utilization st q (incomplete):  0
CYCLE:    302000052 WDMA bytes sent:          0
CYCLE:    302000052 Utilization ex q:  0
CYCLE:    302000052 Utilization ex q (incomplete):  0
CYCLE:    302000052 Utilization st q (incomplete):  0
CYCLE:    302000052 Utilization ld q (incomplete):  0
CYCLE:    302000052 WDMA total latency:          0
CYCLE:    302000052 Utilization ex q:  0
CYCLE:    302000052 Utilization:  0
CYCLE:    302000052 Utilization ex q (incomplete):  0
CYCLE:    302500052 RDMA bytes rec:          0
CYCLE:    302500052 RDMA total latency:          0
CYCLE:    302500052 WDMA bytes sent:          0
CYCLE:    302500052 WDMA total latency:          0
CYCLE:    303000052 RDMA bytes rec:          0
CYCLE:    303000052 RDMA total latency:          0
CYCLE:    303000052 WDMA bytes sent:          0
CYCLE:    303000052 WDMA total latency:          0
CYCLE:    303500052 RDMA bytes rec:          0
CYCLE:    303500052 RDMA total latency:          0
CYCLE:    303500052 WDMA bytes sent:          0
CYCLE:    303500052 WDMA total latency:          0
CYCLE:    304000052 Utilization ld q (incomplete):  0
CYCLE:    304000052 RDMA bytes rec:          0
CYCLE:    304000052 Utilization st q:  0
CYCLE:    304000052 Utilization ld q:  0
CYCLE:    304000052 Utilization:  0
CYCLE:    304000052 Utilization ld q:  0
CYCLE:    304000052 Utilization st q:  0
CYCLE:    304000052 RDMA total latency:          0
CYCLE:    304000052 Utilization st q (incomplete):  0
CYCLE:    304000052 WDMA bytes sent:          0
CYCLE:    304000052 Utilization ex q:  0
CYCLE:    304000052 Utilization ex q (incomplete):  0
CYCLE:    304000052 Utilization st q (incomplete):  0
CYCLE:    304000052 Utilization ld q (incomplete):  0
CYCLE:    304000052 WDMA total latency:          0
CYCLE:    304000052 Utilization ex q:  0
CYCLE:    304000052 Utilization:  0
CYCLE:    304000052 Utilization ex q (incomplete):  0
CYCLE:    304500052 RDMA bytes rec:          0
CYCLE:    304500052 RDMA total latency:          0
CYCLE:    304500052 WDMA bytes sent:          0
CYCLE:    304500052 WDMA total latency:          0
CYCLE:    305000052 RDMA bytes rec:          0
CYCLE:    305000052 RDMA total latency:          0
CYCLE:    305000052 WDMA bytes sent:          0
CYCLE:    305000052 WDMA total latency:          0
CYCLE:    305500052 RDMA bytes rec:          0
CYCLE:    305500052 RDMA total latency:          0
CYCLE:    305500052 WDMA bytes sent:          0
CYCLE:    305500052 WDMA total latency:          0
CYCLE:    306000052 Utilization ld q (incomplete):  0
CYCLE:    306000052 RDMA bytes rec:          0
CYCLE:    306000052 Utilization st q:  0
CYCLE:    306000052 Utilization ld q:  0
CYCLE:    306000052 Utilization:  0
CYCLE:    306000052 Utilization ld q:  0
CYCLE:    306000052 Utilization st q:  0
CYCLE:    306000052 RDMA total latency:          0
CYCLE:    306000052 Utilization st q (incomplete):  0
CYCLE:    306000052 WDMA bytes sent:          0
CYCLE:    306000052 Utilization ex q:  0
CYCLE:    306000052 Utilization ex q (incomplete):  0
CYCLE:    306000052 Utilization st q (incomplete):  0
CYCLE:    306000052 Utilization ld q (incomplete):  0
CYCLE:    306000052 WDMA total latency:          0
CYCLE:    306000052 Utilization ex q:  0
CYCLE:    306000052 Utilization:  0
CYCLE:    306000052 Utilization ex q (incomplete):  0
CYCLE:    306500052 RDMA bytes rec:          0
CYCLE:    306500052 RDMA total latency:          0
CYCLE:    306500052 WDMA bytes sent:          0
CYCLE:    306500052 WDMA total latency:          0
CYCLE:    307000052 RDMA bytes rec:          0
CYCLE:    307000052 RDMA total latency:          0
CYCLE:    307000052 WDMA bytes sent:          0
CYCLE:    307000052 WDMA total latency:          0
CYCLE:    307500052 RDMA bytes rec:          0
CYCLE:    307500052 RDMA total latency:          0
CYCLE:    307500052 WDMA bytes sent:          0
CYCLE:    307500052 WDMA total latency:          0
CYCLE:    308000052 Utilization ld q (incomplete):  0
CYCLE:    308000052 RDMA bytes rec:          0
CYCLE:    308000052 Utilization st q:  0
CYCLE:    308000052 Utilization ld q:  0
CYCLE:    308000052 Utilization:  0
CYCLE:    308000052 Utilization ld q:  0
CYCLE:    308000052 Utilization st q:  0
CYCLE:    308000052 RDMA total latency:          0
CYCLE:    308000052 Utilization st q (incomplete):  0
CYCLE:    308000052 WDMA bytes sent:          0
CYCLE:    308000052 Utilization ex q:  0
CYCLE:    308000052 Utilization ex q (incomplete):  0
CYCLE:    308000052 Utilization st q (incomplete):  0
CYCLE:    308000052 Utilization ld q (incomplete):  0
CYCLE:    308000052 WDMA total latency:          0
CYCLE:    308000052 Utilization ex q:  0
CYCLE:    308000052 Utilization:  0
CYCLE:    308000052 Utilization ex q (incomplete):  0
CYCLE:    308500052 RDMA bytes rec:          0
CYCLE:    308500052 RDMA total latency:          0
CYCLE:    308500052 WDMA bytes sent:          0
CYCLE:    308500052 WDMA total latency:          0
CYCLE:    309000052 RDMA bytes rec:          0
CYCLE:    309000052 RDMA total latency:          0
CYCLE:    309000052 WDMA bytes sent:          0
CYCLE:    309000052 WDMA total latency:          0
CYCLE:    309500052 RDMA bytes rec:          0
CYCLE:    309500052 RDMA total latency:          0
CYCLE:    309500052 WDMA bytes sent:          0
CYCLE:    309500052 WDMA total latency:          0
CYCLE:    310000052 Utilization ld q (incomplete):  0
CYCLE:    310000052 RDMA bytes rec:          0
CYCLE:    310000052 Utilization st q:  0
CYCLE:    310000052 Utilization ld q:  0
CYCLE:    310000052 Utilization:  0
CYCLE:    310000052 Utilization ld q:  0
CYCLE:    310000052 Utilization st q:  0
CYCLE:    310000052 RDMA total latency:          0
CYCLE:    310000052 Utilization st q (incomplete):  0
CYCLE:    310000052 WDMA bytes sent:          0
CYCLE:    310000052 Utilization ex q:  0
CYCLE:    310000052 Utilization ex q (incomplete):  0
CYCLE:    310000052 Utilization st q (incomplete):  0
CYCLE:    310000052 Utilization ld q (incomplete):  0
CYCLE:    310000052 WDMA total latency:          0
CYCLE:    310000052 Utilization ex q:  0
CYCLE:    310000052 Utilization:  0
CYCLE:    310000052 Utilization ex q (incomplete):  0
CYCLE:    310500052 RDMA bytes rec:          0
CYCLE:    310500052 RDMA total latency:          0
CYCLE:    310500052 WDMA bytes sent:          0
CYCLE:    310500052 WDMA total latency:          0
CYCLE:    311000052 RDMA bytes rec:          0
CYCLE:    311000052 RDMA total latency:          0
CYCLE:    311000052 WDMA bytes sent:          0
CYCLE:    311000052 WDMA total latency:          0
CYCLE:    311500052 RDMA bytes rec:          0
CYCLE:    311500052 RDMA total latency:          0
CYCLE:    311500052 WDMA bytes sent:          0
CYCLE:    311500052 WDMA total latency:          0
CYCLE:    312000052 Utilization ld q (incomplete):  0
CYCLE:    312000052 RDMA bytes rec:          0
CYCLE:    312000052 Utilization st q:  0
CYCLE:    312000052 Utilization ld q:  0
CYCLE:    312000052 Utilization:  0
CYCLE:    312000052 Utilization ld q:  0
CYCLE:    312000052 Utilization st q:  0
CYCLE:    312000052 RDMA total latency:          0
CYCLE:    312000052 Utilization st q (incomplete):  0
CYCLE:    312000052 WDMA bytes sent:          0
CYCLE:    312000052 Utilization ex q:  0
CYCLE:    312000052 Utilization ex q (incomplete):  0
CYCLE:    312000052 Utilization st q (incomplete):  0
CYCLE:    312000052 Utilization ld q (incomplete):  0
CYCLE:    312000052 WDMA total latency:          0
CYCLE:    312000052 Utilization ex q:  0
CYCLE:    312000052 Utilization:  0
CYCLE:    312000052 Utilization ex q (incomplete):  0
CYCLE:    312500052 RDMA bytes rec:          0
CYCLE:    312500052 RDMA total latency:          0
CYCLE:    312500052 WDMA bytes sent:          0
CYCLE:    312500052 WDMA total latency:          0
CYCLE:    313000052 RDMA bytes rec:          0
CYCLE:    313000052 RDMA total latency:          0
CYCLE:    313000052 WDMA bytes sent:          0
CYCLE:    313000052 WDMA total latency:          0
CYCLE:    313500052 RDMA bytes rec:          0
CYCLE:    313500052 RDMA total latency:          0
CYCLE:    313500052 WDMA bytes sent:          0
CYCLE:    313500052 WDMA total latency:          0
CYCLE:    314000052 Utilization ld q (incomplete):  0
CYCLE:    314000052 RDMA bytes rec:          0
CYCLE:    314000052 Utilization st q:  0
CYCLE:    314000052 Utilization ld q:  0
CYCLE:    314000052 Utilization:  0
CYCLE:    314000052 Utilization ld q:  0
CYCLE:    314000052 Utilization st q:  0
CYCLE:    314000052 RDMA total latency:          0
CYCLE:    314000052 Utilization st q (incomplete):  0
CYCLE:    314000052 WDMA bytes sent:          0
CYCLE:    314000052 Utilization ex q:  0
CYCLE:    314000052 Utilization ex q (incomplete):  0
CYCLE:    314000052 Utilization st q (incomplete):  0
CYCLE:    314000052 Utilization ld q (incomplete):  0
CYCLE:    314000052 WDMA total latency:          0
CYCLE:    314000052 Utilization ex q:  0
CYCLE:    314000052 Utilization:  0
CYCLE:    314000052 Utilization ex q (incomplete):  0
CYCLE:    314500052 RDMA bytes rec:          0
CYCLE:    314500052 RDMA total latency:          0
CYCLE:    314500052 WDMA bytes sent:          0
CYCLE:    314500052 WDMA total latency:          0
CYCLE:    315000052 RDMA bytes rec:          0
CYCLE:    315000052 RDMA total latency:          0
CYCLE:    315000052 WDMA bytes sent:          0
CYCLE:    315000052 WDMA total latency:          0
CYCLE:    315500052 RDMA bytes rec:          0
CYCLE:    315500052 RDMA total latency:          0
CYCLE:    315500052 WDMA bytes sent:          0
CYCLE:    315500052 WDMA total latency:          0
CYCLE:    316000052 Utilization ld q (incomplete):  0
CYCLE:    316000052 RDMA bytes rec:          0
CYCLE:    316000052 Utilization st q:  0
CYCLE:    316000052 Utilization ld q:  0
CYCLE:    316000052 Utilization:  0
CYCLE:    316000052 Utilization ld q:  0
CYCLE:    316000052 Utilization st q:  0
CYCLE:    316000052 RDMA total latency:          0
CYCLE:    316000052 Utilization st q (incomplete):  0
CYCLE:    316000052 WDMA bytes sent:          0
CYCLE:    316000052 Utilization ex q:  0
CYCLE:    316000052 Utilization ex q (incomplete):  0
CYCLE:    316000052 Utilization st q (incomplete):  0
CYCLE:    316000052 Utilization ld q (incomplete):  0
CYCLE:    316000052 WDMA total latency:          0
CYCLE:    316000052 Utilization ex q:  0
CYCLE:    316000052 Utilization:  0
CYCLE:    316000052 Utilization ex q (incomplete):  0
CYCLE:    316500052 RDMA bytes rec:          0
CYCLE:    316500052 RDMA total latency:          0
CYCLE:    316500052 WDMA bytes sent:          0
CYCLE:    316500052 WDMA total latency:          0
CYCLE:    317000052 RDMA bytes rec:          0
CYCLE:    317000052 RDMA total latency:          0
CYCLE:    317000052 WDMA bytes sent:          0
CYCLE:    317000052 WDMA total latency:          0
CYCLE:    317500052 RDMA bytes rec:          0
CYCLE:    317500052 RDMA total latency:          0
CYCLE:    317500052 WDMA bytes sent:          0
CYCLE:    317500052 WDMA total latency:          0
CYCLE:    318000052 Utilization ld q (incomplete):  0
CYCLE:    318000052 RDMA bytes rec:          0
CYCLE:    318000052 Utilization st q:  0
CYCLE:    318000052 Utilization ld q:  0
CYCLE:    318000052 Utilization:  0
CYCLE:    318000052 Utilization ld q:  0
CYCLE:    318000052 Utilization st q:  0
CYCLE:    318000052 RDMA total latency:          0
CYCLE:    318000052 Utilization st q (incomplete):  0
CYCLE:    318000052 WDMA bytes sent:          0
CYCLE:    318000052 Utilization ex q:  0
CYCLE:    318000052 Utilization ex q (incomplete):  0
CYCLE:    318000052 Utilization st q (incomplete):  0
CYCLE:    318000052 Utilization ld q (incomplete):  0
CYCLE:    318000052 WDMA total latency:          0
CYCLE:    318000052 Utilization ex q:  0
CYCLE:    318000052 Utilization:  0
CYCLE:    318000052 Utilization ex q (incomplete):  0
CYCLE:    318500052 RDMA bytes rec:          0
CYCLE:    318500052 RDMA total latency:          0
CYCLE:    318500052 WDMA bytes sent:          0
CYCLE:    318500052 WDMA total latency:          0
CYCLE:    319000052 RDMA bytes rec:          0
CYCLE:    319000052 RDMA total latency:          0
CYCLE:    319000052 WDMA bytes sent:          0
CYCLE:    319000052 WDMA total latency:          0
CYCLE:    319500052 RDMA bytes rec:          0
CYCLE:    319500052 RDMA total latency:          0
CYCLE:    319500052 WDMA bytes sent:          0
CYCLE:    319500052 WDMA total latency:          0
CYCLE:    320000052 Utilization ld q (incomplete):  0
CYCLE:    320000052 RDMA bytes rec:          0
CYCLE:    320000052 Utilization st q:  0
CYCLE:    320000052 Utilization ld q:  0
CYCLE:    320000052 Utilization:  0
CYCLE:    320000052 Utilization ld q:  0
CYCLE:    320000052 Utilization st q:  0
CYCLE:    320000052 RDMA total latency:          0
CYCLE:    320000052 Utilization st q (incomplete):  0
CYCLE:    320000052 WDMA bytes sent:          0
CYCLE:    320000052 Utilization ex q:  0
CYCLE:    320000052 Utilization ex q (incomplete):  0
CYCLE:    320000052 Utilization st q (incomplete):  0
CYCLE:    320000052 Utilization ld q (incomplete):  0
CYCLE:    320000052 WDMA total latency:          0
CYCLE:    320000052 Utilization ex q:  0
CYCLE:    320000052 Utilization:  0
CYCLE:    320000052 Utilization ex q (incomplete):  0
CYCLE:    320500052 RDMA bytes rec:          0
CYCLE:    320500052 RDMA total latency:          0
CYCLE:    320500052 WDMA bytes sent:          0
CYCLE:    320500052 WDMA total latency:          0
CYCLE:    321000052 RDMA bytes rec:          0
CYCLE:    321000052 RDMA total latency:          0
CYCLE:    321000052 WDMA bytes sent:          0
CYCLE:    321000052 WDMA total latency:          0
CYCLE:    321500052 RDMA bytes rec:          0
CYCLE:    321500052 RDMA total latency:          0
CYCLE:    321500052 WDMA bytes sent:          0
CYCLE:    321500052 WDMA total latency:          0
CYCLE:    322000052 Utilization ld q (incomplete):  0
CYCLE:    322000052 RDMA bytes rec:          0
CYCLE:    322000052 Utilization st q:  0
CYCLE:    322000052 Utilization ld q:  0
CYCLE:    322000052 Utilization:  0
CYCLE:    322000052 Utilization ld q:  0
CYCLE:    322000052 Utilization st q:  0
CYCLE:    322000052 RDMA total latency:          0
CYCLE:    322000052 Utilization st q (incomplete):  0
CYCLE:    322000052 WDMA bytes sent:          0
CYCLE:    322000052 Utilization ex q:  0
CYCLE:    322000052 Utilization ex q (incomplete):  0
CYCLE:    322000052 Utilization st q (incomplete):  0
CYCLE:    322000052 Utilization ld q (incomplete):  0
CYCLE:    322000052 WDMA total latency:          0
CYCLE:    322000052 Utilization ex q:  0
CYCLE:    322000052 Utilization:  0
CYCLE:    322000052 Utilization ex q (incomplete):  0
CYCLE:    322500052 RDMA bytes rec:          0
CYCLE:    322500052 RDMA total latency:          0
CYCLE:    322500052 WDMA bytes sent:          0
CYCLE:    322500052 WDMA total latency:          0
CYCLE:    323000052 RDMA bytes rec:          0
CYCLE:    323000052 RDMA total latency:          0
CYCLE:    323000052 WDMA bytes sent:          0
CYCLE:    323000052 WDMA total latency:          0
CYCLE:    323500052 RDMA bytes rec:          0
CYCLE:    323500052 RDMA total latency:          0
CYCLE:    323500052 WDMA bytes sent:          0
CYCLE:    323500052 WDMA total latency:          0
CYCLE:    324000052 Utilization ld q (incomplete):  0
CYCLE:    324000052 RDMA bytes rec:          0
CYCLE:    324000052 Utilization st q:  0
CYCLE:    324000052 Utilization ld q:  0
CYCLE:    324000052 Utilization:  0
CYCLE:    324000052 Utilization ld q:  0
CYCLE:    324000052 Utilization st q:  0
CYCLE:    324000052 RDMA total latency:          0
CYCLE:    324000052 Utilization st q (incomplete):  0
CYCLE:    324000052 WDMA bytes sent:          0
CYCLE:    324000052 Utilization ex q:  0
CYCLE:    324000052 Utilization ex q (incomplete):  0
CYCLE:    324000052 Utilization st q (incomplete):  0
CYCLE:    324000052 Utilization ld q (incomplete):  0
CYCLE:    324000052 WDMA total latency:          0
CYCLE:    324000052 Utilization ex q:  0
CYCLE:    324000052 Utilization:  0
CYCLE:    324000052 Utilization ex q (incomplete):  0
CYCLE:    324500052 RDMA bytes rec:          0
CYCLE:    324500052 RDMA total latency:          0
CYCLE:    324500052 WDMA bytes sent:          0
CYCLE:    324500052 WDMA total latency:          0
CYCLE:    325000052 RDMA bytes rec:          0
CYCLE:    325000052 RDMA total latency:          0
CYCLE:    325000052 WDMA bytes sent:          0
CYCLE:    325000052 WDMA total latency:          0
CYCLE:    325500052 RDMA bytes rec:          0
CYCLE:    325500052 RDMA total latency:          0
CYCLE:    325500052 WDMA bytes sent:          0
CYCLE:    325500052 WDMA total latency:          0
CYCLE:    326000052 Utilization ld q (incomplete):  0
CYCLE:    326000052 RDMA bytes rec:          0
CYCLE:    326000052 Utilization st q:  0
CYCLE:    326000052 Utilization ld q:  0
CYCLE:    326000052 Utilization:  0
CYCLE:    326000052 Utilization ld q:  0
CYCLE:    326000052 Utilization st q:  0
CYCLE:    326000052 RDMA total latency:          0
CYCLE:    326000052 Utilization st q (incomplete):  0
CYCLE:    326000052 WDMA bytes sent:          0
CYCLE:    326000052 Utilization ex q:  0
CYCLE:    326000052 Utilization ex q (incomplete):  0
CYCLE:    326000052 Utilization st q (incomplete):  0
CYCLE:    326000052 Utilization ld q (incomplete):  0
CYCLE:    326000052 WDMA total latency:          0
CYCLE:    326000052 Utilization ex q:  0
CYCLE:    326000052 Utilization:  0
CYCLE:    326000052 Utilization ex q (incomplete):  0
CYCLE:    326500052 RDMA bytes rec:          0
CYCLE:    326500052 RDMA total latency:          0
CYCLE:    326500052 WDMA bytes sent:          0
CYCLE:    326500052 WDMA total latency:          0
CYCLE:    327000052 RDMA bytes rec:          0
CYCLE:    327000052 RDMA total latency:          0
CYCLE:    327000052 WDMA bytes sent:          0
CYCLE:    327000052 WDMA total latency:          0
CYCLE:    327500052 RDMA bytes rec:          0
CYCLE:    327500052 RDMA total latency:          0
CYCLE:    327500052 WDMA bytes sent:          0
CYCLE:    327500052 WDMA total latency:          0
CYCLE:    328000052 Utilization ld q (incomplete):  0
CYCLE:    328000052 RDMA bytes rec:          0
CYCLE:    328000052 Utilization st q:  0
CYCLE:    328000052 Utilization ld q:  0
CYCLE:    328000052 Utilization:  0
CYCLE:    328000052 Utilization ld q:  0
CYCLE:    328000052 Utilization st q:  0
CYCLE:    328000052 RDMA total latency:          0
CYCLE:    328000052 Utilization st q (incomplete):  0
CYCLE:    328000052 WDMA bytes sent:          0
CYCLE:    328000052 Utilization ex q:  0
CYCLE:    328000052 Utilization ex q (incomplete):  0
CYCLE:    328000052 Utilization st q (incomplete):  0
CYCLE:    328000052 Utilization ld q (incomplete):  0
CYCLE:    328000052 WDMA total latency:          0
CYCLE:    328000052 Utilization ex q:  0
CYCLE:    328000052 Utilization:  0
CYCLE:    328000052 Utilization ex q (incomplete):  0
CYCLE:    328500052 RDMA bytes rec:          0
CYCLE:    328500052 RDMA total latency:          0
CYCLE:    328500052 WDMA bytes sent:          0
CYCLE:    328500052 WDMA total latency:          0
CYCLE:    329000052 RDMA bytes rec:          0
CYCLE:    329000052 RDMA total latency:          0
CYCLE:    329000052 WDMA bytes sent:          0
CYCLE:    329000052 WDMA total latency:          0
CYCLE:    329500052 RDMA bytes rec:          0
CYCLE:    329500052 RDMA total latency:          0
CYCLE:    329500052 WDMA bytes sent:          0
CYCLE:    329500052 WDMA total latency:          0
CYCLE:    330000052 Utilization ld q (incomplete):  0
CYCLE:    330000052 RDMA bytes rec:          0
CYCLE:    330000052 Utilization st q:  0
CYCLE:    330000052 Utilization ld q:  0
CYCLE:    330000052 Utilization:  0
CYCLE:    330000052 Utilization ld q:  0
CYCLE:    330000052 Utilization st q:  0
CYCLE:    330000052 RDMA total latency:          0
CYCLE:    330000052 Utilization st q (incomplete):  0
CYCLE:    330000052 WDMA bytes sent:          0
CYCLE:    330000052 Utilization ex q:  0
CYCLE:    330000052 Utilization ex q (incomplete):  0
CYCLE:    330000052 Utilization st q (incomplete):  0
CYCLE:    330000052 Utilization ld q (incomplete):  0
CYCLE:    330000052 WDMA total latency:          0
CYCLE:    330000052 Utilization ex q:  0
CYCLE:    330000052 Utilization:  0
CYCLE:    330000052 Utilization ex q (incomplete):  0
CYCLE:    330500052 RDMA bytes rec:          0
CYCLE:    330500052 RDMA total latency:          0
CYCLE:    330500052 WDMA bytes sent:          0
CYCLE:    330500052 WDMA total latency:          0
CYCLE:    331000052 RDMA bytes rec:          0
CYCLE:    331000052 RDMA total latency:          0
CYCLE:    331000052 WDMA bytes sent:          0
CYCLE:    331000052 WDMA total latency:          0
CYCLE:    331500052 RDMA bytes rec:          0
CYCLE:    331500052 RDMA total latency:          0
CYCLE:    331500052 WDMA bytes sent:          0
CYCLE:    331500052 WDMA total latency:          0
CYCLE:    332000052 Utilization ld q (incomplete):  0
CYCLE:    332000052 RDMA bytes rec:          0
CYCLE:    332000052 Utilization st q:  0
CYCLE:    332000052 Utilization ld q:  0
CYCLE:    332000052 Utilization:  0
CYCLE:    332000052 Utilization ld q:  0
CYCLE:    332000052 Utilization st q:  0
CYCLE:    332000052 RDMA total latency:          0
CYCLE:    332000052 Utilization st q (incomplete):  0
CYCLE:    332000052 WDMA bytes sent:          0
CYCLE:    332000052 Utilization ex q:  0
CYCLE:    332000052 Utilization ex q (incomplete):  0
CYCLE:    332000052 Utilization st q (incomplete):  0
CYCLE:    332000052 Utilization ld q (incomplete):  0
CYCLE:    332000052 WDMA total latency:          0
CYCLE:    332000052 Utilization ex q:  0
CYCLE:    332000052 Utilization:  0
CYCLE:    332000052 Utilization ex q (incomplete):  0
CYCLE:    332500052 RDMA bytes rec:          0
CYCLE:    332500052 RDMA total latency:          0
CYCLE:    332500052 WDMA bytes sent:          0
CYCLE:    332500052 WDMA total latency:          0
CYCLE:    333000052 RDMA bytes rec:          0
CYCLE:    333000052 RDMA total latency:          0
CYCLE:    333000052 WDMA bytes sent:          0
CYCLE:    333000052 WDMA total latency:          0
CYCLE:    333500052 RDMA bytes rec:          0
CYCLE:    333500052 RDMA total latency:          0
CYCLE:    333500052 WDMA bytes sent:          0
CYCLE:    333500052 WDMA total latency:          0
CYCLE:    334000052 Utilization ld q (incomplete):  0
CYCLE:    334000052 RDMA bytes rec:          0
CYCLE:    334000052 Utilization st q:  0
CYCLE:    334000052 Utilization ld q:  0
CYCLE:    334000052 Utilization:  0
CYCLE:    334000052 Utilization ld q:  0
CYCLE:    334000052 Utilization st q:  0
CYCLE:    334000052 RDMA total latency:          0
CYCLE:    334000052 Utilization st q (incomplete):  0
CYCLE:    334000052 WDMA bytes sent:          0
CYCLE:    334000052 Utilization ex q:  0
CYCLE:    334000052 Utilization ex q (incomplete):  0
CYCLE:    334000052 Utilization st q (incomplete):  0
CYCLE:    334000052 Utilization ld q (incomplete):  0
CYCLE:    334000052 WDMA total latency:          0
CYCLE:    334000052 Utilization ex q:  0
CYCLE:    334000052 Utilization:  0
CYCLE:    334000052 Utilization ex q (incomplete):  0
CYCLE:    334500052 RDMA bytes rec:          0
CYCLE:    334500052 RDMA total latency:          0
CYCLE:    334500052 WDMA bytes sent:          0
CYCLE:    334500052 WDMA total latency:          0
CYCLE:    335000052 RDMA bytes rec:          0
CYCLE:    335000052 RDMA total latency:          0
CYCLE:    335000052 WDMA bytes sent:          0
CYCLE:    335000052 WDMA total latency:          0
CYCLE:    335500052 RDMA bytes rec:          0
CYCLE:    335500052 RDMA total latency:          0
CYCLE:    335500052 WDMA bytes sent:          0
CYCLE:    335500052 WDMA total latency:          0
CYCLE:    336000052 Utilization ld q (incomplete):  0
CYCLE:    336000052 RDMA bytes rec:          0
CYCLE:    336000052 Utilization st q:  0
CYCLE:    336000052 Utilization ld q:  0
CYCLE:    336000052 Utilization:  0
CYCLE:    336000052 Utilization ld q:  0
CYCLE:    336000052 Utilization st q:  0
CYCLE:    336000052 RDMA total latency:          0
CYCLE:    336000052 Utilization st q (incomplete):  0
CYCLE:    336000052 WDMA bytes sent:          0
CYCLE:    336000052 Utilization ex q:  0
CYCLE:    336000052 Utilization ex q (incomplete):  0
CYCLE:    336000052 Utilization st q (incomplete):  0
CYCLE:    336000052 Utilization ld q (incomplete):  0
CYCLE:    336000052 WDMA total latency:          0
CYCLE:    336000052 Utilization ex q:  0
CYCLE:    336000052 Utilization:  0
CYCLE:    336000052 Utilization ex q (incomplete):  0
CYCLE:    336500052 RDMA bytes rec:          0
CYCLE:    336500052 RDMA total latency:          0
CYCLE:    336500052 WDMA bytes sent:          0
CYCLE:    336500052 WDMA total latency:          0
CYCLE:    337000052 RDMA bytes rec:          0
CYCLE:    337000052 RDMA total latency:          0
CYCLE:    337000052 WDMA bytes sent:          0
CYCLE:    337000052 WDMA total latency:          0
CYCLE:    337500052 RDMA bytes rec:          0
CYCLE:    337500052 RDMA total latency:          0
CYCLE:    337500052 WDMA bytes sent:          0
CYCLE:    337500052 WDMA total latency:          0
CYCLE:    338000052 Utilization ld q (incomplete):  0
CYCLE:    338000052 RDMA bytes rec:          0
CYCLE:    338000052 Utilization st q:  0
CYCLE:    338000052 Utilization ld q:  0
CYCLE:    338000052 Utilization:  0
CYCLE:    338000052 Utilization ld q:  0
CYCLE:    338000052 Utilization st q:  0
CYCLE:    338000052 RDMA total latency:          0
CYCLE:    338000052 Utilization st q (incomplete):  0
CYCLE:    338000052 WDMA bytes sent:          0
CYCLE:    338000052 Utilization ex q:  0
CYCLE:    338000052 Utilization ex q (incomplete):  0
CYCLE:    338000052 Utilization st q (incomplete):  0
CYCLE:    338000052 Utilization ld q (incomplete):  0
CYCLE:    338000052 WDMA total latency:          0
CYCLE:    338000052 Utilization ex q:  0
CYCLE:    338000052 Utilization:  0
CYCLE:    338000052 Utilization ex q (incomplete):  0
CYCLE:    338500052 RDMA bytes rec:          0
CYCLE:    338500052 RDMA total latency:          0
CYCLE:    338500052 WDMA bytes sent:          0
CYCLE:    338500052 WDMA total latency:          0
CYCLE:    339000052 RDMA bytes rec:          0
CYCLE:    339000052 RDMA total latency:          0
CYCLE:    339000052 WDMA bytes sent:          0
CYCLE:    339000052 WDMA total latency:          0
CYCLE:    339500052 RDMA bytes rec:          0
CYCLE:    339500052 RDMA total latency:          0
CYCLE:    339500052 WDMA bytes sent:          0
CYCLE:    339500052 WDMA total latency:          0
CYCLE:    340000052 Utilization ld q (incomplete):  0
CYCLE:    340000052 RDMA bytes rec:          0
CYCLE:    340000052 Utilization st q:  0
CYCLE:    340000052 Utilization ld q:  0
CYCLE:    340000052 Utilization:  0
CYCLE:    340000052 Utilization ld q:  0
CYCLE:    340000052 Utilization st q:  0
CYCLE:    340000052 RDMA total latency:          0
CYCLE:    340000052 Utilization st q (incomplete):  0
CYCLE:    340000052 WDMA bytes sent:          0
CYCLE:    340000052 Utilization ex q:  0
CYCLE:    340000052 Utilization ex q (incomplete):  0
CYCLE:    340000052 Utilization st q (incomplete):  0
CYCLE:    340000052 Utilization ld q (incomplete):  0
CYCLE:    340000052 WDMA total latency:          0
CYCLE:    340000052 Utilization ex q:  0
CYCLE:    340000052 Utilization:  0
CYCLE:    340000052 Utilization ex q (incomplete):  0
CYCLE:    340500052 RDMA bytes rec:          0
CYCLE:    340500052 RDMA total latency:          0
CYCLE:    340500052 WDMA bytes sent:          0
CYCLE:    340500052 WDMA total latency:          0
CYCLE:    341000052 RDMA bytes rec:          0
CYCLE:    341000052 RDMA total latency:          0
CYCLE:    341000052 WDMA bytes sent:          0
CYCLE:    341000052 WDMA total latency:          0
CYCLE:    341500052 RDMA bytes rec:          0
CYCLE:    341500052 RDMA total latency:          0
CYCLE:    341500052 WDMA bytes sent:          0
CYCLE:    341500052 WDMA total latency:          0
CYCLE:    342000052 Utilization ld q (incomplete):  0
CYCLE:    342000052 RDMA bytes rec:          0
CYCLE:    342000052 Utilization st q:  0
CYCLE:    342000052 Utilization ld q:  0
CYCLE:    342000052 Utilization:  0
CYCLE:    342000052 Utilization ld q:  0
CYCLE:    342000052 Utilization st q:  0
CYCLE:    342000052 RDMA total latency:          0
CYCLE:    342000052 Utilization st q (incomplete):  0
CYCLE:    342000052 WDMA bytes sent:          0
CYCLE:    342000052 Utilization ex q:  0
CYCLE:    342000052 Utilization ex q (incomplete):  0
CYCLE:    342000052 Utilization st q (incomplete):  0
CYCLE:    342000052 Utilization ld q (incomplete):  0
CYCLE:    342000052 WDMA total latency:          0
CYCLE:    342000052 Utilization ex q:  0
CYCLE:    342000052 Utilization:  0
CYCLE:    342000052 Utilization ex q (incomplete):  0
CYCLE:    342500052 RDMA bytes rec:          0
CYCLE:    342500052 RDMA total latency:          0
CYCLE:    342500052 WDMA bytes sent:          0
CYCLE:    342500052 WDMA total latency:          0
CYCLE:    343000052 RDMA bytes rec:          0
CYCLE:    343000052 RDMA total latency:          0
CYCLE:    343000052 WDMA bytes sent:          0
CYCLE:    343000052 WDMA total latency:          0
CYCLE:    343500052 RDMA bytes rec:          0
CYCLE:    343500052 RDMA total latency:          0
CYCLE:    343500052 WDMA bytes sent:          0
CYCLE:    343500052 WDMA total latency:          0
CYCLE:    344000052 Utilization ld q (incomplete):  0
CYCLE:    344000052 RDMA bytes rec:          0
CYCLE:    344000052 Utilization st q:  0
CYCLE:    344000052 Utilization ld q:  0
CYCLE:    344000052 Utilization:  0
CYCLE:    344000052 Utilization ld q:  0
CYCLE:    344000052 Utilization st q:  0
CYCLE:    344000052 RDMA total latency:          0
CYCLE:    344000052 Utilization st q (incomplete):  0
CYCLE:    344000052 WDMA bytes sent:          0
CYCLE:    344000052 Utilization ex q:  0
CYCLE:    344000052 Utilization ex q (incomplete):  0
CYCLE:    344000052 Utilization st q (incomplete):  0
CYCLE:    344000052 Utilization ld q (incomplete):  0
CYCLE:    344000052 WDMA total latency:          0
CYCLE:    344000052 Utilization ex q:  0
CYCLE:    344000052 Utilization:  0
CYCLE:    344000052 Utilization ex q (incomplete):  0
CYCLE:    344500052 RDMA bytes rec:          0
CYCLE:    344500052 RDMA total latency:          0
CYCLE:    344500052 WDMA bytes sent:          0
CYCLE:    344500052 WDMA total latency:          0
CYCLE:    345000052 RDMA bytes rec:          0
CYCLE:    345000052 RDMA total latency:          0
CYCLE:    345000052 WDMA bytes sent:          0
CYCLE:    345000052 WDMA total latency:          0
CYCLE:    345500052 RDMA bytes rec:          0
CYCLE:    345500052 RDMA total latency:          0
CYCLE:    345500052 WDMA bytes sent:          0
CYCLE:    345500052 WDMA total latency:          0
CYCLE:    346000052 Utilization ld q (incomplete):  0
CYCLE:    346000052 RDMA bytes rec:          0
CYCLE:    346000052 Utilization st q:  0
CYCLE:    346000052 Utilization ld q:  0
CYCLE:    346000052 Utilization:  0
CYCLE:    346000052 Utilization ld q:  0
CYCLE:    346000052 Utilization st q:  0
CYCLE:    346000052 RDMA total latency:          0
CYCLE:    346000052 Utilization st q (incomplete):  0
CYCLE:    346000052 WDMA bytes sent:          0
CYCLE:    346000052 Utilization ex q:  0
CYCLE:    346000052 Utilization ex q (incomplete):  0
CYCLE:    346000052 Utilization st q (incomplete):  0
CYCLE:    346000052 Utilization ld q (incomplete):  0
CYCLE:    346000052 WDMA total latency:          0
CYCLE:    346000052 Utilization ex q:  0
CYCLE:    346000052 Utilization:  0
CYCLE:    346000052 Utilization ex q (incomplete):  0
CYCLE:    346500052 RDMA bytes rec:          0
CYCLE:    346500052 RDMA total latency:          0
CYCLE:    346500052 WDMA bytes sent:          0
CYCLE:    346500052 WDMA total latency:          0
CYCLE:    347000052 RDMA bytes rec:          0
CYCLE:    347000052 RDMA total latency:          0
CYCLE:    347000052 WDMA bytes sent:          0
CYCLE:    347000052 WDMA total latency:          0
CYCLE:    347500052 RDMA bytes rec:          0
CYCLE:    347500052 RDMA total latency:          0
CYCLE:    347500052 WDMA bytes sent:          0
CYCLE:    347500052 WDMA total latency:          0
CYCLE:    348000052 Utilization ld q (incomplete):  0
CYCLE:    348000052 RDMA bytes rec:          0
CYCLE:    348000052 Utilization st q:  0
CYCLE:    348000052 Utilization ld q:  0
CYCLE:    348000052 Utilization:  0
CYCLE:    348000052 Utilization ld q:  0
CYCLE:    348000052 Utilization st q:  0
CYCLE:    348000052 RDMA total latency:          0
CYCLE:    348000052 Utilization st q (incomplete):  0
CYCLE:    348000052 WDMA bytes sent:          0
CYCLE:    348000052 Utilization ex q:  0
CYCLE:    348000052 Utilization ex q (incomplete):  0
CYCLE:    348000052 Utilization st q (incomplete):  0
CYCLE:    348000052 Utilization ld q (incomplete):  0
CYCLE:    348000052 WDMA total latency:          0
CYCLE:    348000052 Utilization ex q:  0
CYCLE:    348000052 Utilization:  0
CYCLE:    348000052 Utilization ex q (incomplete):  0
CYCLE:    348500052 RDMA bytes rec:          0
CYCLE:    348500052 RDMA total latency:          0
CYCLE:    348500052 WDMA bytes sent:          0
CYCLE:    348500052 WDMA total latency:          0
CYCLE:    349000052 RDMA bytes rec:          0
CYCLE:    349000052 RDMA total latency:          0
CYCLE:    349000052 WDMA bytes sent:          0
CYCLE:    349000052 WDMA total latency:          0
CYCLE:    349500052 RDMA bytes rec:          0
CYCLE:    349500052 RDMA total latency:          0
CYCLE:    349500052 WDMA bytes sent:          0
CYCLE:    349500052 WDMA total latency:          0
CYCLE:    350000052 Utilization ld q (incomplete):  0
CYCLE:    350000052 RDMA bytes rec:          0
CYCLE:    350000052 Utilization st q:  0
CYCLE:    350000052 Utilization ld q:  0
CYCLE:    350000052 Utilization:  0
CYCLE:    350000052 Utilization ld q:  0
CYCLE:    350000052 Utilization st q:  0
CYCLE:    350000052 RDMA total latency:          0
CYCLE:    350000052 Utilization st q (incomplete):  0
CYCLE:    350000052 WDMA bytes sent:          0
CYCLE:    350000052 Utilization ex q:  0
CYCLE:    350000052 Utilization ex q (incomplete):  0
CYCLE:    350000052 Utilization st q (incomplete):  0
CYCLE:    350000052 Utilization ld q (incomplete):  0
CYCLE:    350000052 WDMA total latency:          0
CYCLE:    350000052 Utilization ex q:  0
CYCLE:    350000052 Utilization:  0
CYCLE:    350000052 Utilization ex q (incomplete):  0
CYCLE:    350500052 RDMA bytes rec:          0
CYCLE:    350500052 RDMA total latency:          0
CYCLE:    350500052 WDMA bytes sent:          0
CYCLE:    350500052 WDMA total latency:          0
CYCLE:    351000052 RDMA bytes rec:          0
CYCLE:    351000052 RDMA total latency:          0
CYCLE:    351000052 WDMA bytes sent:          0
CYCLE:    351000052 WDMA total latency:          0
CYCLE:    351500052 RDMA bytes rec:          0
CYCLE:    351500052 RDMA total latency:          0
CYCLE:    351500052 WDMA bytes sent:          0
CYCLE:    351500052 WDMA total latency:          0
CYCLE:    352000052 Utilization ld q (incomplete):  0
CYCLE:    352000052 RDMA bytes rec:          0
CYCLE:    352000052 Utilization st q:  0
CYCLE:    352000052 Utilization ld q:  0
CYCLE:    352000052 Utilization:  0
CYCLE:    352000052 Utilization ld q:  0
CYCLE:    352000052 Utilization st q:  0
CYCLE:    352000052 RDMA total latency:          0
CYCLE:    352000052 Utilization st q (incomplete):  0
CYCLE:    352000052 WDMA bytes sent:          0
CYCLE:    352000052 Utilization ex q:  0
CYCLE:    352000052 Utilization ex q (incomplete):  0
CYCLE:    352000052 Utilization st q (incomplete):  0
CYCLE:    352000052 Utilization ld q (incomplete):  0
CYCLE:    352000052 WDMA total latency:          0
CYCLE:    352000052 Utilization ex q:  0
CYCLE:    352000052 Utilization:  0
CYCLE:    352000052 Utilization ex q (incomplete):  0
CYCLE:    352500052 RDMA bytes rec:          0
CYCLE:    352500052 RDMA total latency:          0
CYCLE:    352500052 WDMA bytes sent:          0
CYCLE:    352500052 WDMA total latency:          0
CYCLE:    353000052 RDMA bytes rec:          0
CYCLE:    353000052 RDMA total latency:          0
CYCLE:    353000052 WDMA bytes sent:          0
CYCLE:    353000052 WDMA total latency:          0
CYCLE:    353500052 RDMA bytes rec:          0
CYCLE:    353500052 RDMA total latency:          0
CYCLE:    353500052 WDMA bytes sent:          0
CYCLE:    353500052 WDMA total latency:          0
CYCLE:    354000052 Utilization ld q (incomplete):  0
CYCLE:    354000052 RDMA bytes rec:          0
CYCLE:    354000052 Utilization st q:  0
CYCLE:    354000052 Utilization ld q:  0
CYCLE:    354000052 Utilization:  0
CYCLE:    354000052 Utilization ld q:  0
CYCLE:    354000052 Utilization st q:  0
CYCLE:    354000052 RDMA total latency:          0
CYCLE:    354000052 Utilization st q (incomplete):  0
CYCLE:    354000052 WDMA bytes sent:          0
CYCLE:    354000052 Utilization ex q:  0
CYCLE:    354000052 Utilization ex q (incomplete):  0
CYCLE:    354000052 Utilization st q (incomplete):  0
CYCLE:    354000052 Utilization ld q (incomplete):  0
CYCLE:    354000052 WDMA total latency:          0
CYCLE:    354000052 Utilization ex q:  0
CYCLE:    354000052 Utilization:  0
CYCLE:    354000052 Utilization ex q (incomplete):  0
CYCLE:    354500052 RDMA bytes rec:          0
CYCLE:    354500052 RDMA total latency:          0
CYCLE:    354500052 WDMA bytes sent:          0
CYCLE:    354500052 WDMA total latency:          0
CYCLE:    355000052 RDMA bytes rec:          0
CYCLE:    355000052 RDMA total latency:          0
CYCLE:    355000052 WDMA bytes sent:          0
CYCLE:    355000052 WDMA total latency:          0
CYCLE:    355500052 RDMA bytes rec:          0
CYCLE:    355500052 RDMA total latency:          0
CYCLE:    355500052 WDMA bytes sent:          0
CYCLE:    355500052 WDMA total latency:          0
CYCLE:    356000052 Utilization ld q (incomplete):  0
CYCLE:    356000052 RDMA bytes rec:          0
CYCLE:    356000052 Utilization st q:  0
CYCLE:    356000052 Utilization ld q:  0
CYCLE:    356000052 Utilization:  0
CYCLE:    356000052 Utilization ld q:  0
CYCLE:    356000052 Utilization st q:  0
CYCLE:    356000052 RDMA total latency:          0
CYCLE:    356000052 Utilization st q (incomplete):  0
CYCLE:    356000052 WDMA bytes sent:          0
CYCLE:    356000052 Utilization ex q:  0
CYCLE:    356000052 Utilization ex q (incomplete):  0
CYCLE:    356000052 Utilization st q (incomplete):  0
CYCLE:    356000052 Utilization ld q (incomplete):  0
CYCLE:    356000052 WDMA total latency:          0
CYCLE:    356000052 Utilization ex q:  0
CYCLE:    356000052 Utilization:  0
CYCLE:    356000052 Utilization ex q (incomplete):  0
CYCLE:    356500052 RDMA bytes rec:          0
CYCLE:    356500052 RDMA total latency:          0
CYCLE:    356500052 WDMA bytes sent:          0
CYCLE:    356500052 WDMA total latency:          0
CYCLE:    357000052 RDMA bytes rec:          0
CYCLE:    357000052 RDMA total latency:          0
CYCLE:    357000052 WDMA bytes sent:          0
CYCLE:    357000052 WDMA total latency:          0
CYCLE:    357500052 RDMA bytes rec:          0
CYCLE:    357500052 RDMA total latency:          0
CYCLE:    357500052 WDMA bytes sent:          0
CYCLE:    357500052 WDMA total latency:          0
CYCLE:    358000052 Utilization ld q (incomplete):  0
CYCLE:    358000052 RDMA bytes rec:          0
CYCLE:    358000052 Utilization st q:  0
CYCLE:    358000052 Utilization ld q:  0
CYCLE:    358000052 Utilization:  0
CYCLE:    358000052 Utilization ld q:  0
CYCLE:    358000052 Utilization st q:  0
CYCLE:    358000052 RDMA total latency:          0
CYCLE:    358000052 Utilization st q (incomplete):  0
CYCLE:    358000052 WDMA bytes sent:          0
CYCLE:    358000052 Utilization ex q:  0
CYCLE:    358000052 Utilization ex q (incomplete):  0
CYCLE:    358000052 Utilization st q (incomplete):  0
CYCLE:    358000052 Utilization ld q (incomplete):  0
CYCLE:    358000052 WDMA total latency:          0
CYCLE:    358000052 Utilization ex q:  0
CYCLE:    358000052 Utilization:  0
CYCLE:    358000052 Utilization ex q (incomplete):  0
CYCLE:    358500052 RDMA bytes rec:          0
CYCLE:    358500052 RDMA total latency:          0
CYCLE:    358500052 WDMA bytes sent:          0
CYCLE:    358500052 WDMA total latency:          0
CYCLE:    359000052 RDMA bytes rec:          0
CYCLE:    359000052 RDMA total latency:          0
CYCLE:    359000052 WDMA bytes sent:          0
CYCLE:    359000052 WDMA total latency:          0
CYCLE:    359500052 RDMA bytes rec:          0
CYCLE:    359500052 RDMA total latency:          0
CYCLE:    359500052 WDMA bytes sent:          0
CYCLE:    359500052 WDMA total latency:          0
CYCLE:    360000052 Utilization ld q (incomplete):  0
CYCLE:    360000052 RDMA bytes rec:          0
CYCLE:    360000052 Utilization st q:  0
CYCLE:    360000052 Utilization ld q:  0
CYCLE:    360000052 Utilization:  0
CYCLE:    360000052 Utilization ld q:  0
CYCLE:    360000052 Utilization st q:  0
CYCLE:    360000052 RDMA total latency:          0
CYCLE:    360000052 Utilization st q (incomplete):  0
CYCLE:    360000052 WDMA bytes sent:          0
CYCLE:    360000052 Utilization ex q:  0
CYCLE:    360000052 Utilization ex q (incomplete):  0
CYCLE:    360000052 Utilization st q (incomplete):  0
CYCLE:    360000052 Utilization ld q (incomplete):  0
CYCLE:    360000052 WDMA total latency:          0
CYCLE:    360000052 Utilization ex q:  0
CYCLE:    360000052 Utilization:  0
CYCLE:    360000052 Utilization ex q (incomplete):  0
CYCLE:    360500052 RDMA bytes rec:          0
CYCLE:    360500052 RDMA total latency:          0
CYCLE:    360500052 WDMA bytes sent:          0
CYCLE:    360500052 WDMA total latency:          0
CYCLE:    361000052 RDMA bytes rec:          0
CYCLE:    361000052 RDMA total latency:          0
CYCLE:    361000052 WDMA bytes sent:          0
CYCLE:    361000052 WDMA total latency:          0
CYCLE:    361500052 RDMA bytes rec:          0
CYCLE:    361500052 RDMA total latency:          0
CYCLE:    361500052 WDMA bytes sent:          0
CYCLE:    361500052 WDMA total latency:          0
CYCLE:    362000052 Utilization ld q (incomplete):  0
CYCLE:    362000052 RDMA bytes rec:          0
CYCLE:    362000052 Utilization st q:  0
CYCLE:    362000052 Utilization ld q:  0
CYCLE:    362000052 Utilization:  0
CYCLE:    362000052 Utilization ld q:  0
CYCLE:    362000052 Utilization st q:  0
CYCLE:    362000052 RDMA total latency:          0
CYCLE:    362000052 Utilization st q (incomplete):  0
CYCLE:    362000052 WDMA bytes sent:          0
CYCLE:    362000052 Utilization ex q:  0
CYCLE:    362000052 Utilization ex q (incomplete):  0
CYCLE:    362000052 Utilization st q (incomplete):  0
CYCLE:    362000052 Utilization ld q (incomplete):  0
CYCLE:    362000052 WDMA total latency:          0
CYCLE:    362000052 Utilization ex q:  0
CYCLE:    362000052 Utilization:  0
CYCLE:    362000052 Utilization ex q (incomplete):  0
CYCLE:    362500052 RDMA bytes rec:          0
CYCLE:    362500052 RDMA total latency:          0
CYCLE:    362500052 WDMA bytes sent:          0
CYCLE:    362500052 WDMA total latency:          0
CYCLE:    363000052 RDMA bytes rec:          0
CYCLE:    363000052 RDMA total latency:          0
CYCLE:    363000052 WDMA bytes sent:          0
CYCLE:    363000052 WDMA total latency:          0
CYCLE:    363500052 RDMA bytes rec:          0
CYCLE:    363500052 RDMA total latency:          0
CYCLE:    363500052 WDMA bytes sent:          0
CYCLE:    363500052 WDMA total latency:          0
CYCLE:    364000052 Utilization ld q (incomplete):  0
CYCLE:    364000052 RDMA bytes rec:          0
CYCLE:    364000052 Utilization st q:  0
CYCLE:    364000052 Utilization ld q:  0
CYCLE:    364000052 Utilization:  0
CYCLE:    364000052 Utilization ld q:  0
CYCLE:    364000052 Utilization st q:  0
CYCLE:    364000052 RDMA total latency:          0
CYCLE:    364000052 Utilization st q (incomplete):  0
CYCLE:    364000052 WDMA bytes sent:          0
CYCLE:    364000052 Utilization ex q:  0
CYCLE:    364000052 Utilization ex q (incomplete):  0
CYCLE:    364000052 Utilization st q (incomplete):  0
CYCLE:    364000052 Utilization ld q (incomplete):  0
CYCLE:    364000052 WDMA total latency:          0
CYCLE:    364000052 Utilization ex q:  0
CYCLE:    364000052 Utilization:  0
CYCLE:    364000052 Utilization ex q (incomplete):  0
CYCLE:    364500052 RDMA bytes rec:          0
CYCLE:    364500052 RDMA total latency:          0
CYCLE:    364500052 WDMA bytes sent:          0
CYCLE:    364500052 WDMA total latency:          0
CYCLE:    365000052 RDMA bytes rec:          0
CYCLE:    365000052 RDMA total latency:          0
CYCLE:    365000052 WDMA bytes sent:          0
CYCLE:    365000052 WDMA total latency:          0
CYCLE:    365500052 RDMA bytes rec:          0
CYCLE:    365500052 RDMA total latency:          0
CYCLE:    365500052 WDMA bytes sent:          0
CYCLE:    365500052 WDMA total latency:          0
CYCLE:    366000052 Utilization ld q (incomplete):  0
CYCLE:    366000052 RDMA bytes rec:          0
CYCLE:    366000052 Utilization st q:  0
CYCLE:    366000052 Utilization ld q:  0
CYCLE:    366000052 Utilization:  0
CYCLE:    366000052 Utilization ld q:  0
CYCLE:    366000052 Utilization st q:  0
CYCLE:    366000052 RDMA total latency:          0
CYCLE:    366000052 Utilization st q (incomplete):  0
CYCLE:    366000052 WDMA bytes sent:          0
CYCLE:    366000052 Utilization ex q:  0
CYCLE:    366000052 Utilization ex q (incomplete):  0
CYCLE:    366000052 Utilization st q (incomplete):  0
CYCLE:    366000052 Utilization ld q (incomplete):  0
CYCLE:    366000052 WDMA total latency:          0
CYCLE:    366000052 Utilization ex q:  0
CYCLE:    366000052 Utilization:  0
CYCLE:    366000052 Utilization ex q (incomplete):  0
CYCLE:    366500052 RDMA bytes rec:          0
CYCLE:    366500052 RDMA total latency:          0
CYCLE:    366500052 WDMA bytes sent:          0
CYCLE:    366500052 WDMA total latency:          0
CYCLE:    367000052 RDMA bytes rec:          0
CYCLE:    367000052 RDMA total latency:          0
CYCLE:    367000052 WDMA bytes sent:          0
CYCLE:    367000052 WDMA total latency:          0
CYCLE:    367500052 RDMA bytes rec:          0
CYCLE:    367500052 RDMA total latency:          0
CYCLE:    367500052 WDMA bytes sent:          0
CYCLE:    367500052 WDMA total latency:          0
CYCLE:    368000052 Utilization ld q (incomplete):  0
CYCLE:    368000052 RDMA bytes rec:          0
CYCLE:    368000052 Utilization st q:  0
CYCLE:    368000052 Utilization ld q:  0
CYCLE:    368000052 Utilization:  0
CYCLE:    368000052 Utilization ld q:  0
CYCLE:    368000052 Utilization st q:  0
CYCLE:    368000052 RDMA total latency:          0
CYCLE:    368000052 Utilization st q (incomplete):  0
CYCLE:    368000052 WDMA bytes sent:          0
CYCLE:    368000052 Utilization ex q:  0
CYCLE:    368000052 Utilization ex q (incomplete):  0
CYCLE:    368000052 Utilization st q (incomplete):  0
CYCLE:    368000052 Utilization ld q (incomplete):  0
CYCLE:    368000052 WDMA total latency:          0
CYCLE:    368000052 Utilization ex q:  0
CYCLE:    368000052 Utilization:  0
CYCLE:    368000052 Utilization ex q (incomplete):  0
CYCLE:    368500052 RDMA bytes rec:          0
CYCLE:    368500052 RDMA total latency:          0
CYCLE:    368500052 WDMA bytes sent:          0
CYCLE:    368500052 WDMA total latency:          0
CYCLE:    369000052 RDMA bytes rec:          0
CYCLE:    369000052 RDMA total latency:          0
CYCLE:    369000052 WDMA bytes sent:          0
CYCLE:    369000052 WDMA total latency:          0
CYCLE:    369500052 RDMA bytes rec:          0
CYCLE:    369500052 RDMA total latency:          0
CYCLE:    369500052 WDMA bytes sent:          0
CYCLE:    369500052 WDMA total latency:          0
CYCLE:    370000052 Utilization ld q (incomplete):  0
CYCLE:    370000052 RDMA bytes rec:          0
CYCLE:    370000052 Utilization st q:  0
CYCLE:    370000052 Utilization ld q:  0
CYCLE:    370000052 Utilization:  0
CYCLE:    370000052 Utilization ld q:  0
CYCLE:    370000052 Utilization st q:  0
CYCLE:    370000052 RDMA total latency:          0
CYCLE:    370000052 Utilization st q (incomplete):  0
CYCLE:    370000052 WDMA bytes sent:          0
CYCLE:    370000052 Utilization ex q:  0
CYCLE:    370000052 Utilization ex q (incomplete):  0
CYCLE:    370000052 Utilization st q (incomplete):  0
CYCLE:    370000052 Utilization ld q (incomplete):  0
CYCLE:    370000052 WDMA total latency:          0
CYCLE:    370000052 Utilization ex q:  0
CYCLE:    370000052 Utilization:  0
CYCLE:    370000052 Utilization ex q (incomplete):  0
CYCLE:    370500052 RDMA bytes rec:          0
CYCLE:    370500052 RDMA total latency:          0
CYCLE:    370500052 WDMA bytes sent:          0
CYCLE:    370500052 WDMA total latency:          0
CYCLE:    371000052 RDMA bytes rec:          0
CYCLE:    371000052 RDMA total latency:          0
CYCLE:    371000052 WDMA bytes sent:          0
CYCLE:    371000052 WDMA total latency:          0
CYCLE:    371500052 RDMA bytes rec:          0
CYCLE:    371500052 RDMA total latency:          0
CYCLE:    371500052 WDMA bytes sent:          0
CYCLE:    371500052 WDMA total latency:          0
CYCLE:    372000052 Utilization ld q (incomplete):  0
CYCLE:    372000052 RDMA bytes rec:          0
CYCLE:    372000052 Utilization st q:  0
CYCLE:    372000052 Utilization ld q:  0
CYCLE:    372000052 Utilization:  0
CYCLE:    372000052 Utilization ld q:  0
CYCLE:    372000052 Utilization st q:  0
CYCLE:    372000052 RDMA total latency:          0
CYCLE:    372000052 Utilization st q (incomplete):  0
CYCLE:    372000052 WDMA bytes sent:          0
CYCLE:    372000052 Utilization ex q:  0
CYCLE:    372000052 Utilization ex q (incomplete):  0
CYCLE:    372000052 Utilization st q (incomplete):  0
CYCLE:    372000052 Utilization ld q (incomplete):  0
CYCLE:    372000052 WDMA total latency:          0
CYCLE:    372000052 Utilization ex q:  0
CYCLE:    372000052 Utilization:  0
CYCLE:    372000052 Utilization ex q (incomplete):  0
CYCLE:    372500052 RDMA bytes rec:          0
CYCLE:    372500052 RDMA total latency:          0
CYCLE:    372500052 WDMA bytes sent:          0
CYCLE:    372500052 WDMA total latency:          0
CYCLE:    373000052 RDMA bytes rec:          0
CYCLE:    373000052 RDMA total latency:          0
CYCLE:    373000052 WDMA bytes sent:          0
CYCLE:    373000052 WDMA total latency:          0
CYCLE:    373500052 RDMA bytes rec:          0
CYCLE:    373500052 RDMA total latency:          0
CYCLE:    373500052 WDMA bytes sent:          0
CYCLE:    373500052 WDMA total latency:          0
CYCLE:    374000052 Utilization ld q (incomplete):  0
CYCLE:    374000052 RDMA bytes rec:          0
CYCLE:    374000052 Utilization st q:  0
CYCLE:    374000052 Utilization ld q:  0
CYCLE:    374000052 Utilization:  0
CYCLE:    374000052 Utilization ld q:  0
CYCLE:    374000052 Utilization st q:  0
CYCLE:    374000052 RDMA total latency:          0
CYCLE:    374000052 Utilization st q (incomplete):  0
CYCLE:    374000052 WDMA bytes sent:          0
CYCLE:    374000052 Utilization ex q:  0
CYCLE:    374000052 Utilization ex q (incomplete):  0
CYCLE:    374000052 Utilization st q (incomplete):  0
CYCLE:    374000052 Utilization ld q (incomplete):  0
CYCLE:    374000052 WDMA total latency:          0
CYCLE:    374000052 Utilization ex q:  0
CYCLE:    374000052 Utilization:  0
CYCLE:    374000052 Utilization ex q (incomplete):  0
CYCLE:    374500052 RDMA bytes rec:          0
CYCLE:    374500052 RDMA total latency:          0
CYCLE:    374500052 WDMA bytes sent:          0
CYCLE:    374500052 WDMA total latency:          0
CYCLE:    375000052 RDMA bytes rec:          0
CYCLE:    375000052 RDMA total latency:          0
CYCLE:    375000052 WDMA bytes sent:          0
CYCLE:    375000052 WDMA total latency:          0
CYCLE:    375500052 RDMA bytes rec:          0
CYCLE:    375500052 RDMA total latency:          0
CYCLE:    375500052 WDMA bytes sent:          0
CYCLE:    375500052 WDMA total latency:          0
CYCLE:    376000052 Utilization ld q (incomplete):  0
CYCLE:    376000052 RDMA bytes rec:          0
CYCLE:    376000052 Utilization st q:  0
CYCLE:    376000052 Utilization ld q:  0
CYCLE:    376000052 Utilization:  0
CYCLE:    376000052 Utilization ld q:  0
CYCLE:    376000052 Utilization st q:  0
CYCLE:    376000052 RDMA total latency:          0
CYCLE:    376000052 Utilization st q (incomplete):  0
CYCLE:    376000052 WDMA bytes sent:          0
CYCLE:    376000052 Utilization ex q:  0
CYCLE:    376000052 Utilization ex q (incomplete):  0
CYCLE:    376000052 Utilization st q (incomplete):  0
CYCLE:    376000052 Utilization ld q (incomplete):  0
CYCLE:    376000052 WDMA total latency:          0
CYCLE:    376000052 Utilization ex q:  0
CYCLE:    376000052 Utilization:  0
CYCLE:    376000052 Utilization ex q (incomplete):  0
CYCLE:    376500052 RDMA bytes rec:          0
CYCLE:    376500052 RDMA total latency:          0
CYCLE:    376500052 WDMA bytes sent:          0
CYCLE:    376500052 WDMA total latency:          0
CYCLE:    377000052 RDMA bytes rec:          0
CYCLE:    377000052 RDMA total latency:          0
CYCLE:    377000052 WDMA bytes sent:          0
CYCLE:    377000052 WDMA total latency:          0
CYCLE:    377500052 RDMA bytes rec:          0
CYCLE:    377500052 RDMA total latency:          0
CYCLE:    377500052 WDMA bytes sent:          0
CYCLE:    377500052 WDMA total latency:          0
CYCLE:    378000052 Utilization ld q (incomplete):  0
CYCLE:    378000052 RDMA bytes rec:          0
CYCLE:    378000052 Utilization st q:  0
CYCLE:    378000052 Utilization ld q:  0
CYCLE:    378000052 Utilization:  0
CYCLE:    378000052 Utilization ld q:  0
CYCLE:    378000052 Utilization st q:  0
CYCLE:    378000052 RDMA total latency:          0
CYCLE:    378000052 Utilization st q (incomplete):  0
CYCLE:    378000052 WDMA bytes sent:          0
CYCLE:    378000052 Utilization ex q:  0
CYCLE:    378000052 Utilization ex q (incomplete):  0
CYCLE:    378000052 Utilization st q (incomplete):  0
CYCLE:    378000052 Utilization ld q (incomplete):  0
CYCLE:    378000052 WDMA total latency:          0
CYCLE:    378000052 Utilization ex q:  0
CYCLE:    378000052 Utilization:  0
CYCLE:    378000052 Utilization ex q (incomplete):  0
CYCLE:    378500052 RDMA bytes rec:          0
CYCLE:    378500052 RDMA total latency:          0
CYCLE:    378500052 WDMA bytes sent:          0
CYCLE:    378500052 WDMA total latency:          0
CYCLE:    379000052 RDMA bytes rec:          0
CYCLE:    379000052 RDMA total latency:          0
CYCLE:    379000052 WDMA bytes sent:          0
CYCLE:    379000052 WDMA total latency:          0
CYCLE:    379500052 RDMA bytes rec:          0
CYCLE:    379500052 RDMA total latency:          0
CYCLE:    379500052 WDMA bytes sent:          0
CYCLE:    379500052 WDMA total latency:          0
CYCLE:    380000052 Utilization ld q (incomplete):  0
CYCLE:    380000052 RDMA bytes rec:          0
CYCLE:    380000052 Utilization st q:  0
CYCLE:    380000052 Utilization ld q:  0
CYCLE:    380000052 Utilization:  0
CYCLE:    380000052 Utilization ld q:  0
CYCLE:    380000052 Utilization st q:  0
CYCLE:    380000052 RDMA total latency:          0
CYCLE:    380000052 Utilization st q (incomplete):  0
CYCLE:    380000052 WDMA bytes sent:          0
CYCLE:    380000052 Utilization ex q:  0
CYCLE:    380000052 Utilization ex q (incomplete):  0
CYCLE:    380000052 Utilization st q (incomplete):  0
CYCLE:    380000052 Utilization ld q (incomplete):  0
CYCLE:    380000052 WDMA total latency:          0
CYCLE:    380000052 Utilization ex q:  0
CYCLE:    380000052 Utilization:  0
CYCLE:    380000052 Utilization ex q (incomplete):  0
CYCLE:    380500052 RDMA bytes rec:          0
CYCLE:    380500052 RDMA total latency:          0
CYCLE:    380500052 WDMA bytes sent:          0
CYCLE:    380500052 WDMA total latency:          0
CYCLE:    381000052 RDMA bytes rec:          0
CYCLE:    381000052 RDMA total latency:          0
CYCLE:    381000052 WDMA bytes sent:          0
CYCLE:    381000052 WDMA total latency:          0
CYCLE:    381500052 RDMA bytes rec:          0
CYCLE:    381500052 RDMA total latency:          0
CYCLE:    381500052 WDMA bytes sent:          0
CYCLE:    381500052 WDMA total latency:          0
CYCLE:    382000052 Utilization ld q (incomplete):  0
CYCLE:    382000052 RDMA bytes rec:          0
CYCLE:    382000052 Utilization st q:  0
CYCLE:    382000052 Utilization ld q:  0
CYCLE:    382000052 Utilization:  0
CYCLE:    382000052 Utilization ld q:  0
CYCLE:    382000052 Utilization st q:  0
CYCLE:    382000052 RDMA total latency:          0
CYCLE:    382000052 Utilization st q (incomplete):  0
CYCLE:    382000052 WDMA bytes sent:          0
CYCLE:    382000052 Utilization ex q:  0
CYCLE:    382000052 Utilization ex q (incomplete):  0
CYCLE:    382000052 Utilization st q (incomplete):  0
CYCLE:    382000052 Utilization ld q (incomplete):  0
CYCLE:    382000052 WDMA total latency:          0
CYCLE:    382000052 Utilization ex q:  0
CYCLE:    382000052 Utilization:  0
CYCLE:    382000052 Utilization ex q (incomplete):  0
CYCLE:    382500052 RDMA bytes rec:          0
CYCLE:    382500052 RDMA total latency:          0
CYCLE:    382500052 WDMA bytes sent:          0
CYCLE:    382500052 WDMA total latency:          0
CYCLE:    383000052 RDMA bytes rec:          0
CYCLE:    383000052 RDMA total latency:          0
CYCLE:    383000052 WDMA bytes sent:          0
CYCLE:    383000052 WDMA total latency:          0
CYCLE:    383500052 RDMA bytes rec:          0
CYCLE:    383500052 RDMA total latency:          0
CYCLE:    383500052 WDMA bytes sent:          0
CYCLE:    383500052 WDMA total latency:          0
CYCLE:    384000052 Utilization ld q (incomplete):  0
CYCLE:    384000052 RDMA bytes rec:          0
CYCLE:    384000052 Utilization st q:  0
CYCLE:    384000052 Utilization ld q:  0
CYCLE:    384000052 Utilization:  0
CYCLE:    384000052 Utilization ld q:  0
CYCLE:    384000052 Utilization st q:  0
CYCLE:    384000052 RDMA total latency:          0
CYCLE:    384000052 Utilization st q (incomplete):  0
CYCLE:    384000052 WDMA bytes sent:          0
CYCLE:    384000052 Utilization ex q:  0
CYCLE:    384000052 Utilization ex q (incomplete):  0
CYCLE:    384000052 Utilization st q (incomplete):  0
CYCLE:    384000052 Utilization ld q (incomplete):  0
CYCLE:    384000052 WDMA total latency:          0
CYCLE:    384000052 Utilization ex q:  0
CYCLE:    384000052 Utilization:  0
CYCLE:    384000052 Utilization ex q (incomplete):  0
CYCLE:    384500052 RDMA bytes rec:          0
CYCLE:    384500052 RDMA total latency:          0
CYCLE:    384500052 WDMA bytes sent:          0
CYCLE:    384500052 WDMA total latency:          0
CYCLE:    385000052 RDMA bytes rec:          0
CYCLE:    385000052 RDMA total latency:          0
CYCLE:    385000052 WDMA bytes sent:          0
CYCLE:    385000052 WDMA total latency:          0
CYCLE:    385500052 RDMA bytes rec:          0
CYCLE:    385500052 RDMA total latency:          0
CYCLE:    385500052 WDMA bytes sent:          0
CYCLE:    385500052 WDMA total latency:          0
CYCLE:    386000052 Utilization ld q (incomplete):  0
CYCLE:    386000052 RDMA bytes rec:          0
CYCLE:    386000052 Utilization st q:  0
CYCLE:    386000052 Utilization ld q:  0
CYCLE:    386000052 Utilization:  0
CYCLE:    386000052 Utilization ld q:  0
CYCLE:    386000052 Utilization st q:  0
CYCLE:    386000052 RDMA total latency:          0
CYCLE:    386000052 Utilization st q (incomplete):  0
CYCLE:    386000052 WDMA bytes sent:          0
CYCLE:    386000052 Utilization ex q:  0
CYCLE:    386000052 Utilization ex q (incomplete):  0
CYCLE:    386000052 Utilization st q (incomplete):  0
CYCLE:    386000052 Utilization ld q (incomplete):  0
CYCLE:    386000052 WDMA total latency:          0
CYCLE:    386000052 Utilization ex q:  0
CYCLE:    386000052 Utilization:  0
CYCLE:    386000052 Utilization ex q (incomplete):  0
CYCLE:    386500052 RDMA bytes rec:          0
CYCLE:    386500052 RDMA total latency:          0
CYCLE:    386500052 WDMA bytes sent:          0
CYCLE:    386500052 WDMA total latency:          0
CYCLE:    387000052 RDMA bytes rec:          0
CYCLE:    387000052 RDMA total latency:          0
CYCLE:    387000052 WDMA bytes sent:          0
CYCLE:    387000052 WDMA total latency:          0
CYCLE:    387500052 RDMA bytes rec:          0
CYCLE:    387500052 RDMA total latency:          0
CYCLE:    387500052 WDMA bytes sent:          0
CYCLE:    387500052 WDMA total latency:          0
CYCLE:    388000052 Utilization ld q (incomplete):  0
CYCLE:    388000052 RDMA bytes rec:          0
CYCLE:    388000052 Utilization st q:  0
CYCLE:    388000052 Utilization ld q:  0
CYCLE:    388000052 Utilization:  0
CYCLE:    388000052 Utilization ld q:  0
CYCLE:    388000052 Utilization st q:  0
CYCLE:    388000052 RDMA total latency:          0
CYCLE:    388000052 Utilization st q (incomplete):  0
CYCLE:    388000052 WDMA bytes sent:          0
CYCLE:    388000052 Utilization ex q:  0
CYCLE:    388000052 Utilization ex q (incomplete):  0
CYCLE:    388000052 Utilization st q (incomplete):  0
CYCLE:    388000052 Utilization ld q (incomplete):  0
CYCLE:    388000052 WDMA total latency:          0
CYCLE:    388000052 Utilization ex q:  0
CYCLE:    388000052 Utilization:  0
CYCLE:    388000052 Utilization ex q (incomplete):  0
CYCLE:    388500052 RDMA bytes rec:          0
CYCLE:    388500052 RDMA total latency:          0
CYCLE:    388500052 WDMA bytes sent:          0
CYCLE:    388500052 WDMA total latency:          0
CYCLE:    389000052 RDMA bytes rec:          0
CYCLE:    389000052 RDMA total latency:          0
CYCLE:    389000052 WDMA bytes sent:          0
CYCLE:    389000052 WDMA total latency:          0
CYCLE:    389500052 RDMA bytes rec:          0
CYCLE:    389500052 RDMA total latency:          0
CYCLE:    389500052 WDMA bytes sent:          0
CYCLE:    389500052 WDMA total latency:          0
CYCLE:    390000052 Utilization ld q (incomplete):  0
CYCLE:    390000052 RDMA bytes rec:          0
CYCLE:    390000052 Utilization st q:  0
CYCLE:    390000052 Utilization ld q:  0
CYCLE:    390000052 Utilization:  0
CYCLE:    390000052 Utilization ld q:  0
CYCLE:    390000052 Utilization st q:  0
CYCLE:    390000052 RDMA total latency:          0
CYCLE:    390000052 Utilization st q (incomplete):  0
CYCLE:    390000052 WDMA bytes sent:          0
CYCLE:    390000052 Utilization ex q:  0
CYCLE:    390000052 Utilization ex q (incomplete):  0
CYCLE:    390000052 Utilization st q (incomplete):  0
CYCLE:    390000052 Utilization ld q (incomplete):  0
CYCLE:    390000052 WDMA total latency:          0
CYCLE:    390000052 Utilization ex q:  0
CYCLE:    390000052 Utilization:  0
CYCLE:    390000052 Utilization ex q (incomplete):  0
CYCLE:    390500052 RDMA bytes rec:          0
CYCLE:    390500052 RDMA total latency:          0
CYCLE:    390500052 WDMA bytes sent:          0
CYCLE:    390500052 WDMA total latency:          0
CYCLE:    391000052 RDMA bytes rec:          0
CYCLE:    391000052 RDMA total latency:          0
CYCLE:    391000052 WDMA bytes sent:          0
CYCLE:    391000052 WDMA total latency:          0
CYCLE:    391500052 RDMA bytes rec:          0
CYCLE:    391500052 RDMA total latency:          0
CYCLE:    391500052 WDMA bytes sent:          0
CYCLE:    391500052 WDMA total latency:          0
CYCLE:    392000052 Utilization ld q (incomplete):  0
CYCLE:    392000052 RDMA bytes rec:          0
CYCLE:    392000052 Utilization st q:  0
CYCLE:    392000052 Utilization ld q:  0
CYCLE:    392000052 Utilization:  0
CYCLE:    392000052 Utilization ld q:  0
CYCLE:    392000052 Utilization st q:  0
CYCLE:    392000052 RDMA total latency:          0
CYCLE:    392000052 Utilization st q (incomplete):  0
CYCLE:    392000052 WDMA bytes sent:          0
CYCLE:    392000052 Utilization ex q:  0
CYCLE:    392000052 Utilization ex q (incomplete):  0
CYCLE:    392000052 Utilization st q (incomplete):  0
CYCLE:    392000052 Utilization ld q (incomplete):  0
CYCLE:    392000052 WDMA total latency:          0
CYCLE:    392000052 Utilization ex q:  0
CYCLE:    392000052 Utilization:  0
CYCLE:    392000052 Utilization ex q (incomplete):  0
CYCLE:    392500052 RDMA bytes rec:          0
CYCLE:    392500052 RDMA total latency:          0
CYCLE:    392500052 WDMA bytes sent:          0
CYCLE:    392500052 WDMA total latency:          0
CYCLE:    393000052 RDMA bytes rec:          0
CYCLE:    393000052 RDMA total latency:          0
CYCLE:    393000052 WDMA bytes sent:          0
CYCLE:    393000052 WDMA total latency:          0
CYCLE:    393500052 RDMA bytes rec:          0
CYCLE:    393500052 RDMA total latency:          0
CYCLE:    393500052 WDMA bytes sent:          0
CYCLE:    393500052 WDMA total latency:          0
CYCLE:    394000052 Utilization ld q (incomplete):  0
CYCLE:    394000052 RDMA bytes rec:          0
CYCLE:    394000052 Utilization st q:  0
CYCLE:    394000052 Utilization ld q:  0
CYCLE:    394000052 Utilization:  0
CYCLE:    394000052 Utilization ld q:  0
CYCLE:    394000052 Utilization st q:  0
CYCLE:    394000052 RDMA total latency:          0
CYCLE:    394000052 Utilization st q (incomplete):  0
CYCLE:    394000052 WDMA bytes sent:          0
CYCLE:    394000052 Utilization ex q:  0
CYCLE:    394000052 Utilization ex q (incomplete):  0
CYCLE:    394000052 Utilization st q (incomplete):  0
CYCLE:    394000052 Utilization ld q (incomplete):  0
CYCLE:    394000052 WDMA total latency:          0
CYCLE:    394000052 Utilization ex q:  0
CYCLE:    394000052 Utilization:  0
CYCLE:    394000052 Utilization ex q (incomplete):  0
CYCLE:    394500052 RDMA bytes rec:          0
CYCLE:    394500052 RDMA total latency:          0
CYCLE:    394500052 WDMA bytes sent:          0
CYCLE:    394500052 WDMA total latency:          0
CYCLE:    395000052 RDMA bytes rec:          0
CYCLE:    395000052 RDMA total latency:          0
CYCLE:    395000052 WDMA bytes sent:          0
CYCLE:    395000052 WDMA total latency:          0
CYCLE:    395500052 RDMA bytes rec:          0
CYCLE:    395500052 RDMA total latency:          0
CYCLE:    395500052 WDMA bytes sent:          0
CYCLE:    395500052 WDMA total latency:          0
CYCLE:    396000052 Utilization ld q (incomplete):  0
CYCLE:    396000052 RDMA bytes rec:          0
CYCLE:    396000052 Utilization st q:  0
CYCLE:    396000052 Utilization ld q:  0
CYCLE:    396000052 Utilization:  0
CYCLE:    396000052 Utilization ld q:  0
CYCLE:    396000052 Utilization st q:  0
CYCLE:    396000052 RDMA total latency:          0
CYCLE:    396000052 Utilization st q (incomplete):  0
CYCLE:    396000052 WDMA bytes sent:          0
CYCLE:    396000052 Utilization ex q:  0
CYCLE:    396000052 Utilization ex q (incomplete):  0
CYCLE:    396000052 Utilization st q (incomplete):  0
CYCLE:    396000052 Utilization ld q (incomplete):  0
CYCLE:    396000052 WDMA total latency:          0
CYCLE:    396000052 Utilization ex q:  0
CYCLE:    396000052 Utilization:  0
CYCLE:    396000052 Utilization ex q (incomplete):  0
CYCLE:    396500052 RDMA bytes rec:          0
CYCLE:    396500052 RDMA total latency:          0
CYCLE:    396500052 WDMA bytes sent:          0
CYCLE:    396500052 WDMA total latency:          0
CYCLE:    397000052 RDMA bytes rec:          0
CYCLE:    397000052 RDMA total latency:          0
CYCLE:    397000052 WDMA bytes sent:          0
CYCLE:    397000052 WDMA total latency:          0
CYCLE:    397500052 RDMA bytes rec:          0
CYCLE:    397500052 RDMA total latency:          0
CYCLE:    397500052 WDMA bytes sent:          0
CYCLE:    397500052 WDMA total latency:          0
CYCLE:    398000052 Utilization ld q (incomplete):  0
CYCLE:    398000052 RDMA bytes rec:          0
CYCLE:    398000052 Utilization st q:  0
CYCLE:    398000052 Utilization ld q:  0
CYCLE:    398000052 Utilization:  0
CYCLE:    398000052 Utilization ld q:  0
CYCLE:    398000052 Utilization st q:  0
CYCLE:    398000052 RDMA total latency:          0
CYCLE:    398000052 Utilization st q (incomplete):  0
CYCLE:    398000052 WDMA bytes sent:          0
CYCLE:    398000052 Utilization ex q:  0
CYCLE:    398000052 Utilization ex q (incomplete):  0
CYCLE:    398000052 Utilization st q (incomplete):  0
CYCLE:    398000052 Utilization ld q (incomplete):  0
CYCLE:    398000052 WDMA total latency:          0
CYCLE:    398000052 Utilization ex q:  0
CYCLE:    398000052 Utilization:  0
CYCLE:    398000052 Utilization ex q (incomplete):  0
CYCLE:    398500052 RDMA bytes rec:          0
CYCLE:    398500052 RDMA total latency:          0
CYCLE:    398500052 WDMA bytes sent:          0
CYCLE:    398500052 WDMA total latency:          0
CYCLE:    399000052 RDMA bytes rec:          0
CYCLE:    399000052 RDMA total latency:          0
CYCLE:    399000052 WDMA bytes sent:          0
CYCLE:    399000052 WDMA total latency:          0
CYCLE:    399500052 RDMA bytes rec:          0
CYCLE:    399500052 RDMA total latency:          0
CYCLE:    399500052 WDMA bytes sent:          0
CYCLE:    399500052 WDMA total latency:          0
CYCLE:    400000052 Utilization ld q (incomplete):  0
CYCLE:    400000052 RDMA bytes rec:          0
CYCLE:    400000052 Utilization st q:  0
CYCLE:    400000052 Utilization ld q:  0
CYCLE:    400000052 Utilization:  0
CYCLE:    400000052 Utilization ld q:  0
CYCLE:    400000052 Utilization st q:  0
CYCLE:    400000052 RDMA total latency:          0
CYCLE:    400000052 Utilization st q (incomplete):  0
CYCLE:    400000052 WDMA bytes sent:          0
CYCLE:    400000052 Utilization ex q:  0
CYCLE:    400000052 Utilization ex q (incomplete):  0
CYCLE:    400000052 Utilization st q (incomplete):  0
CYCLE:    400000052 Utilization ld q (incomplete):  0
CYCLE:    400000052 WDMA total latency:          0
CYCLE:    400000052 Utilization ex q:  0
CYCLE:    400000052 Utilization:  0
CYCLE:    400000052 Utilization ex q (incomplete):  0
CYCLE:    400500052 RDMA bytes rec:          0
CYCLE:    400500052 RDMA total latency:          0
CYCLE:    400500052 WDMA bytes sent:          0
CYCLE:    400500052 WDMA total latency:          0
CYCLE:    401000052 RDMA bytes rec:          0
CYCLE:    401000052 RDMA total latency:          0
CYCLE:    401000052 WDMA bytes sent:          0
CYCLE:    401000052 WDMA total latency:          0
CYCLE:    401500052 RDMA bytes rec:          0
CYCLE:    401500052 RDMA total latency:          0
CYCLE:    401500052 WDMA bytes sent:          0
CYCLE:    401500052 WDMA total latency:          0
CYCLE:    402000052 Utilization ld q (incomplete):  0
CYCLE:    402000052 RDMA bytes rec:          0
CYCLE:    402000052 Utilization st q:  0
CYCLE:    402000052 Utilization ld q:  0
CYCLE:    402000052 Utilization:  0
CYCLE:    402000052 Utilization ld q:  0
CYCLE:    402000052 Utilization st q:  0
CYCLE:    402000052 RDMA total latency:          0
CYCLE:    402000052 Utilization st q (incomplete):  0
CYCLE:    402000052 WDMA bytes sent:          0
CYCLE:    402000052 Utilization ex q:  0
CYCLE:    402000052 Utilization ex q (incomplete):  0
CYCLE:    402000052 Utilization st q (incomplete):  0
CYCLE:    402000052 Utilization ld q (incomplete):  0
CYCLE:    402000052 WDMA total latency:          0
CYCLE:    402000052 Utilization ex q:  0
CYCLE:    402000052 Utilization:  0
CYCLE:    402000052 Utilization ex q (incomplete):  0
CYCLE:    402500052 RDMA bytes rec:          0
CYCLE:    402500052 RDMA total latency:          0
CYCLE:    402500052 WDMA bytes sent:          0
CYCLE:    402500052 WDMA total latency:          0
CYCLE:    403000052 RDMA bytes rec:          0
CYCLE:    403000052 RDMA total latency:          0
CYCLE:    403000052 WDMA bytes sent:          0
CYCLE:    403000052 WDMA total latency:          0
CYCLE:    403500052 RDMA bytes rec:          0
CYCLE:    403500052 RDMA total latency:          0
CYCLE:    403500052 WDMA bytes sent:          0
CYCLE:    403500052 WDMA total latency:          0
CYCLE:    404000052 Utilization ld q (incomplete):  0
CYCLE:    404000052 RDMA bytes rec:          0
CYCLE:    404000052 Utilization st q:  0
CYCLE:    404000052 Utilization ld q:  0
CYCLE:    404000052 Utilization:  0
CYCLE:    404000052 Utilization ld q:  0
CYCLE:    404000052 Utilization st q:  0
CYCLE:    404000052 RDMA total latency:          0
CYCLE:    404000052 Utilization st q (incomplete):  0
CYCLE:    404000052 WDMA bytes sent:          0
CYCLE:    404000052 Utilization ex q:  0
CYCLE:    404000052 Utilization ex q (incomplete):  0
CYCLE:    404000052 Utilization st q (incomplete):  0
CYCLE:    404000052 Utilization ld q (incomplete):  0
CYCLE:    404000052 WDMA total latency:          0
CYCLE:    404000052 Utilization ex q:  0
CYCLE:    404000052 Utilization:  0
CYCLE:    404000052 Utilization ex q (incomplete):  0
CYCLE:    404500052 RDMA bytes rec:          0
CYCLE:    404500052 RDMA total latency:          0
CYCLE:    404500052 WDMA bytes sent:          0
CYCLE:    404500052 WDMA total latency:          0
CYCLE:    405000052 RDMA bytes rec:          0
CYCLE:    405000052 RDMA total latency:          0
CYCLE:    405000052 WDMA bytes sent:          0
CYCLE:    405000052 WDMA total latency:          0
CYCLE:    405500052 RDMA bytes rec:          0
CYCLE:    405500052 RDMA total latency:          0
CYCLE:    405500052 WDMA bytes sent:          0
CYCLE:    405500052 WDMA total latency:          0
CYCLE:    406000052 Utilization ld q (incomplete):  0
CYCLE:    406000052 RDMA bytes rec:          0
CYCLE:    406000052 Utilization st q:  0
CYCLE:    406000052 Utilization ld q:  0
CYCLE:    406000052 Utilization:  0
CYCLE:    406000052 Utilization ld q:  0
CYCLE:    406000052 Utilization st q:  0
CYCLE:    406000052 RDMA total latency:          0
CYCLE:    406000052 Utilization st q (incomplete):  0
CYCLE:    406000052 WDMA bytes sent:          0
CYCLE:    406000052 Utilization ex q:  0
CYCLE:    406000052 Utilization ex q (incomplete):  0
CYCLE:    406000052 Utilization st q (incomplete):  0
CYCLE:    406000052 Utilization ld q (incomplete):  0
CYCLE:    406000052 WDMA total latency:          0
CYCLE:    406000052 Utilization ex q:  0
CYCLE:    406000052 Utilization:  0
CYCLE:    406000052 Utilization ex q (incomplete):  0
CYCLE:    406500052 RDMA bytes rec:          0
CYCLE:    406500052 RDMA total latency:          0
CYCLE:    406500052 WDMA bytes sent:          0
CYCLE:    406500052 WDMA total latency:          0
CYCLE:    407000052 RDMA bytes rec:          0
CYCLE:    407000052 RDMA total latency:          0
CYCLE:    407000052 WDMA bytes sent:          0
CYCLE:    407000052 WDMA total latency:          0
CYCLE:    407500052 RDMA bytes rec:          0
CYCLE:    407500052 RDMA total latency:          0
CYCLE:    407500052 WDMA bytes sent:          0
CYCLE:    407500052 WDMA total latency:          0
CYCLE:    408000052 Utilization ld q (incomplete):  0
CYCLE:    408000052 RDMA bytes rec:          0
CYCLE:    408000052 Utilization st q:  0
CYCLE:    408000052 Utilization ld q:  0
CYCLE:    408000052 Utilization:  0
CYCLE:    408000052 Utilization ld q:  0
CYCLE:    408000052 Utilization st q:  0
CYCLE:    408000052 RDMA total latency:          0
CYCLE:    408000052 Utilization st q (incomplete):  0
CYCLE:    408000052 WDMA bytes sent:          0
CYCLE:    408000052 Utilization ex q:  0
CYCLE:    408000052 Utilization ex q (incomplete):  0
CYCLE:    408000052 Utilization st q (incomplete):  0
CYCLE:    408000052 Utilization ld q (incomplete):  0
CYCLE:    408000052 WDMA total latency:          0
CYCLE:    408000052 Utilization ex q:  0
CYCLE:    408000052 Utilization:  0
CYCLE:    408000052 Utilization ex q (incomplete):  0
CYCLE:    408500052 RDMA bytes rec:          0
CYCLE:    408500052 RDMA total latency:          0
CYCLE:    408500052 WDMA bytes sent:          0
CYCLE:    408500052 WDMA total latency:          0
CYCLE:    409000052 RDMA bytes rec:          0
CYCLE:    409000052 RDMA total latency:          0
CYCLE:    409000052 WDMA bytes sent:          0
CYCLE:    409000052 WDMA total latency:          0
CYCLE:    409500052 RDMA bytes rec:          0
CYCLE:    409500052 RDMA total latency:          0
CYCLE:    409500052 WDMA bytes sent:          0
CYCLE:    409500052 WDMA total latency:          0
CYCLE:    410000052 Utilization ld q (incomplete):  0
CYCLE:    410000052 RDMA bytes rec:          0
CYCLE:    410000052 Utilization st q:  0
CYCLE:    410000052 Utilization ld q:  0
CYCLE:    410000052 Utilization:  0
CYCLE:    410000052 Utilization ld q:  0
CYCLE:    410000052 Utilization st q:  0
CYCLE:    410000052 RDMA total latency:          0
CYCLE:    410000052 Utilization st q (incomplete):  0
CYCLE:    410000052 WDMA bytes sent:          0
CYCLE:    410000052 Utilization ex q:  0
CYCLE:    410000052 Utilization ex q (incomplete):  0
CYCLE:    410000052 Utilization st q (incomplete):  0
CYCLE:    410000052 Utilization ld q (incomplete):  0
CYCLE:    410000052 WDMA total latency:          0
CYCLE:    410000052 Utilization ex q:  0
CYCLE:    410000052 Utilization:  0
CYCLE:    410000052 Utilization ex q (incomplete):  0
CYCLE:    410500052 RDMA bytes rec:          0
CYCLE:    410500052 RDMA total latency:          0
CYCLE:    410500052 WDMA bytes sent:          0
CYCLE:    410500052 WDMA total latency:          0
CYCLE:    411000052 RDMA bytes rec:          0
CYCLE:    411000052 RDMA total latency:          0
CYCLE:    411000052 WDMA bytes sent:          0
CYCLE:    411000052 WDMA total latency:          0
CYCLE:    411500052 RDMA bytes rec:          0
CYCLE:    411500052 RDMA total latency:          0
CYCLE:    411500052 WDMA bytes sent:          0
CYCLE:    411500052 WDMA total latency:          0
CYCLE:    412000052 Utilization ld q (incomplete):  0
CYCLE:    412000052 RDMA bytes rec:          0
CYCLE:    412000052 Utilization st q:  0
CYCLE:    412000052 Utilization ld q:  0
CYCLE:    412000052 Utilization:  0
CYCLE:    412000052 Utilization ld q:  0
CYCLE:    412000052 Utilization st q:  0
CYCLE:    412000052 RDMA total latency:          0
CYCLE:    412000052 Utilization st q (incomplete):  0
CYCLE:    412000052 WDMA bytes sent:          0
CYCLE:    412000052 Utilization ex q:  0
CYCLE:    412000052 Utilization ex q (incomplete):  0
CYCLE:    412000052 Utilization st q (incomplete):  0
CYCLE:    412000052 Utilization ld q (incomplete):  0
CYCLE:    412000052 WDMA total latency:          0
CYCLE:    412000052 Utilization ex q:  0
CYCLE:    412000052 Utilization:  0
CYCLE:    412000052 Utilization ex q (incomplete):  0
CYCLE:    412500052 RDMA bytes rec:          0
CYCLE:    412500052 RDMA total latency:          0
CYCLE:    412500052 WDMA bytes sent:          0
CYCLE:    412500052 WDMA total latency:          0
CYCLE:    413000052 RDMA bytes rec:          0
CYCLE:    413000052 RDMA total latency:          0
CYCLE:    413000052 WDMA bytes sent:          0
CYCLE:    413000052 WDMA total latency:          0
CYCLE:    413500052 RDMA bytes rec:          0
CYCLE:    413500052 RDMA total latency:          0
CYCLE:    413500052 WDMA bytes sent:          0
CYCLE:    413500052 WDMA total latency:          0
CYCLE:    414000052 Utilization ld q (incomplete):  0
CYCLE:    414000052 RDMA bytes rec:          0
CYCLE:    414000052 Utilization st q:  0
CYCLE:    414000052 Utilization ld q:  0
CYCLE:    414000052 Utilization:  0
CYCLE:    414000052 Utilization ld q:  0
CYCLE:    414000052 Utilization st q:  0
CYCLE:    414000052 RDMA total latency:          0
CYCLE:    414000052 Utilization st q (incomplete):  0
CYCLE:    414000052 WDMA bytes sent:          0
CYCLE:    414000052 Utilization ex q:  0
CYCLE:    414000052 Utilization ex q (incomplete):  0
CYCLE:    414000052 Utilization st q (incomplete):  0
CYCLE:    414000052 Utilization ld q (incomplete):  0
CYCLE:    414000052 WDMA total latency:          0
CYCLE:    414000052 Utilization ex q:  0
CYCLE:    414000052 Utilization:  0
CYCLE:    414000052 Utilization ex q (incomplete):  0
CYCLE:    414500052 RDMA bytes rec:          0
CYCLE:    414500052 RDMA total latency:          0
CYCLE:    414500052 WDMA bytes sent:          0
CYCLE:    414500052 WDMA total latency:          0
CYCLE:    415000052 RDMA bytes rec:          0
CYCLE:    415000052 RDMA total latency:          0
CYCLE:    415000052 WDMA bytes sent:          0
CYCLE:    415000052 WDMA total latency:          0
CYCLE:    415500052 RDMA bytes rec:          0
CYCLE:    415500052 RDMA total latency:          0
CYCLE:    415500052 WDMA bytes sent:          0
CYCLE:    415500052 WDMA total latency:          0
CYCLE:    416000052 Utilization ld q (incomplete):  0
CYCLE:    416000052 RDMA bytes rec:          0
CYCLE:    416000052 Utilization st q:  0
CYCLE:    416000052 Utilization ld q:  0
CYCLE:    416000052 Utilization:  0
CYCLE:    416000052 Utilization ld q:  0
CYCLE:    416000052 Utilization st q:  0
CYCLE:    416000052 RDMA total latency:          0
CYCLE:    416000052 Utilization st q (incomplete):  0
CYCLE:    416000052 WDMA bytes sent:          0
CYCLE:    416000052 Utilization ex q:  0
CYCLE:    416000052 Utilization ex q (incomplete):  0
CYCLE:    416000052 Utilization st q (incomplete):  0
CYCLE:    416000052 Utilization ld q (incomplete):  0
CYCLE:    416000052 WDMA total latency:          0
CYCLE:    416000052 Utilization ex q:  0
CYCLE:    416000052 Utilization:  0
CYCLE:    416000052 Utilization ex q (incomplete):  0
CYCLE:    416500052 RDMA bytes rec:          0
CYCLE:    416500052 RDMA total latency:          0
CYCLE:    416500052 WDMA bytes sent:          0
CYCLE:    416500052 WDMA total latency:          0
CYCLE:    417000052 RDMA bytes rec:          0
CYCLE:    417000052 RDMA total latency:          0
CYCLE:    417000052 WDMA bytes sent:          0
CYCLE:    417000052 WDMA total latency:          0
CYCLE:    417500052 RDMA bytes rec:          0
CYCLE:    417500052 RDMA total latency:          0
CYCLE:    417500052 WDMA bytes sent:          0
CYCLE:    417500052 WDMA total latency:          0
CYCLE:    418000052 Utilization ld q (incomplete):  0
CYCLE:    418000052 RDMA bytes rec:          0
CYCLE:    418000052 Utilization st q:  0
CYCLE:    418000052 Utilization ld q:  0
CYCLE:    418000052 Utilization:  0
CYCLE:    418000052 Utilization ld q:  0
CYCLE:    418000052 Utilization st q:  0
CYCLE:    418000052 RDMA total latency:          0
CYCLE:    418000052 Utilization st q (incomplete):  0
CYCLE:    418000052 WDMA bytes sent:          0
CYCLE:    418000052 Utilization ex q:  0
CYCLE:    418000052 Utilization ex q (incomplete):  0
CYCLE:    418000052 Utilization st q (incomplete):  0
CYCLE:    418000052 Utilization ld q (incomplete):  0
CYCLE:    418000052 WDMA total latency:          0
CYCLE:    418000052 Utilization ex q:  0
CYCLE:    418000052 Utilization:  0
CYCLE:    418000052 Utilization ex q (incomplete):  0
CYCLE:    418500052 RDMA bytes rec:          0
CYCLE:    418500052 RDMA total latency:          0
CYCLE:    418500052 WDMA bytes sent:          0
CYCLE:    418500052 WDMA total latency:          0
CYCLE:    419000052 RDMA bytes rec:          0
CYCLE:    419000052 RDMA total latency:          0
CYCLE:    419000052 WDMA bytes sent:          0
CYCLE:    419000052 WDMA total latency:          0
CYCLE:    419500052 RDMA bytes rec:          0
CYCLE:    419500052 RDMA total latency:          0
CYCLE:    419500052 WDMA bytes sent:          0
CYCLE:    419500052 WDMA total latency:          0
CYCLE:    420000052 Utilization ld q (incomplete):  0
CYCLE:    420000052 RDMA bytes rec:          0
CYCLE:    420000052 Utilization st q:  0
CYCLE:    420000052 Utilization ld q:  0
CYCLE:    420000052 Utilization:  0
CYCLE:    420000052 Utilization ld q:  0
CYCLE:    420000052 Utilization st q:  0
CYCLE:    420000052 RDMA total latency:          0
CYCLE:    420000052 Utilization st q (incomplete):  0
CYCLE:    420000052 WDMA bytes sent:          0
CYCLE:    420000052 Utilization ex q:  0
CYCLE:    420000052 Utilization ex q (incomplete):  0
CYCLE:    420000052 Utilization st q (incomplete):  0
CYCLE:    420000052 Utilization ld q (incomplete):  0
CYCLE:    420000052 WDMA total latency:          0
CYCLE:    420000052 Utilization ex q:  0
CYCLE:    420000052 Utilization:  0
CYCLE:    420000052 Utilization ex q (incomplete):  0
CYCLE:    420500052 RDMA bytes rec:          0
CYCLE:    420500052 RDMA total latency:          0
CYCLE:    420500052 WDMA bytes sent:          0
CYCLE:    420500052 WDMA total latency:          0
CYCLE:    421000052 RDMA bytes rec:          0
CYCLE:    421000052 RDMA total latency:          0
CYCLE:    421000052 WDMA bytes sent:          0
CYCLE:    421000052 WDMA total latency:          0
CYCLE:    421500052 RDMA bytes rec:          0
CYCLE:    421500052 RDMA total latency:          0
CYCLE:    421500052 WDMA bytes sent:          0
CYCLE:    421500052 WDMA total latency:          0
CYCLE:    422000052 Utilization ld q (incomplete):  0
CYCLE:    422000052 RDMA bytes rec:          0
CYCLE:    422000052 Utilization st q:  0
CYCLE:    422000052 Utilization ld q:  0
CYCLE:    422000052 Utilization:  0
CYCLE:    422000052 Utilization ld q:  0
CYCLE:    422000052 Utilization st q:  0
CYCLE:    422000052 RDMA total latency:          0
CYCLE:    422000052 Utilization st q (incomplete):  0
CYCLE:    422000052 WDMA bytes sent:          0
CYCLE:    422000052 Utilization ex q:  0
CYCLE:    422000052 Utilization ex q (incomplete):  0
CYCLE:    422000052 Utilization st q (incomplete):  0
CYCLE:    422000052 Utilization ld q (incomplete):  0
CYCLE:    422000052 WDMA total latency:          0
CYCLE:    422000052 Utilization ex q:  0
CYCLE:    422000052 Utilization:  0
CYCLE:    422000052 Utilization ex q (incomplete):  0
CYCLE:    422500052 RDMA bytes rec:          0
CYCLE:    422500052 RDMA total latency:          0
CYCLE:    422500052 WDMA bytes sent:          0
CYCLE:    422500052 WDMA total latency:          0
CYCLE:    423000052 RDMA bytes rec:          0
CYCLE:    423000052 RDMA total latency:          0
CYCLE:    423000052 WDMA bytes sent:          0
CYCLE:    423000052 WDMA total latency:          0
CYCLE:    423500052 RDMA bytes rec:          0
CYCLE:    423500052 RDMA total latency:          0
CYCLE:    423500052 WDMA bytes sent:          0
CYCLE:    423500052 WDMA total latency:          0
CYCLE:    424000052 Utilization ld q (incomplete):  0
CYCLE:    424000052 RDMA bytes rec:          0
CYCLE:    424000052 Utilization st q:  0
CYCLE:    424000052 Utilization ld q:  0
CYCLE:    424000052 Utilization:  0
CYCLE:    424000052 Utilization ld q:  0
CYCLE:    424000052 Utilization st q:  0
CYCLE:    424000052 RDMA total latency:          0
CYCLE:    424000052 Utilization st q (incomplete):  0
CYCLE:    424000052 WDMA bytes sent:          0
CYCLE:    424000052 Utilization ex q:  0
CYCLE:    424000052 Utilization ex q (incomplete):  0
CYCLE:    424000052 Utilization st q (incomplete):  0
CYCLE:    424000052 Utilization ld q (incomplete):  0
CYCLE:    424000052 WDMA total latency:          0
CYCLE:    424000052 Utilization ex q:  0
CYCLE:    424000052 Utilization:  0
CYCLE:    424000052 Utilization ex q (incomplete):  0
CYCLE:    424500052 RDMA bytes rec:          0
CYCLE:    424500052 RDMA total latency:          0
CYCLE:    424500052 WDMA bytes sent:          0
CYCLE:    424500052 WDMA total latency:          0
CYCLE:    425000052 RDMA bytes rec:          0
CYCLE:    425000052 RDMA total latency:          0
CYCLE:    425000052 WDMA bytes sent:          0
CYCLE:    425000052 WDMA total latency:          0
CYCLE:    425500052 RDMA bytes rec:          0
CYCLE:    425500052 RDMA total latency:          0
CYCLE:    425500052 WDMA bytes sent:          0
CYCLE:    425500052 WDMA total latency:          0
CYCLE:    426000052 Utilization ld q (incomplete):  0
CYCLE:    426000052 RDMA bytes rec:          0
CYCLE:    426000052 Utilization st q:  0
CYCLE:    426000052 Utilization ld q:  0
CYCLE:    426000052 Utilization:  0
CYCLE:    426000052 Utilization ld q:  0
CYCLE:    426000052 Utilization st q:  0
CYCLE:    426000052 RDMA total latency:          0
CYCLE:    426000052 Utilization st q (incomplete):  0
CYCLE:    426000052 WDMA bytes sent:          0
CYCLE:    426000052 Utilization ex q:  0
CYCLE:    426000052 Utilization ex q (incomplete):  0
CYCLE:    426000052 Utilization st q (incomplete):  0
CYCLE:    426000052 Utilization ld q (incomplete):  0
CYCLE:    426000052 WDMA total latency:          0
CYCLE:    426000052 Utilization ex q:  0
CYCLE:    426000052 Utilization:  0
CYCLE:    426000052 Utilization ex q (incomplete):  0
CYCLE:    426500052 RDMA bytes rec:          0
CYCLE:    426500052 RDMA total latency:          0
CYCLE:    426500052 WDMA bytes sent:          0
CYCLE:    426500052 WDMA total latency:          0
CYCLE:    427000052 RDMA bytes rec:          0
CYCLE:    427000052 RDMA total latency:          0
CYCLE:    427000052 WDMA bytes sent:          0
CYCLE:    427000052 WDMA total latency:          0
CYCLE:    427500052 RDMA bytes rec:          0
CYCLE:    427500052 RDMA total latency:          0
CYCLE:    427500052 WDMA bytes sent:          0
CYCLE:    427500052 WDMA total latency:          0
CYCLE:    428000052 Utilization ld q (incomplete):  0
CYCLE:    428000052 RDMA bytes rec:          0
CYCLE:    428000052 Utilization st q:  0
CYCLE:    428000052 Utilization ld q:  0
CYCLE:    428000052 Utilization:  0
CYCLE:    428000052 Utilization ld q:  0
CYCLE:    428000052 Utilization st q:  0
CYCLE:    428000052 RDMA total latency:          0
CYCLE:    428000052 Utilization st q (incomplete):  0
CYCLE:    428000052 WDMA bytes sent:          0
CYCLE:    428000052 Utilization ex q:  0
CYCLE:    428000052 Utilization ex q (incomplete):  0
CYCLE:    428000052 Utilization st q (incomplete):  0
CYCLE:    428000052 Utilization ld q (incomplete):  0
CYCLE:    428000052 WDMA total latency:          0
CYCLE:    428000052 Utilization ex q:  0
CYCLE:    428000052 Utilization:  0
CYCLE:    428000052 Utilization ex q (incomplete):  0
CYCLE:    428500052 RDMA bytes rec:          0
CYCLE:    428500052 RDMA total latency:          0
CYCLE:    428500052 WDMA bytes sent:          0
CYCLE:    428500052 WDMA total latency:          0
CYCLE:    429000052 RDMA bytes rec:          0
CYCLE:    429000052 RDMA total latency:          0
CYCLE:    429000052 WDMA bytes sent:          0
CYCLE:    429000052 WDMA total latency:          0
CYCLE:    429500052 RDMA bytes rec:          0
CYCLE:    429500052 RDMA total latency:          0
CYCLE:    429500052 WDMA bytes sent:          0
CYCLE:    429500052 WDMA total latency:          0
CYCLE:    430000052 Utilization ld q (incomplete):  0
CYCLE:    430000052 RDMA bytes rec:          0
CYCLE:    430000052 Utilization st q:  0
CYCLE:    430000052 Utilization ld q:  0
CYCLE:    430000052 Utilization:  0
CYCLE:    430000052 Utilization ld q:  0
CYCLE:    430000052 Utilization st q:  0
CYCLE:    430000052 RDMA total latency:          0
CYCLE:    430000052 Utilization st q (incomplete):  0
CYCLE:    430000052 WDMA bytes sent:          0
CYCLE:    430000052 Utilization ex q:  0
CYCLE:    430000052 Utilization ex q (incomplete):  0
CYCLE:    430000052 Utilization st q (incomplete):  0
CYCLE:    430000052 Utilization ld q (incomplete):  0
CYCLE:    430000052 WDMA total latency:          0
CYCLE:    430000052 Utilization ex q:  0
CYCLE:    430000052 Utilization:  0
CYCLE:    430000052 Utilization ex q (incomplete):  0
CYCLE:    430500052 RDMA bytes rec:          0
CYCLE:    430500052 RDMA total latency:          0
CYCLE:    430500052 WDMA bytes sent:          0
CYCLE:    430500052 WDMA total latency:          0
CYCLE:    431000052 RDMA bytes rec:          0
CYCLE:    431000052 RDMA total latency:          0
CYCLE:    431000052 WDMA bytes sent:          0
CYCLE:    431000052 WDMA total latency:          0
CYCLE:    431500052 RDMA bytes rec:          0
CYCLE:    431500052 RDMA total latency:          0
CYCLE:    431500052 WDMA bytes sent:          0
CYCLE:    431500052 WDMA total latency:          0
CYCLE:    432000052 Utilization ld q (incomplete):  0
CYCLE:    432000052 RDMA bytes rec:          0
CYCLE:    432000052 Utilization st q:  0
CYCLE:    432000052 Utilization ld q:  0
CYCLE:    432000052 Utilization:  0
CYCLE:    432000052 Utilization ld q:  0
CYCLE:    432000052 Utilization st q:  0
CYCLE:    432000052 RDMA total latency:          0
CYCLE:    432000052 Utilization st q (incomplete):  0
CYCLE:    432000052 WDMA bytes sent:          0
CYCLE:    432000052 Utilization ex q:  0
CYCLE:    432000052 Utilization ex q (incomplete):  0
CYCLE:    432000052 Utilization st q (incomplete):  0
CYCLE:    432000052 Utilization ld q (incomplete):  0
CYCLE:    432000052 WDMA total latency:          0
CYCLE:    432000052 Utilization ex q:  0
CYCLE:    432000052 Utilization:  0
CYCLE:    432000052 Utilization ex q (incomplete):  0
CYCLE:    432500052 RDMA bytes rec:          0
CYCLE:    432500052 RDMA total latency:          0
CYCLE:    432500052 WDMA bytes sent:          0
CYCLE:    432500052 WDMA total latency:          0
CYCLE:    433000052 RDMA bytes rec:          0
CYCLE:    433000052 RDMA total latency:          0
CYCLE:    433000052 WDMA bytes sent:          0
CYCLE:    433000052 WDMA total latency:          0
CYCLE:    433500052 RDMA bytes rec:          0
CYCLE:    433500052 RDMA total latency:          0
CYCLE:    433500052 WDMA bytes sent:          0
CYCLE:    433500052 WDMA total latency:          0
CYCLE:    434000052 Utilization ld q (incomplete):  0
CYCLE:    434000052 RDMA bytes rec:          0
CYCLE:    434000052 Utilization st q:  0
CYCLE:    434000052 Utilization ld q:  0
CYCLE:    434000052 Utilization:  0
CYCLE:    434000052 Utilization ld q:  0
CYCLE:    434000052 Utilization st q:  0
CYCLE:    434000052 RDMA total latency:          0
CYCLE:    434000052 Utilization st q (incomplete):  0
CYCLE:    434000052 WDMA bytes sent:          0
CYCLE:    434000052 Utilization ex q:  0
CYCLE:    434000052 Utilization ex q (incomplete):  0
CYCLE:    434000052 Utilization st q (incomplete):  0
CYCLE:    434000052 Utilization ld q (incomplete):  0
CYCLE:    434000052 WDMA total latency:          0
CYCLE:    434000052 Utilization ex q:  0
CYCLE:    434000052 Utilization:  0
CYCLE:    434000052 Utilization ex q (incomplete):  0
CYCLE:    434500052 RDMA bytes rec:          0
CYCLE:    434500052 RDMA total latency:          0
CYCLE:    434500052 WDMA bytes sent:          0
CYCLE:    434500052 WDMA total latency:          0
CYCLE:    435000052 RDMA bytes rec:          0
CYCLE:    435000052 RDMA total latency:          0
CYCLE:    435000052 WDMA bytes sent:          0
CYCLE:    435000052 WDMA total latency:          0
CYCLE:    435500052 RDMA bytes rec:          0
CYCLE:    435500052 RDMA total latency:          0
CYCLE:    435500052 WDMA bytes sent:          0
CYCLE:    435500052 WDMA total latency:          0
CYCLE:    436000052 Utilization ld q (incomplete):  0
CYCLE:    436000052 RDMA bytes rec:          0
CYCLE:    436000052 Utilization st q:  0
CYCLE:    436000052 Utilization ld q:  0
CYCLE:    436000052 Utilization:  0
CYCLE:    436000052 Utilization ld q:  0
CYCLE:    436000052 Utilization st q:  0
CYCLE:    436000052 RDMA total latency:          0
CYCLE:    436000052 Utilization st q (incomplete):  0
CYCLE:    436000052 WDMA bytes sent:          0
CYCLE:    436000052 Utilization ex q:  0
CYCLE:    436000052 Utilization ex q (incomplete):  0
CYCLE:    436000052 Utilization st q (incomplete):  0
CYCLE:    436000052 Utilization ld q (incomplete):  0
CYCLE:    436000052 WDMA total latency:          0
CYCLE:    436000052 Utilization ex q:  0
CYCLE:    436000052 Utilization:  0
CYCLE:    436000052 Utilization ex q (incomplete):  0
CYCLE:    436500052 RDMA bytes rec:          0
CYCLE:    436500052 RDMA total latency:          0
CYCLE:    436500052 WDMA bytes sent:          0
CYCLE:    436500052 WDMA total latency:          0
CYCLE:    437000052 RDMA bytes rec:          0
CYCLE:    437000052 RDMA total latency:          0
CYCLE:    437000052 WDMA bytes sent:          0
CYCLE:    437000052 WDMA total latency:          0
CYCLE:    437500052 RDMA bytes rec:          0
CYCLE:    437500052 RDMA total latency:          0
CYCLE:    437500052 WDMA bytes sent:          0
CYCLE:    437500052 WDMA total latency:          0
CYCLE:    438000052 Utilization ld q (incomplete):  0
CYCLE:    438000052 RDMA bytes rec:          0
CYCLE:    438000052 Utilization st q:  0
CYCLE:    438000052 Utilization ld q:  0
CYCLE:    438000052 Utilization:  0
CYCLE:    438000052 Utilization ld q:  0
CYCLE:    438000052 Utilization st q:  0
CYCLE:    438000052 RDMA total latency:          0
CYCLE:    438000052 Utilization st q (incomplete):  0
CYCLE:    438000052 WDMA bytes sent:          0
CYCLE:    438000052 Utilization ex q:  0
CYCLE:    438000052 Utilization ex q (incomplete):  0
CYCLE:    438000052 Utilization st q (incomplete):  0
CYCLE:    438000052 Utilization ld q (incomplete):  0
CYCLE:    438000052 WDMA total latency:          0
CYCLE:    438000052 Utilization ex q:  0
CYCLE:    438000052 Utilization:  0
CYCLE:    438000052 Utilization ex q (incomplete):  0
CYCLE:    438500052 RDMA bytes rec:          0
CYCLE:    438500052 RDMA total latency:          0
CYCLE:    438500052 WDMA bytes sent:          0
CYCLE:    438500052 WDMA total latency:          0
CYCLE:    439000052 RDMA bytes rec:          0
CYCLE:    439000052 RDMA total latency:          0
CYCLE:    439000052 WDMA bytes sent:          0
CYCLE:    439000052 WDMA total latency:          0
CYCLE:    439500052 RDMA bytes rec:          0
CYCLE:    439500052 RDMA total latency:          0
CYCLE:    439500052 WDMA bytes sent:          0
CYCLE:    439500052 WDMA total latency:          0
CYCLE:    440000052 Utilization ld q (incomplete):  0
CYCLE:    440000052 RDMA bytes rec:          0
CYCLE:    440000052 Utilization st q:  0
CYCLE:    440000052 Utilization ld q:  0
CYCLE:    440000052 Utilization:  0
CYCLE:    440000052 Utilization ld q:  0
CYCLE:    440000052 Utilization st q:  0
CYCLE:    440000052 RDMA total latency:          0
CYCLE:    440000052 Utilization st q (incomplete):  0
CYCLE:    440000052 WDMA bytes sent:          0
CYCLE:    440000052 Utilization ex q:  0
CYCLE:    440000052 Utilization ex q (incomplete):  0
CYCLE:    440000052 Utilization st q (incomplete):  0
CYCLE:    440000052 Utilization ld q (incomplete):  0
CYCLE:    440000052 WDMA total latency:          0
CYCLE:    440000052 Utilization ex q:  0
CYCLE:    440000052 Utilization:  0
CYCLE:    440000052 Utilization ex q (incomplete):  0
CYCLE:    440500052 RDMA bytes rec:          0
CYCLE:    440500052 RDMA total latency:          0
CYCLE:    440500052 WDMA bytes sent:          0
CYCLE:    440500052 WDMA total latency:          0
CYCLE:    441000052 RDMA bytes rec:          0
CYCLE:    441000052 RDMA total latency:          0
CYCLE:    441000052 WDMA bytes sent:          0
CYCLE:    441000052 WDMA total latency:          0
CYCLE:    441500052 RDMA bytes rec:          0
CYCLE:    441500052 RDMA total latency:          0
CYCLE:    441500052 WDMA bytes sent:          0
CYCLE:    441500052 WDMA total latency:          0
CYCLE:    442000052 Utilization ld q (incomplete):  0
CYCLE:    442000052 RDMA bytes rec:          0
CYCLE:    442000052 Utilization st q:  0
CYCLE:    442000052 Utilization ld q:  0
CYCLE:    442000052 Utilization:  0
CYCLE:    442000052 Utilization ld q:  0
CYCLE:    442000052 Utilization st q:  0
CYCLE:    442000052 RDMA total latency:          0
CYCLE:    442000052 Utilization st q (incomplete):  0
CYCLE:    442000052 WDMA bytes sent:          0
CYCLE:    442000052 Utilization ex q:  0
CYCLE:    442000052 Utilization ex q (incomplete):  0
CYCLE:    442000052 Utilization st q (incomplete):  0
CYCLE:    442000052 Utilization ld q (incomplete):  0
CYCLE:    442000052 WDMA total latency:          0
CYCLE:    442000052 Utilization ex q:  0
CYCLE:    442000052 Utilization:  0
CYCLE:    442000052 Utilization ex q (incomplete):  0
CYCLE:    442500052 RDMA bytes rec:          0
CYCLE:    442500052 RDMA total latency:          0
CYCLE:    442500052 WDMA bytes sent:          0
CYCLE:    442500052 WDMA total latency:          0
CYCLE:    443000052 RDMA bytes rec:          0
CYCLE:    443000052 RDMA total latency:          0
CYCLE:    443000052 WDMA bytes sent:          0
CYCLE:    443000052 WDMA total latency:          0
CYCLE:    443500052 RDMA bytes rec:          0
CYCLE:    443500052 RDMA total latency:          0
CYCLE:    443500052 WDMA bytes sent:          0
CYCLE:    443500052 WDMA total latency:          0
CYCLE:    444000052 Utilization ld q (incomplete):  0
CYCLE:    444000052 RDMA bytes rec:          0
CYCLE:    444000052 Utilization st q:  0
CYCLE:    444000052 Utilization ld q:  0
CYCLE:    444000052 Utilization:  0
CYCLE:    444000052 Utilization ld q:  0
CYCLE:    444000052 Utilization st q:  0
CYCLE:    444000052 RDMA total latency:          0
CYCLE:    444000052 Utilization st q (incomplete):  0
CYCLE:    444000052 WDMA bytes sent:          0
CYCLE:    444000052 Utilization ex q:  0
CYCLE:    444000052 Utilization ex q (incomplete):  0
CYCLE:    444000052 Utilization st q (incomplete):  0
CYCLE:    444000052 Utilization ld q (incomplete):  0
CYCLE:    444000052 WDMA total latency:          0
CYCLE:    444000052 Utilization ex q:  0
CYCLE:    444000052 Utilization:  0
CYCLE:    444000052 Utilization ex q (incomplete):  0
CYCLE:    444500052 RDMA bytes rec:          0
CYCLE:    444500052 RDMA total latency:          0
CYCLE:    444500052 WDMA bytes sent:          0
CYCLE:    444500052 WDMA total latency:          0
CYCLE:    445000052 RDMA bytes rec:          0
CYCLE:    445000052 RDMA total latency:          0
CYCLE:    445000052 WDMA bytes sent:          0
CYCLE:    445000052 WDMA total latency:          0
CYCLE:    445500052 RDMA bytes rec:          0
CYCLE:    445500052 RDMA total latency:          0
CYCLE:    445500052 WDMA bytes sent:          0
CYCLE:    445500052 WDMA total latency:          0
CYCLE:    446000052 Utilization ld q (incomplete):  0
CYCLE:    446000052 RDMA bytes rec:          0
CYCLE:    446000052 Utilization st q:  0
CYCLE:    446000052 Utilization ld q:  0
CYCLE:    446000052 Utilization:  0
CYCLE:    446000052 Utilization ld q:  0
CYCLE:    446000052 Utilization st q:  0
CYCLE:    446000052 RDMA total latency:          0
CYCLE:    446000052 Utilization st q (incomplete):  0
CYCLE:    446000052 WDMA bytes sent:          0
CYCLE:    446000052 Utilization ex q:  0
CYCLE:    446000052 Utilization ex q (incomplete):  0
CYCLE:    446000052 Utilization st q (incomplete):  0
CYCLE:    446000052 Utilization ld q (incomplete):  0
CYCLE:    446000052 WDMA total latency:          0
CYCLE:    446000052 Utilization ex q:  0
CYCLE:    446000052 Utilization:  0
CYCLE:    446000052 Utilization ex q (incomplete):  0
CYCLE:    446500052 RDMA bytes rec:          0
CYCLE:    446500052 RDMA total latency:          0
CYCLE:    446500052 WDMA bytes sent:          0
CYCLE:    446500052 WDMA total latency:          0
CYCLE:    447000052 RDMA bytes rec:          0
CYCLE:    447000052 RDMA total latency:          0
CYCLE:    447000052 WDMA bytes sent:          0
CYCLE:    447000052 WDMA total latency:          0
CYCLE:    447500052 RDMA bytes rec:          0
CYCLE:    447500052 RDMA total latency:          0
CYCLE:    447500052 WDMA bytes sent:          0
CYCLE:    447500052 WDMA total latency:          0
CYCLE:    448000052 Utilization ld q (incomplete):  0
CYCLE:    448000052 RDMA bytes rec:          0
CYCLE:    448000052 Utilization st q:  0
CYCLE:    448000052 Utilization ld q:  0
CYCLE:    448000052 Utilization:  0
CYCLE:    448000052 Utilization ld q:  0
CYCLE:    448000052 Utilization st q:  0
CYCLE:    448000052 RDMA total latency:          0
CYCLE:    448000052 Utilization st q (incomplete):  0
CYCLE:    448000052 WDMA bytes sent:          0
CYCLE:    448000052 Utilization ex q:  0
CYCLE:    448000052 Utilization ex q (incomplete):  0
CYCLE:    448000052 Utilization st q (incomplete):  0
CYCLE:    448000052 Utilization ld q (incomplete):  0
CYCLE:    448000052 WDMA total latency:          0
CYCLE:    448000052 Utilization ex q:  0
CYCLE:    448000052 Utilization:  0
CYCLE:    448000052 Utilization ex q (incomplete):  0
CYCLE:    448500052 RDMA bytes rec:          0
CYCLE:    448500052 RDMA total latency:          0
CYCLE:    448500052 WDMA bytes sent:          0
CYCLE:    448500052 WDMA total latency:          0
CYCLE:    449000052 RDMA bytes rec:          0
CYCLE:    449000052 RDMA total latency:          0
CYCLE:    449000052 WDMA bytes sent:          0
CYCLE:    449000052 WDMA total latency:          0
CYCLE:    449500052 RDMA bytes rec:          0
CYCLE:    449500052 RDMA total latency:          0
CYCLE:    449500052 WDMA bytes sent:          0
CYCLE:    449500052 WDMA total latency:          0
CYCLE:    450000052 Utilization ld q (incomplete):  0
CYCLE:    450000052 RDMA bytes rec:          0
CYCLE:    450000052 Utilization st q:  0
CYCLE:    450000052 Utilization ld q:  0
CYCLE:    450000052 Utilization:  0
CYCLE:    450000052 Utilization ld q:  0
CYCLE:    450000052 Utilization st q:  0
CYCLE:    450000052 RDMA total latency:          0
CYCLE:    450000052 Utilization st q (incomplete):  0
CYCLE:    450000052 WDMA bytes sent:          0
CYCLE:    450000052 Utilization ex q:  0
CYCLE:    450000052 Utilization ex q (incomplete):  0
CYCLE:    450000052 Utilization st q (incomplete):  0
CYCLE:    450000052 Utilization ld q (incomplete):  0
CYCLE:    450000052 WDMA total latency:          0
CYCLE:    450000052 Utilization ex q:  0
CYCLE:    450000052 Utilization:  0
CYCLE:    450000052 Utilization ex q (incomplete):  0
CYCLE:    450500052 RDMA bytes rec:          0
CYCLE:    450500052 RDMA total latency:          0
CYCLE:    450500052 WDMA bytes sent:          0
CYCLE:    450500052 WDMA total latency:          0
CYCLE:    451000052 RDMA bytes rec:          0
CYCLE:    451000052 RDMA total latency:          0
CYCLE:    451000052 WDMA bytes sent:          0
CYCLE:    451000052 WDMA total latency:          0
CYCLE:    451500052 RDMA bytes rec:          0
CYCLE:    451500052 RDMA total latency:          0
CYCLE:    451500052 WDMA bytes sent:          0
CYCLE:    451500052 WDMA total latency:          0
CYCLE:    452000052 Utilization ld q (incomplete):  0
CYCLE:    452000052 RDMA bytes rec:          0
CYCLE:    452000052 Utilization st q:  0
CYCLE:    452000052 Utilization ld q:  0
CYCLE:    452000052 Utilization:  0
CYCLE:    452000052 Utilization ld q:  0
CYCLE:    452000052 Utilization st q:  0
CYCLE:    452000052 RDMA total latency:          0
CYCLE:    452000052 Utilization st q (incomplete):  0
CYCLE:    452000052 WDMA bytes sent:          0
CYCLE:    452000052 Utilization ex q:  0
CYCLE:    452000052 Utilization ex q (incomplete):  0
CYCLE:    452000052 Utilization st q (incomplete):  0
CYCLE:    452000052 Utilization ld q (incomplete):  0
CYCLE:    452000052 WDMA total latency:          0
CYCLE:    452000052 Utilization ex q:  0
CYCLE:    452000052 Utilization:  0
CYCLE:    452000052 Utilization ex q (incomplete):  0
CYCLE:    452500052 RDMA bytes rec:          0
CYCLE:    452500052 RDMA total latency:          0
CYCLE:    452500052 WDMA bytes sent:          0
CYCLE:    452500052 WDMA total latency:          0
CYCLE:    453000052 RDMA bytes rec:          0
CYCLE:    453000052 RDMA total latency:          0
CYCLE:    453000052 WDMA bytes sent:          0
CYCLE:    453000052 WDMA total latency:          0
CYCLE:    453500052 RDMA bytes rec:          0
CYCLE:    453500052 RDMA total latency:          0
CYCLE:    453500052 WDMA bytes sent:          0
CYCLE:    453500052 WDMA total latency:          0
CYCLE:    454000052 Utilization ld q (incomplete):  0
CYCLE:    454000052 RDMA bytes rec:          0
CYCLE:    454000052 Utilization st q:  0
CYCLE:    454000052 Utilization ld q:  0
CYCLE:    454000052 Utilization:  0
CYCLE:    454000052 Utilization ld q:  0
CYCLE:    454000052 Utilization st q:  0
CYCLE:    454000052 RDMA total latency:          0
CYCLE:    454000052 Utilization st q (incomplete):  0
CYCLE:    454000052 WDMA bytes sent:          0
CYCLE:    454000052 Utilization ex q:  0
CYCLE:    454000052 Utilization ex q (incomplete):  0
CYCLE:    454000052 Utilization st q (incomplete):  0
CYCLE:    454000052 Utilization ld q (incomplete):  0
CYCLE:    454000052 WDMA total latency:          0
CYCLE:    454000052 Utilization ex q:  0
CYCLE:    454000052 Utilization:  0
CYCLE:    454000052 Utilization ex q (incomplete):  0
CYCLE:    454500052 RDMA bytes rec:          0
CYCLE:    454500052 RDMA total latency:          0
CYCLE:    454500052 WDMA bytes sent:          0
CYCLE:    454500052 WDMA total latency:          0
CYCLE:    455000052 RDMA bytes rec:          0
CYCLE:    455000052 RDMA total latency:          0
CYCLE:    455000052 WDMA bytes sent:          0
CYCLE:    455000052 WDMA total latency:          0
CYCLE:    455500052 RDMA bytes rec:          0
CYCLE:    455500052 RDMA total latency:          0
CYCLE:    455500052 WDMA bytes sent:          0
CYCLE:    455500052 WDMA total latency:          0
CYCLE:    456000052 Utilization ld q (incomplete):  0
CYCLE:    456000052 RDMA bytes rec:          0
CYCLE:    456000052 Utilization st q:  0
CYCLE:    456000052 Utilization ld q:  0
CYCLE:    456000052 Utilization:  0
CYCLE:    456000052 Utilization ld q:  0
CYCLE:    456000052 Utilization st q:  0
CYCLE:    456000052 RDMA total latency:          0
CYCLE:    456000052 Utilization st q (incomplete):  0
CYCLE:    456000052 WDMA bytes sent:          0
CYCLE:    456000052 Utilization ex q:  0
CYCLE:    456000052 Utilization ex q (incomplete):  0
CYCLE:    456000052 Utilization st q (incomplete):  0
CYCLE:    456000052 Utilization ld q (incomplete):  0
CYCLE:    456000052 WDMA total latency:          0
CYCLE:    456000052 Utilization ex q:  0
CYCLE:    456000052 Utilization:  0
CYCLE:    456000052 Utilization ex q (incomplete):  0
CYCLE:    456500052 RDMA bytes rec:          0
CYCLE:    456500052 RDMA total latency:          0
CYCLE:    456500052 WDMA bytes sent:          0
CYCLE:    456500052 WDMA total latency:          0
CYCLE:    457000052 RDMA bytes rec:          0
CYCLE:    457000052 RDMA total latency:          0
CYCLE:    457000052 WDMA bytes sent:          0
CYCLE:    457000052 WDMA total latency:          0
CYCLE:    457500052 RDMA bytes rec:          0
CYCLE:    457500052 RDMA total latency:          0
CYCLE:    457500052 WDMA bytes sent:          0
CYCLE:    457500052 WDMA total latency:          0
CYCLE:    458000052 Utilization ld q (incomplete):  0
CYCLE:    458000052 RDMA bytes rec:          0
CYCLE:    458000052 Utilization st q:  0
CYCLE:    458000052 Utilization ld q:  0
CYCLE:    458000052 Utilization:  0
CYCLE:    458000052 Utilization ld q:  0
CYCLE:    458000052 Utilization st q:  0
CYCLE:    458000052 RDMA total latency:          0
CYCLE:    458000052 Utilization st q (incomplete):  0
CYCLE:    458000052 WDMA bytes sent:          0
CYCLE:    458000052 Utilization ex q:  0
CYCLE:    458000052 Utilization ex q (incomplete):  0
CYCLE:    458000052 Utilization st q (incomplete):  0
CYCLE:    458000052 Utilization ld q (incomplete):  0
CYCLE:    458000052 WDMA total latency:          0
CYCLE:    458000052 Utilization ex q:  0
CYCLE:    458000052 Utilization:  0
CYCLE:    458000052 Utilization ex q (incomplete):  0
CYCLE:    458500052 RDMA bytes rec:          0
CYCLE:    458500052 RDMA total latency:          0
CYCLE:    458500052 WDMA bytes sent:          0
CYCLE:    458500052 WDMA total latency:          0
CYCLE:    459000052 RDMA bytes rec:          0
CYCLE:    459000052 RDMA total latency:          0
CYCLE:    459000052 WDMA bytes sent:          0
CYCLE:    459000052 WDMA total latency:          0
CYCLE:    459500052 RDMA bytes rec:          0
CYCLE:    459500052 RDMA total latency:          0
CYCLE:    459500052 WDMA bytes sent:          0
CYCLE:    459500052 WDMA total latency:          0
CYCLE:    460000052 Utilization ld q (incomplete):  0
CYCLE:    460000052 RDMA bytes rec:          0
CYCLE:    460000052 Utilization st q:  0
CYCLE:    460000052 Utilization ld q:  0
CYCLE:    460000052 Utilization:  0
CYCLE:    460000052 Utilization ld q:  0
CYCLE:    460000052 Utilization st q:  0
CYCLE:    460000052 RDMA total latency:          0
CYCLE:    460000052 Utilization st q (incomplete):  0
CYCLE:    460000052 WDMA bytes sent:          0
CYCLE:    460000052 Utilization ex q:  0
CYCLE:    460000052 Utilization ex q (incomplete):  0
CYCLE:    460000052 Utilization st q (incomplete):  0
CYCLE:    460000052 Utilization ld q (incomplete):  0
CYCLE:    460000052 WDMA total latency:          0
CYCLE:    460000052 Utilization ex q:  0
CYCLE:    460000052 Utilization:  0
CYCLE:    460000052 Utilization ex q (incomplete):  0
CYCLE:    460500052 RDMA bytes rec:          0
CYCLE:    460500052 RDMA total latency:          0
CYCLE:    460500052 WDMA bytes sent:          0
CYCLE:    460500052 WDMA total latency:          0
CYCLE:    461000052 RDMA bytes rec:          0
CYCLE:    461000052 RDMA total latency:          0
CYCLE:    461000052 WDMA bytes sent:          0
CYCLE:    461000052 WDMA total latency:          0
CYCLE:    461500052 RDMA bytes rec:          0
CYCLE:    461500052 RDMA total latency:          0
CYCLE:    461500052 WDMA bytes sent:          0
CYCLE:    461500052 WDMA total latency:          0
CYCLE:    462000052 Utilization ld q (incomplete):  0
CYCLE:    462000052 RDMA bytes rec:          0
CYCLE:    462000052 Utilization st q:  0
CYCLE:    462000052 Utilization ld q:  0
CYCLE:    462000052 Utilization:  0
CYCLE:    462000052 Utilization ld q:  0
CYCLE:    462000052 Utilization st q:  0
CYCLE:    462000052 RDMA total latency:          0
CYCLE:    462000052 Utilization st q (incomplete):  0
CYCLE:    462000052 WDMA bytes sent:          0
CYCLE:    462000052 Utilization ex q:  0
CYCLE:    462000052 Utilization ex q (incomplete):  0
CYCLE:    462000052 Utilization st q (incomplete):  0
CYCLE:    462000052 Utilization ld q (incomplete):  0
CYCLE:    462000052 WDMA total latency:          0
CYCLE:    462000052 Utilization ex q:  0
CYCLE:    462000052 Utilization:  0
CYCLE:    462000052 Utilization ex q (incomplete):  0
CYCLE:    462500052 RDMA bytes rec:          0
CYCLE:    462500052 RDMA total latency:          0
CYCLE:    462500052 WDMA bytes sent:          0
CYCLE:    462500052 WDMA total latency:          0
CYCLE:    463000052 RDMA bytes rec:          0
CYCLE:    463000052 RDMA total latency:          0
CYCLE:    463000052 WDMA bytes sent:          0
CYCLE:    463000052 WDMA total latency:          0
CYCLE:    463500052 RDMA bytes rec:          0
CYCLE:    463500052 RDMA total latency:          0
CYCLE:    463500052 WDMA bytes sent:          0
CYCLE:    463500052 WDMA total latency:          0
CYCLE:    464000052 Utilization ld q (incomplete):  0
CYCLE:    464000052 RDMA bytes rec:          0
CYCLE:    464000052 Utilization st q:  0
CYCLE:    464000052 Utilization ld q:  0
CYCLE:    464000052 Utilization:  0
CYCLE:    464000052 Utilization ld q:  0
CYCLE:    464000052 Utilization st q:  0
CYCLE:    464000052 RDMA total latency:          0
CYCLE:    464000052 Utilization st q (incomplete):  0
CYCLE:    464000052 WDMA bytes sent:          0
CYCLE:    464000052 Utilization ex q:  0
CYCLE:    464000052 Utilization ex q (incomplete):  0
CYCLE:    464000052 Utilization st q (incomplete):  0
CYCLE:    464000052 Utilization ld q (incomplete):  0
CYCLE:    464000052 WDMA total latency:          0
CYCLE:    464000052 Utilization ex q:  0
CYCLE:    464000052 Utilization:  0
CYCLE:    464000052 Utilization ex q (incomplete):  0
CYCLE:    464500052 RDMA bytes rec:          0
CYCLE:    464500052 RDMA total latency:          0
CYCLE:    464500052 WDMA bytes sent:          0
CYCLE:    464500052 WDMA total latency:          0
CYCLE:    465000052 RDMA bytes rec:          0
CYCLE:    465000052 RDMA total latency:          0
CYCLE:    465000052 WDMA bytes sent:          0
CYCLE:    465000052 WDMA total latency:          0
CYCLE:    465500052 RDMA bytes rec:          0
CYCLE:    465500052 RDMA total latency:          0
CYCLE:    465500052 WDMA bytes sent:          0
CYCLE:    465500052 WDMA total latency:          0
CYCLE:    466000052 Utilization ld q (incomplete):  0
CYCLE:    466000052 RDMA bytes rec:          0
CYCLE:    466000052 Utilization st q:  0
CYCLE:    466000052 Utilization ld q:  0
CYCLE:    466000052 Utilization:  0
CYCLE:    466000052 Utilization ld q:  0
CYCLE:    466000052 Utilization st q:  0
CYCLE:    466000052 RDMA total latency:          0
CYCLE:    466000052 Utilization st q (incomplete):  0
CYCLE:    466000052 WDMA bytes sent:          0
CYCLE:    466000052 Utilization ex q:  0
CYCLE:    466000052 Utilization ex q (incomplete):  0
CYCLE:    466000052 Utilization st q (incomplete):  0
CYCLE:    466000052 Utilization ld q (incomplete):  0
CYCLE:    466000052 WDMA total latency:          0
CYCLE:    466000052 Utilization ex q:  0
CYCLE:    466000052 Utilization:  0
CYCLE:    466000052 Utilization ex q (incomplete):  0
CYCLE:    466500052 RDMA bytes rec:          0
CYCLE:    466500052 RDMA total latency:          0
CYCLE:    466500052 WDMA bytes sent:          0
CYCLE:    466500052 WDMA total latency:          0
CYCLE:    467000052 RDMA bytes rec:          0
CYCLE:    467000052 RDMA total latency:          0
CYCLE:    467000052 WDMA bytes sent:          0
CYCLE:    467000052 WDMA total latency:          0
CYCLE:    467500052 RDMA bytes rec:          0
CYCLE:    467500052 RDMA total latency:          0
CYCLE:    467500052 WDMA bytes sent:          0
CYCLE:    467500052 WDMA total latency:          0
CYCLE:    468000052 Utilization ld q (incomplete):  0
CYCLE:    468000052 RDMA bytes rec:          0
CYCLE:    468000052 Utilization st q:  0
CYCLE:    468000052 Utilization ld q:  0
CYCLE:    468000052 Utilization:  0
CYCLE:    468000052 Utilization ld q:  0
CYCLE:    468000052 Utilization st q:  0
CYCLE:    468000052 RDMA total latency:          0
CYCLE:    468000052 Utilization st q (incomplete):  0
CYCLE:    468000052 WDMA bytes sent:          0
CYCLE:    468000052 Utilization ex q:  0
CYCLE:    468000052 Utilization ex q (incomplete):  0
CYCLE:    468000052 Utilization st q (incomplete):  0
CYCLE:    468000052 Utilization ld q (incomplete):  0
CYCLE:    468000052 WDMA total latency:          0
CYCLE:    468000052 Utilization ex q:  0
CYCLE:    468000052 Utilization:  0
CYCLE:    468000052 Utilization ex q (incomplete):  0
CYCLE:    468500052 RDMA bytes rec:          0
CYCLE:    468500052 RDMA total latency:          0
CYCLE:    468500052 WDMA bytes sent:          0
CYCLE:    468500052 WDMA total latency:          0
CYCLE:    469000052 RDMA bytes rec:          0
CYCLE:    469000052 RDMA total latency:          0
CYCLE:    469000052 WDMA bytes sent:          0
CYCLE:    469000052 WDMA total latency:          0
CYCLE:    469500052 RDMA bytes rec:          0
CYCLE:    469500052 RDMA total latency:          0
CYCLE:    469500052 WDMA bytes sent:          0
CYCLE:    469500052 WDMA total latency:          0
CYCLE:    470000052 Utilization ld q (incomplete):  0
CYCLE:    470000052 RDMA bytes rec:          0
CYCLE:    470000052 Utilization st q:  0
CYCLE:    470000052 Utilization ld q:  0
CYCLE:    470000052 Utilization:  0
CYCLE:    470000052 Utilization ld q:  0
CYCLE:    470000052 Utilization st q:  0
CYCLE:    470000052 RDMA total latency:          0
CYCLE:    470000052 Utilization st q (incomplete):  0
CYCLE:    470000052 WDMA bytes sent:          0
CYCLE:    470000052 Utilization ex q:  0
CYCLE:    470000052 Utilization ex q (incomplete):  0
CYCLE:    470000052 Utilization st q (incomplete):  0
CYCLE:    470000052 Utilization ld q (incomplete):  0
CYCLE:    470000052 WDMA total latency:          0
CYCLE:    470000052 Utilization ex q:  0
CYCLE:    470000052 Utilization:  0
CYCLE:    470000052 Utilization ex q (incomplete):  0
CYCLE:    470500052 RDMA bytes rec:          0
CYCLE:    470500052 RDMA total latency:          0
CYCLE:    470500052 WDMA bytes sent:          0
CYCLE:    470500052 WDMA total latency:          0
CYCLE:    471000052 RDMA bytes rec:          0
CYCLE:    471000052 RDMA total latency:          0
CYCLE:    471000052 WDMA bytes sent:          0
CYCLE:    471000052 WDMA total latency:          0
CYCLE:    471500052 RDMA bytes rec:          0
CYCLE:    471500052 RDMA total latency:          0
CYCLE:    471500052 WDMA bytes sent:          0
CYCLE:    471500052 WDMA total latency:          0
CYCLE:    472000052 Utilization ld q (incomplete):  0
CYCLE:    472000052 RDMA bytes rec:          0
CYCLE:    472000052 Utilization st q:  0
CYCLE:    472000052 Utilization ld q:  0
CYCLE:    472000052 Utilization:  0
CYCLE:    472000052 Utilization ld q:  0
CYCLE:    472000052 Utilization st q:  0
CYCLE:    472000052 RDMA total latency:          0
CYCLE:    472000052 Utilization st q (incomplete):  0
CYCLE:    472000052 WDMA bytes sent:          0
CYCLE:    472000052 Utilization ex q:  0
CYCLE:    472000052 Utilization ex q (incomplete):  0
CYCLE:    472000052 Utilization st q (incomplete):  0
CYCLE:    472000052 Utilization ld q (incomplete):  0
CYCLE:    472000052 WDMA total latency:          0
CYCLE:    472000052 Utilization ex q:  0
CYCLE:    472000052 Utilization:  0
CYCLE:    472000052 Utilization ex q (incomplete):  0
CYCLE:    472500052 RDMA bytes rec:          0
CYCLE:    472500052 RDMA total latency:          0
CYCLE:    472500052 WDMA bytes sent:          0
CYCLE:    472500052 WDMA total latency:          0
CYCLE:    473000052 RDMA bytes rec:          0
CYCLE:    473000052 RDMA total latency:          0
CYCLE:    473000052 WDMA bytes sent:          0
CYCLE:    473000052 WDMA total latency:          0
CYCLE:    473500052 RDMA bytes rec:          0
CYCLE:    473500052 RDMA total latency:          0
CYCLE:    473500052 WDMA bytes sent:          0
CYCLE:    473500052 WDMA total latency:          0
CYCLE:    474000052 Utilization ld q (incomplete):  0
CYCLE:    474000052 RDMA bytes rec:          0
CYCLE:    474000052 Utilization st q:  0
CYCLE:    474000052 Utilization ld q:  0
CYCLE:    474000052 Utilization:  0
CYCLE:    474000052 Utilization ld q:  0
CYCLE:    474000052 Utilization st q:  0
CYCLE:    474000052 RDMA total latency:          0
CYCLE:    474000052 Utilization st q (incomplete):  0
CYCLE:    474000052 WDMA bytes sent:          0
CYCLE:    474000052 Utilization ex q:  0
CYCLE:    474000052 Utilization ex q (incomplete):  0
CYCLE:    474000052 Utilization st q (incomplete):  0
CYCLE:    474000052 Utilization ld q (incomplete):  0
CYCLE:    474000052 WDMA total latency:          0
CYCLE:    474000052 Utilization ex q:  0
CYCLE:    474000052 Utilization:  0
CYCLE:    474000052 Utilization ex q (incomplete):  0
CYCLE:    474500052 RDMA bytes rec:          0
CYCLE:    474500052 RDMA total latency:          0
CYCLE:    474500052 WDMA bytes sent:          0
CYCLE:    474500052 WDMA total latency:          0
CYCLE:    475000052 RDMA bytes rec:          0
CYCLE:    475000052 RDMA total latency:          0
CYCLE:    475000052 WDMA bytes sent:          0
CYCLE:    475000052 WDMA total latency:          0
CYCLE:    475500052 RDMA bytes rec:          0
CYCLE:    475500052 RDMA total latency:          0
CYCLE:    475500052 WDMA bytes sent:          0
CYCLE:    475500052 WDMA total latency:          0
CYCLE:    476000052 Utilization ld q (incomplete):  0
CYCLE:    476000052 RDMA bytes rec:          0
CYCLE:    476000052 Utilization st q:  0
CYCLE:    476000052 Utilization ld q:  0
CYCLE:    476000052 Utilization:  0
CYCLE:    476000052 Utilization ld q:  0
CYCLE:    476000052 Utilization st q:  0
CYCLE:    476000052 RDMA total latency:          0
CYCLE:    476000052 Utilization st q (incomplete):  0
CYCLE:    476000052 WDMA bytes sent:          0
CYCLE:    476000052 Utilization ex q:  0
CYCLE:    476000052 Utilization ex q (incomplete):  0
CYCLE:    476000052 Utilization st q (incomplete):  0
CYCLE:    476000052 Utilization ld q (incomplete):  0
CYCLE:    476000052 WDMA total latency:          0
CYCLE:    476000052 Utilization ex q:  0
CYCLE:    476000052 Utilization:  0
CYCLE:    476000052 Utilization ex q (incomplete):  0
CYCLE:    476500052 RDMA bytes rec:          0
CYCLE:    476500052 RDMA total latency:          0
CYCLE:    476500052 WDMA bytes sent:          0
CYCLE:    476500052 WDMA total latency:          0
CYCLE:    477000052 RDMA bytes rec:          0
CYCLE:    477000052 RDMA total latency:          0
CYCLE:    477000052 WDMA bytes sent:          0
CYCLE:    477000052 WDMA total latency:          0
CYCLE:    477500052 RDMA bytes rec:          0
CYCLE:    477500052 RDMA total latency:          0
CYCLE:    477500052 WDMA bytes sent:          0
CYCLE:    477500052 WDMA total latency:          0
CYCLE:    478000052 Utilization ld q (incomplete):  0
CYCLE:    478000052 RDMA bytes rec:          0
CYCLE:    478000052 Utilization st q:  0
CYCLE:    478000052 Utilization ld q:  0
CYCLE:    478000052 Utilization:  0
CYCLE:    478000052 Utilization ld q:  0
CYCLE:    478000052 Utilization st q:  0
CYCLE:    478000052 RDMA total latency:          0
CYCLE:    478000052 Utilization st q (incomplete):  0
CYCLE:    478000052 WDMA bytes sent:          0
CYCLE:    478000052 Utilization ex q:  0
CYCLE:    478000052 Utilization ex q (incomplete):  0
CYCLE:    478000052 Utilization st q (incomplete):  0
CYCLE:    478000052 Utilization ld q (incomplete):  0
CYCLE:    478000052 WDMA total latency:          0
CYCLE:    478000052 Utilization ex q:  0
CYCLE:    478000052 Utilization:  0
CYCLE:    478000052 Utilization ex q (incomplete):  0
CYCLE:    478500052 RDMA bytes rec:          0
CYCLE:    478500052 RDMA total latency:          0
CYCLE:    478500052 WDMA bytes sent:          0
CYCLE:    478500052 WDMA total latency:          0
CYCLE:    479000052 RDMA bytes rec:          0
CYCLE:    479000052 RDMA total latency:          0
CYCLE:    479000052 WDMA bytes sent:          0
CYCLE:    479000052 WDMA total latency:          0
CYCLE:    479500052 RDMA bytes rec:          0
CYCLE:    479500052 RDMA total latency:          0
CYCLE:    479500052 WDMA bytes sent:          0
CYCLE:    479500052 WDMA total latency:          0
CYCLE:    480000052 Utilization ld q (incomplete):  0
CYCLE:    480000052 RDMA bytes rec:          0
CYCLE:    480000052 Utilization st q:  0
CYCLE:    480000052 Utilization ld q:  0
CYCLE:    480000052 Utilization:  0
CYCLE:    480000052 Utilization ld q:  0
CYCLE:    480000052 Utilization st q:  0
CYCLE:    480000052 RDMA total latency:          0
CYCLE:    480000052 Utilization st q (incomplete):  0
CYCLE:    480000052 WDMA bytes sent:          0
CYCLE:    480000052 Utilization ex q:  0
CYCLE:    480000052 Utilization ex q (incomplete):  0
CYCLE:    480000052 Utilization st q (incomplete):  0
CYCLE:    480000052 Utilization ld q (incomplete):  0
CYCLE:    480000052 WDMA total latency:          0
CYCLE:    480000052 Utilization ex q:  0
CYCLE:    480000052 Utilization:  0
CYCLE:    480000052 Utilization ex q (incomplete):  0
CYCLE:    480500052 RDMA bytes rec:          0
CYCLE:    480500052 RDMA total latency:          0
CYCLE:    480500052 WDMA bytes sent:          0
CYCLE:    480500052 WDMA total latency:          0
CYCLE:    481000052 RDMA bytes rec:          0
CYCLE:    481000052 RDMA total latency:          0
CYCLE:    481000052 WDMA bytes sent:          0
CYCLE:    481000052 WDMA total latency:          0
CYCLE:    481500052 RDMA bytes rec:          0
CYCLE:    481500052 RDMA total latency:          0
CYCLE:    481500052 WDMA bytes sent:          0
CYCLE:    481500052 WDMA total latency:          0
CYCLE:    482000052 Utilization ld q (incomplete):  0
CYCLE:    482000052 RDMA bytes rec:          0
CYCLE:    482000052 Utilization st q:  0
CYCLE:    482000052 Utilization ld q:  0
CYCLE:    482000052 Utilization:  0
CYCLE:    482000052 Utilization ld q:  0
CYCLE:    482000052 Utilization st q:  0
CYCLE:    482000052 RDMA total latency:          0
CYCLE:    482000052 Utilization st q (incomplete):  0
CYCLE:    482000052 WDMA bytes sent:          0
CYCLE:    482000052 Utilization ex q:  0
CYCLE:    482000052 Utilization ex q (incomplete):  0
CYCLE:    482000052 Utilization st q (incomplete):  0
CYCLE:    482000052 Utilization ld q (incomplete):  0
CYCLE:    482000052 WDMA total latency:          0
CYCLE:    482000052 Utilization ex q:  0
CYCLE:    482000052 Utilization:  0
CYCLE:    482000052 Utilization ex q (incomplete):  0
CYCLE:    482500052 RDMA bytes rec:          0
CYCLE:    482500052 RDMA total latency:          0
CYCLE:    482500052 WDMA bytes sent:          0
CYCLE:    482500052 WDMA total latency:          0
CYCLE:    483000052 RDMA bytes rec:          0
CYCLE:    483000052 RDMA total latency:          0
CYCLE:    483000052 WDMA bytes sent:          0
CYCLE:    483000052 WDMA total latency:          0
CYCLE:    483500052 RDMA bytes rec:          0
CYCLE:    483500052 RDMA total latency:          0
CYCLE:    483500052 WDMA bytes sent:          0
CYCLE:    483500052 WDMA total latency:          0
CYCLE:    484000052 Utilization ld q (incomplete):  0
CYCLE:    484000052 RDMA bytes rec:          0
CYCLE:    484000052 Utilization st q:  0
CYCLE:    484000052 Utilization ld q:  0
CYCLE:    484000052 Utilization:  0
CYCLE:    484000052 Utilization ld q:  0
CYCLE:    484000052 Utilization st q:  0
CYCLE:    484000052 RDMA total latency:          0
CYCLE:    484000052 Utilization st q (incomplete):  0
CYCLE:    484000052 WDMA bytes sent:          0
CYCLE:    484000052 Utilization ex q:  0
CYCLE:    484000052 Utilization ex q (incomplete):  0
CYCLE:    484000052 Utilization st q (incomplete):  0
CYCLE:    484000052 Utilization ld q (incomplete):  0
CYCLE:    484000052 WDMA total latency:          0
CYCLE:    484000052 Utilization ex q:  0
CYCLE:    484000052 Utilization:  0
CYCLE:    484000052 Utilization ex q (incomplete):  0
CYCLE:    484500052 RDMA bytes rec:          0
CYCLE:    484500052 RDMA total latency:          0
CYCLE:    484500052 WDMA bytes sent:          0
CYCLE:    484500052 WDMA total latency:          0
CYCLE:    485000052 RDMA bytes rec:          0
CYCLE:    485000052 RDMA total latency:          0
CYCLE:    485000052 WDMA bytes sent:          0
CYCLE:    485000052 WDMA total latency:          0
CYCLE:    485500052 RDMA bytes rec:          0
CYCLE:    485500052 RDMA total latency:          0
CYCLE:    485500052 WDMA bytes sent:          0
CYCLE:    485500052 WDMA total latency:          0
CYCLE:    486000052 Utilization ld q (incomplete):  0
CYCLE:    486000052 RDMA bytes rec:          0
CYCLE:    486000052 Utilization st q:  0
CYCLE:    486000052 Utilization ld q:  0
CYCLE:    486000052 Utilization:  0
CYCLE:    486000052 Utilization ld q:  0
CYCLE:    486000052 Utilization st q:  0
CYCLE:    486000052 RDMA total latency:          0
CYCLE:    486000052 Utilization st q (incomplete):  0
CYCLE:    486000052 WDMA bytes sent:          0
CYCLE:    486000052 Utilization ex q:  0
CYCLE:    486000052 Utilization ex q (incomplete):  0
CYCLE:    486000052 Utilization st q (incomplete):  0
CYCLE:    486000052 Utilization ld q (incomplete):  0
CYCLE:    486000052 WDMA total latency:          0
CYCLE:    486000052 Utilization ex q:  0
CYCLE:    486000052 Utilization:  0
CYCLE:    486000052 Utilization ex q (incomplete):  0
CYCLE:    486500052 RDMA bytes rec:          0
CYCLE:    486500052 RDMA total latency:          0
CYCLE:    486500052 WDMA bytes sent:          0
CYCLE:    486500052 WDMA total latency:          0
CYCLE:    487000052 RDMA bytes rec:          0
CYCLE:    487000052 RDMA total latency:          0
CYCLE:    487000052 WDMA bytes sent:          0
CYCLE:    487000052 WDMA total latency:          0
CYCLE:    487500052 RDMA bytes rec:          0
CYCLE:    487500052 RDMA total latency:          0
CYCLE:    487500052 WDMA bytes sent:          0
CYCLE:    487500052 WDMA total latency:          0
CYCLE:    488000052 Utilization ld q (incomplete):  0
CYCLE:    488000052 RDMA bytes rec:          0
CYCLE:    488000052 Utilization st q:  0
CYCLE:    488000052 Utilization ld q:  0
CYCLE:    488000052 Utilization:  0
CYCLE:    488000052 Utilization ld q:  0
CYCLE:    488000052 Utilization st q:  0
CYCLE:    488000052 RDMA total latency:          0
CYCLE:    488000052 Utilization st q (incomplete):  0
CYCLE:    488000052 WDMA bytes sent:          0
CYCLE:    488000052 Utilization ex q:  0
CYCLE:    488000052 Utilization ex q (incomplete):  0
CYCLE:    488000052 Utilization st q (incomplete):  0
CYCLE:    488000052 Utilization ld q (incomplete):  0
CYCLE:    488000052 WDMA total latency:          0
CYCLE:    488000052 Utilization ex q:  0
CYCLE:    488000052 Utilization:  0
CYCLE:    488000052 Utilization ex q (incomplete):  0
CYCLE:    488500052 RDMA bytes rec:          0
CYCLE:    488500052 RDMA total latency:          0
CYCLE:    488500052 WDMA bytes sent:          0
CYCLE:    488500052 WDMA total latency:          0
CYCLE:    489000052 RDMA bytes rec:          0
CYCLE:    489000052 RDMA total latency:          0
CYCLE:    489000052 WDMA bytes sent:          0
CYCLE:    489000052 WDMA total latency:          0
CYCLE:    489500052 RDMA bytes rec:          0
CYCLE:    489500052 RDMA total latency:          0
CYCLE:    489500052 WDMA bytes sent:          0
CYCLE:    489500052 WDMA total latency:          0
CYCLE:    490000052 Utilization ld q (incomplete):  0
CYCLE:    490000052 RDMA bytes rec:          0
CYCLE:    490000052 Utilization st q:  0
CYCLE:    490000052 Utilization ld q:  0
CYCLE:    490000052 Utilization:  0
CYCLE:    490000052 Utilization ld q:  0
CYCLE:    490000052 Utilization st q:  0
CYCLE:    490000052 RDMA total latency:          0
CYCLE:    490000052 Utilization st q (incomplete):  0
CYCLE:    490000052 WDMA bytes sent:          0
CYCLE:    490000052 Utilization ex q:  0
CYCLE:    490000052 Utilization ex q (incomplete):  0
CYCLE:    490000052 Utilization st q (incomplete):  0
CYCLE:    490000052 Utilization ld q (incomplete):  0
CYCLE:    490000052 WDMA total latency:          0
CYCLE:    490000052 Utilization ex q:  0
CYCLE:    490000052 Utilization:  0
CYCLE:    490000052 Utilization ex q (incomplete):  0
CYCLE:    490500052 RDMA bytes rec:          0
CYCLE:    490500052 RDMA total latency:          0
CYCLE:    490500052 WDMA bytes sent:          0
CYCLE:    490500052 WDMA total latency:          0
CYCLE:    491000052 RDMA bytes rec:          0
CYCLE:    491000052 RDMA total latency:          0
CYCLE:    491000052 WDMA bytes sent:          0
CYCLE:    491000052 WDMA total latency:          0
CYCLE:    491500052 RDMA bytes rec:          0
CYCLE:    491500052 RDMA total latency:          0
CYCLE:    491500052 WDMA bytes sent:          0
CYCLE:    491500052 WDMA total latency:          0
CYCLE:    492000052 Utilization ld q (incomplete):  0
CYCLE:    492000052 RDMA bytes rec:          0
CYCLE:    492000052 Utilization st q:  0
CYCLE:    492000052 Utilization ld q:  0
CYCLE:    492000052 Utilization:  0
CYCLE:    492000052 Utilization ld q:  0
CYCLE:    492000052 Utilization st q:  0
CYCLE:    492000052 RDMA total latency:          0
CYCLE:    492000052 Utilization st q (incomplete):  0
CYCLE:    492000052 WDMA bytes sent:          0
CYCLE:    492000052 Utilization ex q:  0
CYCLE:    492000052 Utilization ex q (incomplete):  0
CYCLE:    492000052 Utilization st q (incomplete):  0
CYCLE:    492000052 Utilization ld q (incomplete):  0
CYCLE:    492000052 WDMA total latency:          0
CYCLE:    492000052 Utilization ex q:  0
CYCLE:    492000052 Utilization:  0
CYCLE:    492000052 Utilization ex q (incomplete):  0
CYCLE:    492500052 RDMA bytes rec:          0
CYCLE:    492500052 RDMA total latency:          0
CYCLE:    492500052 WDMA bytes sent:          0
CYCLE:    492500052 WDMA total latency:          0
CYCLE:    493000052 RDMA bytes rec:          0
CYCLE:    493000052 RDMA total latency:          0
CYCLE:    493000052 WDMA bytes sent:          0
CYCLE:    493000052 WDMA total latency:          0
CYCLE:    493500052 RDMA bytes rec:          0
CYCLE:    493500052 RDMA total latency:          0
CYCLE:    493500052 WDMA bytes sent:          0
CYCLE:    493500052 WDMA total latency:          0
CYCLE:    494000052 Utilization ld q (incomplete):  0
CYCLE:    494000052 RDMA bytes rec:          0
CYCLE:    494000052 Utilization st q:  0
CYCLE:    494000052 Utilization ld q:  0
CYCLE:    494000052 Utilization:  0
CYCLE:    494000052 Utilization ld q:  0
CYCLE:    494000052 Utilization st q:  0
CYCLE:    494000052 RDMA total latency:          0
CYCLE:    494000052 Utilization st q (incomplete):  0
CYCLE:    494000052 WDMA bytes sent:          0
CYCLE:    494000052 Utilization ex q:  0
CYCLE:    494000052 Utilization ex q (incomplete):  0
CYCLE:    494000052 Utilization st q (incomplete):  0
CYCLE:    494000052 Utilization ld q (incomplete):  0
CYCLE:    494000052 WDMA total latency:          0
CYCLE:    494000052 Utilization ex q:  0
CYCLE:    494000052 Utilization:  0
CYCLE:    494000052 Utilization ex q (incomplete):  0
CYCLE:    494500052 RDMA bytes rec:          0
CYCLE:    494500052 RDMA total latency:          0
CYCLE:    494500052 WDMA bytes sent:          0
CYCLE:    494500052 WDMA total latency:          0
CYCLE:    495000052 RDMA bytes rec:          0
CYCLE:    495000052 RDMA total latency:          0
CYCLE:    495000052 WDMA bytes sent:          0
CYCLE:    495000052 WDMA total latency:          0
CYCLE:    495500052 RDMA bytes rec:          0
CYCLE:    495500052 RDMA total latency:          0
CYCLE:    495500052 WDMA bytes sent:          0
CYCLE:    495500052 WDMA total latency:          0
CYCLE:    496000052 Utilization ld q (incomplete):  0
CYCLE:    496000052 RDMA bytes rec:          0
CYCLE:    496000052 Utilization st q:  0
CYCLE:    496000052 Utilization ld q:  0
CYCLE:    496000052 Utilization:  0
CYCLE:    496000052 Utilization ld q:  0
CYCLE:    496000052 Utilization st q:  0
CYCLE:    496000052 RDMA total latency:          0
CYCLE:    496000052 Utilization st q (incomplete):  0
CYCLE:    496000052 WDMA bytes sent:          0
CYCLE:    496000052 Utilization ex q:  0
CYCLE:    496000052 Utilization ex q (incomplete):  0
CYCLE:    496000052 Utilization st q (incomplete):  0
CYCLE:    496000052 Utilization ld q (incomplete):  0
CYCLE:    496000052 WDMA total latency:          0
CYCLE:    496000052 Utilization ex q:  0
CYCLE:    496000052 Utilization:  0
CYCLE:    496000052 Utilization ex q (incomplete):  0
CYCLE:    496500052 RDMA bytes rec:          0
CYCLE:    496500052 RDMA total latency:          0
CYCLE:    496500052 WDMA bytes sent:          0
CYCLE:    496500052 WDMA total latency:          0
CYCLE:    497000052 RDMA bytes rec:          0
CYCLE:    497000052 RDMA total latency:          0
CYCLE:    497000052 WDMA bytes sent:          0
CYCLE:    497000052 WDMA total latency:          0
CYCLE:    497500052 RDMA bytes rec:          0
CYCLE:    497500052 RDMA total latency:          0
CYCLE:    497500052 WDMA bytes sent:          0
CYCLE:    497500052 WDMA total latency:          0
CYCLE:    498000052 Utilization ld q (incomplete):  0
CYCLE:    498000052 RDMA bytes rec:          0
CYCLE:    498000052 Utilization st q:  0
CYCLE:    498000052 Utilization ld q:  0
CYCLE:    498000052 Utilization:  0
CYCLE:    498000052 Utilization ld q:  0
CYCLE:    498000052 Utilization st q:  0
CYCLE:    498000052 RDMA total latency:          0
CYCLE:    498000052 Utilization st q (incomplete):  0
CYCLE:    498000052 WDMA bytes sent:          0
CYCLE:    498000052 Utilization ex q:  0
CYCLE:    498000052 Utilization ex q (incomplete):  0
CYCLE:    498000052 Utilization st q (incomplete):  0
CYCLE:    498000052 Utilization ld q (incomplete):  0
CYCLE:    498000052 WDMA total latency:          0
CYCLE:    498000052 Utilization ex q:  0
CYCLE:    498000052 Utilization:  0
CYCLE:    498000052 Utilization ex q (incomplete):  0
CYCLE:    498500052 RDMA bytes rec:          0
CYCLE:    498500052 RDMA total latency:          0
CYCLE:    498500052 WDMA bytes sent:          0
CYCLE:    498500052 WDMA total latency:          0
CYCLE:    499000052 RDMA bytes rec:          0
CYCLE:    499000052 RDMA total latency:          0
CYCLE:    499000052 WDMA bytes sent:          0
CYCLE:    499000052 WDMA total latency:          0
CYCLE:    499500052 RDMA bytes rec:          0
CYCLE:    499500052 RDMA total latency:          0
CYCLE:    499500052 WDMA bytes sent:          0
CYCLE:    499500052 WDMA total latency:          0
CYCLE:    500000052 Utilization ld q (incomplete):  0
CYCLE:    500000052 RDMA bytes rec:          0
CYCLE:    500000052 Utilization st q:  0
CYCLE:    500000052 Utilization ld q:  0
CYCLE:    500000052 Utilization:  0
CYCLE:    500000052 Utilization ld q:  0
CYCLE:    500000052 Utilization st q:  0
CYCLE:    500000052 RDMA total latency:          0
CYCLE:    500000052 Utilization st q (incomplete):  0
CYCLE:    500000052 WDMA bytes sent:          0
CYCLE:    500000052 Utilization ex q:  0
CYCLE:    500000052 Utilization ex q (incomplete):  0
CYCLE:    500000052 Utilization st q (incomplete):  0
CYCLE:    500000052 Utilization ld q (incomplete):  0
CYCLE:    500000052 WDMA total latency:          0
CYCLE:    500000052 Utilization ex q:  0
CYCLE:    500000052 Utilization:  0
CYCLE:    500000052 Utilization ex q (incomplete):  0
CYCLE:    500500052 RDMA bytes rec:          0
CYCLE:    500500052 RDMA total latency:          0
CYCLE:    500500052 WDMA bytes sent:          0
CYCLE:    500500052 WDMA total latency:          0
CYCLE:    501000052 RDMA bytes rec:          0
CYCLE:    501000052 RDMA total latency:          0
CYCLE:    501000052 WDMA bytes sent:          0
CYCLE:    501000052 WDMA total latency:          0
CYCLE:    501500052 RDMA bytes rec:          0
CYCLE:    501500052 RDMA total latency:          0
CYCLE:    501500052 WDMA bytes sent:          0
CYCLE:    501500052 WDMA total latency:          0
CYCLE:    502000052 Utilization ld q (incomplete):  0
CYCLE:    502000052 RDMA bytes rec:          0
CYCLE:    502000052 Utilization st q:  0
CYCLE:    502000052 Utilization ld q:  0
CYCLE:    502000052 Utilization:  0
CYCLE:    502000052 Utilization ld q:  0
CYCLE:    502000052 Utilization st q:  0
CYCLE:    502000052 RDMA total latency:          0
CYCLE:    502000052 Utilization st q (incomplete):  0
CYCLE:    502000052 WDMA bytes sent:          0
CYCLE:    502000052 Utilization ex q:  0
CYCLE:    502000052 Utilization ex q (incomplete):  0
CYCLE:    502000052 Utilization st q (incomplete):  0
CYCLE:    502000052 Utilization ld q (incomplete):  0
CYCLE:    502000052 WDMA total latency:          0
CYCLE:    502000052 Utilization ex q:  0
CYCLE:    502000052 Utilization:  0
CYCLE:    502000052 Utilization ex q (incomplete):  0
CYCLE:    502500052 RDMA bytes rec:          0
CYCLE:    502500052 RDMA total latency:          0
CYCLE:    502500052 WDMA bytes sent:          0
CYCLE:    502500052 WDMA total latency:          0
CYCLE:    503000052 RDMA bytes rec:          0
CYCLE:    503000052 RDMA total latency:          0
CYCLE:    503000052 WDMA bytes sent:          0
CYCLE:    503000052 WDMA total latency:          0
CYCLE:    503500052 RDMA bytes rec:          0
CYCLE:    503500052 RDMA total latency:          0
CYCLE:    503500052 WDMA bytes sent:          0
CYCLE:    503500052 WDMA total latency:          0
CYCLE:    504000052 Utilization ld q (incomplete):  0
CYCLE:    504000052 RDMA bytes rec:          0
CYCLE:    504000052 Utilization st q:  0
CYCLE:    504000052 Utilization ld q:  0
CYCLE:    504000052 Utilization:  0
CYCLE:    504000052 Utilization ld q:  0
CYCLE:    504000052 Utilization st q:  0
CYCLE:    504000052 RDMA total latency:          0
CYCLE:    504000052 Utilization st q (incomplete):  0
CYCLE:    504000052 WDMA bytes sent:          0
CYCLE:    504000052 Utilization ex q:  0
CYCLE:    504000052 Utilization ex q (incomplete):  0
CYCLE:    504000052 Utilization st q (incomplete):  0
CYCLE:    504000052 Utilization ld q (incomplete):  0
CYCLE:    504000052 WDMA total latency:          0
CYCLE:    504000052 Utilization ex q:  0
CYCLE:    504000052 Utilization:  0
CYCLE:    504000052 Utilization ex q (incomplete):  0
CYCLE:    504500052 RDMA bytes rec:          0
CYCLE:    504500052 RDMA total latency:          0
CYCLE:    504500052 WDMA bytes sent:          0
CYCLE:    504500052 WDMA total latency:          0
CYCLE:    505000052 RDMA bytes rec:          0
CYCLE:    505000052 RDMA total latency:          0
CYCLE:    505000052 WDMA bytes sent:          0
CYCLE:    505000052 WDMA total latency:          0
CYCLE:    505500052 RDMA bytes rec:          0
CYCLE:    505500052 RDMA total latency:          0
CYCLE:    505500052 WDMA bytes sent:          0
CYCLE:    505500052 WDMA total latency:          0
CYCLE:    506000052 Utilization ld q (incomplete):  0
CYCLE:    506000052 RDMA bytes rec:          0
CYCLE:    506000052 Utilization st q:  0
CYCLE:    506000052 Utilization ld q:  0
CYCLE:    506000052 Utilization:  0
CYCLE:    506000052 Utilization ld q:  0
CYCLE:    506000052 Utilization st q:  0
CYCLE:    506000052 RDMA total latency:          0
CYCLE:    506000052 Utilization st q (incomplete):  0
CYCLE:    506000052 WDMA bytes sent:          0
CYCLE:    506000052 Utilization ex q:  0
CYCLE:    506000052 Utilization ex q (incomplete):  0
CYCLE:    506000052 Utilization st q (incomplete):  0
CYCLE:    506000052 Utilization ld q (incomplete):  0
CYCLE:    506000052 WDMA total latency:          0
CYCLE:    506000052 Utilization ex q:  0
CYCLE:    506000052 Utilization:  0
CYCLE:    506000052 Utilization ex q (incomplete):  0
CYCLE:    506500052 RDMA bytes rec:          0
CYCLE:    506500052 RDMA total latency:          0
CYCLE:    506500052 WDMA bytes sent:          0
CYCLE:    506500052 WDMA total latency:          0
CYCLE:    507000052 RDMA bytes rec:          0
CYCLE:    507000052 RDMA total latency:          0
CYCLE:    507000052 WDMA bytes sent:          0
CYCLE:    507000052 WDMA total latency:          0
CYCLE:    507500052 RDMA bytes rec:          0
CYCLE:    507500052 RDMA total latency:          0
CYCLE:    507500052 WDMA bytes sent:          0
CYCLE:    507500052 WDMA total latency:          0
CYCLE:    508000052 Utilization ld q (incomplete):  0
CYCLE:    508000052 RDMA bytes rec:          0
CYCLE:    508000052 Utilization st q:  0
CYCLE:    508000052 Utilization ld q:  0
CYCLE:    508000052 Utilization:  0
CYCLE:    508000052 Utilization ld q:  0
CYCLE:    508000052 Utilization st q:  0
CYCLE:    508000052 RDMA total latency:          0
CYCLE:    508000052 Utilization st q (incomplete):  0
CYCLE:    508000052 WDMA bytes sent:          0
CYCLE:    508000052 Utilization ex q:  0
CYCLE:    508000052 Utilization ex q (incomplete):  0
CYCLE:    508000052 Utilization st q (incomplete):  0
CYCLE:    508000052 Utilization ld q (incomplete):  0
CYCLE:    508000052 WDMA total latency:          0
CYCLE:    508000052 Utilization ex q:  0
CYCLE:    508000052 Utilization:  0
CYCLE:    508000052 Utilization ex q (incomplete):  0
CYCLE:    508500052 RDMA bytes rec:          0
CYCLE:    508500052 RDMA total latency:          0
CYCLE:    508500052 WDMA bytes sent:          0
CYCLE:    508500052 WDMA total latency:          0
CYCLE:    509000052 RDMA bytes rec:          0
CYCLE:    509000052 RDMA total latency:          0
CYCLE:    509000052 WDMA bytes sent:          0
CYCLE:    509000052 WDMA total latency:          0
CYCLE:    509500052 RDMA bytes rec:          0
CYCLE:    509500052 RDMA total latency:          0
CYCLE:    509500052 WDMA bytes sent:          0
CYCLE:    509500052 WDMA total latency:          0
CYCLE:    510000052 Utilization ld q (incomplete):  0
CYCLE:    510000052 RDMA bytes rec:          0
CYCLE:    510000052 Utilization st q:  0
CYCLE:    510000052 Utilization ld q:  0
CYCLE:    510000052 Utilization:  0
CYCLE:    510000052 Utilization ld q:  0
CYCLE:    510000052 Utilization st q:  0
CYCLE:    510000052 RDMA total latency:          0
CYCLE:    510000052 Utilization st q (incomplete):  0
CYCLE:    510000052 WDMA bytes sent:          0
CYCLE:    510000052 Utilization ex q:  0
CYCLE:    510000052 Utilization ex q (incomplete):  0
CYCLE:    510000052 Utilization st q (incomplete):  0
CYCLE:    510000052 Utilization ld q (incomplete):  0
CYCLE:    510000052 WDMA total latency:          0
CYCLE:    510000052 Utilization ex q:  0
CYCLE:    510000052 Utilization:  0
CYCLE:    510000052 Utilization ex q (incomplete):  0
CYCLE:    510500052 RDMA bytes rec:          0
CYCLE:    510500052 RDMA total latency:          0
CYCLE:    510500052 WDMA bytes sent:          0
CYCLE:    510500052 WDMA total latency:          0
CYCLE:    511000052 RDMA bytes rec:          0
CYCLE:    511000052 RDMA total latency:          0
CYCLE:    511000052 WDMA bytes sent:          0
CYCLE:    511000052 WDMA total latency:          0
CYCLE:    511500052 RDMA bytes rec:          0
CYCLE:    511500052 RDMA total latency:          0
CYCLE:    511500052 WDMA bytes sent:          0
CYCLE:    511500052 WDMA total latency:          0
CYCLE:    512000052 Utilization ld q (incomplete):  0
CYCLE:    512000052 RDMA bytes rec:          0
CYCLE:    512000052 Utilization st q:  0
CYCLE:    512000052 Utilization ld q:  0
CYCLE:    512000052 Utilization:  0
CYCLE:    512000052 Utilization ld q:  0
CYCLE:    512000052 Utilization st q:  0
CYCLE:    512000052 RDMA total latency:          0
CYCLE:    512000052 Utilization st q (incomplete):  0
CYCLE:    512000052 WDMA bytes sent:          0
CYCLE:    512000052 Utilization ex q:  0
CYCLE:    512000052 Utilization ex q (incomplete):  0
CYCLE:    512000052 Utilization st q (incomplete):  0
CYCLE:    512000052 Utilization ld q (incomplete):  0
CYCLE:    512000052 WDMA total latency:          0
CYCLE:    512000052 Utilization ex q:  0
CYCLE:    512000052 Utilization:  0
CYCLE:    512000052 Utilization ex q (incomplete):  0
CYCLE:    512500052 RDMA bytes rec:          0
CYCLE:    512500052 RDMA total latency:          0
CYCLE:    512500052 WDMA bytes sent:          0
CYCLE:    512500052 WDMA total latency:          0
CYCLE:    513000052 RDMA bytes rec:          0
CYCLE:    513000052 RDMA total latency:          0
CYCLE:    513000052 WDMA bytes sent:          0
CYCLE:    513000052 WDMA total latency:          0
CYCLE:    513500052 RDMA bytes rec:          0
CYCLE:    513500052 RDMA total latency:          0
CYCLE:    513500052 WDMA bytes sent:          0
CYCLE:    513500052 WDMA total latency:          0
CYCLE:    514000052 Utilization ld q (incomplete):  0
CYCLE:    514000052 RDMA bytes rec:          0
CYCLE:    514000052 Utilization st q:  0
CYCLE:    514000052 Utilization ld q:  0
CYCLE:    514000052 Utilization:  0
CYCLE:    514000052 Utilization ld q:  0
CYCLE:    514000052 Utilization st q:  0
CYCLE:    514000052 RDMA total latency:          0
CYCLE:    514000052 Utilization st q (incomplete):  0
CYCLE:    514000052 WDMA bytes sent:          0
CYCLE:    514000052 Utilization ex q:  0
CYCLE:    514000052 Utilization ex q (incomplete):  0
CYCLE:    514000052 Utilization st q (incomplete):  0
CYCLE:    514000052 Utilization ld q (incomplete):  0
CYCLE:    514000052 WDMA total latency:          0
CYCLE:    514000052 Utilization ex q:  0
CYCLE:    514000052 Utilization:  0
CYCLE:    514000052 Utilization ex q (incomplete):  0
CYCLE:    514500052 RDMA bytes rec:          0
CYCLE:    514500052 RDMA total latency:          0
CYCLE:    514500052 WDMA bytes sent:          0
CYCLE:    514500052 WDMA total latency:          0
CYCLE:    515000052 RDMA bytes rec:          0
CYCLE:    515000052 RDMA total latency:          0
CYCLE:    515000052 WDMA bytes sent:          0
CYCLE:    515000052 WDMA total latency:          0
CYCLE:    515500052 RDMA bytes rec:          0
CYCLE:    515500052 RDMA total latency:          0
CYCLE:    515500052 WDMA bytes sent:          0
CYCLE:    515500052 WDMA total latency:          0
CYCLE:    516000052 Utilization ld q (incomplete):  0
CYCLE:    516000052 RDMA bytes rec:          0
CYCLE:    516000052 Utilization st q:  0
CYCLE:    516000052 Utilization ld q:  0
CYCLE:    516000052 Utilization:  0
CYCLE:    516000052 Utilization ld q:  0
CYCLE:    516000052 Utilization st q:  0
CYCLE:    516000052 RDMA total latency:          0
CYCLE:    516000052 Utilization st q (incomplete):  0
CYCLE:    516000052 WDMA bytes sent:          0
CYCLE:    516000052 Utilization ex q:  0
CYCLE:    516000052 Utilization ex q (incomplete):  0
CYCLE:    516000052 Utilization st q (incomplete):  0
CYCLE:    516000052 Utilization ld q (incomplete):  0
CYCLE:    516000052 WDMA total latency:          0
CYCLE:    516000052 Utilization ex q:  0
CYCLE:    516000052 Utilization:  0
CYCLE:    516000052 Utilization ex q (incomplete):  0
CYCLE:    516500052 RDMA bytes rec:          0
CYCLE:    516500052 RDMA total latency:          0
CYCLE:    516500052 WDMA bytes sent:          0
CYCLE:    516500052 WDMA total latency:          0
CYCLE:    517000052 RDMA bytes rec:          0
CYCLE:    517000052 RDMA total latency:          0
CYCLE:    517000052 WDMA bytes sent:          0
CYCLE:    517000052 WDMA total latency:          0
CYCLE:    517500052 RDMA bytes rec:          0
CYCLE:    517500052 RDMA total latency:          0
CYCLE:    517500052 WDMA bytes sent:          0
CYCLE:    517500052 WDMA total latency:          0
CYCLE:    518000052 Utilization ld q (incomplete):  0
CYCLE:    518000052 RDMA bytes rec:          0
CYCLE:    518000052 Utilization st q:  0
CYCLE:    518000052 Utilization ld q:  0
CYCLE:    518000052 Utilization:  0
CYCLE:    518000052 Utilization ld q:  0
CYCLE:    518000052 Utilization st q:  0
CYCLE:    518000052 RDMA total latency:          0
CYCLE:    518000052 Utilization st q (incomplete):  0
CYCLE:    518000052 WDMA bytes sent:          0
CYCLE:    518000052 Utilization ex q:  0
CYCLE:    518000052 Utilization ex q (incomplete):  0
CYCLE:    518000052 Utilization st q (incomplete):  0
CYCLE:    518000052 Utilization ld q (incomplete):  0
CYCLE:    518000052 WDMA total latency:          0
CYCLE:    518000052 Utilization ex q:  0
CYCLE:    518000052 Utilization:  0
CYCLE:    518000052 Utilization ex q (incomplete):  0
CYCLE:    518500052 RDMA bytes rec:          0
CYCLE:    518500052 RDMA total latency:          0
CYCLE:    518500052 WDMA bytes sent:          0
CYCLE:    518500052 WDMA total latency:          0
CYCLE:    519000052 RDMA bytes rec:          0
CYCLE:    519000052 RDMA total latency:          0
CYCLE:    519000052 WDMA bytes sent:          0
CYCLE:    519000052 WDMA total latency:          0
CYCLE:    519500052 RDMA bytes rec:          0
CYCLE:    519500052 RDMA total latency:          0
CYCLE:    519500052 WDMA bytes sent:          0
CYCLE:    519500052 WDMA total latency:          0
CYCLE:    520000052 Utilization ld q (incomplete):  0
CYCLE:    520000052 RDMA bytes rec:          0
CYCLE:    520000052 Utilization st q:  0
CYCLE:    520000052 Utilization ld q:  0
CYCLE:    520000052 Utilization:  0
CYCLE:    520000052 Utilization ld q:  0
CYCLE:    520000052 Utilization st q:  0
CYCLE:    520000052 RDMA total latency:          0
CYCLE:    520000052 Utilization st q (incomplete):  0
CYCLE:    520000052 WDMA bytes sent:          0
CYCLE:    520000052 Utilization ex q:  0
CYCLE:    520000052 Utilization ex q (incomplete):  0
CYCLE:    520000052 Utilization st q (incomplete):  0
CYCLE:    520000052 Utilization ld q (incomplete):  0
CYCLE:    520000052 WDMA total latency:          0
CYCLE:    520000052 Utilization ex q:  0
CYCLE:    520000052 Utilization:  0
CYCLE:    520000052 Utilization ex q (incomplete):  0
CYCLE:    520500052 RDMA bytes rec:          0
CYCLE:    520500052 RDMA total latency:          0
CYCLE:    520500052 WDMA bytes sent:          0
CYCLE:    520500052 WDMA total latency:          0
CYCLE:    521000052 RDMA bytes rec:          0
CYCLE:    521000052 RDMA total latency:          0
CYCLE:    521000052 WDMA bytes sent:          0
CYCLE:    521000052 WDMA total latency:          0
CYCLE:    521500052 RDMA bytes rec:          0
CYCLE:    521500052 RDMA total latency:          0
CYCLE:    521500052 WDMA bytes sent:          0
CYCLE:    521500052 WDMA total latency:          0
CYCLE:    522000052 Utilization ld q (incomplete):  0
CYCLE:    522000052 RDMA bytes rec:          0
CYCLE:    522000052 Utilization st q:  0
CYCLE:    522000052 Utilization ld q:  0
CYCLE:    522000052 Utilization:  0
CYCLE:    522000052 Utilization ld q:  0
CYCLE:    522000052 Utilization st q:  0
CYCLE:    522000052 RDMA total latency:          0
CYCLE:    522000052 Utilization st q (incomplete):  0
CYCLE:    522000052 WDMA bytes sent:          0
CYCLE:    522000052 Utilization ex q:  0
CYCLE:    522000052 Utilization ex q (incomplete):  0
CYCLE:    522000052 Utilization st q (incomplete):  0
CYCLE:    522000052 Utilization ld q (incomplete):  0
CYCLE:    522000052 WDMA total latency:          0
CYCLE:    522000052 Utilization ex q:  0
CYCLE:    522000052 Utilization:  0
CYCLE:    522000052 Utilization ex q (incomplete):  0
CYCLE:    522500052 RDMA bytes rec:          0
CYCLE:    522500052 RDMA total latency:          0
CYCLE:    522500052 WDMA bytes sent:          0
CYCLE:    522500052 WDMA total latency:          0
CYCLE:    523000052 RDMA bytes rec:          0
CYCLE:    523000052 RDMA total latency:          0
CYCLE:    523000052 WDMA bytes sent:          0
CYCLE:    523000052 WDMA total latency:          0
CYCLE:    523500052 RDMA bytes rec:          0
CYCLE:    523500052 RDMA total latency:          0
CYCLE:    523500052 WDMA bytes sent:          0
CYCLE:    523500052 WDMA total latency:          0
CYCLE:    524000052 Utilization ld q (incomplete):  0
CYCLE:    524000052 RDMA bytes rec:          0
CYCLE:    524000052 Utilization st q:  0
CYCLE:    524000052 Utilization ld q:  0
CYCLE:    524000052 Utilization:  0
CYCLE:    524000052 Utilization ld q:  0
CYCLE:    524000052 Utilization st q:  0
CYCLE:    524000052 RDMA total latency:          0
CYCLE:    524000052 Utilization st q (incomplete):  0
CYCLE:    524000052 WDMA bytes sent:          0
CYCLE:    524000052 Utilization ex q:  0
CYCLE:    524000052 Utilization ex q (incomplete):  0
CYCLE:    524000052 Utilization st q (incomplete):  0
CYCLE:    524000052 Utilization ld q (incomplete):  0
CYCLE:    524000052 WDMA total latency:          0
CYCLE:    524000052 Utilization ex q:  0
CYCLE:    524000052 Utilization:  0
CYCLE:    524000052 Utilization ex q (incomplete):  0
CYCLE:    524500052 RDMA bytes rec:          0
CYCLE:    524500052 RDMA total latency:          0
CYCLE:    524500052 WDMA bytes sent:          0
CYCLE:    524500052 WDMA total latency:          0
CYCLE:    525000052 RDMA bytes rec:          0
CYCLE:    525000052 RDMA total latency:          0
CYCLE:    525000052 WDMA bytes sent:          0
CYCLE:    525000052 WDMA total latency:          0
CYCLE:    525500052 RDMA bytes rec:          0
CYCLE:    525500052 RDMA total latency:          0
CYCLE:    525500052 WDMA bytes sent:          0
CYCLE:    525500052 WDMA total latency:          0
CYCLE:    526000052 Utilization ld q (incomplete):  0
CYCLE:    526000052 RDMA bytes rec:          0
CYCLE:    526000052 Utilization st q:  0
CYCLE:    526000052 Utilization ld q:  0
CYCLE:    526000052 Utilization:  0
CYCLE:    526000052 Utilization ld q:  0
CYCLE:    526000052 Utilization st q:  0
CYCLE:    526000052 RDMA total latency:          0
CYCLE:    526000052 Utilization st q (incomplete):  0
CYCLE:    526000052 WDMA bytes sent:          0
CYCLE:    526000052 Utilization ex q:  0
CYCLE:    526000052 Utilization ex q (incomplete):  0
CYCLE:    526000052 Utilization st q (incomplete):  0
CYCLE:    526000052 Utilization ld q (incomplete):  0
CYCLE:    526000052 WDMA total latency:          0
CYCLE:    526000052 Utilization ex q:  0
CYCLE:    526000052 Utilization:  0
CYCLE:    526000052 Utilization ex q (incomplete):  0
CYCLE:    526500052 RDMA bytes rec:          0
CYCLE:    526500052 RDMA total latency:          0
CYCLE:    526500052 WDMA bytes sent:          0
CYCLE:    526500052 WDMA total latency:          0
CYCLE:    527000052 RDMA bytes rec:          0
CYCLE:    527000052 RDMA total latency:          0
CYCLE:    527000052 WDMA bytes sent:          0
CYCLE:    527000052 WDMA total latency:          0
CYCLE:    527500052 RDMA bytes rec:          0
CYCLE:    527500052 RDMA total latency:          0
CYCLE:    527500052 WDMA bytes sent:          0
CYCLE:    527500052 WDMA total latency:          0
CYCLE:    528000052 Utilization ld q (incomplete):  0
CYCLE:    528000052 RDMA bytes rec:          0
CYCLE:    528000052 Utilization st q:  0
CYCLE:    528000052 Utilization ld q:  0
CYCLE:    528000052 Utilization:  0
CYCLE:    528000052 Utilization ld q:  0
CYCLE:    528000052 Utilization st q:  0
CYCLE:    528000052 RDMA total latency:          0
CYCLE:    528000052 Utilization st q (incomplete):  0
CYCLE:    528000052 WDMA bytes sent:          0
CYCLE:    528000052 Utilization ex q:  0
CYCLE:    528000052 Utilization ex q (incomplete):  0
CYCLE:    528000052 Utilization st q (incomplete):  0
CYCLE:    528000052 Utilization ld q (incomplete):  0
CYCLE:    528000052 WDMA total latency:          0
CYCLE:    528000052 Utilization ex q:  0
CYCLE:    528000052 Utilization:  0
CYCLE:    528000052 Utilization ex q (incomplete):  0
CYCLE:    528500052 RDMA bytes rec:          0
CYCLE:    528500052 RDMA total latency:          0
CYCLE:    528500052 WDMA bytes sent:          0
CYCLE:    528500052 WDMA total latency:          0
CYCLE:    529000052 RDMA bytes rec:          0
CYCLE:    529000052 RDMA total latency:          0
CYCLE:    529000052 WDMA bytes sent:          0
CYCLE:    529000052 WDMA total latency:          0
CYCLE:    529500052 RDMA bytes rec:          0
CYCLE:    529500052 RDMA total latency:          0
CYCLE:    529500052 WDMA bytes sent:          0
CYCLE:    529500052 WDMA total latency:          0
CYCLE:    530000052 Utilization ld q (incomplete):  0
CYCLE:    530000052 RDMA bytes rec:          0
CYCLE:    530000052 Utilization st q:  0
CYCLE:    530000052 Utilization ld q:  0
CYCLE:    530000052 Utilization:  0
CYCLE:    530000052 Utilization ld q:  0
CYCLE:    530000052 Utilization st q:  0
CYCLE:    530000052 RDMA total latency:          0
CYCLE:    530000052 Utilization st q (incomplete):  0
CYCLE:    530000052 WDMA bytes sent:          0
CYCLE:    530000052 Utilization ex q:  0
CYCLE:    530000052 Utilization ex q (incomplete):  0
CYCLE:    530000052 Utilization st q (incomplete):  0
CYCLE:    530000052 Utilization ld q (incomplete):  0
CYCLE:    530000052 WDMA total latency:          0
CYCLE:    530000052 Utilization ex q:  0
CYCLE:    530000052 Utilization:  0
CYCLE:    530000052 Utilization ex q (incomplete):  0
CYCLE:    530500052 RDMA bytes rec:          0
CYCLE:    530500052 RDMA total latency:          0
CYCLE:    530500052 WDMA bytes sent:          0
CYCLE:    530500052 WDMA total latency:          0
CYCLE:    531000052 RDMA bytes rec:          0
CYCLE:    531000052 RDMA total latency:          0
CYCLE:    531000052 WDMA bytes sent:          0
CYCLE:    531000052 WDMA total latency:          0
CYCLE:    531500052 RDMA bytes rec:          0
CYCLE:    531500052 RDMA total latency:          0
CYCLE:    531500052 WDMA bytes sent:          0
CYCLE:    531500052 WDMA total latency:          0
CYCLE:    532000052 Utilization ld q (incomplete):  0
CYCLE:    532000052 RDMA bytes rec:          0
CYCLE:    532000052 Utilization st q:  0
CYCLE:    532000052 Utilization ld q:  0
CYCLE:    532000052 Utilization:  0
CYCLE:    532000052 Utilization ld q:  0
CYCLE:    532000052 Utilization st q:  0
CYCLE:    532000052 RDMA total latency:          0
CYCLE:    532000052 Utilization st q (incomplete):  0
CYCLE:    532000052 WDMA bytes sent:          0
CYCLE:    532000052 Utilization ex q:  0
CYCLE:    532000052 Utilization ex q (incomplete):  0
CYCLE:    532000052 Utilization st q (incomplete):  0
CYCLE:    532000052 Utilization ld q (incomplete):  0
CYCLE:    532000052 WDMA total latency:          0
CYCLE:    532000052 Utilization ex q:  0
CYCLE:    532000052 Utilization:  0
CYCLE:    532000052 Utilization ex q (incomplete):  0
CYCLE:    532500052 RDMA bytes rec:          0
CYCLE:    532500052 RDMA total latency:          0
CYCLE:    532500052 WDMA bytes sent:          0
CYCLE:    532500052 WDMA total latency:          0
CYCLE:    533000052 RDMA bytes rec:          0
CYCLE:    533000052 RDMA total latency:          0
CYCLE:    533000052 WDMA bytes sent:          0
CYCLE:    533000052 WDMA total latency:          0
CYCLE:    533500052 RDMA bytes rec:          0
CYCLE:    533500052 RDMA total latency:          0
CYCLE:    533500052 WDMA bytes sent:          0
CYCLE:    533500052 WDMA total latency:          0
CYCLE:    534000052 Utilization ld q (incomplete):  0
CYCLE:    534000052 RDMA bytes rec:          0
CYCLE:    534000052 Utilization st q:  0
CYCLE:    534000052 Utilization ld q:  0
CYCLE:    534000052 Utilization:  0
CYCLE:    534000052 Utilization ld q:  0
CYCLE:    534000052 Utilization st q:  0
CYCLE:    534000052 RDMA total latency:          0
CYCLE:    534000052 Utilization st q (incomplete):  0
CYCLE:    534000052 WDMA bytes sent:          0
CYCLE:    534000052 Utilization ex q:  0
CYCLE:    534000052 Utilization ex q (incomplete):  0
CYCLE:    534000052 Utilization st q (incomplete):  0
CYCLE:    534000052 Utilization ld q (incomplete):  0
CYCLE:    534000052 WDMA total latency:          0
CYCLE:    534000052 Utilization ex q:  0
CYCLE:    534000052 Utilization:  0
CYCLE:    534000052 Utilization ex q (incomplete):  0
CYCLE:    534500052 RDMA bytes rec:          0
CYCLE:    534500052 RDMA total latency:          0
CYCLE:    534500052 WDMA bytes sent:          0
CYCLE:    534500052 WDMA total latency:          0
CYCLE:    535000052 RDMA bytes rec:          0
CYCLE:    535000052 RDMA total latency:          0
CYCLE:    535000052 WDMA bytes sent:          0
CYCLE:    535000052 WDMA total latency:          0
CYCLE:    535500052 RDMA bytes rec:          0
CYCLE:    535500052 RDMA total latency:          0
CYCLE:    535500052 WDMA bytes sent:          0
CYCLE:    535500052 WDMA total latency:          0
CYCLE:    536000052 Utilization ld q (incomplete):  0
CYCLE:    536000052 RDMA bytes rec:          0
CYCLE:    536000052 Utilization st q:  0
CYCLE:    536000052 Utilization ld q:  0
CYCLE:    536000052 Utilization:  0
CYCLE:    536000052 Utilization ld q:  0
CYCLE:    536000052 Utilization st q:  0
CYCLE:    536000052 RDMA total latency:          0
CYCLE:    536000052 Utilization st q (incomplete):  0
CYCLE:    536000052 WDMA bytes sent:          0
CYCLE:    536000052 Utilization ex q:  0
CYCLE:    536000052 Utilization ex q (incomplete):  0
CYCLE:    536000052 Utilization st q (incomplete):  0
CYCLE:    536000052 Utilization ld q (incomplete):  0
CYCLE:    536000052 WDMA total latency:          0
CYCLE:    536000052 Utilization ex q:  0
CYCLE:    536000052 Utilization:  0
CYCLE:    536000052 Utilization ex q (incomplete):  0
CYCLE:    536500052 RDMA bytes rec:          0
CYCLE:    536500052 RDMA total latency:          0
CYCLE:    536500052 WDMA bytes sent:          0
CYCLE:    536500052 WDMA total latency:          0
CYCLE:    537000052 RDMA bytes rec:          0
CYCLE:    537000052 RDMA total latency:          0
CYCLE:    537000052 WDMA bytes sent:          0
CYCLE:    537000052 WDMA total latency:          0
CYCLE:    537500052 RDMA bytes rec:          0
CYCLE:    537500052 RDMA total latency:          0
CYCLE:    537500052 WDMA bytes sent:          0
CYCLE:    537500052 WDMA total latency:          0
CYCLE:    538000052 Utilization ld q (incomplete):  0
CYCLE:    538000052 RDMA bytes rec:          0
CYCLE:    538000052 Utilization st q:  0
CYCLE:    538000052 Utilization ld q:  0
CYCLE:    538000052 Utilization:  0
CYCLE:    538000052 Utilization ld q:  0
CYCLE:    538000052 Utilization st q:  0
CYCLE:    538000052 RDMA total latency:          0
CYCLE:    538000052 Utilization st q (incomplete):  0
CYCLE:    538000052 WDMA bytes sent:          0
CYCLE:    538000052 Utilization ex q:  0
CYCLE:    538000052 Utilization ex q (incomplete):  0
CYCLE:    538000052 Utilization st q (incomplete):  0
CYCLE:    538000052 Utilization ld q (incomplete):  0
CYCLE:    538000052 WDMA total latency:          0
CYCLE:    538000052 Utilization ex q:  0
CYCLE:    538000052 Utilization:  0
CYCLE:    538000052 Utilization ex q (incomplete):  0
CYCLE:    538500052 RDMA bytes rec:          0
CYCLE:    538500052 RDMA total latency:          0
CYCLE:    538500052 WDMA bytes sent:          0
CYCLE:    538500052 WDMA total latency:          0
CYCLE:    539000052 RDMA bytes rec:          0
CYCLE:    539000052 RDMA total latency:          0
CYCLE:    539000052 WDMA bytes sent:          0
CYCLE:    539000052 WDMA total latency:          0
CYCLE:    539500052 RDMA bytes rec:          0
CYCLE:    539500052 RDMA total latency:          0
CYCLE:    539500052 WDMA bytes sent:          0
CYCLE:    539500052 WDMA total latency:          0
CYCLE:    540000052 Utilization ld q (incomplete):  0
CYCLE:    540000052 RDMA bytes rec:          0
CYCLE:    540000052 Utilization st q:  0
CYCLE:    540000052 Utilization ld q:  0
CYCLE:    540000052 Utilization:  0
CYCLE:    540000052 Utilization ld q:  0
CYCLE:    540000052 Utilization st q:  0
CYCLE:    540000052 RDMA total latency:          0
CYCLE:    540000052 Utilization st q (incomplete):  0
CYCLE:    540000052 WDMA bytes sent:          0
CYCLE:    540000052 Utilization ex q:  0
CYCLE:    540000052 Utilization ex q (incomplete):  0
CYCLE:    540000052 Utilization st q (incomplete):  0
CYCLE:    540000052 Utilization ld q (incomplete):  0
CYCLE:    540000052 WDMA total latency:          0
CYCLE:    540000052 Utilization ex q:  0
CYCLE:    540000052 Utilization:  0
CYCLE:    540000052 Utilization ex q (incomplete):  0
CYCLE:    540500052 RDMA bytes rec:          0
CYCLE:    540500052 RDMA total latency:          0
CYCLE:    540500052 WDMA bytes sent:          0
CYCLE:    540500052 WDMA total latency:          0
CYCLE:    541000052 RDMA bytes rec:          0
CYCLE:    541000052 RDMA total latency:          0
CYCLE:    541000052 WDMA bytes sent:          0
CYCLE:    541000052 WDMA total latency:          0
CYCLE:    541500052 RDMA bytes rec:          0
CYCLE:    541500052 RDMA total latency:          0
CYCLE:    541500052 WDMA bytes sent:          0
CYCLE:    541500052 WDMA total latency:          0
CYCLE:    542000052 Utilization ld q (incomplete):  0
CYCLE:    542000052 RDMA bytes rec:          0
CYCLE:    542000052 Utilization st q:  0
CYCLE:    542000052 Utilization ld q:  0
CYCLE:    542000052 Utilization:  0
CYCLE:    542000052 Utilization ld q:  0
CYCLE:    542000052 Utilization st q:  0
CYCLE:    542000052 RDMA total latency:          0
CYCLE:    542000052 Utilization st q (incomplete):  0
CYCLE:    542000052 WDMA bytes sent:          0
CYCLE:    542000052 Utilization ex q:  0
CYCLE:    542000052 Utilization ex q (incomplete):  0
CYCLE:    542000052 Utilization st q (incomplete):  0
CYCLE:    542000052 Utilization ld q (incomplete):  0
CYCLE:    542000052 WDMA total latency:          0
CYCLE:    542000052 Utilization ex q:  0
CYCLE:    542000052 Utilization:  0
CYCLE:    542000052 Utilization ex q (incomplete):  0
CYCLE:    542500052 RDMA bytes rec:          0
CYCLE:    542500052 RDMA total latency:          0
CYCLE:    542500052 WDMA bytes sent:          0
CYCLE:    542500052 WDMA total latency:          0
CYCLE:    543000052 RDMA bytes rec:          0
CYCLE:    543000052 RDMA total latency:          0
CYCLE:    543000052 WDMA bytes sent:          0
CYCLE:    543000052 WDMA total latency:          0
CYCLE:    543500052 RDMA bytes rec:          0
CYCLE:    543500052 RDMA total latency:          0
CYCLE:    543500052 WDMA bytes sent:          0
CYCLE:    543500052 WDMA total latency:          0
CYCLE:    544000052 Utilization ld q (incomplete):  0
CYCLE:    544000052 RDMA bytes rec:          0
CYCLE:    544000052 Utilization st q:  0
CYCLE:    544000052 Utilization ld q:  0
CYCLE:    544000052 Utilization:  0
CYCLE:    544000052 Utilization ld q:  0
CYCLE:    544000052 Utilization st q:  0
CYCLE:    544000052 RDMA total latency:          0
CYCLE:    544000052 Utilization st q (incomplete):  0
CYCLE:    544000052 WDMA bytes sent:          0
CYCLE:    544000052 Utilization ex q:  0
CYCLE:    544000052 Utilization ex q (incomplete):  0
CYCLE:    544000052 Utilization st q (incomplete):  0
CYCLE:    544000052 Utilization ld q (incomplete):  0
CYCLE:    544000052 WDMA total latency:          0
CYCLE:    544000052 Utilization ex q:  0
CYCLE:    544000052 Utilization:  0
CYCLE:    544000052 Utilization ex q (incomplete):  0
CYCLE:    544500052 RDMA bytes rec:          0
CYCLE:    544500052 RDMA total latency:          0
CYCLE:    544500052 WDMA bytes sent:          0
CYCLE:    544500052 WDMA total latency:          0
CYCLE:    545000052 RDMA bytes rec:          0
CYCLE:    545000052 RDMA total latency:          0
CYCLE:    545000052 WDMA bytes sent:          0
CYCLE:    545000052 WDMA total latency:          0
CYCLE:    545500052 RDMA bytes rec:          0
CYCLE:    545500052 RDMA total latency:          0
CYCLE:    545500052 WDMA bytes sent:          0
CYCLE:    545500052 WDMA total latency:          0
CYCLE:    546000052 Utilization ld q (incomplete):  0
CYCLE:    546000052 RDMA bytes rec:          0
CYCLE:    546000052 Utilization st q:  0
CYCLE:    546000052 Utilization ld q:  0
CYCLE:    546000052 Utilization:  0
CYCLE:    546000052 Utilization ld q:  0
CYCLE:    546000052 Utilization st q:  0
CYCLE:    546000052 RDMA total latency:          0
CYCLE:    546000052 Utilization st q (incomplete):  0
CYCLE:    546000052 WDMA bytes sent:          0
CYCLE:    546000052 Utilization ex q:  0
CYCLE:    546000052 Utilization ex q (incomplete):  0
CYCLE:    546000052 Utilization st q (incomplete):  0
CYCLE:    546000052 Utilization ld q (incomplete):  0
CYCLE:    546000052 WDMA total latency:          0
CYCLE:    546000052 Utilization ex q:  0
CYCLE:    546000052 Utilization:  0
CYCLE:    546000052 Utilization ex q (incomplete):  0
CYCLE:    546500052 RDMA bytes rec:          0
CYCLE:    546500052 RDMA total latency:          0
CYCLE:    546500052 WDMA bytes sent:          0
CYCLE:    546500052 WDMA total latency:          0
CYCLE:    547000052 RDMA bytes rec:          0
CYCLE:    547000052 RDMA total latency:          0
CYCLE:    547000052 WDMA bytes sent:          0
CYCLE:    547000052 WDMA total latency:          0
CYCLE:    547500052 RDMA bytes rec:          0
CYCLE:    547500052 RDMA total latency:          0
CYCLE:    547500052 WDMA bytes sent:          0
CYCLE:    547500052 WDMA total latency:          0
CYCLE:    548000052 Utilization ld q (incomplete):  0
CYCLE:    548000052 RDMA bytes rec:          0
CYCLE:    548000052 Utilization st q:  0
CYCLE:    548000052 Utilization ld q:  0
CYCLE:    548000052 Utilization:  0
CYCLE:    548000052 Utilization ld q:  0
CYCLE:    548000052 Utilization st q:  0
CYCLE:    548000052 RDMA total latency:          0
CYCLE:    548000052 Utilization st q (incomplete):  0
CYCLE:    548000052 WDMA bytes sent:          0
CYCLE:    548000052 Utilization ex q:  0
CYCLE:    548000052 Utilization ex q (incomplete):  0
CYCLE:    548000052 Utilization st q (incomplete):  0
CYCLE:    548000052 Utilization ld q (incomplete):  0
CYCLE:    548000052 WDMA total latency:          0
CYCLE:    548000052 Utilization ex q:  0
CYCLE:    548000052 Utilization:  0
CYCLE:    548000052 Utilization ex q (incomplete):  0
CYCLE:    548500052 RDMA bytes rec:          0
CYCLE:    548500052 RDMA total latency:          0
CYCLE:    548500052 WDMA bytes sent:          0
CYCLE:    548500052 WDMA total latency:          0
CYCLE:    549000052 RDMA bytes rec:          0
CYCLE:    549000052 RDMA total latency:          0
CYCLE:    549000052 WDMA bytes sent:          0
CYCLE:    549000052 WDMA total latency:          0
CYCLE:    549500052 RDMA bytes rec:          0
CYCLE:    549500052 RDMA total latency:          0
CYCLE:    549500052 WDMA bytes sent:          0
CYCLE:    549500052 WDMA total latency:          0
CYCLE:    550000052 Utilization ld q (incomplete):  0
CYCLE:    550000052 RDMA bytes rec:          0
CYCLE:    550000052 Utilization st q:  0
CYCLE:    550000052 Utilization ld q:  0
CYCLE:    550000052 Utilization:  0
CYCLE:    550000052 Utilization ld q:  0
CYCLE:    550000052 Utilization st q:  0
CYCLE:    550000052 RDMA total latency:          0
CYCLE:    550000052 Utilization st q (incomplete):  0
CYCLE:    550000052 WDMA bytes sent:          0
CYCLE:    550000052 Utilization ex q:  0
CYCLE:    550000052 Utilization ex q (incomplete):  0
CYCLE:    550000052 Utilization st q (incomplete):  0
CYCLE:    550000052 Utilization ld q (incomplete):  0
CYCLE:    550000052 WDMA total latency:          0
CYCLE:    550000052 Utilization ex q:  0
CYCLE:    550000052 Utilization:  0
CYCLE:    550000052 Utilization ex q (incomplete):  0
CYCLE:    550500052 RDMA bytes rec:          0
CYCLE:    550500052 RDMA total latency:          0
CYCLE:    550500052 WDMA bytes sent:          0
CYCLE:    550500052 WDMA total latency:          0
CYCLE:    551000052 RDMA bytes rec:          0
CYCLE:    551000052 RDMA total latency:          0
CYCLE:    551000052 WDMA bytes sent:          0
CYCLE:    551000052 WDMA total latency:          0
CYCLE:    551500052 RDMA bytes rec:          0
CYCLE:    551500052 RDMA total latency:          0
CYCLE:    551500052 WDMA bytes sent:          0
CYCLE:    551500052 WDMA total latency:          0
CYCLE:    552000052 Utilization ld q (incomplete):  0
CYCLE:    552000052 RDMA bytes rec:          0
CYCLE:    552000052 Utilization st q:  0
CYCLE:    552000052 Utilization ld q:  0
CYCLE:    552000052 Utilization:  0
CYCLE:    552000052 Utilization ld q:  0
CYCLE:    552000052 Utilization st q:  0
CYCLE:    552000052 RDMA total latency:          0
CYCLE:    552000052 Utilization st q (incomplete):  0
CYCLE:    552000052 WDMA bytes sent:          0
CYCLE:    552000052 Utilization ex q:  0
CYCLE:    552000052 Utilization ex q (incomplete):  0
CYCLE:    552000052 Utilization st q (incomplete):  0
CYCLE:    552000052 Utilization ld q (incomplete):  0
CYCLE:    552000052 WDMA total latency:          0
CYCLE:    552000052 Utilization ex q:  0
CYCLE:    552000052 Utilization:  0
CYCLE:    552000052 Utilization ex q (incomplete):  0
CYCLE:    552500052 RDMA bytes rec:          0
CYCLE:    552500052 RDMA total latency:          0
CYCLE:    552500052 WDMA bytes sent:          0
CYCLE:    552500052 WDMA total latency:          0
CYCLE:    553000052 RDMA bytes rec:          0
CYCLE:    553000052 RDMA total latency:          0
CYCLE:    553000052 WDMA bytes sent:          0
CYCLE:    553000052 WDMA total latency:          0
CYCLE:    553500052 RDMA bytes rec:          0
CYCLE:    553500052 RDMA total latency:          0
CYCLE:    553500052 WDMA bytes sent:          0
CYCLE:    553500052 WDMA total latency:          0
CYCLE:    554000052 Utilization ld q (incomplete):  0
CYCLE:    554000052 RDMA bytes rec:          0
CYCLE:    554000052 Utilization st q:  0
CYCLE:    554000052 Utilization ld q:  0
CYCLE:    554000052 Utilization:  0
CYCLE:    554000052 Utilization ld q:  0
CYCLE:    554000052 Utilization st q:  0
CYCLE:    554000052 RDMA total latency:          0
CYCLE:    554000052 Utilization st q (incomplete):  0
CYCLE:    554000052 WDMA bytes sent:          0
CYCLE:    554000052 Utilization ex q:  0
CYCLE:    554000052 Utilization ex q (incomplete):  0
CYCLE:    554000052 Utilization st q (incomplete):  0
CYCLE:    554000052 Utilization ld q (incomplete):  0
CYCLE:    554000052 WDMA total latency:          0
CYCLE:    554000052 Utilization ex q:  0
CYCLE:    554000052 Utilization:  0
CYCLE:    554000052 Utilization ex q (incomplete):  0
CYCLE:    554500052 RDMA bytes rec:          0
CYCLE:    554500052 RDMA total latency:          0
CYCLE:    554500052 WDMA bytes sent:          0
CYCLE:    554500052 WDMA total latency:          0
CYCLE:    555000052 RDMA bytes rec:          0
CYCLE:    555000052 RDMA total latency:          0
CYCLE:    555000052 WDMA bytes sent:          0
CYCLE:    555000052 WDMA total latency:          0
CYCLE:    555500052 RDMA bytes rec:          0
CYCLE:    555500052 RDMA total latency:          0
CYCLE:    555500052 WDMA bytes sent:          0
CYCLE:    555500052 WDMA total latency:          0
CYCLE:    556000052 Utilization ld q (incomplete):  0
CYCLE:    556000052 RDMA bytes rec:          0
CYCLE:    556000052 Utilization st q:  0
CYCLE:    556000052 Utilization ld q:  0
CYCLE:    556000052 Utilization:  0
CYCLE:    556000052 Utilization ld q:  0
CYCLE:    556000052 Utilization st q:  0
CYCLE:    556000052 RDMA total latency:          0
CYCLE:    556000052 Utilization st q (incomplete):  0
CYCLE:    556000052 WDMA bytes sent:          0
CYCLE:    556000052 Utilization ex q:  0
CYCLE:    556000052 Utilization ex q (incomplete):  0
CYCLE:    556000052 Utilization st q (incomplete):  0
CYCLE:    556000052 Utilization ld q (incomplete):  0
CYCLE:    556000052 WDMA total latency:          0
CYCLE:    556000052 Utilization ex q:  0
CYCLE:    556000052 Utilization:  0
CYCLE:    556000052 Utilization ex q (incomplete):  0
CYCLE:    556500052 RDMA bytes rec:          0
CYCLE:    556500052 RDMA total latency:          0
CYCLE:    556500052 WDMA bytes sent:          0
CYCLE:    556500052 WDMA total latency:          0
CYCLE:    557000052 RDMA bytes rec:          0
CYCLE:    557000052 RDMA total latency:          0
CYCLE:    557000052 WDMA bytes sent:          0
CYCLE:    557000052 WDMA total latency:          0
CYCLE:    557500052 RDMA bytes rec:          0
CYCLE:    557500052 RDMA total latency:          0
CYCLE:    557500052 WDMA bytes sent:          0
CYCLE:    557500052 WDMA total latency:          0
CYCLE:    558000052 Utilization ld q (incomplete):  0
CYCLE:    558000052 RDMA bytes rec:          0
CYCLE:    558000052 Utilization st q:  0
CYCLE:    558000052 Utilization ld q:  0
CYCLE:    558000052 Utilization:  0
CYCLE:    558000052 Utilization ld q:  0
CYCLE:    558000052 Utilization st q:  0
CYCLE:    558000052 RDMA total latency:          0
CYCLE:    558000052 Utilization st q (incomplete):  0
CYCLE:    558000052 WDMA bytes sent:          0
CYCLE:    558000052 Utilization ex q:  0
CYCLE:    558000052 Utilization ex q (incomplete):  0
CYCLE:    558000052 Utilization st q (incomplete):  0
CYCLE:    558000052 Utilization ld q (incomplete):  0
CYCLE:    558000052 WDMA total latency:          0
CYCLE:    558000052 Utilization ex q:  0
CYCLE:    558000052 Utilization:  0
CYCLE:    558000052 Utilization ex q (incomplete):  0
CYCLE:    558500052 RDMA bytes rec:          0
CYCLE:    558500052 RDMA total latency:          0
CYCLE:    558500052 WDMA bytes sent:          0
CYCLE:    558500052 WDMA total latency:          0
CYCLE:    559000052 RDMA bytes rec:          0
CYCLE:    559000052 RDMA total latency:          0
CYCLE:    559000052 WDMA bytes sent:          0
CYCLE:    559000052 WDMA total latency:          0
CYCLE:    559500052 RDMA bytes rec:          0
CYCLE:    559500052 RDMA total latency:          0
CYCLE:    559500052 WDMA bytes sent:          0
CYCLE:    559500052 WDMA total latency:          0
CYCLE:    560000052 Utilization ld q (incomplete):  0
CYCLE:    560000052 RDMA bytes rec:          0
CYCLE:    560000052 Utilization st q:  0
CYCLE:    560000052 Utilization ld q:  0
CYCLE:    560000052 Utilization:  0
CYCLE:    560000052 Utilization ld q:  0
CYCLE:    560000052 Utilization st q:  0
CYCLE:    560000052 RDMA total latency:          0
CYCLE:    560000052 Utilization st q (incomplete):  0
CYCLE:    560000052 WDMA bytes sent:          0
CYCLE:    560000052 Utilization ex q:  0
CYCLE:    560000052 Utilization ex q (incomplete):  0
CYCLE:    560000052 Utilization st q (incomplete):  0
CYCLE:    560000052 Utilization ld q (incomplete):  0
CYCLE:    560000052 WDMA total latency:          0
CYCLE:    560000052 Utilization ex q:  0
CYCLE:    560000052 Utilization:  0
CYCLE:    560000052 Utilization ex q (incomplete):  0
CYCLE:    560500052 RDMA bytes rec:          0
CYCLE:    560500052 RDMA total latency:          0
CYCLE:    560500052 WDMA bytes sent:          0
CYCLE:    560500052 WDMA total latency:          0
CYCLE:    561000052 RDMA bytes rec:          0
CYCLE:    561000052 RDMA total latency:          0
CYCLE:    561000052 WDMA bytes sent:          0
CYCLE:    561000052 WDMA total latency:          0
CYCLE:    561500052 RDMA bytes rec:          0
CYCLE:    561500052 RDMA total latency:          0
CYCLE:    561500052 WDMA bytes sent:          0
CYCLE:    561500052 WDMA total latency:          0
CYCLE:    562000052 Utilization ld q (incomplete):  0
CYCLE:    562000052 RDMA bytes rec:          0
CYCLE:    562000052 Utilization st q:  0
CYCLE:    562000052 Utilization ld q:  0
CYCLE:    562000052 Utilization:  0
CYCLE:    562000052 Utilization ld q:  0
CYCLE:    562000052 Utilization st q:  0
CYCLE:    562000052 RDMA total latency:          0
CYCLE:    562000052 Utilization st q (incomplete):  0
CYCLE:    562000052 WDMA bytes sent:          0
CYCLE:    562000052 Utilization ex q:  0
CYCLE:    562000052 Utilization ex q (incomplete):  0
CYCLE:    562000052 Utilization st q (incomplete):  0
CYCLE:    562000052 Utilization ld q (incomplete):  0
CYCLE:    562000052 WDMA total latency:          0
CYCLE:    562000052 Utilization ex q:  0
CYCLE:    562000052 Utilization:  0
CYCLE:    562000052 Utilization ex q (incomplete):  0
CYCLE:    562500052 RDMA bytes rec:          0
CYCLE:    562500052 RDMA total latency:          0
CYCLE:    562500052 WDMA bytes sent:          0
CYCLE:    562500052 WDMA total latency:          0
CYCLE:    563000052 RDMA bytes rec:          0
CYCLE:    563000052 RDMA total latency:          0
CYCLE:    563000052 WDMA bytes sent:          0
CYCLE:    563000052 WDMA total latency:          0
CYCLE:    563500052 RDMA bytes rec:          0
CYCLE:    563500052 RDMA total latency:          0
CYCLE:    563500052 WDMA bytes sent:          0
CYCLE:    563500052 WDMA total latency:          0
CYCLE:    564000052 Utilization ld q (incomplete):  0
CYCLE:    564000052 RDMA bytes rec:          0
CYCLE:    564000052 Utilization st q:  0
CYCLE:    564000052 Utilization ld q:  0
CYCLE:    564000052 Utilization:  0
CYCLE:    564000052 Utilization ld q:  0
CYCLE:    564000052 Utilization st q:  0
CYCLE:    564000052 RDMA total latency:          0
CYCLE:    564000052 Utilization st q (incomplete):  0
CYCLE:    564000052 WDMA bytes sent:          0
CYCLE:    564000052 Utilization ex q:  0
CYCLE:    564000052 Utilization ex q (incomplete):  0
CYCLE:    564000052 Utilization st q (incomplete):  0
CYCLE:    564000052 Utilization ld q (incomplete):  0
CYCLE:    564000052 WDMA total latency:          0
CYCLE:    564000052 Utilization ex q:  0
CYCLE:    564000052 Utilization:  0
CYCLE:    564000052 Utilization ex q (incomplete):  0
CYCLE:    564500052 RDMA bytes rec:          0
CYCLE:    564500052 RDMA total latency:          0
CYCLE:    564500052 WDMA bytes sent:          0
CYCLE:    564500052 WDMA total latency:          0
CYCLE:    565000052 RDMA bytes rec:          0
CYCLE:    565000052 RDMA total latency:          0
CYCLE:    565000052 WDMA bytes sent:          0
CYCLE:    565000052 WDMA total latency:          0
CYCLE:    565500052 RDMA bytes rec:          0
CYCLE:    565500052 RDMA total latency:          0
CYCLE:    565500052 WDMA bytes sent:          0
CYCLE:    565500052 WDMA total latency:          0
CYCLE:    566000052 Utilization ld q (incomplete):  0
CYCLE:    566000052 RDMA bytes rec:          0
CYCLE:    566000052 Utilization st q:  0
CYCLE:    566000052 Utilization ld q:  0
CYCLE:    566000052 Utilization:  0
CYCLE:    566000052 Utilization ld q:  0
CYCLE:    566000052 Utilization st q:  0
CYCLE:    566000052 RDMA total latency:          0
CYCLE:    566000052 Utilization st q (incomplete):  0
CYCLE:    566000052 WDMA bytes sent:          0
CYCLE:    566000052 Utilization ex q:  0
CYCLE:    566000052 Utilization ex q (incomplete):  0
CYCLE:    566000052 Utilization st q (incomplete):  0
CYCLE:    566000052 Utilization ld q (incomplete):  0
CYCLE:    566000052 WDMA total latency:          0
CYCLE:    566000052 Utilization ex q:  0
CYCLE:    566000052 Utilization:  0
CYCLE:    566000052 Utilization ex q (incomplete):  0
CYCLE:    566500052 RDMA bytes rec:          0
CYCLE:    566500052 RDMA total latency:          0
CYCLE:    566500052 WDMA bytes sent:          0
CYCLE:    566500052 WDMA total latency:          0
CYCLE:    567000052 RDMA bytes rec:          0
CYCLE:    567000052 RDMA total latency:          0
CYCLE:    567000052 WDMA bytes sent:          0
CYCLE:    567000052 WDMA total latency:          0
CYCLE:    567500052 RDMA bytes rec:          0
CYCLE:    567500052 RDMA total latency:          0
CYCLE:    567500052 WDMA bytes sent:          0
CYCLE:    567500052 WDMA total latency:          0
CYCLE:    568000052 Utilization ld q (incomplete):  0
CYCLE:    568000052 RDMA bytes rec:          0
CYCLE:    568000052 Utilization st q:  0
CYCLE:    568000052 Utilization ld q:  0
CYCLE:    568000052 Utilization:  0
CYCLE:    568000052 Utilization ld q:  0
CYCLE:    568000052 Utilization st q:  0
CYCLE:    568000052 RDMA total latency:          0
CYCLE:    568000052 Utilization st q (incomplete):  0
CYCLE:    568000052 WDMA bytes sent:          0
CYCLE:    568000052 Utilization ex q:  0
CYCLE:    568000052 Utilization ex q (incomplete):  0
CYCLE:    568000052 Utilization st q (incomplete):  0
CYCLE:    568000052 Utilization ld q (incomplete):  0
CYCLE:    568000052 WDMA total latency:          0
CYCLE:    568000052 Utilization ex q:  0
CYCLE:    568000052 Utilization:  0
CYCLE:    568000052 Utilization ex q (incomplete):  0
CYCLE:    568500052 RDMA bytes rec:          0
CYCLE:    568500052 RDMA total latency:          0
CYCLE:    568500052 WDMA bytes sent:          0
CYCLE:    568500052 WDMA total latency:          0
CYCLE:    569000052 RDMA bytes rec:          0
CYCLE:    569000052 RDMA total latency:          0
CYCLE:    569000052 WDMA bytes sent:          0
CYCLE:    569000052 WDMA total latency:          0
CYCLE:    569500052 RDMA bytes rec:          0
CYCLE:    569500052 RDMA total latency:          0
CYCLE:    569500052 WDMA bytes sent:          0
CYCLE:    569500052 WDMA total latency:          0
CYCLE:    570000052 Utilization ld q (incomplete):  0
CYCLE:    570000052 RDMA bytes rec:          0
CYCLE:    570000052 Utilization st q:  0
CYCLE:    570000052 Utilization ld q:  0
CYCLE:    570000052 Utilization:  0
CYCLE:    570000052 Utilization ld q:  0
CYCLE:    570000052 Utilization st q:  0
CYCLE:    570000052 RDMA total latency:          0
CYCLE:    570000052 Utilization st q (incomplete):  0
CYCLE:    570000052 WDMA bytes sent:          0
CYCLE:    570000052 Utilization ex q:  0
CYCLE:    570000052 Utilization ex q (incomplete):  0
CYCLE:    570000052 Utilization st q (incomplete):  0
CYCLE:    570000052 Utilization ld q (incomplete):  0
CYCLE:    570000052 WDMA total latency:          0
CYCLE:    570000052 Utilization ex q:  0
CYCLE:    570000052 Utilization:  0
CYCLE:    570000052 Utilization ex q (incomplete):  0
CYCLE:    570500052 RDMA bytes rec:          0
CYCLE:    570500052 RDMA total latency:          0
CYCLE:    570500052 WDMA bytes sent:          0
CYCLE:    570500052 WDMA total latency:          0
CYCLE:    571000052 RDMA bytes rec:          0
CYCLE:    571000052 RDMA total latency:          0
CYCLE:    571000052 WDMA bytes sent:          0
CYCLE:    571000052 WDMA total latency:          0
CYCLE:    571500052 RDMA bytes rec:          0
CYCLE:    571500052 RDMA total latency:          0
CYCLE:    571500052 WDMA bytes sent:          0
CYCLE:    571500052 WDMA total latency:          0
CYCLE:    572000052 Utilization ld q (incomplete):  0
CYCLE:    572000052 RDMA bytes rec:          0
CYCLE:    572000052 Utilization st q:  0
CYCLE:    572000052 Utilization ld q:  0
CYCLE:    572000052 Utilization:  0
CYCLE:    572000052 Utilization ld q:  0
CYCLE:    572000052 Utilization st q:  0
CYCLE:    572000052 RDMA total latency:          0
CYCLE:    572000052 Utilization st q (incomplete):  0
CYCLE:    572000052 WDMA bytes sent:          0
CYCLE:    572000052 Utilization ex q:  0
CYCLE:    572000052 Utilization ex q (incomplete):  0
CYCLE:    572000052 Utilization st q (incomplete):  0
CYCLE:    572000052 Utilization ld q (incomplete):  0
CYCLE:    572000052 WDMA total latency:          0
CYCLE:    572000052 Utilization ex q:  0
CYCLE:    572000052 Utilization:  0
CYCLE:    572000052 Utilization ex q (incomplete):  0
CYCLE:    572500052 RDMA bytes rec:          0
CYCLE:    572500052 RDMA total latency:          0
CYCLE:    572500052 WDMA bytes sent:          0
CYCLE:    572500052 WDMA total latency:          0
CYCLE:    573000052 RDMA bytes rec:          0
CYCLE:    573000052 RDMA total latency:          0
CYCLE:    573000052 WDMA bytes sent:          0
CYCLE:    573000052 WDMA total latency:          0
CYCLE:    573500052 RDMA bytes rec:          0
CYCLE:    573500052 RDMA total latency:          0
CYCLE:    573500052 WDMA bytes sent:          0
CYCLE:    573500052 WDMA total latency:          0
CYCLE:    574000052 Utilization ld q (incomplete):  0
CYCLE:    574000052 RDMA bytes rec:          0
CYCLE:    574000052 Utilization st q:  0
CYCLE:    574000052 Utilization ld q:  0
CYCLE:    574000052 Utilization:  0
CYCLE:    574000052 Utilization ld q:  0
CYCLE:    574000052 Utilization st q:  0
CYCLE:    574000052 RDMA total latency:          0
CYCLE:    574000052 Utilization st q (incomplete):  0
CYCLE:    574000052 WDMA bytes sent:          0
CYCLE:    574000052 Utilization ex q:  0
CYCLE:    574000052 Utilization ex q (incomplete):  0
CYCLE:    574000052 Utilization st q (incomplete):  0
CYCLE:    574000052 Utilization ld q (incomplete):  0
CYCLE:    574000052 WDMA total latency:          0
CYCLE:    574000052 Utilization ex q:  0
CYCLE:    574000052 Utilization:  0
CYCLE:    574000052 Utilization ex q (incomplete):  0
CYCLE:    574500052 RDMA bytes rec:          0
CYCLE:    574500052 RDMA total latency:          0
CYCLE:    574500052 WDMA bytes sent:          0
CYCLE:    574500052 WDMA total latency:          0
CYCLE:    575000052 RDMA bytes rec:          0
CYCLE:    575000052 RDMA total latency:          0
CYCLE:    575000052 WDMA bytes sent:          0
CYCLE:    575000052 WDMA total latency:          0
CYCLE:    575500052 RDMA bytes rec:          0
CYCLE:    575500052 RDMA total latency:          0
CYCLE:    575500052 WDMA bytes sent:          0
CYCLE:    575500052 WDMA total latency:          0
CYCLE:    576000052 Utilization ld q (incomplete):  0
CYCLE:    576000052 RDMA bytes rec:          0
CYCLE:    576000052 Utilization st q:  0
CYCLE:    576000052 Utilization ld q:  0
CYCLE:    576000052 Utilization:  0
CYCLE:    576000052 Utilization ld q:  0
CYCLE:    576000052 Utilization st q:  0
CYCLE:    576000052 RDMA total latency:          0
CYCLE:    576000052 Utilization st q (incomplete):  0
CYCLE:    576000052 WDMA bytes sent:          0
CYCLE:    576000052 Utilization ex q:  0
CYCLE:    576000052 Utilization ex q (incomplete):  0
CYCLE:    576000052 Utilization st q (incomplete):  0
CYCLE:    576000052 Utilization ld q (incomplete):  0
CYCLE:    576000052 WDMA total latency:          0
CYCLE:    576000052 Utilization ex q:  0
CYCLE:    576000052 Utilization:  0
CYCLE:    576000052 Utilization ex q (incomplete):  0
CYCLE:    576500052 RDMA bytes rec:          0
CYCLE:    576500052 RDMA total latency:          0
CYCLE:    576500052 WDMA bytes sent:          0
CYCLE:    576500052 WDMA total latency:          0
CYCLE:    577000052 RDMA bytes rec:          0
CYCLE:    577000052 RDMA total latency:          0
CYCLE:    577000052 WDMA bytes sent:          0
CYCLE:    577000052 WDMA total latency:          0
CYCLE:    577500052 RDMA bytes rec:          0
CYCLE:    577500052 RDMA total latency:          0
CYCLE:    577500052 WDMA bytes sent:          0
CYCLE:    577500052 WDMA total latency:          0
CYCLE:    578000052 Utilization ld q (incomplete):  0
CYCLE:    578000052 RDMA bytes rec:          0
CYCLE:    578000052 Utilization st q:  0
CYCLE:    578000052 Utilization ld q:  0
CYCLE:    578000052 Utilization:  0
CYCLE:    578000052 Utilization ld q:  0
CYCLE:    578000052 Utilization st q:  0
CYCLE:    578000052 RDMA total latency:          0
CYCLE:    578000052 Utilization st q (incomplete):  0
CYCLE:    578000052 WDMA bytes sent:          0
CYCLE:    578000052 Utilization ex q:  0
CYCLE:    578000052 Utilization ex q (incomplete):  0
CYCLE:    578000052 Utilization st q (incomplete):  0
CYCLE:    578000052 Utilization ld q (incomplete):  0
CYCLE:    578000052 WDMA total latency:          0
CYCLE:    578000052 Utilization ex q:  0
CYCLE:    578000052 Utilization:  0
CYCLE:    578000052 Utilization ex q (incomplete):  0
CYCLE:    578500052 RDMA bytes rec:          0
CYCLE:    578500052 RDMA total latency:          0
CYCLE:    578500052 WDMA bytes sent:          0
CYCLE:    578500052 WDMA total latency:          0
CYCLE:    579000052 RDMA bytes rec:          0
CYCLE:    579000052 RDMA total latency:          0
CYCLE:    579000052 WDMA bytes sent:          0
CYCLE:    579000052 WDMA total latency:          0
CYCLE:    579500052 RDMA bytes rec:          0
CYCLE:    579500052 RDMA total latency:          0
CYCLE:    579500052 WDMA bytes sent:          0
CYCLE:    579500052 WDMA total latency:          0
CYCLE:    580000052 Utilization ld q (incomplete):  0
CYCLE:    580000052 RDMA bytes rec:          0
CYCLE:    580000052 Utilization st q:  0
CYCLE:    580000052 Utilization ld q:  0
CYCLE:    580000052 Utilization:  0
CYCLE:    580000052 Utilization ld q:  0
CYCLE:    580000052 Utilization st q:  0
CYCLE:    580000052 RDMA total latency:          0
CYCLE:    580000052 Utilization st q (incomplete):  0
CYCLE:    580000052 WDMA bytes sent:          0
CYCLE:    580000052 Utilization ex q:  0
CYCLE:    580000052 Utilization ex q (incomplete):  0
CYCLE:    580000052 Utilization st q (incomplete):  0
CYCLE:    580000052 Utilization ld q (incomplete):  0
CYCLE:    580000052 WDMA total latency:          0
CYCLE:    580000052 Utilization ex q:  0
CYCLE:    580000052 Utilization:  0
CYCLE:    580000052 Utilization ex q (incomplete):  0
CYCLE:    580500052 RDMA bytes rec:          0
CYCLE:    580500052 RDMA total latency:          0
CYCLE:    580500052 WDMA bytes sent:          0
CYCLE:    580500052 WDMA total latency:          0
CYCLE:    581000052 RDMA bytes rec:          0
CYCLE:    581000052 RDMA total latency:          0
CYCLE:    581000052 WDMA bytes sent:          0
CYCLE:    581000052 WDMA total latency:          0
CYCLE:    581500052 RDMA bytes rec:          0
CYCLE:    581500052 RDMA total latency:          0
CYCLE:    581500052 WDMA bytes sent:          0
CYCLE:    581500052 WDMA total latency:          0
CYCLE:    582000052 Utilization ld q (incomplete):  0
CYCLE:    582000052 RDMA bytes rec:          0
CYCLE:    582000052 Utilization st q:  0
CYCLE:    582000052 Utilization ld q:  0
CYCLE:    582000052 Utilization:  0
CYCLE:    582000052 Utilization ld q:  0
CYCLE:    582000052 Utilization st q:  0
CYCLE:    582000052 RDMA total latency:          0
CYCLE:    582000052 Utilization st q (incomplete):  0
CYCLE:    582000052 WDMA bytes sent:          0
CYCLE:    582000052 Utilization ex q:  0
CYCLE:    582000052 Utilization ex q (incomplete):  0
CYCLE:    582000052 Utilization st q (incomplete):  0
CYCLE:    582000052 Utilization ld q (incomplete):  0
CYCLE:    582000052 WDMA total latency:          0
CYCLE:    582000052 Utilization ex q:  0
CYCLE:    582000052 Utilization:  0
CYCLE:    582000052 Utilization ex q (incomplete):  0
CYCLE:    582500052 RDMA bytes rec:          0
CYCLE:    582500052 RDMA total latency:          0
CYCLE:    582500052 WDMA bytes sent:          0
CYCLE:    582500052 WDMA total latency:          0
CYCLE:    583000052 RDMA bytes rec:          0
CYCLE:    583000052 RDMA total latency:          0
CYCLE:    583000052 WDMA bytes sent:          0
CYCLE:    583000052 WDMA total latency:          0
CYCLE:    583500052 RDMA bytes rec:          0
CYCLE:    583500052 RDMA total latency:          0
CYCLE:    583500052 WDMA bytes sent:          0
CYCLE:    583500052 WDMA total latency:          0
CYCLE:    584000052 Utilization ld q (incomplete):  0
CYCLE:    584000052 RDMA bytes rec:          0
CYCLE:    584000052 Utilization st q:  0
CYCLE:    584000052 Utilization ld q:  0
CYCLE:    584000052 Utilization:  0
CYCLE:    584000052 Utilization ld q:  0
CYCLE:    584000052 Utilization st q:  0
CYCLE:    584000052 RDMA total latency:          0
CYCLE:    584000052 Utilization st q (incomplete):  0
CYCLE:    584000052 WDMA bytes sent:          0
CYCLE:    584000052 Utilization ex q:  0
CYCLE:    584000052 Utilization ex q (incomplete):  0
CYCLE:    584000052 Utilization st q (incomplete):  0
CYCLE:    584000052 Utilization ld q (incomplete):  0
CYCLE:    584000052 WDMA total latency:          0
CYCLE:    584000052 Utilization ex q:  0
CYCLE:    584000052 Utilization:  0
CYCLE:    584000052 Utilization ex q (incomplete):  0
CYCLE:    584500052 RDMA bytes rec:          0
CYCLE:    584500052 RDMA total latency:          0
CYCLE:    584500052 WDMA bytes sent:          0
CYCLE:    584500052 WDMA total latency:          0
CYCLE:    585000052 RDMA bytes rec:          0
CYCLE:    585000052 RDMA total latency:          0
CYCLE:    585000052 WDMA bytes sent:          0
CYCLE:    585000052 WDMA total latency:          0
CYCLE:    585500052 RDMA bytes rec:          0
CYCLE:    585500052 RDMA total latency:          0
CYCLE:    585500052 WDMA bytes sent:          0
CYCLE:    585500052 WDMA total latency:          0
CYCLE:    586000052 Utilization ld q (incomplete):  0
CYCLE:    586000052 RDMA bytes rec:          0
CYCLE:    586000052 Utilization st q:  0
CYCLE:    586000052 Utilization ld q:  0
CYCLE:    586000052 Utilization:  0
CYCLE:    586000052 Utilization ld q:  0
CYCLE:    586000052 Utilization st q:  0
CYCLE:    586000052 RDMA total latency:          0
CYCLE:    586000052 Utilization st q (incomplete):  0
CYCLE:    586000052 WDMA bytes sent:          0
CYCLE:    586000052 Utilization ex q:  0
CYCLE:    586000052 Utilization ex q (incomplete):  0
CYCLE:    586000052 Utilization st q (incomplete):  0
CYCLE:    586000052 Utilization ld q (incomplete):  0
CYCLE:    586000052 WDMA total latency:          0
CYCLE:    586000052 Utilization ex q:  0
CYCLE:    586000052 Utilization:  0
CYCLE:    586000052 Utilization ex q (incomplete):  0
CYCLE:    586500052 RDMA bytes rec:          0
CYCLE:    586500052 RDMA total latency:          0
CYCLE:    586500052 WDMA bytes sent:          0
CYCLE:    586500052 WDMA total latency:          0
CYCLE:    587000052 RDMA bytes rec:          0
CYCLE:    587000052 RDMA total latency:          0
CYCLE:    587000052 WDMA bytes sent:          0
CYCLE:    587000052 WDMA total latency:          0
CYCLE:    587500052 RDMA bytes rec:          0
CYCLE:    587500052 RDMA total latency:          0
CYCLE:    587500052 WDMA bytes sent:          0
CYCLE:    587500052 WDMA total latency:          0
CYCLE:    588000052 Utilization ld q (incomplete):  0
CYCLE:    588000052 RDMA bytes rec:          0
CYCLE:    588000052 Utilization st q:  0
CYCLE:    588000052 Utilization ld q:  0
CYCLE:    588000052 Utilization:  0
CYCLE:    588000052 Utilization ld q:  0
CYCLE:    588000052 Utilization st q:  0
CYCLE:    588000052 RDMA total latency:          0
CYCLE:    588000052 Utilization st q (incomplete):  0
CYCLE:    588000052 WDMA bytes sent:          0
CYCLE:    588000052 Utilization ex q:  0
CYCLE:    588000052 Utilization ex q (incomplete):  0
CYCLE:    588000052 Utilization st q (incomplete):  0
CYCLE:    588000052 Utilization ld q (incomplete):  0
CYCLE:    588000052 WDMA total latency:          0
CYCLE:    588000052 Utilization ex q:  0
CYCLE:    588000052 Utilization:  0
CYCLE:    588000052 Utilization ex q (incomplete):  0
CYCLE:    588500052 RDMA bytes rec:          0
CYCLE:    588500052 RDMA total latency:          0
CYCLE:    588500052 WDMA bytes sent:          0
CYCLE:    588500052 WDMA total latency:          0
CYCLE:    589000052 RDMA bytes rec:          0
CYCLE:    589000052 RDMA total latency:          0
CYCLE:    589000052 WDMA bytes sent:          0
CYCLE:    589000052 WDMA total latency:          0
CYCLE:    589500052 RDMA bytes rec:          0
CYCLE:    589500052 RDMA total latency:          0
CYCLE:    589500052 WDMA bytes sent:          0
CYCLE:    589500052 WDMA total latency:          0
CYCLE:    590000052 Utilization ld q (incomplete):  0
CYCLE:    590000052 RDMA bytes rec:          0
CYCLE:    590000052 Utilization st q:  0
CYCLE:    590000052 Utilization ld q:  0
CYCLE:    590000052 Utilization:  0
CYCLE:    590000052 Utilization ld q:  0
CYCLE:    590000052 Utilization st q:  0
CYCLE:    590000052 RDMA total latency:          0
CYCLE:    590000052 Utilization st q (incomplete):  0
CYCLE:    590000052 WDMA bytes sent:          0
CYCLE:    590000052 Utilization ex q:  0
CYCLE:    590000052 Utilization ex q (incomplete):  0
CYCLE:    590000052 Utilization st q (incomplete):  0
CYCLE:    590000052 Utilization ld q (incomplete):  0
CYCLE:    590000052 WDMA total latency:          0
CYCLE:    590000052 Utilization ex q:  0
CYCLE:    590000052 Utilization:  0
CYCLE:    590000052 Utilization ex q (incomplete):  0
CYCLE:    590500052 RDMA bytes rec:          0
CYCLE:    590500052 RDMA total latency:          0
CYCLE:    590500052 WDMA bytes sent:          0
CYCLE:    590500052 WDMA total latency:          0
CYCLE:    591000052 RDMA bytes rec:          0
CYCLE:    591000052 RDMA total latency:          0
CYCLE:    591000052 WDMA bytes sent:          0
CYCLE:    591000052 WDMA total latency:          0
CYCLE:    591500052 RDMA bytes rec:          0
CYCLE:    591500052 RDMA total latency:          0
CYCLE:    591500052 WDMA bytes sent:          0
CYCLE:    591500052 WDMA total latency:          0
CYCLE:    592000052 Utilization ld q (incomplete):  0
CYCLE:    592000052 RDMA bytes rec:          0
CYCLE:    592000052 Utilization st q:  0
CYCLE:    592000052 Utilization ld q:  0
CYCLE:    592000052 Utilization:  0
CYCLE:    592000052 Utilization ld q:  0
CYCLE:    592000052 Utilization st q:  0
CYCLE:    592000052 RDMA total latency:          0
CYCLE:    592000052 Utilization st q (incomplete):  0
CYCLE:    592000052 WDMA bytes sent:          0
CYCLE:    592000052 Utilization ex q:  0
CYCLE:    592000052 Utilization ex q (incomplete):  0
CYCLE:    592000052 Utilization st q (incomplete):  0
CYCLE:    592000052 Utilization ld q (incomplete):  0
CYCLE:    592000052 WDMA total latency:          0
CYCLE:    592000052 Utilization ex q:  0
CYCLE:    592000052 Utilization:  0
CYCLE:    592000052 Utilization ex q (incomplete):  0
CYCLE:    592500052 RDMA bytes rec:          0
CYCLE:    592500052 RDMA total latency:          0
CYCLE:    592500052 WDMA bytes sent:          0
CYCLE:    592500052 WDMA total latency:          0
CYCLE:    593000052 RDMA bytes rec:          0
CYCLE:    593000052 RDMA total latency:          0
CYCLE:    593000052 WDMA bytes sent:          0
CYCLE:    593000052 WDMA total latency:          0
CYCLE:    593500052 RDMA bytes rec:          0
CYCLE:    593500052 RDMA total latency:          0
CYCLE:    593500052 WDMA bytes sent:          0
CYCLE:    593500052 WDMA total latency:          0
CYCLE:    594000052 Utilization ld q (incomplete):  0
CYCLE:    594000052 RDMA bytes rec:          0
CYCLE:    594000052 Utilization st q:  0
CYCLE:    594000052 Utilization ld q:  0
CYCLE:    594000052 Utilization:  0
CYCLE:    594000052 Utilization ld q:  0
CYCLE:    594000052 Utilization st q:  0
CYCLE:    594000052 RDMA total latency:          0
CYCLE:    594000052 Utilization st q (incomplete):  0
CYCLE:    594000052 WDMA bytes sent:          0
CYCLE:    594000052 Utilization ex q:  0
CYCLE:    594000052 Utilization ex q (incomplete):  0
CYCLE:    594000052 Utilization st q (incomplete):  0
CYCLE:    594000052 Utilization ld q (incomplete):  0
CYCLE:    594000052 WDMA total latency:          0
CYCLE:    594000052 Utilization ex q:  0
CYCLE:    594000052 Utilization:  0
CYCLE:    594000052 Utilization ex q (incomplete):  0
CYCLE:    594500052 RDMA bytes rec:          0
CYCLE:    594500052 RDMA total latency:          0
CYCLE:    594500052 WDMA bytes sent:          0
CYCLE:    594500052 WDMA total latency:          0
CYCLE:    595000052 RDMA bytes rec:          0
CYCLE:    595000052 RDMA total latency:          0
CYCLE:    595000052 WDMA bytes sent:          0
CYCLE:    595000052 WDMA total latency:          0
CYCLE:    595500052 RDMA bytes rec:          0
CYCLE:    595500052 RDMA total latency:          0
CYCLE:    595500052 WDMA bytes sent:          0
CYCLE:    595500052 WDMA total latency:          0
CYCLE:    596000052 Utilization ld q (incomplete):  0
CYCLE:    596000052 RDMA bytes rec:          0
CYCLE:    596000052 Utilization st q:  0
CYCLE:    596000052 Utilization ld q:  0
CYCLE:    596000052 Utilization:  0
CYCLE:    596000052 Utilization ld q:  0
CYCLE:    596000052 Utilization st q:  0
CYCLE:    596000052 RDMA total latency:          0
CYCLE:    596000052 Utilization st q (incomplete):  0
CYCLE:    596000052 WDMA bytes sent:          0
CYCLE:    596000052 Utilization ex q:  0
CYCLE:    596000052 Utilization ex q (incomplete):  0
CYCLE:    596000052 Utilization st q (incomplete):  0
CYCLE:    596000052 Utilization ld q (incomplete):  0
CYCLE:    596000052 WDMA total latency:          0
CYCLE:    596000052 Utilization ex q:  0
CYCLE:    596000052 Utilization:  0
CYCLE:    596000052 Utilization ex q (incomplete):  0
CYCLE:    596500052 RDMA bytes rec:          0
CYCLE:    596500052 RDMA total latency:          0
CYCLE:    596500052 WDMA bytes sent:          0
CYCLE:    596500052 WDMA total latency:          0
CYCLE:    597000052 RDMA bytes rec:          0
CYCLE:    597000052 RDMA total latency:          0
CYCLE:    597000052 WDMA bytes sent:          0
CYCLE:    597000052 WDMA total latency:          0
CYCLE:    597500052 RDMA bytes rec:          0
CYCLE:    597500052 RDMA total latency:          0
CYCLE:    597500052 WDMA bytes sent:          0
CYCLE:    597500052 WDMA total latency:          0
CYCLE:    598000052 Utilization ld q (incomplete):  0
CYCLE:    598000052 RDMA bytes rec:          0
CYCLE:    598000052 Utilization st q:  0
CYCLE:    598000052 Utilization ld q:  0
CYCLE:    598000052 Utilization:  0
CYCLE:    598000052 Utilization ld q:  0
CYCLE:    598000052 Utilization st q:  0
CYCLE:    598000052 RDMA total latency:          0
CYCLE:    598000052 Utilization st q (incomplete):  0
CYCLE:    598000052 WDMA bytes sent:          0
CYCLE:    598000052 Utilization ex q:  0
CYCLE:    598000052 Utilization ex q (incomplete):  0
CYCLE:    598000052 Utilization st q (incomplete):  0
CYCLE:    598000052 Utilization ld q (incomplete):  0
CYCLE:    598000052 WDMA total latency:          0
CYCLE:    598000052 Utilization ex q:  0
CYCLE:    598000052 Utilization:  0
CYCLE:    598000052 Utilization ex q (incomplete):  0
CYCLE:    598500052 RDMA bytes rec:          0
CYCLE:    598500052 RDMA total latency:          0
CYCLE:    598500052 WDMA bytes sent:          0
CYCLE:    598500052 WDMA total latency:          0
CYCLE:    599000052 RDMA bytes rec:          0
CYCLE:    599000052 RDMA total latency:          0
CYCLE:    599000052 WDMA bytes sent:          0
CYCLE:    599000052 WDMA total latency:          0
CYCLE:    599500052 RDMA bytes rec:          0
CYCLE:    599500052 RDMA total latency:          0
CYCLE:    599500052 WDMA bytes sent:          0
CYCLE:    599500052 WDMA total latency:          0
CYCLE:    600000052 Utilization ld q (incomplete):  0
CYCLE:    600000052 RDMA bytes rec:          0
CYCLE:    600000052 Utilization st q:  0
CYCLE:    600000052 Utilization ld q:  0
CYCLE:    600000052 Utilization:  0
CYCLE:    600000052 Utilization ld q:  0
CYCLE:    600000052 Utilization st q:  0
CYCLE:    600000052 RDMA total latency:          0
CYCLE:    600000052 Utilization st q (incomplete):  0
CYCLE:    600000052 WDMA bytes sent:          0
CYCLE:    600000052 Utilization ex q:  0
CYCLE:    600000052 Utilization ex q (incomplete):  0
CYCLE:    600000052 Utilization st q (incomplete):  0
CYCLE:    600000052 Utilization ld q (incomplete):  0
CYCLE:    600000052 WDMA total latency:          0
CYCLE:    600000052 Utilization ex q:  0
CYCLE:    600000052 Utilization:  0
CYCLE:    600000052 Utilization ex q (incomplete):  0
CYCLE:    600500052 RDMA bytes rec:          0
CYCLE:    600500052 RDMA total latency:          0
CYCLE:    600500052 WDMA bytes sent:          0
CYCLE:    600500052 WDMA total latency:          0
CYCLE:    601000052 RDMA bytes rec:          0
CYCLE:    601000052 RDMA total latency:          0
CYCLE:    601000052 WDMA bytes sent:          0
CYCLE:    601000052 WDMA total latency:          0
CYCLE:    601500052 RDMA bytes rec:          0
CYCLE:    601500052 RDMA total latency:          0
CYCLE:    601500052 WDMA bytes sent:          0
CYCLE:    601500052 WDMA total latency:          0
CYCLE:    602000052 Utilization ld q (incomplete):  0
CYCLE:    602000052 RDMA bytes rec:          0
CYCLE:    602000052 Utilization st q:  0
CYCLE:    602000052 Utilization ld q:  0
CYCLE:    602000052 Utilization:  0
CYCLE:    602000052 Utilization ld q:  0
CYCLE:    602000052 Utilization st q:  0
CYCLE:    602000052 RDMA total latency:          0
CYCLE:    602000052 Utilization st q (incomplete):  0
CYCLE:    602000052 WDMA bytes sent:          0
CYCLE:    602000052 Utilization ex q:  0
CYCLE:    602000052 Utilization ex q (incomplete):  0
CYCLE:    602000052 Utilization st q (incomplete):  0
CYCLE:    602000052 Utilization ld q (incomplete):  0
CYCLE:    602000052 WDMA total latency:          0
CYCLE:    602000052 Utilization ex q:  0
CYCLE:    602000052 Utilization:  0
CYCLE:    602000052 Utilization ex q (incomplete):  0
CYCLE:    602500052 RDMA bytes rec:          0
CYCLE:    602500052 RDMA total latency:          0
CYCLE:    602500052 WDMA bytes sent:          0
CYCLE:    602500052 WDMA total latency:          0
CYCLE:    603000052 RDMA bytes rec:          0
CYCLE:    603000052 RDMA total latency:          0
CYCLE:    603000052 WDMA bytes sent:          0
CYCLE:    603000052 WDMA total latency:          0
CYCLE:    603500052 RDMA bytes rec:          0
CYCLE:    603500052 RDMA total latency:          0
CYCLE:    603500052 WDMA bytes sent:          0
CYCLE:    603500052 WDMA total latency:          0
CYCLE:    604000052 Utilization ld q (incomplete):  0
CYCLE:    604000052 RDMA bytes rec:          0
CYCLE:    604000052 Utilization st q:  0
CYCLE:    604000052 Utilization ld q:  0
CYCLE:    604000052 Utilization:  0
CYCLE:    604000052 Utilization ld q:  0
CYCLE:    604000052 Utilization st q:  0
CYCLE:    604000052 RDMA total latency:          0
CYCLE:    604000052 Utilization st q (incomplete):  0
CYCLE:    604000052 WDMA bytes sent:          0
CYCLE:    604000052 Utilization ex q:  0
CYCLE:    604000052 Utilization ex q (incomplete):  0
CYCLE:    604000052 Utilization st q (incomplete):  0
CYCLE:    604000052 Utilization ld q (incomplete):  0
CYCLE:    604000052 WDMA total latency:          0
CYCLE:    604000052 Utilization ex q:  0
CYCLE:    604000052 Utilization:  0
CYCLE:    604000052 Utilization ex q (incomplete):  0
CYCLE:    604500052 RDMA bytes rec:          0
CYCLE:    604500052 RDMA total latency:          0
CYCLE:    604500052 WDMA bytes sent:          0
CYCLE:    604500052 WDMA total latency:          0
CYCLE:    605000052 RDMA bytes rec:          0
CYCLE:    605000052 RDMA total latency:          0
CYCLE:    605000052 WDMA bytes sent:          0
CYCLE:    605000052 WDMA total latency:          0
CYCLE:    605500052 RDMA bytes rec:          0
CYCLE:    605500052 RDMA total latency:          0
CYCLE:    605500052 WDMA bytes sent:          0
CYCLE:    605500052 WDMA total latency:          0
CYCLE:    606000052 Utilization ld q (incomplete):  0
CYCLE:    606000052 RDMA bytes rec:          0
CYCLE:    606000052 Utilization st q:  0
CYCLE:    606000052 Utilization ld q:  0
CYCLE:    606000052 Utilization:  0
CYCLE:    606000052 Utilization ld q:  0
CYCLE:    606000052 Utilization st q:  0
CYCLE:    606000052 RDMA total latency:          0
CYCLE:    606000052 Utilization st q (incomplete):  0
CYCLE:    606000052 WDMA bytes sent:          0
CYCLE:    606000052 Utilization ex q:  0
CYCLE:    606000052 Utilization ex q (incomplete):  0
CYCLE:    606000052 Utilization st q (incomplete):  0
CYCLE:    606000052 Utilization ld q (incomplete):  0
CYCLE:    606000052 WDMA total latency:          0
CYCLE:    606000052 Utilization ex q:  0
CYCLE:    606000052 Utilization:  0
CYCLE:    606000052 Utilization ex q (incomplete):  0
CYCLE:    606500052 RDMA bytes rec:          0
CYCLE:    606500052 RDMA total latency:          0
CYCLE:    606500052 WDMA bytes sent:          0
CYCLE:    606500052 WDMA total latency:          0
CYCLE:    607000052 RDMA bytes rec:          0
CYCLE:    607000052 RDMA total latency:          0
CYCLE:    607000052 WDMA bytes sent:          0
CYCLE:    607000052 WDMA total latency:          0
CYCLE:    607500052 RDMA bytes rec:          0
CYCLE:    607500052 RDMA total latency:          0
CYCLE:    607500052 WDMA bytes sent:          0
CYCLE:    607500052 WDMA total latency:          0
CYCLE:    608000052 Utilization ld q (incomplete):  0
CYCLE:    608000052 RDMA bytes rec:          0
CYCLE:    608000052 Utilization st q:  0
CYCLE:    608000052 Utilization ld q:  0
CYCLE:    608000052 Utilization:  0
CYCLE:    608000052 Utilization ld q:  0
CYCLE:    608000052 Utilization st q:  0
CYCLE:    608000052 RDMA total latency:          0
CYCLE:    608000052 Utilization st q (incomplete):  0
CYCLE:    608000052 WDMA bytes sent:          0
CYCLE:    608000052 Utilization ex q:  0
CYCLE:    608000052 Utilization ex q (incomplete):  0
CYCLE:    608000052 Utilization st q (incomplete):  0
CYCLE:    608000052 Utilization ld q (incomplete):  0
CYCLE:    608000052 WDMA total latency:          0
CYCLE:    608000052 Utilization ex q:  0
CYCLE:    608000052 Utilization:  0
CYCLE:    608000052 Utilization ex q (incomplete):  0
CYCLE:    608500052 RDMA bytes rec:          0
CYCLE:    608500052 RDMA total latency:          0
CYCLE:    608500052 WDMA bytes sent:          0
CYCLE:    608500052 WDMA total latency:          0
CYCLE:    609000052 RDMA bytes rec:          0
CYCLE:    609000052 RDMA total latency:          0
CYCLE:    609000052 WDMA bytes sent:          0
CYCLE:    609000052 WDMA total latency:          0
CYCLE:    609500052 RDMA bytes rec:          0
CYCLE:    609500052 RDMA total latency:          0
CYCLE:    609500052 WDMA bytes sent:          0
CYCLE:    609500052 WDMA total latency:          0
CYCLE:    610000052 Utilization ld q (incomplete):  0
CYCLE:    610000052 RDMA bytes rec:          0
CYCLE:    610000052 Utilization st q:  0
CYCLE:    610000052 Utilization ld q:  0
CYCLE:    610000052 Utilization:  0
CYCLE:    610000052 Utilization ld q:  0
CYCLE:    610000052 Utilization st q:  0
CYCLE:    610000052 RDMA total latency:          0
CYCLE:    610000052 Utilization st q (incomplete):  0
CYCLE:    610000052 WDMA bytes sent:          0
CYCLE:    610000052 Utilization ex q:  0
CYCLE:    610000052 Utilization ex q (incomplete):  0
CYCLE:    610000052 Utilization st q (incomplete):  0
CYCLE:    610000052 Utilization ld q (incomplete):  0
CYCLE:    610000052 WDMA total latency:          0
CYCLE:    610000052 Utilization ex q:  0
CYCLE:    610000052 Utilization:  0
CYCLE:    610000052 Utilization ex q (incomplete):  0
CYCLE:    610500052 RDMA bytes rec:          0
CYCLE:    610500052 RDMA total latency:          0
CYCLE:    610500052 WDMA bytes sent:          0
CYCLE:    610500052 WDMA total latency:          0
CYCLE:    611000052 RDMA bytes rec:          0
CYCLE:    611000052 RDMA total latency:          0
CYCLE:    611000052 WDMA bytes sent:          0
CYCLE:    611000052 WDMA total latency:          0
CYCLE:    611500052 RDMA bytes rec:          0
CYCLE:    611500052 RDMA total latency:          0
CYCLE:    611500052 WDMA bytes sent:          0
CYCLE:    611500052 WDMA total latency:          0
CYCLE:    612000052 Utilization ld q (incomplete):  0
CYCLE:    612000052 RDMA bytes rec:          0
CYCLE:    612000052 Utilization st q:  0
CYCLE:    612000052 Utilization ld q:  0
CYCLE:    612000052 Utilization:  0
CYCLE:    612000052 Utilization ld q:  0
CYCLE:    612000052 Utilization st q:  0
CYCLE:    612000052 RDMA total latency:          0
CYCLE:    612000052 Utilization st q (incomplete):  0
CYCLE:    612000052 WDMA bytes sent:          0
CYCLE:    612000052 Utilization ex q:  0
CYCLE:    612000052 Utilization ex q (incomplete):  0
CYCLE:    612000052 Utilization st q (incomplete):  0
CYCLE:    612000052 Utilization ld q (incomplete):  0
CYCLE:    612000052 WDMA total latency:          0
CYCLE:    612000052 Utilization ex q:  0
CYCLE:    612000052 Utilization:  0
CYCLE:    612000052 Utilization ex q (incomplete):  0
CYCLE:    612500052 RDMA bytes rec:          0
CYCLE:    612500052 RDMA total latency:          0
CYCLE:    612500052 WDMA bytes sent:          0
CYCLE:    612500052 WDMA total latency:          0
CYCLE:    613000052 RDMA bytes rec:          0
CYCLE:    613000052 RDMA total latency:          0
CYCLE:    613000052 WDMA bytes sent:          0
CYCLE:    613000052 WDMA total latency:          0
CYCLE:    613500052 RDMA bytes rec:          0
CYCLE:    613500052 RDMA total latency:          0
CYCLE:    613500052 WDMA bytes sent:          0
CYCLE:    613500052 WDMA total latency:          0
CYCLE:    614000052 Utilization ld q (incomplete):  0
CYCLE:    614000052 RDMA bytes rec:          0
CYCLE:    614000052 Utilization st q:  0
CYCLE:    614000052 Utilization ld q:  0
CYCLE:    614000052 Utilization:  0
CYCLE:    614000052 Utilization ld q:  0
CYCLE:    614000052 Utilization st q:  0
CYCLE:    614000052 RDMA total latency:          0
CYCLE:    614000052 Utilization st q (incomplete):  0
CYCLE:    614000052 WDMA bytes sent:          0
CYCLE:    614000052 Utilization ex q:  0
CYCLE:    614000052 Utilization ex q (incomplete):  0
CYCLE:    614000052 Utilization st q (incomplete):  0
CYCLE:    614000052 Utilization ld q (incomplete):  0
CYCLE:    614000052 WDMA total latency:          0
CYCLE:    614000052 Utilization ex q:  0
CYCLE:    614000052 Utilization:  0
CYCLE:    614000052 Utilization ex q (incomplete):  0
CYCLE:    614500052 RDMA bytes rec:          0
CYCLE:    614500052 RDMA total latency:          0
CYCLE:    614500052 WDMA bytes sent:          0
CYCLE:    614500052 WDMA total latency:          0
CYCLE:    615000052 RDMA bytes rec:          0
CYCLE:    615000052 RDMA total latency:          0
CYCLE:    615000052 WDMA bytes sent:          0
CYCLE:    615000052 WDMA total latency:          0
CYCLE:    615500052 RDMA bytes rec:          0
CYCLE:    615500052 RDMA total latency:          0
CYCLE:    615500052 WDMA bytes sent:          0
CYCLE:    615500052 WDMA total latency:          0
CYCLE:    616000052 Utilization ld q (incomplete):  0
CYCLE:    616000052 RDMA bytes rec:          0
CYCLE:    616000052 Utilization st q:  0
CYCLE:    616000052 Utilization ld q:  0
CYCLE:    616000052 Utilization:  0
CYCLE:    616000052 Utilization ld q:  0
CYCLE:    616000052 Utilization st q:  0
CYCLE:    616000052 RDMA total latency:          0
CYCLE:    616000052 Utilization st q (incomplete):  0
CYCLE:    616000052 WDMA bytes sent:          0
CYCLE:    616000052 Utilization ex q:  0
CYCLE:    616000052 Utilization ex q (incomplete):  0
CYCLE:    616000052 Utilization st q (incomplete):  0
CYCLE:    616000052 Utilization ld q (incomplete):  0
CYCLE:    616000052 WDMA total latency:          0
CYCLE:    616000052 Utilization ex q:  0
CYCLE:    616000052 Utilization:  0
CYCLE:    616000052 Utilization ex q (incomplete):  0
CYCLE:    616500052 RDMA bytes rec:          0
CYCLE:    616500052 RDMA total latency:          0
CYCLE:    616500052 WDMA bytes sent:          0
CYCLE:    616500052 WDMA total latency:          0
CYCLE:    617000052 RDMA bytes rec:          0
CYCLE:    617000052 RDMA total latency:          0
CYCLE:    617000052 WDMA bytes sent:          0
CYCLE:    617000052 WDMA total latency:          0
CYCLE:    617500052 RDMA bytes rec:          0
CYCLE:    617500052 RDMA total latency:          0
CYCLE:    617500052 WDMA bytes sent:          0
CYCLE:    617500052 WDMA total latency:          0
CYCLE:    618000052 Utilization ld q (incomplete):  0
CYCLE:    618000052 RDMA bytes rec:          0
CYCLE:    618000052 Utilization st q:  0
CYCLE:    618000052 Utilization ld q:  0
CYCLE:    618000052 Utilization:  0
CYCLE:    618000052 Utilization ld q:  0
CYCLE:    618000052 Utilization st q:  0
CYCLE:    618000052 RDMA total latency:          0
CYCLE:    618000052 Utilization st q (incomplete):  0
CYCLE:    618000052 WDMA bytes sent:          0
CYCLE:    618000052 Utilization ex q:  0
CYCLE:    618000052 Utilization ex q (incomplete):  0
CYCLE:    618000052 Utilization st q (incomplete):  0
CYCLE:    618000052 Utilization ld q (incomplete):  0
CYCLE:    618000052 WDMA total latency:          0
CYCLE:    618000052 Utilization ex q:  0
CYCLE:    618000052 Utilization:  0
CYCLE:    618000052 Utilization ex q (incomplete):  0
CYCLE:    618500052 RDMA bytes rec:          0
CYCLE:    618500052 RDMA total latency:          0
CYCLE:    618500052 WDMA bytes sent:          0
CYCLE:    618500052 WDMA total latency:          0
CYCLE:    619000052 RDMA bytes rec:          0
CYCLE:    619000052 RDMA total latency:          0
CYCLE:    619000052 WDMA bytes sent:          0
CYCLE:    619000052 WDMA total latency:          0
CYCLE:    619500052 RDMA bytes rec:          0
CYCLE:    619500052 RDMA total latency:          0
CYCLE:    619500052 WDMA bytes sent:          0
CYCLE:    619500052 WDMA total latency:          0
CYCLE:    620000052 Utilization ld q (incomplete):  0
CYCLE:    620000052 RDMA bytes rec:          0
CYCLE:    620000052 Utilization st q:  0
CYCLE:    620000052 Utilization ld q:  0
CYCLE:    620000052 Utilization:  0
CYCLE:    620000052 Utilization ld q:  0
CYCLE:    620000052 Utilization st q:  0
CYCLE:    620000052 RDMA total latency:          0
CYCLE:    620000052 Utilization st q (incomplete):  0
CYCLE:    620000052 WDMA bytes sent:          0
CYCLE:    620000052 Utilization ex q:  0
CYCLE:    620000052 Utilization ex q (incomplete):  0
CYCLE:    620000052 Utilization st q (incomplete):  0
CYCLE:    620000052 Utilization ld q (incomplete):  0
CYCLE:    620000052 WDMA total latency:          0
CYCLE:    620000052 Utilization ex q:  0
CYCLE:    620000052 Utilization:  0
CYCLE:    620000052 Utilization ex q (incomplete):  0
CYCLE:    620500052 RDMA bytes rec:          0
CYCLE:    620500052 RDMA total latency:          0
CYCLE:    620500052 WDMA bytes sent:          0
CYCLE:    620500052 WDMA total latency:          0
CYCLE:    621000052 RDMA bytes rec:          0
CYCLE:    621000052 RDMA total latency:          0
CYCLE:    621000052 WDMA bytes sent:          0
CYCLE:    621000052 WDMA total latency:          0
CYCLE:    621500052 RDMA bytes rec:          0
CYCLE:    621500052 RDMA total latency:          0
CYCLE:    621500052 WDMA bytes sent:          0
CYCLE:    621500052 WDMA total latency:          0
CYCLE:    622000052 Utilization ld q (incomplete):  0
CYCLE:    622000052 RDMA bytes rec:          0
CYCLE:    622000052 Utilization st q:  0
CYCLE:    622000052 Utilization ld q:  0
CYCLE:    622000052 Utilization:  0
CYCLE:    622000052 Utilization ld q:  0
CYCLE:    622000052 Utilization st q:  0
CYCLE:    622000052 RDMA total latency:          0
CYCLE:    622000052 Utilization st q (incomplete):  0
CYCLE:    622000052 WDMA bytes sent:          0
CYCLE:    622000052 Utilization ex q:  0
CYCLE:    622000052 Utilization ex q (incomplete):  0
CYCLE:    622000052 Utilization st q (incomplete):  0
CYCLE:    622000052 Utilization ld q (incomplete):  0
CYCLE:    622000052 WDMA total latency:          0
CYCLE:    622000052 Utilization ex q:  0
CYCLE:    622000052 Utilization:  0
CYCLE:    622000052 Utilization ex q (incomplete):  0
CYCLE:    622500052 RDMA bytes rec:          0
CYCLE:    622500052 RDMA total latency:          0
CYCLE:    622500052 WDMA bytes sent:          0
CYCLE:    622500052 WDMA total latency:          0
CYCLE:    623000052 RDMA bytes rec:          0
CYCLE:    623000052 RDMA total latency:          0
CYCLE:    623000052 WDMA bytes sent:          0
CYCLE:    623000052 WDMA total latency:          0
CYCLE:    623500052 RDMA bytes rec:          0
CYCLE:    623500052 RDMA total latency:          0
CYCLE:    623500052 WDMA bytes sent:          0
CYCLE:    623500052 WDMA total latency:          0
CYCLE:    624000052 Utilization ld q (incomplete):  0
CYCLE:    624000052 RDMA bytes rec:          0
CYCLE:    624000052 Utilization st q:  0
CYCLE:    624000052 Utilization ld q:  0
CYCLE:    624000052 Utilization:  0
CYCLE:    624000052 Utilization ld q:  0
CYCLE:    624000052 Utilization st q:  0
CYCLE:    624000052 RDMA total latency:          0
CYCLE:    624000052 Utilization st q (incomplete):  0
CYCLE:    624000052 WDMA bytes sent:          0
CYCLE:    624000052 Utilization ex q:  0
CYCLE:    624000052 Utilization ex q (incomplete):  0
CYCLE:    624000052 Utilization st q (incomplete):  0
CYCLE:    624000052 Utilization ld q (incomplete):  0
CYCLE:    624000052 WDMA total latency:          0
CYCLE:    624000052 Utilization ex q:  0
CYCLE:    624000052 Utilization:  0
CYCLE:    624000052 Utilization ex q (incomplete):  0
CYCLE:    624500052 RDMA bytes rec:          0
CYCLE:    624500052 RDMA total latency:          0
CYCLE:    624500052 WDMA bytes sent:          0
CYCLE:    624500052 WDMA total latency:          0
CYCLE:    625000052 RDMA bytes rec:          0
CYCLE:    625000052 RDMA total latency:          0
CYCLE:    625000052 WDMA bytes sent:          0
CYCLE:    625000052 WDMA total latency:          0
CYCLE:    625500052 RDMA bytes rec:          0
CYCLE:    625500052 RDMA total latency:          0
CYCLE:    625500052 WDMA bytes sent:          0
CYCLE:    625500052 WDMA total latency:          0
CYCLE:    626000052 Utilization ld q (incomplete):  0
CYCLE:    626000052 RDMA bytes rec:          0
CYCLE:    626000052 Utilization st q:  0
CYCLE:    626000052 Utilization ld q:  0
CYCLE:    626000052 Utilization:  0
CYCLE:    626000052 Utilization ld q:  0
CYCLE:    626000052 Utilization st q:  0
CYCLE:    626000052 RDMA total latency:          0
CYCLE:    626000052 Utilization st q (incomplete):  0
CYCLE:    626000052 WDMA bytes sent:          0
CYCLE:    626000052 Utilization ex q:  0
CYCLE:    626000052 Utilization ex q (incomplete):  0
CYCLE:    626000052 Utilization st q (incomplete):  0
CYCLE:    626000052 Utilization ld q (incomplete):  0
CYCLE:    626000052 WDMA total latency:          0
CYCLE:    626000052 Utilization ex q:  0
CYCLE:    626000052 Utilization:  0
CYCLE:    626000052 Utilization ex q (incomplete):  0
CYCLE:    626500052 RDMA bytes rec:          0
CYCLE:    626500052 RDMA total latency:          0
CYCLE:    626500052 WDMA bytes sent:          0
CYCLE:    626500052 WDMA total latency:          0
CYCLE:    627000052 RDMA bytes rec:          0
CYCLE:    627000052 RDMA total latency:          0
CYCLE:    627000052 WDMA bytes sent:          0
CYCLE:    627000052 WDMA total latency:          0
CYCLE:    627500052 RDMA bytes rec:          0
CYCLE:    627500052 RDMA total latency:          0
CYCLE:    627500052 WDMA bytes sent:          0
CYCLE:    627500052 WDMA total latency:          0
CYCLE:    628000052 Utilization ld q (incomplete):  0
CYCLE:    628000052 RDMA bytes rec:          0
CYCLE:    628000052 Utilization st q:  0
CYCLE:    628000052 Utilization ld q:  0
CYCLE:    628000052 Utilization:  0
CYCLE:    628000052 Utilization ld q:  0
CYCLE:    628000052 Utilization st q:  0
CYCLE:    628000052 RDMA total latency:          0
CYCLE:    628000052 Utilization st q (incomplete):  0
CYCLE:    628000052 WDMA bytes sent:          0
CYCLE:    628000052 Utilization ex q:  0
CYCLE:    628000052 Utilization ex q (incomplete):  0
CYCLE:    628000052 Utilization st q (incomplete):  0
CYCLE:    628000052 Utilization ld q (incomplete):  0
CYCLE:    628000052 WDMA total latency:          0
CYCLE:    628000052 Utilization ex q:  0
CYCLE:    628000052 Utilization:  0
CYCLE:    628000052 Utilization ex q (incomplete):  0
CYCLE:    628500052 RDMA bytes rec:          0
CYCLE:    628500052 RDMA total latency:          0
CYCLE:    628500052 WDMA bytes sent:          0
CYCLE:    628500052 WDMA total latency:          0
CYCLE:    629000052 RDMA bytes rec:          0
CYCLE:    629000052 RDMA total latency:          0
CYCLE:    629000052 WDMA bytes sent:          0
CYCLE:    629000052 WDMA total latency:          0
CYCLE:    629500052 RDMA bytes rec:          0
CYCLE:    629500052 RDMA total latency:          0
CYCLE:    629500052 WDMA bytes sent:          0
CYCLE:    629500052 WDMA total latency:          0
CYCLE:    630000052 Utilization ld q (incomplete):  0
CYCLE:    630000052 RDMA bytes rec:          0
CYCLE:    630000052 Utilization st q:  0
CYCLE:    630000052 Utilization ld q:  0
CYCLE:    630000052 Utilization:  0
CYCLE:    630000052 Utilization ld q:  0
CYCLE:    630000052 Utilization st q:  0
CYCLE:    630000052 RDMA total latency:          0
CYCLE:    630000052 Utilization st q (incomplete):  0
CYCLE:    630000052 WDMA bytes sent:          0
CYCLE:    630000052 Utilization ex q:  0
CYCLE:    630000052 Utilization ex q (incomplete):  0
CYCLE:    630000052 Utilization st q (incomplete):  0
CYCLE:    630000052 Utilization ld q (incomplete):  0
CYCLE:    630000052 WDMA total latency:          0
CYCLE:    630000052 Utilization ex q:  0
CYCLE:    630000052 Utilization:  0
CYCLE:    630000052 Utilization ex q (incomplete):  0
CYCLE:    630500052 RDMA bytes rec:          0
CYCLE:    630500052 RDMA total latency:          0
CYCLE:    630500052 WDMA bytes sent:          0
CYCLE:    630500052 WDMA total latency:          0
CYCLE:    631000052 RDMA bytes rec:          0
CYCLE:    631000052 RDMA total latency:          0
CYCLE:    631000052 WDMA bytes sent:          0
CYCLE:    631000052 WDMA total latency:          0
CYCLE:    631500052 RDMA bytes rec:          0
CYCLE:    631500052 RDMA total latency:          0
CYCLE:    631500052 WDMA bytes sent:          0
CYCLE:    631500052 WDMA total latency:          0
CYCLE:    632000052 Utilization ld q (incomplete):  0
CYCLE:    632000052 RDMA bytes rec:          0
CYCLE:    632000052 Utilization st q:  0
CYCLE:    632000052 Utilization ld q:  0
CYCLE:    632000052 Utilization:  0
CYCLE:    632000052 Utilization ld q:  0
CYCLE:    632000052 Utilization st q:  0
CYCLE:    632000052 RDMA total latency:          0
CYCLE:    632000052 Utilization st q (incomplete):  0
CYCLE:    632000052 WDMA bytes sent:          0
CYCLE:    632000052 Utilization ex q:  0
CYCLE:    632000052 Utilization ex q (incomplete):  0
CYCLE:    632000052 Utilization st q (incomplete):  0
CYCLE:    632000052 Utilization ld q (incomplete):  0
CYCLE:    632000052 WDMA total latency:          0
CYCLE:    632000052 Utilization ex q:  0
CYCLE:    632000052 Utilization:  0
CYCLE:    632000052 Utilization ex q (incomplete):  0
CYCLE:    632500052 RDMA bytes rec:          0
CYCLE:    632500052 RDMA total latency:          0
CYCLE:    632500052 WDMA bytes sent:          0
CYCLE:    632500052 WDMA total latency:          0
CYCLE:    633000052 RDMA bytes rec:          0
CYCLE:    633000052 RDMA total latency:          0
CYCLE:    633000052 WDMA bytes sent:          0
CYCLE:    633000052 WDMA total latency:          0
CYCLE:    633500052 RDMA bytes rec:          0
CYCLE:    633500052 RDMA total latency:          0
CYCLE:    633500052 WDMA bytes sent:          0
CYCLE:    633500052 WDMA total latency:          0
CYCLE:    634000052 Utilization ld q (incomplete):  0
CYCLE:    634000052 RDMA bytes rec:          0
CYCLE:    634000052 Utilization st q:  0
CYCLE:    634000052 Utilization ld q:  0
CYCLE:    634000052 Utilization:  0
CYCLE:    634000052 Utilization ld q:  0
CYCLE:    634000052 Utilization st q:  0
CYCLE:    634000052 RDMA total latency:          0
CYCLE:    634000052 Utilization st q (incomplete):  0
CYCLE:    634000052 WDMA bytes sent:          0
CYCLE:    634000052 Utilization ex q:  0
CYCLE:    634000052 Utilization ex q (incomplete):  0
CYCLE:    634000052 Utilization st q (incomplete):  0
CYCLE:    634000052 Utilization ld q (incomplete):  0
CYCLE:    634000052 WDMA total latency:          0
CYCLE:    634000052 Utilization ex q:  0
CYCLE:    634000052 Utilization:  0
CYCLE:    634000052 Utilization ex q (incomplete):  0
CYCLE:    634500052 RDMA bytes rec:          0
CYCLE:    634500052 RDMA total latency:          0
CYCLE:    634500052 WDMA bytes sent:          0
CYCLE:    634500052 WDMA total latency:          0
CYCLE:    635000052 RDMA bytes rec:          0
CYCLE:    635000052 RDMA total latency:          0
CYCLE:    635000052 WDMA bytes sent:          0
CYCLE:    635000052 WDMA total latency:          0
CYCLE:    635500052 RDMA bytes rec:          0
CYCLE:    635500052 RDMA total latency:          0
CYCLE:    635500052 WDMA bytes sent:          0
CYCLE:    635500052 WDMA total latency:          0
CYCLE:    636000052 Utilization ld q (incomplete):  0
CYCLE:    636000052 RDMA bytes rec:          0
CYCLE:    636000052 Utilization st q:  0
CYCLE:    636000052 Utilization ld q:  0
CYCLE:    636000052 Utilization:  0
CYCLE:    636000052 Utilization ld q:  0
CYCLE:    636000052 Utilization st q:  0
CYCLE:    636000052 RDMA total latency:          0
CYCLE:    636000052 Utilization st q (incomplete):  0
CYCLE:    636000052 WDMA bytes sent:          0
CYCLE:    636000052 Utilization ex q:  0
CYCLE:    636000052 Utilization ex q (incomplete):  0
CYCLE:    636000052 Utilization st q (incomplete):  0
CYCLE:    636000052 Utilization ld q (incomplete):  0
CYCLE:    636000052 WDMA total latency:          0
CYCLE:    636000052 Utilization ex q:  0
CYCLE:    636000052 Utilization:  0
CYCLE:    636000052 Utilization ex q (incomplete):  0
CYCLE:    636500052 RDMA bytes rec:          0
CYCLE:    636500052 RDMA total latency:          0
CYCLE:    636500052 WDMA bytes sent:          0
CYCLE:    636500052 WDMA total latency:          0
CYCLE:    637000052 RDMA bytes rec:          0
CYCLE:    637000052 RDMA total latency:          0
CYCLE:    637000052 WDMA bytes sent:          0
CYCLE:    637000052 WDMA total latency:          0
CYCLE:    637500052 RDMA bytes rec:          0
CYCLE:    637500052 RDMA total latency:          0
CYCLE:    637500052 WDMA bytes sent:          0
CYCLE:    637500052 WDMA total latency:          0
CYCLE:    638000052 Utilization ld q (incomplete):  0
CYCLE:    638000052 RDMA bytes rec:          0
CYCLE:    638000052 Utilization st q:  0
CYCLE:    638000052 Utilization ld q:  0
CYCLE:    638000052 Utilization:  0
CYCLE:    638000052 Utilization ld q:  0
CYCLE:    638000052 Utilization st q:  0
CYCLE:    638000052 RDMA total latency:          0
CYCLE:    638000052 Utilization st q (incomplete):  0
CYCLE:    638000052 WDMA bytes sent:          0
CYCLE:    638000052 Utilization ex q:  0
CYCLE:    638000052 Utilization ex q (incomplete):  0
CYCLE:    638000052 Utilization st q (incomplete):  0
CYCLE:    638000052 Utilization ld q (incomplete):  0
CYCLE:    638000052 WDMA total latency:          0
CYCLE:    638000052 Utilization ex q:  0
CYCLE:    638000052 Utilization:  0
CYCLE:    638000052 Utilization ex q (incomplete):  0
CYCLE:    638500052 RDMA bytes rec:          0
CYCLE:    638500052 RDMA total latency:          0
CYCLE:    638500052 WDMA bytes sent:          0
CYCLE:    638500052 WDMA total latency:          0
CYCLE:    639000052 RDMA bytes rec:          0
CYCLE:    639000052 RDMA total latency:          0
CYCLE:    639000052 WDMA bytes sent:          0
CYCLE:    639000052 WDMA total latency:          0
CYCLE:    639500052 RDMA bytes rec:          0
CYCLE:    639500052 RDMA total latency:          0
CYCLE:    639500052 WDMA bytes sent:          0
CYCLE:    639500052 WDMA total latency:          0
CYCLE:    640000052 Utilization ld q (incomplete):  0
CYCLE:    640000052 RDMA bytes rec:          0
CYCLE:    640000052 Utilization st q:  0
CYCLE:    640000052 Utilization ld q:  0
CYCLE:    640000052 Utilization:  0
CYCLE:    640000052 Utilization ld q:  0
CYCLE:    640000052 Utilization st q:  0
CYCLE:    640000052 RDMA total latency:          0
CYCLE:    640000052 Utilization st q (incomplete):  0
CYCLE:    640000052 WDMA bytes sent:          0
CYCLE:    640000052 Utilization ex q:  0
CYCLE:    640000052 Utilization ex q (incomplete):  0
CYCLE:    640000052 Utilization st q (incomplete):  0
CYCLE:    640000052 Utilization ld q (incomplete):  0
CYCLE:    640000052 WDMA total latency:          0
CYCLE:    640000052 Utilization ex q:  0
CYCLE:    640000052 Utilization:  0
CYCLE:    640000052 Utilization ex q (incomplete):  0
CYCLE:    640500052 RDMA bytes rec:          0
CYCLE:    640500052 RDMA total latency:          0
CYCLE:    640500052 WDMA bytes sent:          0
CYCLE:    640500052 WDMA total latency:          0
CYCLE:    641000052 RDMA bytes rec:          0
CYCLE:    641000052 RDMA total latency:          0
CYCLE:    641000052 WDMA bytes sent:          0
CYCLE:    641000052 WDMA total latency:          0
CYCLE:    641500052 RDMA bytes rec:          0
CYCLE:    641500052 RDMA total latency:          0
CYCLE:    641500052 WDMA bytes sent:          0
CYCLE:    641500052 WDMA total latency:          0
CYCLE:    642000052 Utilization ld q (incomplete):  0
CYCLE:    642000052 RDMA bytes rec:          0
CYCLE:    642000052 Utilization st q:  0
CYCLE:    642000052 Utilization ld q:  0
CYCLE:    642000052 Utilization:  0
CYCLE:    642000052 Utilization ld q:  0
CYCLE:    642000052 Utilization st q:  0
CYCLE:    642000052 RDMA total latency:          0
CYCLE:    642000052 Utilization st q (incomplete):  0
CYCLE:    642000052 WDMA bytes sent:          0
CYCLE:    642000052 Utilization ex q:  0
CYCLE:    642000052 Utilization ex q (incomplete):  0
CYCLE:    642000052 Utilization st q (incomplete):  0
CYCLE:    642000052 Utilization ld q (incomplete):  0
CYCLE:    642000052 WDMA total latency:          0
CYCLE:    642000052 Utilization ex q:  0
CYCLE:    642000052 Utilization:  0
CYCLE:    642000052 Utilization ex q (incomplete):  0
CYCLE:    642500052 RDMA bytes rec:          0
CYCLE:    642500052 RDMA total latency:          0
CYCLE:    642500052 WDMA bytes sent:          0
CYCLE:    642500052 WDMA total latency:          0
CYCLE:    643000052 RDMA bytes rec:          0
CYCLE:    643000052 RDMA total latency:          0
CYCLE:    643000052 WDMA bytes sent:          0
CYCLE:    643000052 WDMA total latency:          0
CYCLE:    643500052 RDMA bytes rec:          0
CYCLE:    643500052 RDMA total latency:          0
CYCLE:    643500052 WDMA bytes sent:          0
CYCLE:    643500052 WDMA total latency:          0
CYCLE:    644000052 Utilization ld q (incomplete):  0
CYCLE:    644000052 RDMA bytes rec:          0
CYCLE:    644000052 Utilization st q:  0
CYCLE:    644000052 Utilization ld q:  0
CYCLE:    644000052 Utilization:  0
CYCLE:    644000052 Utilization ld q:  0
CYCLE:    644000052 Utilization st q:  0
CYCLE:    644000052 RDMA total latency:          0
CYCLE:    644000052 Utilization st q (incomplete):  0
CYCLE:    644000052 WDMA bytes sent:          0
CYCLE:    644000052 Utilization ex q:  0
CYCLE:    644000052 Utilization ex q (incomplete):  0
CYCLE:    644000052 Utilization st q (incomplete):  0
CYCLE:    644000052 Utilization ld q (incomplete):  0
CYCLE:    644000052 WDMA total latency:          0
CYCLE:    644000052 Utilization ex q:  0
CYCLE:    644000052 Utilization:  0
CYCLE:    644000052 Utilization ex q (incomplete):  0
CYCLE:    644500052 RDMA bytes rec:          0
CYCLE:    644500052 RDMA total latency:          0
CYCLE:    644500052 WDMA bytes sent:          0
CYCLE:    644500052 WDMA total latency:          0
CYCLE:    645000052 RDMA bytes rec:          0
CYCLE:    645000052 RDMA total latency:          0
CYCLE:    645000052 WDMA bytes sent:          0
CYCLE:    645000052 WDMA total latency:          0
CYCLE:    645500052 RDMA bytes rec:          0
CYCLE:    645500052 RDMA total latency:          0
CYCLE:    645500052 WDMA bytes sent:          0
CYCLE:    645500052 WDMA total latency:          0
CYCLE:    646000052 Utilization ld q (incomplete):  0
CYCLE:    646000052 RDMA bytes rec:          0
CYCLE:    646000052 Utilization st q:  0
CYCLE:    646000052 Utilization ld q:  0
CYCLE:    646000052 Utilization:  0
CYCLE:    646000052 Utilization ld q:  0
CYCLE:    646000052 Utilization st q:  0
CYCLE:    646000052 RDMA total latency:          0
CYCLE:    646000052 Utilization st q (incomplete):  0
CYCLE:    646000052 WDMA bytes sent:          0
CYCLE:    646000052 Utilization ex q:  0
CYCLE:    646000052 Utilization ex q (incomplete):  0
CYCLE:    646000052 Utilization st q (incomplete):  0
CYCLE:    646000052 Utilization ld q (incomplete):  0
CYCLE:    646000052 WDMA total latency:          0
CYCLE:    646000052 Utilization ex q:  0
CYCLE:    646000052 Utilization:  0
CYCLE:    646000052 Utilization ex q (incomplete):  0
CYCLE:    646500052 RDMA bytes rec:          0
CYCLE:    646500052 RDMA total latency:          0
CYCLE:    646500052 WDMA bytes sent:          0
CYCLE:    646500052 WDMA total latency:          0
CYCLE:    647000052 RDMA bytes rec:          0
CYCLE:    647000052 RDMA total latency:          0
CYCLE:    647000052 WDMA bytes sent:          0
CYCLE:    647000052 WDMA total latency:          0
CYCLE:    647500052 RDMA bytes rec:          0
CYCLE:    647500052 RDMA total latency:          0
CYCLE:    647500052 WDMA bytes sent:          0
CYCLE:    647500052 WDMA total latency:          0
CYCLE:    648000052 Utilization ld q (incomplete):  0
CYCLE:    648000052 RDMA bytes rec:          0
CYCLE:    648000052 Utilization st q:  0
CYCLE:    648000052 Utilization ld q:  0
CYCLE:    648000052 Utilization:  0
CYCLE:    648000052 Utilization ld q:  0
CYCLE:    648000052 Utilization st q:  0
CYCLE:    648000052 RDMA total latency:          0
CYCLE:    648000052 Utilization st q (incomplete):  0
CYCLE:    648000052 WDMA bytes sent:          0
CYCLE:    648000052 Utilization ex q:  0
CYCLE:    648000052 Utilization ex q (incomplete):  0
CYCLE:    648000052 Utilization st q (incomplete):  0
CYCLE:    648000052 Utilization ld q (incomplete):  0
CYCLE:    648000052 WDMA total latency:          0
CYCLE:    648000052 Utilization ex q:  0
CYCLE:    648000052 Utilization:  0
CYCLE:    648000052 Utilization ex q (incomplete):  0
CYCLE:    648500052 RDMA bytes rec:          0
CYCLE:    648500052 RDMA total latency:          0
CYCLE:    648500052 WDMA bytes sent:          0
CYCLE:    648500052 WDMA total latency:          0
CYCLE:    649000052 RDMA bytes rec:          0
CYCLE:    649000052 RDMA total latency:          0
CYCLE:    649000052 WDMA bytes sent:          0
CYCLE:    649000052 WDMA total latency:          0
CYCLE:    649500052 RDMA bytes rec:          0
CYCLE:    649500052 RDMA total latency:          0
CYCLE:    649500052 WDMA bytes sent:          0
CYCLE:    649500052 WDMA total latency:          0
CYCLE:    650000052 Utilization ld q (incomplete):  0
CYCLE:    650000052 RDMA bytes rec:          0
CYCLE:    650000052 Utilization st q:  0
CYCLE:    650000052 Utilization ld q:  0
CYCLE:    650000052 Utilization:  0
CYCLE:    650000052 Utilization ld q:  0
CYCLE:    650000052 Utilization st q:  0
CYCLE:    650000052 RDMA total latency:          0
CYCLE:    650000052 Utilization st q (incomplete):  0
CYCLE:    650000052 WDMA bytes sent:          0
CYCLE:    650000052 Utilization ex q:  0
CYCLE:    650000052 Utilization ex q (incomplete):  0
CYCLE:    650000052 Utilization st q (incomplete):  0
CYCLE:    650000052 Utilization ld q (incomplete):  0
CYCLE:    650000052 WDMA total latency:          0
CYCLE:    650000052 Utilization ex q:  0
CYCLE:    650000052 Utilization:  0
CYCLE:    650000052 Utilization ex q (incomplete):  0
CYCLE:    650500052 RDMA bytes rec:          0
CYCLE:    650500052 RDMA total latency:          0
CYCLE:    650500052 WDMA bytes sent:          0
CYCLE:    650500052 WDMA total latency:          0
CYCLE:    651000052 RDMA bytes rec:          0
CYCLE:    651000052 RDMA total latency:          0
CYCLE:    651000052 WDMA bytes sent:          0
CYCLE:    651000052 WDMA total latency:          0
CYCLE:    651500052 RDMA bytes rec:          0
CYCLE:    651500052 RDMA total latency:          0
CYCLE:    651500052 WDMA bytes sent:          0
CYCLE:    651500052 WDMA total latency:          0
CYCLE:    652000052 Utilization ld q (incomplete):  0
CYCLE:    652000052 RDMA bytes rec:          0
CYCLE:    652000052 Utilization st q:  0
CYCLE:    652000052 Utilization ld q:  0
CYCLE:    652000052 Utilization:  0
CYCLE:    652000052 Utilization ld q:  0
CYCLE:    652000052 Utilization st q:  0
CYCLE:    652000052 RDMA total latency:          0
CYCLE:    652000052 Utilization st q (incomplete):  0
CYCLE:    652000052 WDMA bytes sent:          0
CYCLE:    652000052 Utilization ex q:  0
CYCLE:    652000052 Utilization ex q (incomplete):  0
CYCLE:    652000052 Utilization st q (incomplete):  0
CYCLE:    652000052 Utilization ld q (incomplete):  0
CYCLE:    652000052 WDMA total latency:          0
CYCLE:    652000052 Utilization ex q:  0
CYCLE:    652000052 Utilization:  0
CYCLE:    652000052 Utilization ex q (incomplete):  0
CYCLE:    652500052 RDMA bytes rec:          0
CYCLE:    652500052 RDMA total latency:          0
CYCLE:    652500052 WDMA bytes sent:          0
CYCLE:    652500052 WDMA total latency:          0
CYCLE:    653000052 RDMA bytes rec:          0
CYCLE:    653000052 RDMA total latency:          0
CYCLE:    653000052 WDMA bytes sent:          0
CYCLE:    653000052 WDMA total latency:          0
CYCLE:    653500052 RDMA bytes rec:          0
CYCLE:    653500052 RDMA total latency:          0
CYCLE:    653500052 WDMA bytes sent:          0
CYCLE:    653500052 WDMA total latency:          0
CYCLE:    654000052 Utilization ld q (incomplete):  0
CYCLE:    654000052 RDMA bytes rec:          0
CYCLE:    654000052 Utilization st q:  0
CYCLE:    654000052 Utilization ld q:  0
CYCLE:    654000052 Utilization:  0
CYCLE:    654000052 Utilization ld q:  0
CYCLE:    654000052 Utilization st q:  0
CYCLE:    654000052 RDMA total latency:          0
CYCLE:    654000052 Utilization st q (incomplete):  0
CYCLE:    654000052 WDMA bytes sent:          0
CYCLE:    654000052 Utilization ex q:  0
CYCLE:    654000052 Utilization ex q (incomplete):  0
CYCLE:    654000052 Utilization st q (incomplete):  0
CYCLE:    654000052 Utilization ld q (incomplete):  0
CYCLE:    654000052 WDMA total latency:          0
CYCLE:    654000052 Utilization ex q:  0
CYCLE:    654000052 Utilization:  0
CYCLE:    654000052 Utilization ex q (incomplete):  0
CYCLE:    654500052 RDMA bytes rec:          0
CYCLE:    654500052 RDMA total latency:          0
CYCLE:    654500052 WDMA bytes sent:          0
CYCLE:    654500052 WDMA total latency:          0
CYCLE:    655000052 RDMA bytes rec:          0
CYCLE:    655000052 RDMA total latency:          0
CYCLE:    655000052 WDMA bytes sent:          0
CYCLE:    655000052 WDMA total latency:          0
CYCLE:    655500052 RDMA bytes rec:          0
CYCLE:    655500052 RDMA total latency:          0
CYCLE:    655500052 WDMA bytes sent:          0
CYCLE:    655500052 WDMA total latency:          0
CYCLE:    656000052 Utilization ld q (incomplete):  0
CYCLE:    656000052 RDMA bytes rec:          0
CYCLE:    656000052 Utilization st q:  0
CYCLE:    656000052 Utilization ld q:  0
CYCLE:    656000052 Utilization:  0
CYCLE:    656000052 Utilization ld q:  0
CYCLE:    656000052 Utilization st q:  0
CYCLE:    656000052 RDMA total latency:          0
CYCLE:    656000052 Utilization st q (incomplete):  0
CYCLE:    656000052 WDMA bytes sent:          0
CYCLE:    656000052 Utilization ex q:  0
CYCLE:    656000052 Utilization ex q (incomplete):  0
CYCLE:    656000052 Utilization st q (incomplete):  0
CYCLE:    656000052 Utilization ld q (incomplete):  0
CYCLE:    656000052 WDMA total latency:          0
CYCLE:    656000052 Utilization ex q:  0
CYCLE:    656000052 Utilization:  0
CYCLE:    656000052 Utilization ex q (incomplete):  0
CYCLE:    656500052 RDMA bytes rec:          0
CYCLE:    656500052 RDMA total latency:          0
CYCLE:    656500052 WDMA bytes sent:          0
CYCLE:    656500052 WDMA total latency:          0
CYCLE:    657000052 RDMA bytes rec:          0
CYCLE:    657000052 RDMA total latency:          0
CYCLE:    657000052 WDMA bytes sent:          0
CYCLE:    657000052 WDMA total latency:          0
CYCLE:    657500052 RDMA bytes rec:          0
CYCLE:    657500052 RDMA total latency:          0
CYCLE:    657500052 WDMA bytes sent:          0
CYCLE:    657500052 WDMA total latency:          0
CYCLE:    658000052 Utilization ld q (incomplete):  0
CYCLE:    658000052 RDMA bytes rec:          0
CYCLE:    658000052 Utilization st q:  0
CYCLE:    658000052 Utilization ld q:  0
CYCLE:    658000052 Utilization:  0
CYCLE:    658000052 Utilization ld q:  0
CYCLE:    658000052 Utilization st q:  0
CYCLE:    658000052 RDMA total latency:          0
CYCLE:    658000052 Utilization st q (incomplete):  0
CYCLE:    658000052 WDMA bytes sent:          0
CYCLE:    658000052 Utilization ex q:  0
CYCLE:    658000052 Utilization ex q (incomplete):  0
CYCLE:    658000052 Utilization st q (incomplete):  0
CYCLE:    658000052 Utilization ld q (incomplete):  0
CYCLE:    658000052 WDMA total latency:          0
CYCLE:    658000052 Utilization ex q:  0
CYCLE:    658000052 Utilization:  0
CYCLE:    658000052 Utilization ex q (incomplete):  0
CYCLE:    658500052 RDMA bytes rec:          0
CYCLE:    658500052 RDMA total latency:          0
CYCLE:    658500052 WDMA bytes sent:          0
CYCLE:    658500052 WDMA total latency:          0
CYCLE:    659000052 RDMA bytes rec:          0
CYCLE:    659000052 RDMA total latency:          0
CYCLE:    659000052 WDMA bytes sent:          0
CYCLE:    659000052 WDMA total latency:          0
CYCLE:    659500052 RDMA bytes rec:          0
CYCLE:    659500052 RDMA total latency:          0
CYCLE:    659500052 WDMA bytes sent:          0
CYCLE:    659500052 WDMA total latency:          0
CYCLE:    660000052 Utilization ld q (incomplete):  0
CYCLE:    660000052 RDMA bytes rec:          0
CYCLE:    660000052 Utilization st q:  0
CYCLE:    660000052 Utilization ld q:  0
CYCLE:    660000052 Utilization:  0
CYCLE:    660000052 Utilization ld q:  0
CYCLE:    660000052 Utilization st q:  0
CYCLE:    660000052 RDMA total latency:          0
CYCLE:    660000052 Utilization st q (incomplete):  0
CYCLE:    660000052 WDMA bytes sent:          0
CYCLE:    660000052 Utilization ex q:  0
CYCLE:    660000052 Utilization ex q (incomplete):  0
CYCLE:    660000052 Utilization st q (incomplete):  0
CYCLE:    660000052 Utilization ld q (incomplete):  0
CYCLE:    660000052 WDMA total latency:          0
CYCLE:    660000052 Utilization ex q:  0
CYCLE:    660000052 Utilization:  0
CYCLE:    660000052 Utilization ex q (incomplete):  0
CYCLE:    660500052 RDMA bytes rec:          0
CYCLE:    660500052 RDMA total latency:          0
CYCLE:    660500052 WDMA bytes sent:          0
CYCLE:    660500052 WDMA total latency:          0
CYCLE:    661000052 RDMA bytes rec:          0
CYCLE:    661000052 RDMA total latency:          0
CYCLE:    661000052 WDMA bytes sent:          0
CYCLE:    661000052 WDMA total latency:          0
CYCLE:    661500052 RDMA bytes rec:          0
CYCLE:    661500052 RDMA total latency:          0
CYCLE:    661500052 WDMA bytes sent:          0
CYCLE:    661500052 WDMA total latency:          0
CYCLE:    662000052 Utilization ld q (incomplete):  0
CYCLE:    662000052 RDMA bytes rec:          0
CYCLE:    662000052 Utilization st q:  0
CYCLE:    662000052 Utilization ld q:  0
CYCLE:    662000052 Utilization:  0
CYCLE:    662000052 Utilization ld q:  0
CYCLE:    662000052 Utilization st q:  0
CYCLE:    662000052 RDMA total latency:          0
CYCLE:    662000052 Utilization st q (incomplete):  0
CYCLE:    662000052 WDMA bytes sent:          0
CYCLE:    662000052 Utilization ex q:  0
CYCLE:    662000052 Utilization ex q (incomplete):  0
CYCLE:    662000052 Utilization st q (incomplete):  0
CYCLE:    662000052 Utilization ld q (incomplete):  0
CYCLE:    662000052 WDMA total latency:          0
CYCLE:    662000052 Utilization ex q:  0
CYCLE:    662000052 Utilization:  0
CYCLE:    662000052 Utilization ex q (incomplete):  0
CYCLE:    662500052 RDMA bytes rec:          0
CYCLE:    662500052 RDMA total latency:          0
CYCLE:    662500052 WDMA bytes sent:          0
CYCLE:    662500052 WDMA total latency:          0
CYCLE:    663000052 RDMA bytes rec:          0
CYCLE:    663000052 RDMA total latency:          0
CYCLE:    663000052 WDMA bytes sent:          0
CYCLE:    663000052 WDMA total latency:          0
CYCLE:    663500052 RDMA bytes rec:          0
CYCLE:    663500052 RDMA total latency:          0
CYCLE:    663500052 WDMA bytes sent:          0
CYCLE:    663500052 WDMA total latency:          0
CYCLE:    664000052 Utilization ld q (incomplete):  0
CYCLE:    664000052 RDMA bytes rec:          0
CYCLE:    664000052 Utilization st q:  0
CYCLE:    664000052 Utilization ld q:  0
CYCLE:    664000052 Utilization:  0
CYCLE:    664000052 Utilization ld q:  0
CYCLE:    664000052 Utilization st q:  0
CYCLE:    664000052 RDMA total latency:          0
CYCLE:    664000052 Utilization st q (incomplete):  0
CYCLE:    664000052 WDMA bytes sent:          0
CYCLE:    664000052 Utilization ex q:  0
CYCLE:    664000052 Utilization ex q (incomplete):  0
CYCLE:    664000052 Utilization st q (incomplete):  0
CYCLE:    664000052 Utilization ld q (incomplete):  0
CYCLE:    664000052 WDMA total latency:          0
CYCLE:    664000052 Utilization ex q:  0
CYCLE:    664000052 Utilization:  0
CYCLE:    664000052 Utilization ex q (incomplete):  0
CYCLE:    664500052 RDMA bytes rec:          0
CYCLE:    664500052 RDMA total latency:          0
CYCLE:    664500052 WDMA bytes sent:          0
CYCLE:    664500052 WDMA total latency:          0
CYCLE:    665000052 RDMA bytes rec:          0
CYCLE:    665000052 RDMA total latency:          0
CYCLE:    665000052 WDMA bytes sent:          0
CYCLE:    665000052 WDMA total latency:          0
CYCLE:    665500052 RDMA bytes rec:          0
CYCLE:    665500052 RDMA total latency:          0
CYCLE:    665500052 WDMA bytes sent:          0
CYCLE:    665500052 WDMA total latency:          0
CYCLE:    666000052 Utilization ld q (incomplete):  0
CYCLE:    666000052 RDMA bytes rec:          0
CYCLE:    666000052 Utilization st q:  0
CYCLE:    666000052 Utilization ld q:  0
CYCLE:    666000052 Utilization:  0
CYCLE:    666000052 Utilization ld q:  0
CYCLE:    666000052 Utilization st q:  0
CYCLE:    666000052 RDMA total latency:          0
CYCLE:    666000052 Utilization st q (incomplete):  0
CYCLE:    666000052 WDMA bytes sent:          0
CYCLE:    666000052 Utilization ex q:  0
CYCLE:    666000052 Utilization ex q (incomplete):  0
CYCLE:    666000052 Utilization st q (incomplete):  0
CYCLE:    666000052 Utilization ld q (incomplete):  0
CYCLE:    666000052 WDMA total latency:          0
CYCLE:    666000052 Utilization ex q:  0
CYCLE:    666000052 Utilization:  0
CYCLE:    666000052 Utilization ex q (incomplete):  0
CYCLE:    666500052 RDMA bytes rec:          0
CYCLE:    666500052 RDMA total latency:          0
CYCLE:    666500052 WDMA bytes sent:          0
CYCLE:    666500052 WDMA total latency:          0
CYCLE:    667000052 RDMA bytes rec:          0
CYCLE:    667000052 RDMA total latency:          0
CYCLE:    667000052 WDMA bytes sent:          0
CYCLE:    667000052 WDMA total latency:          0
CYCLE:    667500052 RDMA bytes rec:          0
CYCLE:    667500052 RDMA total latency:          0
CYCLE:    667500052 WDMA bytes sent:          0
CYCLE:    667500052 WDMA total latency:          0
CYCLE:    668000052 Utilization ld q (incomplete):  0
CYCLE:    668000052 RDMA bytes rec:          0
CYCLE:    668000052 Utilization st q:  0
CYCLE:    668000052 Utilization ld q:  0
CYCLE:    668000052 Utilization:  0
CYCLE:    668000052 Utilization ld q:  0
CYCLE:    668000052 Utilization st q:  0
CYCLE:    668000052 RDMA total latency:          0
CYCLE:    668000052 Utilization st q (incomplete):  0
CYCLE:    668000052 WDMA bytes sent:          0
CYCLE:    668000052 Utilization ex q:  0
CYCLE:    668000052 Utilization ex q (incomplete):  0
CYCLE:    668000052 Utilization st q (incomplete):  0
CYCLE:    668000052 Utilization ld q (incomplete):  0
CYCLE:    668000052 WDMA total latency:          0
CYCLE:    668000052 Utilization ex q:  0
CYCLE:    668000052 Utilization:  0
CYCLE:    668000052 Utilization ex q (incomplete):  0
CYCLE:    668500052 RDMA bytes rec:          0
CYCLE:    668500052 RDMA total latency:          0
CYCLE:    668500052 WDMA bytes sent:          0
CYCLE:    668500052 WDMA total latency:          0
CYCLE:    669000052 RDMA bytes rec:          0
CYCLE:    669000052 RDMA total latency:          0
CYCLE:    669000052 WDMA bytes sent:          0
CYCLE:    669000052 WDMA total latency:          0
CYCLE:    669500052 RDMA bytes rec:          0
CYCLE:    669500052 RDMA total latency:          0
CYCLE:    669500052 WDMA bytes sent:          0
CYCLE:    669500052 WDMA total latency:          0
CYCLE:    670000052 Utilization ld q (incomplete):  0
CYCLE:    670000052 RDMA bytes rec:          0
CYCLE:    670000052 Utilization st q:  0
CYCLE:    670000052 Utilization ld q:  0
CYCLE:    670000052 Utilization:  0
CYCLE:    670000052 Utilization ld q:  0
CYCLE:    670000052 Utilization st q:  0
CYCLE:    670000052 RDMA total latency:          0
CYCLE:    670000052 Utilization st q (incomplete):  0
CYCLE:    670000052 WDMA bytes sent:          0
CYCLE:    670000052 Utilization ex q:  0
CYCLE:    670000052 Utilization ex q (incomplete):  0
CYCLE:    670000052 Utilization st q (incomplete):  0
CYCLE:    670000052 Utilization ld q (incomplete):  0
CYCLE:    670000052 WDMA total latency:          0
CYCLE:    670000052 Utilization ex q:  0
CYCLE:    670000052 Utilization:  0
CYCLE:    670000052 Utilization ex q (incomplete):  0
CYCLE:    670500052 RDMA bytes rec:          0
CYCLE:    670500052 RDMA total latency:          0
CYCLE:    670500052 WDMA bytes sent:          0
CYCLE:    670500052 WDMA total latency:          0
CYCLE:    671000052 RDMA bytes rec:          0
CYCLE:    671000052 RDMA total latency:          0
CYCLE:    671000052 WDMA bytes sent:          0
CYCLE:    671000052 WDMA total latency:          0
CYCLE:    671500052 RDMA bytes rec:          0
CYCLE:    671500052 RDMA total latency:          0
CYCLE:    671500052 WDMA bytes sent:          0
CYCLE:    671500052 WDMA total latency:          0
CYCLE:    672000052 Utilization ld q (incomplete):  0
CYCLE:    672000052 RDMA bytes rec:          0
CYCLE:    672000052 Utilization st q:  0
CYCLE:    672000052 Utilization ld q:  0
CYCLE:    672000052 Utilization:  0
CYCLE:    672000052 Utilization ld q:  0
CYCLE:    672000052 Utilization st q:  0
CYCLE:    672000052 RDMA total latency:          0
CYCLE:    672000052 Utilization st q (incomplete):  0
CYCLE:    672000052 WDMA bytes sent:          0
CYCLE:    672000052 Utilization ex q:  0
CYCLE:    672000052 Utilization ex q (incomplete):  0
CYCLE:    672000052 Utilization st q (incomplete):  0
CYCLE:    672000052 Utilization ld q (incomplete):  0
CYCLE:    672000052 WDMA total latency:          0
CYCLE:    672000052 Utilization ex q:  0
CYCLE:    672000052 Utilization:  0
CYCLE:    672000052 Utilization ex q (incomplete):  0
CYCLE:    672500052 RDMA bytes rec:          0
CYCLE:    672500052 RDMA total latency:          0
CYCLE:    672500052 WDMA bytes sent:          0
CYCLE:    672500052 WDMA total latency:          0
CYCLE:    673000052 RDMA bytes rec:          0
CYCLE:    673000052 RDMA total latency:          0
CYCLE:    673000052 WDMA bytes sent:          0
CYCLE:    673000052 WDMA total latency:          0
CYCLE:    673500052 RDMA bytes rec:          0
CYCLE:    673500052 RDMA total latency:          0
CYCLE:    673500052 WDMA bytes sent:          0
CYCLE:    673500052 WDMA total latency:          0
CYCLE:    674000052 Utilization ld q (incomplete):  0
CYCLE:    674000052 RDMA bytes rec:          0
CYCLE:    674000052 Utilization st q:  0
CYCLE:    674000052 Utilization ld q:  0
CYCLE:    674000052 Utilization:  0
CYCLE:    674000052 Utilization ld q:  0
CYCLE:    674000052 Utilization st q:  0
CYCLE:    674000052 RDMA total latency:          0
CYCLE:    674000052 Utilization st q (incomplete):  0
CYCLE:    674000052 WDMA bytes sent:          0
CYCLE:    674000052 Utilization ex q:  0
CYCLE:    674000052 Utilization ex q (incomplete):  0
CYCLE:    674000052 Utilization st q (incomplete):  0
CYCLE:    674000052 Utilization ld q (incomplete):  0
CYCLE:    674000052 WDMA total latency:          0
CYCLE:    674000052 Utilization ex q:  0
CYCLE:    674000052 Utilization:  0
CYCLE:    674000052 Utilization ex q (incomplete):  0
CYCLE:    674500052 RDMA bytes rec:          0
CYCLE:    674500052 RDMA total latency:          0
CYCLE:    674500052 WDMA bytes sent:          0
CYCLE:    674500052 WDMA total latency:          0
CYCLE:    675000052 RDMA bytes rec:          0
CYCLE:    675000052 RDMA total latency:          0
CYCLE:    675000052 WDMA bytes sent:          0
CYCLE:    675000052 WDMA total latency:          0
CYCLE:    675500052 RDMA bytes rec:          0
CYCLE:    675500052 RDMA total latency:          0
CYCLE:    675500052 WDMA bytes sent:          0
CYCLE:    675500052 WDMA total latency:          0
CYCLE:    676000052 Utilization ld q (incomplete):  0
CYCLE:    676000052 RDMA bytes rec:          0
CYCLE:    676000052 Utilization st q:  0
CYCLE:    676000052 Utilization ld q:  0
CYCLE:    676000052 Utilization:  0
CYCLE:    676000052 Utilization ld q:  0
CYCLE:    676000052 Utilization st q:  0
CYCLE:    676000052 RDMA total latency:          0
CYCLE:    676000052 Utilization st q (incomplete):  0
CYCLE:    676000052 WDMA bytes sent:          0
CYCLE:    676000052 Utilization ex q:  0
CYCLE:    676000052 Utilization ex q (incomplete):  0
CYCLE:    676000052 Utilization st q (incomplete):  0
CYCLE:    676000052 Utilization ld q (incomplete):  0
CYCLE:    676000052 WDMA total latency:          0
CYCLE:    676000052 Utilization ex q:  0
CYCLE:    676000052 Utilization:  0
CYCLE:    676000052 Utilization ex q (incomplete):  0
CYCLE:    676500052 RDMA bytes rec:          0
CYCLE:    676500052 RDMA total latency:          0
CYCLE:    676500052 WDMA bytes sent:          0
CYCLE:    676500052 WDMA total latency:          0
CYCLE:    677000052 RDMA bytes rec:          0
CYCLE:    677000052 RDMA total latency:          0
CYCLE:    677000052 WDMA bytes sent:          0
CYCLE:    677000052 WDMA total latency:          0
CYCLE:    677500052 RDMA bytes rec:          0
CYCLE:    677500052 RDMA total latency:          0
CYCLE:    677500052 WDMA bytes sent:          0
CYCLE:    677500052 WDMA total latency:          0
CYCLE:    678000052 Utilization ld q (incomplete):  0
CYCLE:    678000052 RDMA bytes rec:          0
CYCLE:    678000052 Utilization st q:  0
CYCLE:    678000052 Utilization ld q:  0
CYCLE:    678000052 Utilization:  0
CYCLE:    678000052 Utilization ld q:  0
CYCLE:    678000052 Utilization st q:  0
CYCLE:    678000052 RDMA total latency:          0
CYCLE:    678000052 Utilization st q (incomplete):  0
CYCLE:    678000052 WDMA bytes sent:          0
CYCLE:    678000052 Utilization ex q:  0
CYCLE:    678000052 Utilization ex q (incomplete):  0
CYCLE:    678000052 Utilization st q (incomplete):  0
CYCLE:    678000052 Utilization ld q (incomplete):  0
CYCLE:    678000052 WDMA total latency:          0
CYCLE:    678000052 Utilization ex q:  0
CYCLE:    678000052 Utilization:  0
CYCLE:    678000052 Utilization ex q (incomplete):  0
CYCLE:    678500052 RDMA bytes rec:          0
CYCLE:    678500052 RDMA total latency:          0
CYCLE:    678500052 WDMA bytes sent:          0
CYCLE:    678500052 WDMA total latency:          0
CYCLE:    679000052 RDMA bytes rec:          0
CYCLE:    679000052 RDMA total latency:          0
CYCLE:    679000052 WDMA bytes sent:          0
CYCLE:    679000052 WDMA total latency:          0
CYCLE:    679500052 RDMA bytes rec:          0
CYCLE:    679500052 RDMA total latency:          0
CYCLE:    679500052 WDMA bytes sent:          0
CYCLE:    679500052 WDMA total latency:          0
CYCLE:    680000052 Utilization ld q (incomplete):  0
CYCLE:    680000052 RDMA bytes rec:          0
CYCLE:    680000052 Utilization st q:  0
CYCLE:    680000052 Utilization ld q:  0
CYCLE:    680000052 Utilization:  0
CYCLE:    680000052 Utilization ld q:  0
CYCLE:    680000052 Utilization st q:  0
CYCLE:    680000052 RDMA total latency:          0
CYCLE:    680000052 Utilization st q (incomplete):  0
CYCLE:    680000052 WDMA bytes sent:          0
CYCLE:    680000052 Utilization ex q:  0
CYCLE:    680000052 Utilization ex q (incomplete):  0
CYCLE:    680000052 Utilization st q (incomplete):  0
CYCLE:    680000052 Utilization ld q (incomplete):  0
CYCLE:    680000052 WDMA total latency:          0
CYCLE:    680000052 Utilization ex q:  0
CYCLE:    680000052 Utilization:  0
CYCLE:    680000052 Utilization ex q (incomplete):  0
CYCLE:    680500052 RDMA bytes rec:          0
CYCLE:    680500052 RDMA total latency:          0
CYCLE:    680500052 WDMA bytes sent:          0
CYCLE:    680500052 WDMA total latency:          0
CYCLE:    681000052 RDMA bytes rec:          0
CYCLE:    681000052 RDMA total latency:          0
CYCLE:    681000052 WDMA bytes sent:          0
CYCLE:    681000052 WDMA total latency:          0
CYCLE:    681500052 RDMA bytes rec:          0
CYCLE:    681500052 RDMA total latency:          0
CYCLE:    681500052 WDMA bytes sent:          0
CYCLE:    681500052 WDMA total latency:          0
CYCLE:    682000052 Utilization ld q (incomplete):  0
CYCLE:    682000052 RDMA bytes rec:          0
CYCLE:    682000052 Utilization st q:  0
CYCLE:    682000052 Utilization ld q:  0
CYCLE:    682000052 Utilization:  0
CYCLE:    682000052 Utilization ld q:  0
CYCLE:    682000052 Utilization st q:  0
CYCLE:    682000052 RDMA total latency:          0
CYCLE:    682000052 Utilization st q (incomplete):  0
CYCLE:    682000052 WDMA bytes sent:          0
CYCLE:    682000052 Utilization ex q:  0
CYCLE:    682000052 Utilization ex q (incomplete):  0
CYCLE:    682000052 Utilization st q (incomplete):  0
CYCLE:    682000052 Utilization ld q (incomplete):  0
CYCLE:    682000052 WDMA total latency:          0
CYCLE:    682000052 Utilization ex q:  0
CYCLE:    682000052 Utilization:  0
CYCLE:    682000052 Utilization ex q (incomplete):  0
CYCLE:    682500052 RDMA bytes rec:          0
CYCLE:    682500052 RDMA total latency:          0
CYCLE:    682500052 WDMA bytes sent:          0
CYCLE:    682500052 WDMA total latency:          0
CYCLE:    683000052 RDMA bytes rec:          0
CYCLE:    683000052 RDMA total latency:          0
CYCLE:    683000052 WDMA bytes sent:          0
CYCLE:    683000052 WDMA total latency:          0
CYCLE:    683500052 RDMA bytes rec:          0
CYCLE:    683500052 RDMA total latency:          0
CYCLE:    683500052 WDMA bytes sent:          0
CYCLE:    683500052 WDMA total latency:          0
CYCLE:    684000052 Utilization ld q (incomplete):  0
CYCLE:    684000052 RDMA bytes rec:          0
CYCLE:    684000052 Utilization st q:  0
CYCLE:    684000052 Utilization ld q:  0
CYCLE:    684000052 Utilization:  0
CYCLE:    684000052 Utilization ld q:  0
CYCLE:    684000052 Utilization st q:  0
CYCLE:    684000052 RDMA total latency:          0
CYCLE:    684000052 Utilization st q (incomplete):  0
CYCLE:    684000052 WDMA bytes sent:          0
CYCLE:    684000052 Utilization ex q:  0
CYCLE:    684000052 Utilization ex q (incomplete):  0
CYCLE:    684000052 Utilization st q (incomplete):  0
CYCLE:    684000052 Utilization ld q (incomplete):  0
CYCLE:    684000052 WDMA total latency:          0
CYCLE:    684000052 Utilization ex q:  0
CYCLE:    684000052 Utilization:  0
CYCLE:    684000052 Utilization ex q (incomplete):  0
CYCLE:    684500052 RDMA bytes rec:          0
CYCLE:    684500052 RDMA total latency:          0
CYCLE:    684500052 WDMA bytes sent:          0
CYCLE:    684500052 WDMA total latency:          0
CYCLE:    685000052 RDMA bytes rec:          0
CYCLE:    685000052 RDMA total latency:          0
CYCLE:    685000052 WDMA bytes sent:          0
CYCLE:    685000052 WDMA total latency:          0
CYCLE:    685500052 RDMA bytes rec:          0
CYCLE:    685500052 RDMA total latency:          0
CYCLE:    685500052 WDMA bytes sent:          0
CYCLE:    685500052 WDMA total latency:          0
CYCLE:    686000052 Utilization ld q (incomplete):  0
CYCLE:    686000052 RDMA bytes rec:          0
CYCLE:    686000052 Utilization st q:  0
CYCLE:    686000052 Utilization ld q:  0
CYCLE:    686000052 Utilization:  0
CYCLE:    686000052 Utilization ld q:  0
CYCLE:    686000052 Utilization st q:  0
CYCLE:    686000052 RDMA total latency:          0
CYCLE:    686000052 Utilization st q (incomplete):  0
CYCLE:    686000052 WDMA bytes sent:          0
CYCLE:    686000052 Utilization ex q:  0
CYCLE:    686000052 Utilization ex q (incomplete):  0
CYCLE:    686000052 Utilization st q (incomplete):  0
CYCLE:    686000052 Utilization ld q (incomplete):  0
CYCLE:    686000052 WDMA total latency:          0
CYCLE:    686000052 Utilization ex q:  0
CYCLE:    686000052 Utilization:  0
CYCLE:    686000052 Utilization ex q (incomplete):  0
CYCLE:    686500052 RDMA bytes rec:          0
CYCLE:    686500052 RDMA total latency:          0
CYCLE:    686500052 WDMA bytes sent:          0
CYCLE:    686500052 WDMA total latency:          0
CYCLE:    687000052 RDMA bytes rec:          0
CYCLE:    687000052 RDMA total latency:          0
CYCLE:    687000052 WDMA bytes sent:          0
CYCLE:    687000052 WDMA total latency:          0
CYCLE:    687500052 RDMA bytes rec:          0
CYCLE:    687500052 RDMA total latency:          0
CYCLE:    687500052 WDMA bytes sent:          0
CYCLE:    687500052 WDMA total latency:          0
CYCLE:    688000052 Utilization ld q (incomplete):  0
CYCLE:    688000052 RDMA bytes rec:          0
CYCLE:    688000052 Utilization st q:  0
CYCLE:    688000052 Utilization ld q:  0
CYCLE:    688000052 Utilization:  0
CYCLE:    688000052 Utilization ld q:  0
CYCLE:    688000052 Utilization st q:  0
CYCLE:    688000052 RDMA total latency:          0
CYCLE:    688000052 Utilization st q (incomplete):  0
CYCLE:    688000052 WDMA bytes sent:          0
CYCLE:    688000052 Utilization ex q:  0
CYCLE:    688000052 Utilization ex q (incomplete):  0
CYCLE:    688000052 Utilization st q (incomplete):  0
CYCLE:    688000052 Utilization ld q (incomplete):  0
CYCLE:    688000052 WDMA total latency:          0
CYCLE:    688000052 Utilization ex q:  0
CYCLE:    688000052 Utilization:  0
CYCLE:    688000052 Utilization ex q (incomplete):  0
CYCLE:    688500052 RDMA bytes rec:          0
CYCLE:    688500052 RDMA total latency:          0
CYCLE:    688500052 WDMA bytes sent:          0
CYCLE:    688500052 WDMA total latency:          0
CYCLE:    689000052 RDMA bytes rec:          0
CYCLE:    689000052 RDMA total latency:          0
CYCLE:    689000052 WDMA bytes sent:          0
CYCLE:    689000052 WDMA total latency:          0
CYCLE:    689500052 RDMA bytes rec:          0
CYCLE:    689500052 RDMA total latency:          0
CYCLE:    689500052 WDMA bytes sent:          0
CYCLE:    689500052 WDMA total latency:          0
CYCLE:    690000052 Utilization ld q (incomplete):  0
CYCLE:    690000052 RDMA bytes rec:          0
CYCLE:    690000052 Utilization st q:  0
CYCLE:    690000052 Utilization ld q:  0
CYCLE:    690000052 Utilization:  0
CYCLE:    690000052 Utilization ld q:  0
CYCLE:    690000052 Utilization st q:  0
CYCLE:    690000052 RDMA total latency:          0
CYCLE:    690000052 Utilization st q (incomplete):  0
CYCLE:    690000052 WDMA bytes sent:          0
CYCLE:    690000052 Utilization ex q:  0
CYCLE:    690000052 Utilization ex q (incomplete):  0
CYCLE:    690000052 Utilization st q (incomplete):  0
CYCLE:    690000052 Utilization ld q (incomplete):  0
CYCLE:    690000052 WDMA total latency:          0
CYCLE:    690000052 Utilization ex q:  0
CYCLE:    690000052 Utilization:  0
CYCLE:    690000052 Utilization ex q (incomplete):  0
CYCLE:    690500052 RDMA bytes rec:          0
CYCLE:    690500052 RDMA total latency:          0
CYCLE:    690500052 WDMA bytes sent:          0
CYCLE:    690500052 WDMA total latency:          0
CYCLE:    691000052 RDMA bytes rec:          0
CYCLE:    691000052 RDMA total latency:          0
CYCLE:    691000052 WDMA bytes sent:          0
CYCLE:    691000052 WDMA total latency:          0
CYCLE:    691500052 RDMA bytes rec:          0
CYCLE:    691500052 RDMA total latency:          0
CYCLE:    691500052 WDMA bytes sent:          0
CYCLE:    691500052 WDMA total latency:          0
CYCLE:    692000052 Utilization ld q (incomplete):  0
CYCLE:    692000052 RDMA bytes rec:          0
CYCLE:    692000052 Utilization st q:  0
CYCLE:    692000052 Utilization ld q:  0
CYCLE:    692000052 Utilization:  0
CYCLE:    692000052 Utilization ld q:  0
CYCLE:    692000052 Utilization st q:  0
CYCLE:    692000052 RDMA total latency:          0
CYCLE:    692000052 Utilization st q (incomplete):  0
CYCLE:    692000052 WDMA bytes sent:          0
CYCLE:    692000052 Utilization ex q:  0
CYCLE:    692000052 Utilization ex q (incomplete):  0
CYCLE:    692000052 Utilization st q (incomplete):  0
CYCLE:    692000052 Utilization ld q (incomplete):  0
CYCLE:    692000052 WDMA total latency:          0
CYCLE:    692000052 Utilization ex q:  0
CYCLE:    692000052 Utilization:  0
CYCLE:    692000052 Utilization ex q (incomplete):  0
CYCLE:    692500052 RDMA bytes rec:          0
CYCLE:    692500052 RDMA total latency:          0
CYCLE:    692500052 WDMA bytes sent:          0
CYCLE:    692500052 WDMA total latency:          0
CYCLE:    693000052 RDMA bytes rec:          0
CYCLE:    693000052 RDMA total latency:          0
CYCLE:    693000052 WDMA bytes sent:          0
CYCLE:    693000052 WDMA total latency:          0
CYCLE:    693500052 RDMA bytes rec:          0
CYCLE:    693500052 RDMA total latency:          0
CYCLE:    693500052 WDMA bytes sent:          0
CYCLE:    693500052 WDMA total latency:          0
CYCLE:    694000052 Utilization ld q (incomplete):  0
CYCLE:    694000052 RDMA bytes rec:          0
CYCLE:    694000052 Utilization st q:  0
CYCLE:    694000052 Utilization ld q:  0
CYCLE:    694000052 Utilization:  0
CYCLE:    694000052 Utilization ld q:  0
CYCLE:    694000052 Utilization st q:  0
CYCLE:    694000052 RDMA total latency:          0
CYCLE:    694000052 Utilization st q (incomplete):  0
CYCLE:    694000052 WDMA bytes sent:          0
CYCLE:    694000052 Utilization ex q:  0
CYCLE:    694000052 Utilization ex q (incomplete):  0
CYCLE:    694000052 Utilization st q (incomplete):  0
CYCLE:    694000052 Utilization ld q (incomplete):  0
CYCLE:    694000052 WDMA total latency:          0
CYCLE:    694000052 Utilization ex q:  0
CYCLE:    694000052 Utilization:  0
CYCLE:    694000052 Utilization ex q (incomplete):  0
CYCLE:    694500052 RDMA bytes rec:          0
CYCLE:    694500052 RDMA total latency:          0
CYCLE:    694500052 WDMA bytes sent:          0
CYCLE:    694500052 WDMA total latency:          0
CYCLE:    695000052 RDMA bytes rec:          0
CYCLE:    695000052 RDMA total latency:          0
CYCLE:    695000052 WDMA bytes sent:          0
CYCLE:    695000052 WDMA total latency:          0
CYCLE:    695500052 RDMA bytes rec:          0
CYCLE:    695500052 RDMA total latency:          0
CYCLE:    695500052 WDMA bytes sent:          0
CYCLE:    695500052 WDMA total latency:          0
CYCLE:    696000052 Utilization ld q (incomplete):  0
CYCLE:    696000052 RDMA bytes rec:          0
CYCLE:    696000052 Utilization st q:  0
CYCLE:    696000052 Utilization ld q:  0
CYCLE:    696000052 Utilization:  0
CYCLE:    696000052 Utilization ld q:  0
CYCLE:    696000052 Utilization st q:  0
CYCLE:    696000052 RDMA total latency:          0
CYCLE:    696000052 Utilization st q (incomplete):  0
CYCLE:    696000052 WDMA bytes sent:          0
CYCLE:    696000052 Utilization ex q:  0
CYCLE:    696000052 Utilization ex q (incomplete):  0
CYCLE:    696000052 Utilization st q (incomplete):  0
CYCLE:    696000052 Utilization ld q (incomplete):  0
CYCLE:    696000052 WDMA total latency:          0
CYCLE:    696000052 Utilization ex q:  0
CYCLE:    696000052 Utilization:  0
CYCLE:    696000052 Utilization ex q (incomplete):  0
CYCLE:    696500052 RDMA bytes rec:          0
CYCLE:    696500052 RDMA total latency:          0
CYCLE:    696500052 WDMA bytes sent:          0
CYCLE:    696500052 WDMA total latency:          0
CYCLE:    697000052 RDMA bytes rec:          0
CYCLE:    697000052 RDMA total latency:          0
CYCLE:    697000052 WDMA bytes sent:          0
CYCLE:    697000052 WDMA total latency:          0
CYCLE:    697500052 RDMA bytes rec:          0
CYCLE:    697500052 RDMA total latency:          0
CYCLE:    697500052 WDMA bytes sent:          0
CYCLE:    697500052 WDMA total latency:          0
CYCLE:    698000052 Utilization ld q (incomplete):  0
CYCLE:    698000052 RDMA bytes rec:          0
CYCLE:    698000052 Utilization st q:  0
CYCLE:    698000052 Utilization ld q:  0
CYCLE:    698000052 Utilization:  0
CYCLE:    698000052 Utilization ld q:  0
CYCLE:    698000052 Utilization st q:  0
CYCLE:    698000052 RDMA total latency:          0
CYCLE:    698000052 Utilization st q (incomplete):  0
CYCLE:    698000052 WDMA bytes sent:          0
CYCLE:    698000052 Utilization ex q:  0
CYCLE:    698000052 Utilization ex q (incomplete):  0
CYCLE:    698000052 Utilization st q (incomplete):  0
CYCLE:    698000052 Utilization ld q (incomplete):  0
CYCLE:    698000052 WDMA total latency:          0
CYCLE:    698000052 Utilization ex q:  0
CYCLE:    698000052 Utilization:  0
CYCLE:    698000052 Utilization ex q (incomplete):  0
CYCLE:    698500052 RDMA bytes rec:          0
CYCLE:    698500052 RDMA total latency:          0
CYCLE:    698500052 WDMA bytes sent:          0
CYCLE:    698500052 WDMA total latency:          0
CYCLE:    699000052 RDMA bytes rec:          0
CYCLE:    699000052 RDMA total latency:          0
CYCLE:    699000052 WDMA bytes sent:          0
CYCLE:    699000052 WDMA total latency:          0
CYCLE:    699500052 RDMA bytes rec:          0
CYCLE:    699500052 RDMA total latency:          0
CYCLE:    699500052 WDMA bytes sent:          0
CYCLE:    699500052 WDMA total latency:          0
CYCLE:    700000052 Utilization ld q (incomplete):  0
CYCLE:    700000052 RDMA bytes rec:          0
CYCLE:    700000052 Utilization st q:  0
CYCLE:    700000052 Utilization ld q:  0
CYCLE:    700000052 Utilization:  0
CYCLE:    700000052 Utilization ld q:  0
CYCLE:    700000052 Utilization st q:  0
CYCLE:    700000052 RDMA total latency:          0
CYCLE:    700000052 Utilization st q (incomplete):  0
CYCLE:    700000052 WDMA bytes sent:          0
CYCLE:    700000052 Utilization ex q:  0
CYCLE:    700000052 Utilization ex q (incomplete):  0
CYCLE:    700000052 Utilization st q (incomplete):  0
CYCLE:    700000052 Utilization ld q (incomplete):  0
CYCLE:    700000052 WDMA total latency:          0
CYCLE:    700000052 Utilization ex q:  0
CYCLE:    700000052 Utilization:  0
CYCLE:    700000052 Utilization ex q (incomplete):  0
CYCLE:    700500052 RDMA bytes rec:          0
CYCLE:    700500052 RDMA total latency:          0
CYCLE:    700500052 WDMA bytes sent:          0
CYCLE:    700500052 WDMA total latency:          0
CYCLE:    701000052 RDMA bytes rec:          0
CYCLE:    701000052 RDMA total latency:          0
CYCLE:    701000052 WDMA bytes sent:          0
CYCLE:    701000052 WDMA total latency:          0
CYCLE:    701500052 RDMA bytes rec:          0
CYCLE:    701500052 RDMA total latency:          0
CYCLE:    701500052 WDMA bytes sent:          0
CYCLE:    701500052 WDMA total latency:          0
CYCLE:    702000052 Utilization ld q (incomplete):  0
CYCLE:    702000052 RDMA bytes rec:          0
CYCLE:    702000052 Utilization st q:  0
CYCLE:    702000052 Utilization ld q:  0
CYCLE:    702000052 Utilization:  0
CYCLE:    702000052 Utilization ld q:  0
CYCLE:    702000052 Utilization st q:  0
CYCLE:    702000052 RDMA total latency:          0
CYCLE:    702000052 Utilization st q (incomplete):  0
CYCLE:    702000052 WDMA bytes sent:          0
CYCLE:    702000052 Utilization ex q:  0
CYCLE:    702000052 Utilization ex q (incomplete):  0
CYCLE:    702000052 Utilization st q (incomplete):  0
CYCLE:    702000052 Utilization ld q (incomplete):  0
CYCLE:    702000052 WDMA total latency:          0
CYCLE:    702000052 Utilization ex q:  0
CYCLE:    702000052 Utilization:  0
CYCLE:    702000052 Utilization ex q (incomplete):  0
CYCLE:    702500052 RDMA bytes rec:          0
CYCLE:    702500052 RDMA total latency:          0
CYCLE:    702500052 WDMA bytes sent:          0
CYCLE:    702500052 WDMA total latency:          0
CYCLE:    703000052 RDMA bytes rec:          0
CYCLE:    703000052 RDMA total latency:          0
CYCLE:    703000052 WDMA bytes sent:          0
CYCLE:    703000052 WDMA total latency:          0
CYCLE:    703500052 RDMA bytes rec:          0
CYCLE:    703500052 RDMA total latency:          0
CYCLE:    703500052 WDMA bytes sent:          0
CYCLE:    703500052 WDMA total latency:          0
CYCLE:    704000052 Utilization ld q (incomplete):  0
CYCLE:    704000052 RDMA bytes rec:          0
CYCLE:    704000052 Utilization st q:  0
CYCLE:    704000052 Utilization ld q:  0
CYCLE:    704000052 Utilization:  0
CYCLE:    704000052 Utilization ld q:  0
CYCLE:    704000052 Utilization st q:  0
CYCLE:    704000052 RDMA total latency:          0
CYCLE:    704000052 Utilization st q (incomplete):  0
CYCLE:    704000052 WDMA bytes sent:          0
CYCLE:    704000052 Utilization ex q:  0
CYCLE:    704000052 Utilization ex q (incomplete):  0
CYCLE:    704000052 Utilization st q (incomplete):  0
CYCLE:    704000052 Utilization ld q (incomplete):  0
CYCLE:    704000052 WDMA total latency:          0
CYCLE:    704000052 Utilization ex q:  0
CYCLE:    704000052 Utilization:  0
CYCLE:    704000052 Utilization ex q (incomplete):  0
CYCLE:    704500052 RDMA bytes rec:          0
CYCLE:    704500052 RDMA total latency:          0
CYCLE:    704500052 WDMA bytes sent:          0
CYCLE:    704500052 WDMA total latency:          0
CYCLE:    705000052 RDMA bytes rec:          0
CYCLE:    705000052 RDMA total latency:          0
CYCLE:    705000052 WDMA bytes sent:          0
CYCLE:    705000052 WDMA total latency:          0
CYCLE:    705500052 RDMA bytes rec:          0
CYCLE:    705500052 RDMA total latency:          0
CYCLE:    705500052 WDMA bytes sent:          0
CYCLE:    705500052 WDMA total latency:          0
CYCLE:    706000052 Utilization ld q (incomplete):  0
CYCLE:    706000052 RDMA bytes rec:          0
CYCLE:    706000052 Utilization st q:  0
CYCLE:    706000052 Utilization ld q:  0
CYCLE:    706000052 Utilization:  0
CYCLE:    706000052 Utilization ld q:  0
CYCLE:    706000052 Utilization st q:  0
CYCLE:    706000052 RDMA total latency:          0
CYCLE:    706000052 Utilization st q (incomplete):  0
CYCLE:    706000052 WDMA bytes sent:          0
CYCLE:    706000052 Utilization ex q:  0
CYCLE:    706000052 Utilization ex q (incomplete):  0
CYCLE:    706000052 Utilization st q (incomplete):  0
CYCLE:    706000052 Utilization ld q (incomplete):  0
CYCLE:    706000052 WDMA total latency:          0
CYCLE:    706000052 Utilization ex q:  0
CYCLE:    706000052 Utilization:  0
CYCLE:    706000052 Utilization ex q (incomplete):  0
CYCLE:    706500052 RDMA bytes rec:          0
CYCLE:    706500052 RDMA total latency:          0
CYCLE:    706500052 WDMA bytes sent:          0
CYCLE:    706500052 WDMA total latency:          0
CYCLE:    707000052 RDMA bytes rec:          0
CYCLE:    707000052 RDMA total latency:          0
CYCLE:    707000052 WDMA bytes sent:          0
CYCLE:    707000052 WDMA total latency:          0
CYCLE:    707500052 RDMA bytes rec:          0
CYCLE:    707500052 RDMA total latency:          0
CYCLE:    707500052 WDMA bytes sent:          0
CYCLE:    707500052 WDMA total latency:          0
CYCLE:    708000052 Utilization ld q (incomplete):  0
CYCLE:    708000052 RDMA bytes rec:          0
CYCLE:    708000052 Utilization st q:  0
CYCLE:    708000052 Utilization ld q:  0
CYCLE:    708000052 Utilization:  0
CYCLE:    708000052 Utilization ld q:  0
CYCLE:    708000052 Utilization st q:  0
CYCLE:    708000052 RDMA total latency:          0
CYCLE:    708000052 Utilization st q (incomplete):  0
CYCLE:    708000052 WDMA bytes sent:          0
CYCLE:    708000052 Utilization ex q:  0
CYCLE:    708000052 Utilization ex q (incomplete):  0
CYCLE:    708000052 Utilization st q (incomplete):  0
CYCLE:    708000052 Utilization ld q (incomplete):  0
CYCLE:    708000052 WDMA total latency:          0
CYCLE:    708000052 Utilization ex q:  0
CYCLE:    708000052 Utilization:  0
CYCLE:    708000052 Utilization ex q (incomplete):  0
CYCLE:    708500052 RDMA bytes rec:          0
CYCLE:    708500052 RDMA total latency:          0
CYCLE:    708500052 WDMA bytes sent:          0
CYCLE:    708500052 WDMA total latency:          0
CYCLE:    709000052 RDMA bytes rec:          0
CYCLE:    709000052 RDMA total latency:          0
CYCLE:    709000052 WDMA bytes sent:          0
CYCLE:    709000052 WDMA total latency:          0
CYCLE:    709500052 RDMA bytes rec:          0
CYCLE:    709500052 RDMA total latency:          0
CYCLE:    709500052 WDMA bytes sent:          0
CYCLE:    709500052 WDMA total latency:          0
CYCLE:    710000052 Utilization ld q (incomplete):  0
CYCLE:    710000052 RDMA bytes rec:          0
CYCLE:    710000052 Utilization st q:  0
CYCLE:    710000052 Utilization ld q:  0
CYCLE:    710000052 Utilization:  0
CYCLE:    710000052 Utilization ld q:  0
CYCLE:    710000052 Utilization st q:  0
CYCLE:    710000052 RDMA total latency:          0
CYCLE:    710000052 Utilization st q (incomplete):  0
CYCLE:    710000052 WDMA bytes sent:          0
CYCLE:    710000052 Utilization ex q:  0
CYCLE:    710000052 Utilization ex q (incomplete):  0
CYCLE:    710000052 Utilization st q (incomplete):  0
CYCLE:    710000052 Utilization ld q (incomplete):  0
CYCLE:    710000052 WDMA total latency:          0
CYCLE:    710000052 Utilization ex q:  0
CYCLE:    710000052 Utilization:  0
CYCLE:    710000052 Utilization ex q (incomplete):  0
CYCLE:    710500052 RDMA bytes rec:          0
CYCLE:    710500052 RDMA total latency:          0
CYCLE:    710500052 WDMA bytes sent:          0
CYCLE:    710500052 WDMA total latency:          0
CYCLE:    711000052 RDMA bytes rec:          0
CYCLE:    711000052 RDMA total latency:          0
CYCLE:    711000052 WDMA bytes sent:          0
CYCLE:    711000052 WDMA total latency:          0
CYCLE:    711500052 RDMA bytes rec:          0
CYCLE:    711500052 RDMA total latency:          0
CYCLE:    711500052 WDMA bytes sent:          0
CYCLE:    711500052 WDMA total latency:          0
CYCLE:    712000052 Utilization ld q (incomplete):  0
CYCLE:    712000052 RDMA bytes rec:          0
CYCLE:    712000052 Utilization st q:  0
CYCLE:    712000052 Utilization ld q:  0
CYCLE:    712000052 Utilization:  0
CYCLE:    712000052 Utilization ld q:  0
CYCLE:    712000052 Utilization st q:  0
CYCLE:    712000052 RDMA total latency:          0
CYCLE:    712000052 Utilization st q (incomplete):  0
CYCLE:    712000052 WDMA bytes sent:          0
CYCLE:    712000052 Utilization ex q:  0
CYCLE:    712000052 Utilization ex q (incomplete):  0
CYCLE:    712000052 Utilization st q (incomplete):  0
CYCLE:    712000052 Utilization ld q (incomplete):  0
CYCLE:    712000052 WDMA total latency:          0
CYCLE:    712000052 Utilization ex q:  0
CYCLE:    712000052 Utilization:  0
CYCLE:    712000052 Utilization ex q (incomplete):  0
CYCLE:    712500052 RDMA bytes rec:          0
CYCLE:    712500052 RDMA total latency:          0
CYCLE:    712500052 WDMA bytes sent:          0
CYCLE:    712500052 WDMA total latency:          0
CYCLE:    713000052 RDMA bytes rec:          0
CYCLE:    713000052 RDMA total latency:          0
CYCLE:    713000052 WDMA bytes sent:          0
CYCLE:    713000052 WDMA total latency:          0
CYCLE:    713500052 RDMA bytes rec:          0
CYCLE:    713500052 RDMA total latency:          0
CYCLE:    713500052 WDMA bytes sent:          0
CYCLE:    713500052 WDMA total latency:          0
CYCLE:    714000052 Utilization ld q (incomplete):  0
CYCLE:    714000052 RDMA bytes rec:          0
CYCLE:    714000052 Utilization st q:  0
CYCLE:    714000052 Utilization ld q:  0
CYCLE:    714000052 Utilization:  0
CYCLE:    714000052 Utilization ld q:  0
CYCLE:    714000052 Utilization st q:  0
CYCLE:    714000052 RDMA total latency:          0
CYCLE:    714000052 Utilization st q (incomplete):  0
CYCLE:    714000052 WDMA bytes sent:          0
CYCLE:    714000052 Utilization ex q:  0
CYCLE:    714000052 Utilization ex q (incomplete):  0
CYCLE:    714000052 Utilization st q (incomplete):  0
CYCLE:    714000052 Utilization ld q (incomplete):  0
CYCLE:    714000052 WDMA total latency:          0
CYCLE:    714000052 Utilization ex q:  0
CYCLE:    714000052 Utilization:  0
CYCLE:    714000052 Utilization ex q (incomplete):  0
CYCLE:    714500052 RDMA bytes rec:          0
CYCLE:    714500052 RDMA total latency:          0
CYCLE:    714500052 WDMA bytes sent:          0
CYCLE:    714500052 WDMA total latency:          0
CYCLE:    715000052 RDMA bytes rec:          0
CYCLE:    715000052 RDMA total latency:          0
CYCLE:    715000052 WDMA bytes sent:          0
CYCLE:    715000052 WDMA total latency:          0
CYCLE:    715500052 RDMA bytes rec:          0
CYCLE:    715500052 RDMA total latency:          0
CYCLE:    715500052 WDMA bytes sent:          0
CYCLE:    715500052 WDMA total latency:          0
CYCLE:    716000052 Utilization ld q (incomplete):  0
CYCLE:    716000052 RDMA bytes rec:          0
CYCLE:    716000052 Utilization st q:  0
CYCLE:    716000052 Utilization ld q:  0
CYCLE:    716000052 Utilization:  0
CYCLE:    716000052 Utilization ld q:  0
CYCLE:    716000052 Utilization st q:  0
CYCLE:    716000052 RDMA total latency:          0
CYCLE:    716000052 Utilization st q (incomplete):  0
CYCLE:    716000052 WDMA bytes sent:          0
CYCLE:    716000052 Utilization ex q:  0
CYCLE:    716000052 Utilization ex q (incomplete):  0
CYCLE:    716000052 Utilization st q (incomplete):  0
CYCLE:    716000052 Utilization ld q (incomplete):  0
CYCLE:    716000052 WDMA total latency:          0
CYCLE:    716000052 Utilization ex q:  0
CYCLE:    716000052 Utilization:  0
CYCLE:    716000052 Utilization ex q (incomplete):  0
CYCLE:    716500052 RDMA bytes rec:          0
CYCLE:    716500052 RDMA total latency:          0
CYCLE:    716500052 WDMA bytes sent:          0
CYCLE:    716500052 WDMA total latency:          0
CYCLE:    717000052 RDMA bytes rec:          0
CYCLE:    717000052 RDMA total latency:          0
CYCLE:    717000052 WDMA bytes sent:          0
CYCLE:    717000052 WDMA total latency:          0
CYCLE:    717500052 RDMA bytes rec:          0
CYCLE:    717500052 RDMA total latency:          0
CYCLE:    717500052 WDMA bytes sent:          0
CYCLE:    717500052 WDMA total latency:          0
CYCLE:    718000052 Utilization ld q (incomplete):  0
CYCLE:    718000052 RDMA bytes rec:          0
CYCLE:    718000052 Utilization st q:  0
CYCLE:    718000052 Utilization ld q:  0
CYCLE:    718000052 Utilization:  0
CYCLE:    718000052 Utilization ld q:  0
CYCLE:    718000052 Utilization st q:  0
CYCLE:    718000052 RDMA total latency:          0
CYCLE:    718000052 Utilization st q (incomplete):  0
CYCLE:    718000052 WDMA bytes sent:          0
CYCLE:    718000052 Utilization ex q:  0
CYCLE:    718000052 Utilization ex q (incomplete):  0
CYCLE:    718000052 Utilization st q (incomplete):  0
CYCLE:    718000052 Utilization ld q (incomplete):  0
CYCLE:    718000052 WDMA total latency:          0
CYCLE:    718000052 Utilization ex q:  0
CYCLE:    718000052 Utilization:  0
CYCLE:    718000052 Utilization ex q (incomplete):  0
CYCLE:    718500052 RDMA bytes rec:          0
CYCLE:    718500052 RDMA total latency:          0
CYCLE:    718500052 WDMA bytes sent:          0
CYCLE:    718500052 WDMA total latency:          0
CYCLE:    719000052 RDMA bytes rec:          0
CYCLE:    719000052 RDMA total latency:          0
CYCLE:    719000052 WDMA bytes sent:          0
CYCLE:    719000052 WDMA total latency:          0
CYCLE:    719500052 RDMA bytes rec:          0
CYCLE:    719500052 RDMA total latency:          0
CYCLE:    719500052 WDMA bytes sent:          0
CYCLE:    719500052 WDMA total latency:          0
CYCLE:    720000052 Utilization ld q (incomplete):  0
CYCLE:    720000052 RDMA bytes rec:          0
CYCLE:    720000052 Utilization st q:  0
CYCLE:    720000052 Utilization ld q:  0
CYCLE:    720000052 Utilization:  0
CYCLE:    720000052 Utilization ld q:  0
CYCLE:    720000052 Utilization st q:  0
CYCLE:    720000052 RDMA total latency:          0
CYCLE:    720000052 Utilization st q (incomplete):  0
CYCLE:    720000052 WDMA bytes sent:          0
CYCLE:    720000052 Utilization ex q:  0
CYCLE:    720000052 Utilization ex q (incomplete):  0
CYCLE:    720000052 Utilization st q (incomplete):  0
CYCLE:    720000052 Utilization ld q (incomplete):  0
CYCLE:    720000052 WDMA total latency:          0
CYCLE:    720000052 Utilization ex q:  0
CYCLE:    720000052 Utilization:  0
CYCLE:    720000052 Utilization ex q (incomplete):  0
CYCLE:    720500052 RDMA bytes rec:          0
CYCLE:    720500052 RDMA total latency:          0
CYCLE:    720500052 WDMA bytes sent:          0
CYCLE:    720500052 WDMA total latency:          0
CYCLE:    721000052 RDMA bytes rec:          0
CYCLE:    721000052 RDMA total latency:          0
CYCLE:    721000052 WDMA bytes sent:          0
CYCLE:    721000052 WDMA total latency:          0
CYCLE:    721500052 RDMA bytes rec:          0
CYCLE:    721500052 RDMA total latency:          0
CYCLE:    721500052 WDMA bytes sent:          0
CYCLE:    721500052 WDMA total latency:          0
CYCLE:    722000052 Utilization ld q (incomplete):  0
CYCLE:    722000052 RDMA bytes rec:          0
CYCLE:    722000052 Utilization st q:  0
CYCLE:    722000052 Utilization ld q:  0
CYCLE:    722000052 Utilization:  0
CYCLE:    722000052 Utilization ld q:  0
CYCLE:    722000052 Utilization st q:  0
CYCLE:    722000052 RDMA total latency:          0
CYCLE:    722000052 Utilization st q (incomplete):  0
CYCLE:    722000052 WDMA bytes sent:          0
CYCLE:    722000052 Utilization ex q:  0
CYCLE:    722000052 Utilization ex q (incomplete):  0
CYCLE:    722000052 Utilization st q (incomplete):  0
CYCLE:    722000052 Utilization ld q (incomplete):  0
CYCLE:    722000052 WDMA total latency:          0
CYCLE:    722000052 Utilization ex q:  0
CYCLE:    722000052 Utilization:  0
CYCLE:    722000052 Utilization ex q (incomplete):  0
CYCLE:    722500052 RDMA bytes rec:          0
CYCLE:    722500052 RDMA total latency:          0
CYCLE:    722500052 WDMA bytes sent:          0
CYCLE:    722500052 WDMA total latency:          0
CYCLE:    723000052 RDMA bytes rec:          0
CYCLE:    723000052 RDMA total latency:          0
CYCLE:    723000052 WDMA bytes sent:          0
CYCLE:    723000052 WDMA total latency:          0
CYCLE:    723500052 RDMA bytes rec:          0
CYCLE:    723500052 RDMA total latency:          0
CYCLE:    723500052 WDMA bytes sent:          0
CYCLE:    723500052 WDMA total latency:          0
CYCLE:    724000052 Utilization ld q (incomplete):  0
CYCLE:    724000052 RDMA bytes rec:          0
CYCLE:    724000052 Utilization st q:  0
CYCLE:    724000052 Utilization ld q:  0
CYCLE:    724000052 Utilization:  0
CYCLE:    724000052 Utilization ld q:  0
CYCLE:    724000052 Utilization st q:  0
CYCLE:    724000052 RDMA total latency:          0
CYCLE:    724000052 Utilization st q (incomplete):  0
CYCLE:    724000052 WDMA bytes sent:          0
CYCLE:    724000052 Utilization ex q:  0
CYCLE:    724000052 Utilization ex q (incomplete):  0
CYCLE:    724000052 Utilization st q (incomplete):  0
CYCLE:    724000052 Utilization ld q (incomplete):  0
CYCLE:    724000052 WDMA total latency:          0
CYCLE:    724000052 Utilization ex q:  0
CYCLE:    724000052 Utilization:  0
CYCLE:    724000052 Utilization ex q (incomplete):  0
CYCLE:    724500052 RDMA bytes rec:          0
CYCLE:    724500052 RDMA total latency:          0
CYCLE:    724500052 WDMA bytes sent:          0
CYCLE:    724500052 WDMA total latency:          0
CYCLE:    725000052 RDMA bytes rec:          0
CYCLE:    725000052 RDMA total latency:          0
CYCLE:    725000052 WDMA bytes sent:          0
CYCLE:    725000052 WDMA total latency:          0
CYCLE:    725500052 RDMA bytes rec:          0
CYCLE:    725500052 RDMA total latency:          0
CYCLE:    725500052 WDMA bytes sent:          0
CYCLE:    725500052 WDMA total latency:          0
CYCLE:    726000052 Utilization ld q (incomplete):  0
CYCLE:    726000052 RDMA bytes rec:          0
CYCLE:    726000052 Utilization st q:  0
CYCLE:    726000052 Utilization ld q:  0
CYCLE:    726000052 Utilization:  0
CYCLE:    726000052 Utilization ld q:  0
CYCLE:    726000052 Utilization st q:  0
CYCLE:    726000052 RDMA total latency:          0
CYCLE:    726000052 Utilization st q (incomplete):  0
CYCLE:    726000052 WDMA bytes sent:          0
CYCLE:    726000052 Utilization ex q:  0
CYCLE:    726000052 Utilization ex q (incomplete):  0
CYCLE:    726000052 Utilization st q (incomplete):  0
CYCLE:    726000052 Utilization ld q (incomplete):  0
CYCLE:    726000052 WDMA total latency:          0
CYCLE:    726000052 Utilization ex q:  0
CYCLE:    726000052 Utilization:  0
CYCLE:    726000052 Utilization ex q (incomplete):  0
CYCLE:    726500052 RDMA bytes rec:          0
CYCLE:    726500052 RDMA total latency:          0
CYCLE:    726500052 WDMA bytes sent:          0
CYCLE:    726500052 WDMA total latency:          0
CYCLE:    727000052 RDMA bytes rec:          0
CYCLE:    727000052 RDMA total latency:          0
CYCLE:    727000052 WDMA bytes sent:          0
CYCLE:    727000052 WDMA total latency:          0
CYCLE:    727500052 RDMA bytes rec:          0
CYCLE:    727500052 RDMA total latency:          0
CYCLE:    727500052 WDMA bytes sent:          0
CYCLE:    727500052 WDMA total latency:          0
CYCLE:    728000052 Utilization ld q (incomplete):  0
CYCLE:    728000052 RDMA bytes rec:          0
CYCLE:    728000052 Utilization st q:  0
CYCLE:    728000052 Utilization ld q:  0
CYCLE:    728000052 Utilization:  0
CYCLE:    728000052 Utilization ld q:  0
CYCLE:    728000052 Utilization st q:  0
CYCLE:    728000052 RDMA total latency:          0
CYCLE:    728000052 Utilization st q (incomplete):  0
CYCLE:    728000052 WDMA bytes sent:          0
CYCLE:    728000052 Utilization ex q:  0
CYCLE:    728000052 Utilization ex q (incomplete):  0
CYCLE:    728000052 Utilization st q (incomplete):  0
CYCLE:    728000052 Utilization ld q (incomplete):  0
CYCLE:    728000052 WDMA total latency:          0
CYCLE:    728000052 Utilization ex q:  0
CYCLE:    728000052 Utilization:  0
CYCLE:    728000052 Utilization ex q (incomplete):  0
CYCLE:    728500052 RDMA bytes rec:          0
CYCLE:    728500052 RDMA total latency:          0
CYCLE:    728500052 WDMA bytes sent:          0
CYCLE:    728500052 WDMA total latency:          0
CYCLE:    729000052 RDMA bytes rec:          0
CYCLE:    729000052 RDMA total latency:          0
CYCLE:    729000052 WDMA bytes sent:          0
CYCLE:    729000052 WDMA total latency:          0
CYCLE:    729500052 RDMA bytes rec:          0
CYCLE:    729500052 RDMA total latency:          0
CYCLE:    729500052 WDMA bytes sent:          0
CYCLE:    729500052 WDMA total latency:          0
CYCLE:    730000052 Utilization ld q (incomplete):  0
CYCLE:    730000052 RDMA bytes rec:          0
CYCLE:    730000052 Utilization st q:  0
CYCLE:    730000052 Utilization ld q:  0
CYCLE:    730000052 Utilization:  0
CYCLE:    730000052 Utilization ld q:  0
CYCLE:    730000052 Utilization st q:  0
CYCLE:    730000052 RDMA total latency:          0
CYCLE:    730000052 Utilization st q (incomplete):  0
CYCLE:    730000052 WDMA bytes sent:          0
CYCLE:    730000052 Utilization ex q:  0
CYCLE:    730000052 Utilization ex q (incomplete):  0
CYCLE:    730000052 Utilization st q (incomplete):  0
CYCLE:    730000052 Utilization ld q (incomplete):  0
CYCLE:    730000052 WDMA total latency:          0
CYCLE:    730000052 Utilization ex q:  0
CYCLE:    730000052 Utilization:  0
CYCLE:    730000052 Utilization ex q (incomplete):  0
CYCLE:    730500052 RDMA bytes rec:          0
CYCLE:    730500052 RDMA total latency:          0
CYCLE:    730500052 WDMA bytes sent:          0
CYCLE:    730500052 WDMA total latency:          0
CYCLE:    731000052 RDMA bytes rec:          0
CYCLE:    731000052 RDMA total latency:          0
CYCLE:    731000052 WDMA bytes sent:          0
CYCLE:    731000052 WDMA total latency:          0
CYCLE:    731500052 RDMA bytes rec:          0
CYCLE:    731500052 RDMA total latency:          0
CYCLE:    731500052 WDMA bytes sent:          0
CYCLE:    731500052 WDMA total latency:          0
CYCLE:    732000052 Utilization ld q (incomplete):  0
CYCLE:    732000052 RDMA bytes rec:          0
CYCLE:    732000052 Utilization st q:  0
CYCLE:    732000052 Utilization ld q:  0
CYCLE:    732000052 Utilization:  0
CYCLE:    732000052 Utilization ld q:  0
CYCLE:    732000052 Utilization st q:  0
CYCLE:    732000052 RDMA total latency:          0
CYCLE:    732000052 Utilization st q (incomplete):  0
CYCLE:    732000052 WDMA bytes sent:          0
CYCLE:    732000052 Utilization ex q:  0
CYCLE:    732000052 Utilization ex q (incomplete):  0
CYCLE:    732000052 Utilization st q (incomplete):  0
CYCLE:    732000052 Utilization ld q (incomplete):  0
CYCLE:    732000052 WDMA total latency:          0
CYCLE:    732000052 Utilization ex q:  0
CYCLE:    732000052 Utilization:  0
CYCLE:    732000052 Utilization ex q (incomplete):  0
CYCLE:    732500052 RDMA bytes rec:          0
CYCLE:    732500052 RDMA total latency:          0
CYCLE:    732500052 WDMA bytes sent:          0
CYCLE:    732500052 WDMA total latency:          0
CYCLE:    733000052 RDMA bytes rec:          0
CYCLE:    733000052 RDMA total latency:          0
CYCLE:    733000052 WDMA bytes sent:          0
CYCLE:    733000052 WDMA total latency:          0
CYCLE:    733500052 RDMA bytes rec:          0
CYCLE:    733500052 RDMA total latency:          0
CYCLE:    733500052 WDMA bytes sent:          0
CYCLE:    733500052 WDMA total latency:          0
CYCLE:    734000052 Utilization ld q (incomplete):  0
CYCLE:    734000052 RDMA bytes rec:          0
CYCLE:    734000052 Utilization st q:  0
CYCLE:    734000052 Utilization ld q:  0
CYCLE:    734000052 Utilization:  0
CYCLE:    734000052 Utilization ld q:  0
CYCLE:    734000052 Utilization st q:  0
CYCLE:    734000052 RDMA total latency:          0
CYCLE:    734000052 Utilization st q (incomplete):  0
CYCLE:    734000052 WDMA bytes sent:          0
CYCLE:    734000052 Utilization ex q:  0
CYCLE:    734000052 Utilization ex q (incomplete):  0
CYCLE:    734000052 Utilization st q (incomplete):  0
CYCLE:    734000052 Utilization ld q (incomplete):  0
CYCLE:    734000052 WDMA total latency:          0
CYCLE:    734000052 Utilization ex q:  0
CYCLE:    734000052 Utilization:  0
CYCLE:    734000052 Utilization ex q (incomplete):  0
CYCLE:    734500052 RDMA bytes rec:          0
CYCLE:    734500052 RDMA total latency:          0
CYCLE:    734500052 WDMA bytes sent:          0
CYCLE:    734500052 WDMA total latency:          0
CYCLE:    735000052 RDMA bytes rec:          0
CYCLE:    735000052 RDMA total latency:          0
CYCLE:    735000052 WDMA bytes sent:          0
CYCLE:    735000052 WDMA total latency:          0
CYCLE:    735500052 RDMA bytes rec:          0
CYCLE:    735500052 RDMA total latency:          0
CYCLE:    735500052 WDMA bytes sent:          0
CYCLE:    735500052 WDMA total latency:          0
CYCLE:    736000052 Utilization ld q (incomplete):  0
CYCLE:    736000052 RDMA bytes rec:          0
CYCLE:    736000052 Utilization st q:  0
CYCLE:    736000052 Utilization ld q:  0
CYCLE:    736000052 Utilization:  0
CYCLE:    736000052 Utilization ld q:  0
CYCLE:    736000052 Utilization st q:  0
CYCLE:    736000052 RDMA total latency:          0
CYCLE:    736000052 Utilization st q (incomplete):  0
CYCLE:    736000052 WDMA bytes sent:          0
CYCLE:    736000052 Utilization ex q:  0
CYCLE:    736000052 Utilization ex q (incomplete):  0
CYCLE:    736000052 Utilization st q (incomplete):  0
CYCLE:    736000052 Utilization ld q (incomplete):  0
CYCLE:    736000052 WDMA total latency:          0
CYCLE:    736000052 Utilization ex q:  0
CYCLE:    736000052 Utilization:  0
CYCLE:    736000052 Utilization ex q (incomplete):  0
CYCLE:    736500052 RDMA bytes rec:          0
CYCLE:    736500052 RDMA total latency:          0
CYCLE:    736500052 WDMA bytes sent:          0
CYCLE:    736500052 WDMA total latency:          0
CYCLE:    737000052 RDMA bytes rec:          0
CYCLE:    737000052 RDMA total latency:          0
CYCLE:    737000052 WDMA bytes sent:          0
CYCLE:    737000052 WDMA total latency:          0
CYCLE:    737500052 RDMA bytes rec:          0
CYCLE:    737500052 RDMA total latency:          0
CYCLE:    737500052 WDMA bytes sent:          0
CYCLE:    737500052 WDMA total latency:          0
CYCLE:    738000052 Utilization ld q (incomplete):  0
CYCLE:    738000052 RDMA bytes rec:          0
CYCLE:    738000052 Utilization st q:  0
CYCLE:    738000052 Utilization ld q:  0
CYCLE:    738000052 Utilization:  0
CYCLE:    738000052 Utilization ld q:  0
CYCLE:    738000052 Utilization st q:  0
CYCLE:    738000052 RDMA total latency:          0
CYCLE:    738000052 Utilization st q (incomplete):  0
CYCLE:    738000052 WDMA bytes sent:          0
CYCLE:    738000052 Utilization ex q:  0
CYCLE:    738000052 Utilization ex q (incomplete):  0
CYCLE:    738000052 Utilization st q (incomplete):  0
CYCLE:    738000052 Utilization ld q (incomplete):  0
CYCLE:    738000052 WDMA total latency:          0
CYCLE:    738000052 Utilization ex q:  0
CYCLE:    738000052 Utilization:  0
CYCLE:    738000052 Utilization ex q (incomplete):  0
CYCLE:    738500052 RDMA bytes rec:          0
CYCLE:    738500052 RDMA total latency:          0
CYCLE:    738500052 WDMA bytes sent:          0
CYCLE:    738500052 WDMA total latency:          0
CYCLE:    739000052 RDMA bytes rec:          0
CYCLE:    739000052 RDMA total latency:          0
CYCLE:    739000052 WDMA bytes sent:          0
CYCLE:    739000052 WDMA total latency:          0
CYCLE:    739500052 RDMA bytes rec:          0
CYCLE:    739500052 RDMA total latency:          0
CYCLE:    739500052 WDMA bytes sent:          0
CYCLE:    739500052 WDMA total latency:          0
CYCLE:    740000052 Utilization ld q (incomplete):  0
CYCLE:    740000052 RDMA bytes rec:          0
CYCLE:    740000052 Utilization st q:  0
CYCLE:    740000052 Utilization ld q:  0
CYCLE:    740000052 Utilization:  0
CYCLE:    740000052 Utilization ld q:  0
CYCLE:    740000052 Utilization st q:  0
CYCLE:    740000052 RDMA total latency:          0
CYCLE:    740000052 Utilization st q (incomplete):  0
CYCLE:    740000052 WDMA bytes sent:          0
CYCLE:    740000052 Utilization ex q:  0
CYCLE:    740000052 Utilization ex q (incomplete):  0
CYCLE:    740000052 Utilization st q (incomplete):  0
CYCLE:    740000052 Utilization ld q (incomplete):  0
CYCLE:    740000052 WDMA total latency:          0
CYCLE:    740000052 Utilization ex q:  0
CYCLE:    740000052 Utilization:  0
CYCLE:    740000052 Utilization ex q (incomplete):  0
CYCLE:    740500052 RDMA bytes rec:          0
CYCLE:    740500052 RDMA total latency:          0
CYCLE:    740500052 WDMA bytes sent:          0
CYCLE:    740500052 WDMA total latency:          0
CYCLE:    741000052 RDMA bytes rec:          0
CYCLE:    741000052 RDMA total latency:          0
CYCLE:    741000052 WDMA bytes sent:          0
CYCLE:    741000052 WDMA total latency:          0
CYCLE:    741500052 RDMA bytes rec:          0
CYCLE:    741500052 RDMA total latency:          0
CYCLE:    741500052 WDMA bytes sent:          0
CYCLE:    741500052 WDMA total latency:          0
CYCLE:    742000052 Utilization ld q (incomplete):  0
CYCLE:    742000052 RDMA bytes rec:          0
CYCLE:    742000052 Utilization st q:  0
CYCLE:    742000052 Utilization ld q:  0
CYCLE:    742000052 Utilization:  0
CYCLE:    742000052 Utilization ld q:  0
CYCLE:    742000052 Utilization st q:  0
CYCLE:    742000052 RDMA total latency:          0
CYCLE:    742000052 Utilization st q (incomplete):  0
CYCLE:    742000052 WDMA bytes sent:          0
CYCLE:    742000052 Utilization ex q:  0
CYCLE:    742000052 Utilization ex q (incomplete):  0
CYCLE:    742000052 Utilization st q (incomplete):  0
CYCLE:    742000052 Utilization ld q (incomplete):  0
CYCLE:    742000052 WDMA total latency:          0
CYCLE:    742000052 Utilization ex q:  0
CYCLE:    742000052 Utilization:  0
CYCLE:    742000052 Utilization ex q (incomplete):  0
CYCLE:    742500052 RDMA bytes rec:          0
CYCLE:    742500052 RDMA total latency:          0
CYCLE:    742500052 WDMA bytes sent:          0
CYCLE:    742500052 WDMA total latency:          0
CYCLE:    743000052 RDMA bytes rec:          0
CYCLE:    743000052 RDMA total latency:          0
CYCLE:    743000052 WDMA bytes sent:          0
CYCLE:    743000052 WDMA total latency:          0
CYCLE:    743500052 RDMA bytes rec:          0
CYCLE:    743500052 RDMA total latency:          0
CYCLE:    743500052 WDMA bytes sent:          0
CYCLE:    743500052 WDMA total latency:          0
CYCLE:    744000052 Utilization ld q (incomplete):  0
CYCLE:    744000052 RDMA bytes rec:          0
CYCLE:    744000052 Utilization st q:  0
CYCLE:    744000052 Utilization ld q:  0
CYCLE:    744000052 Utilization:  0
CYCLE:    744000052 Utilization ld q:  0
CYCLE:    744000052 Utilization st q:  0
CYCLE:    744000052 RDMA total latency:          0
CYCLE:    744000052 Utilization st q (incomplete):  0
CYCLE:    744000052 WDMA bytes sent:          0
CYCLE:    744000052 Utilization ex q:  0
CYCLE:    744000052 Utilization ex q (incomplete):  0
CYCLE:    744000052 Utilization st q (incomplete):  0
CYCLE:    744000052 Utilization ld q (incomplete):  0
CYCLE:    744000052 WDMA total latency:          0
CYCLE:    744000052 Utilization ex q:  0
CYCLE:    744000052 Utilization:  0
CYCLE:    744000052 Utilization ex q (incomplete):  0
CYCLE:    744500052 RDMA bytes rec:          0
CYCLE:    744500052 RDMA total latency:          0
CYCLE:    744500052 WDMA bytes sent:          0
CYCLE:    744500052 WDMA total latency:          0
CYCLE:    745000052 RDMA bytes rec:          0
CYCLE:    745000052 RDMA total latency:          0
CYCLE:    745000052 WDMA bytes sent:          0
CYCLE:    745000052 WDMA total latency:          0
CYCLE:    745500052 RDMA bytes rec:          0
CYCLE:    745500052 RDMA total latency:          0
CYCLE:    745500052 WDMA bytes sent:          0
CYCLE:    745500052 WDMA total latency:          0
CYCLE:    746000052 Utilization ld q (incomplete):  0
CYCLE:    746000052 RDMA bytes rec:          0
CYCLE:    746000052 Utilization st q:  0
CYCLE:    746000052 Utilization ld q:  0
CYCLE:    746000052 Utilization:  0
CYCLE:    746000052 Utilization ld q:  0
CYCLE:    746000052 Utilization st q:  0
CYCLE:    746000052 RDMA total latency:          0
CYCLE:    746000052 Utilization st q (incomplete):  0
CYCLE:    746000052 WDMA bytes sent:          0
CYCLE:    746000052 Utilization ex q:  0
CYCLE:    746000052 Utilization ex q (incomplete):  0
CYCLE:    746000052 Utilization st q (incomplete):  0
CYCLE:    746000052 Utilization ld q (incomplete):  0
CYCLE:    746000052 WDMA total latency:          0
CYCLE:    746000052 Utilization ex q:  0
CYCLE:    746000052 Utilization:  0
CYCLE:    746000052 Utilization ex q (incomplete):  0
CYCLE:    746500052 RDMA bytes rec:          0
CYCLE:    746500052 RDMA total latency:          0
CYCLE:    746500052 WDMA bytes sent:          0
CYCLE:    746500052 WDMA total latency:          0
CYCLE:    747000052 RDMA bytes rec:          0
CYCLE:    747000052 RDMA total latency:          0
CYCLE:    747000052 WDMA bytes sent:          0
CYCLE:    747000052 WDMA total latency:          0
CYCLE:    747500052 RDMA bytes rec:          0
CYCLE:    747500052 RDMA total latency:          0
CYCLE:    747500052 WDMA bytes sent:          0
CYCLE:    747500052 WDMA total latency:          0
CYCLE:    748000052 Utilization ld q (incomplete):  0
CYCLE:    748000052 RDMA bytes rec:          0
CYCLE:    748000052 Utilization st q:  0
CYCLE:    748000052 Utilization ld q:  0
CYCLE:    748000052 Utilization:  0
CYCLE:    748000052 Utilization ld q:  0
CYCLE:    748000052 Utilization st q:  0
CYCLE:    748000052 RDMA total latency:          0
CYCLE:    748000052 Utilization st q (incomplete):  0
CYCLE:    748000052 WDMA bytes sent:          0
CYCLE:    748000052 Utilization ex q:  0
CYCLE:    748000052 Utilization ex q (incomplete):  0
CYCLE:    748000052 Utilization st q (incomplete):  0
CYCLE:    748000052 Utilization ld q (incomplete):  0
CYCLE:    748000052 WDMA total latency:          0
CYCLE:    748000052 Utilization ex q:  0
CYCLE:    748000052 Utilization:  0
CYCLE:    748000052 Utilization ex q (incomplete):  0
CYCLE:    748500052 RDMA bytes rec:          0
CYCLE:    748500052 RDMA total latency:          0
CYCLE:    748500052 WDMA bytes sent:          0
CYCLE:    748500052 WDMA total latency:          0
CYCLE:    749000052 RDMA bytes rec:          0
CYCLE:    749000052 RDMA total latency:          0
CYCLE:    749000052 WDMA bytes sent:          0
CYCLE:    749000052 WDMA total latency:          0
CYCLE:    749500052 RDMA bytes rec:          0
CYCLE:    749500052 RDMA total latency:          0
CYCLE:    749500052 WDMA bytes sent:          0
CYCLE:    749500052 WDMA total latency:          0
CYCLE:    750000052 Utilization ld q (incomplete):  0
CYCLE:    750000052 RDMA bytes rec:          0
CYCLE:    750000052 Utilization st q:  0
CYCLE:    750000052 Utilization ld q:  0
CYCLE:    750000052 Utilization:  0
CYCLE:    750000052 Utilization ld q:  0
CYCLE:    750000052 Utilization st q:  0
CYCLE:    750000052 RDMA total latency:          0
CYCLE:    750000052 Utilization st q (incomplete):  0
CYCLE:    750000052 WDMA bytes sent:          0
CYCLE:    750000052 Utilization ex q:  0
CYCLE:    750000052 Utilization ex q (incomplete):  0
CYCLE:    750000052 Utilization st q (incomplete):  0
CYCLE:    750000052 Utilization ld q (incomplete):  0
CYCLE:    750000052 WDMA total latency:          0
CYCLE:    750000052 Utilization ex q:  0
CYCLE:    750000052 Utilization:  0
CYCLE:    750000052 Utilization ex q (incomplete):  0
CYCLE:    750500052 RDMA bytes rec:          0
CYCLE:    750500052 RDMA total latency:          0
CYCLE:    750500052 WDMA bytes sent:          0
CYCLE:    750500052 WDMA total latency:          0
CYCLE:    751000052 RDMA bytes rec:          0
CYCLE:    751000052 RDMA total latency:          0
CYCLE:    751000052 WDMA bytes sent:          0
CYCLE:    751000052 WDMA total latency:          0
CYCLE:    751500052 RDMA bytes rec:          0
CYCLE:    751500052 RDMA total latency:          0
CYCLE:    751500052 WDMA bytes sent:          0
CYCLE:    751500052 WDMA total latency:          0
CYCLE:    752000052 Utilization ld q (incomplete):  0
CYCLE:    752000052 RDMA bytes rec:          0
CYCLE:    752000052 Utilization st q:  0
CYCLE:    752000052 Utilization ld q:  0
CYCLE:    752000052 Utilization:  0
CYCLE:    752000052 Utilization ld q:  0
CYCLE:    752000052 Utilization st q:  0
CYCLE:    752000052 RDMA total latency:          0
CYCLE:    752000052 Utilization st q (incomplete):  0
CYCLE:    752000052 WDMA bytes sent:          0
CYCLE:    752000052 Utilization ex q:  0
CYCLE:    752000052 Utilization ex q (incomplete):  0
CYCLE:    752000052 Utilization st q (incomplete):  0
CYCLE:    752000052 Utilization ld q (incomplete):  0
CYCLE:    752000052 WDMA total latency:          0
CYCLE:    752000052 Utilization ex q:  0
CYCLE:    752000052 Utilization:  0
CYCLE:    752000052 Utilization ex q (incomplete):  0
CYCLE:    752500052 RDMA bytes rec:          0
CYCLE:    752500052 RDMA total latency:          0
CYCLE:    752500052 WDMA bytes sent:          0
CYCLE:    752500052 WDMA total latency:          0
CYCLE:    753000052 RDMA bytes rec:          0
CYCLE:    753000052 RDMA total latency:          0
CYCLE:    753000052 WDMA bytes sent:          0
CYCLE:    753000052 WDMA total latency:          0
CYCLE:    753500052 RDMA bytes rec:          0
CYCLE:    753500052 RDMA total latency:          0
CYCLE:    753500052 WDMA bytes sent:          0
CYCLE:    753500052 WDMA total latency:          0
CYCLE:    754000052 Utilization ld q (incomplete):  0
CYCLE:    754000052 RDMA bytes rec:          0
CYCLE:    754000052 Utilization st q:  0
CYCLE:    754000052 Utilization ld q:  0
CYCLE:    754000052 Utilization:  0
CYCLE:    754000052 Utilization ld q:  0
CYCLE:    754000052 Utilization st q:  0
CYCLE:    754000052 RDMA total latency:          0
CYCLE:    754000052 Utilization st q (incomplete):  0
CYCLE:    754000052 WDMA bytes sent:          0
CYCLE:    754000052 Utilization ex q:  0
CYCLE:    754000052 Utilization ex q (incomplete):  0
CYCLE:    754000052 Utilization st q (incomplete):  0
CYCLE:    754000052 Utilization ld q (incomplete):  0
CYCLE:    754000052 WDMA total latency:          0
CYCLE:    754000052 Utilization ex q:  0
CYCLE:    754000052 Utilization:  0
CYCLE:    754000052 Utilization ex q (incomplete):  0
CYCLE:    754500052 RDMA bytes rec:          0
CYCLE:    754500052 RDMA total latency:          0
CYCLE:    754500052 WDMA bytes sent:          0
CYCLE:    754500052 WDMA total latency:          0
CYCLE:    755000052 RDMA bytes rec:          0
CYCLE:    755000052 RDMA total latency:          0
CYCLE:    755000052 WDMA bytes sent:          0
CYCLE:    755000052 WDMA total latency:          0
CYCLE:    755500052 RDMA bytes rec:          0
CYCLE:    755500052 RDMA total latency:          0
CYCLE:    755500052 WDMA bytes sent:          0
CYCLE:    755500052 WDMA total latency:          0
CYCLE:    756000052 Utilization ld q (incomplete):  0
CYCLE:    756000052 RDMA bytes rec:          0
CYCLE:    756000052 Utilization st q:  0
CYCLE:    756000052 Utilization ld q:  0
CYCLE:    756000052 Utilization:  0
CYCLE:    756000052 Utilization ld q:  0
CYCLE:    756000052 Utilization st q:  0
CYCLE:    756000052 RDMA total latency:          0
CYCLE:    756000052 Utilization st q (incomplete):  0
CYCLE:    756000052 WDMA bytes sent:          0
CYCLE:    756000052 Utilization ex q:  0
CYCLE:    756000052 Utilization ex q (incomplete):  0
CYCLE:    756000052 Utilization st q (incomplete):  0
CYCLE:    756000052 Utilization ld q (incomplete):  0
CYCLE:    756000052 WDMA total latency:          0
CYCLE:    756000052 Utilization ex q:  0
CYCLE:    756000052 Utilization:  0
CYCLE:    756000052 Utilization ex q (incomplete):  0
CYCLE:    756500052 RDMA bytes rec:          0
CYCLE:    756500052 RDMA total latency:          0
CYCLE:    756500052 WDMA bytes sent:          0
CYCLE:    756500052 WDMA total latency:          0
CYCLE:    757000052 RDMA bytes rec:          0
CYCLE:    757000052 RDMA total latency:          0
CYCLE:    757000052 WDMA bytes sent:          0
CYCLE:    757000052 WDMA total latency:          0
CYCLE:    757500052 RDMA bytes rec:          0
CYCLE:    757500052 RDMA total latency:          0
CYCLE:    757500052 WDMA bytes sent:          0
CYCLE:    757500052 WDMA total latency:          0
CYCLE:    758000052 Utilization ld q (incomplete):  0
CYCLE:    758000052 RDMA bytes rec:          0
CYCLE:    758000052 Utilization st q:  0
CYCLE:    758000052 Utilization ld q:  0
CYCLE:    758000052 Utilization:  0
CYCLE:    758000052 Utilization ld q:  0
CYCLE:    758000052 Utilization st q:  0
CYCLE:    758000052 RDMA total latency:          0
CYCLE:    758000052 Utilization st q (incomplete):  0
CYCLE:    758000052 WDMA bytes sent:          0
CYCLE:    758000052 Utilization ex q:  0
CYCLE:    758000052 Utilization ex q (incomplete):  0
CYCLE:    758000052 Utilization st q (incomplete):  0
CYCLE:    758000052 Utilization ld q (incomplete):  0
CYCLE:    758000052 WDMA total latency:          0
CYCLE:    758000052 Utilization ex q:  0
CYCLE:    758000052 Utilization:  0
CYCLE:    758000052 Utilization ex q (incomplete):  0
CYCLE:    758500052 RDMA bytes rec:          0
CYCLE:    758500052 RDMA total latency:          0
CYCLE:    758500052 WDMA bytes sent:          0
CYCLE:    758500052 WDMA total latency:          0
CYCLE:    759000052 RDMA bytes rec:          0
CYCLE:    759000052 RDMA total latency:          0
CYCLE:    759000052 WDMA bytes sent:          0
CYCLE:    759000052 WDMA total latency:          0
CYCLE:    759500052 RDMA bytes rec:          0
CYCLE:    759500052 RDMA total latency:          0
CYCLE:    759500052 WDMA bytes sent:          0
CYCLE:    759500052 WDMA total latency:          0
CYCLE:    760000052 Utilization ld q (incomplete):  0
CYCLE:    760000052 RDMA bytes rec:          0
CYCLE:    760000052 Utilization st q:  0
CYCLE:    760000052 Utilization ld q:  0
CYCLE:    760000052 Utilization:  0
CYCLE:    760000052 Utilization ld q:  0
CYCLE:    760000052 Utilization st q:  0
CYCLE:    760000052 RDMA total latency:          0
CYCLE:    760000052 Utilization st q (incomplete):  0
CYCLE:    760000052 WDMA bytes sent:          0
CYCLE:    760000052 Utilization ex q:  0
CYCLE:    760000052 Utilization ex q (incomplete):  0
CYCLE:    760000052 Utilization st q (incomplete):  0
CYCLE:    760000052 Utilization ld q (incomplete):  0
CYCLE:    760000052 WDMA total latency:          0
CYCLE:    760000052 Utilization ex q:  0
CYCLE:    760000052 Utilization:  0
CYCLE:    760000052 Utilization ex q (incomplete):  0
CYCLE:    760500052 RDMA bytes rec:          0
CYCLE:    760500052 RDMA total latency:          0
CYCLE:    760500052 WDMA bytes sent:          0
CYCLE:    760500052 WDMA total latency:          0
CYCLE:    761000052 RDMA bytes rec:          0
CYCLE:    761000052 RDMA total latency:          0
CYCLE:    761000052 WDMA bytes sent:          0
CYCLE:    761000052 WDMA total latency:          0
CYCLE:    761500052 RDMA bytes rec:          0
CYCLE:    761500052 RDMA total latency:          0
CYCLE:    761500052 WDMA bytes sent:          0
CYCLE:    761500052 WDMA total latency:          0
CYCLE:    762000052 Utilization ld q (incomplete):  0
CYCLE:    762000052 RDMA bytes rec:          0
CYCLE:    762000052 Utilization st q:  0
CYCLE:    762000052 Utilization ld q:  0
CYCLE:    762000052 Utilization:  0
CYCLE:    762000052 Utilization ld q:  0
CYCLE:    762000052 Utilization st q:  0
CYCLE:    762000052 RDMA total latency:          0
CYCLE:    762000052 Utilization st q (incomplete):  0
CYCLE:    762000052 WDMA bytes sent:          0
CYCLE:    762000052 Utilization ex q:  0
CYCLE:    762000052 Utilization ex q (incomplete):  0
CYCLE:    762000052 Utilization st q (incomplete):  0
CYCLE:    762000052 Utilization ld q (incomplete):  0
CYCLE:    762000052 WDMA total latency:          0
CYCLE:    762000052 Utilization ex q:  0
CYCLE:    762000052 Utilization:  0
CYCLE:    762000052 Utilization ex q (incomplete):  0
CYCLE:    762500052 RDMA bytes rec:          0
CYCLE:    762500052 RDMA total latency:          0
CYCLE:    762500052 WDMA bytes sent:          0
CYCLE:    762500052 WDMA total latency:          0
CYCLE:    763000052 RDMA bytes rec:          0
CYCLE:    763000052 RDMA total latency:          0
CYCLE:    763000052 WDMA bytes sent:          0
CYCLE:    763000052 WDMA total latency:          0
CYCLE:    763500052 RDMA bytes rec:          0
CYCLE:    763500052 RDMA total latency:          0
CYCLE:    763500052 WDMA bytes sent:          0
CYCLE:    763500052 WDMA total latency:          0
CYCLE:    764000052 Utilization ld q (incomplete):  0
CYCLE:    764000052 RDMA bytes rec:          0
CYCLE:    764000052 Utilization st q:  0
CYCLE:    764000052 Utilization ld q:  0
CYCLE:    764000052 Utilization:  0
CYCLE:    764000052 Utilization ld q:  0
CYCLE:    764000052 Utilization st q:  0
CYCLE:    764000052 RDMA total latency:          0
CYCLE:    764000052 Utilization st q (incomplete):  0
CYCLE:    764000052 WDMA bytes sent:          0
CYCLE:    764000052 Utilization ex q:  0
CYCLE:    764000052 Utilization ex q (incomplete):  0
CYCLE:    764000052 Utilization st q (incomplete):  0
CYCLE:    764000052 Utilization ld q (incomplete):  0
CYCLE:    764000052 WDMA total latency:          0
CYCLE:    764000052 Utilization ex q:  0
CYCLE:    764000052 Utilization:  0
CYCLE:    764000052 Utilization ex q (incomplete):  0
CYCLE:    764500052 RDMA bytes rec:          0
CYCLE:    764500052 RDMA total latency:          0
CYCLE:    764500052 WDMA bytes sent:          0
CYCLE:    764500052 WDMA total latency:          0
CYCLE:    765000052 RDMA bytes rec:          0
CYCLE:    765000052 RDMA total latency:          0
CYCLE:    765000052 WDMA bytes sent:          0
CYCLE:    765000052 WDMA total latency:          0
CYCLE:    765500052 RDMA bytes rec:          0
CYCLE:    765500052 RDMA total latency:          0
CYCLE:    765500052 WDMA bytes sent:          0
CYCLE:    765500052 WDMA total latency:          0
CYCLE:    766000052 Utilization ld q (incomplete):  0
CYCLE:    766000052 RDMA bytes rec:          0
CYCLE:    766000052 Utilization st q:  0
CYCLE:    766000052 Utilization ld q:  0
CYCLE:    766000052 Utilization:  0
CYCLE:    766000052 Utilization ld q:  0
CYCLE:    766000052 Utilization st q:  0
CYCLE:    766000052 RDMA total latency:          0
CYCLE:    766000052 Utilization st q (incomplete):  0
CYCLE:    766000052 WDMA bytes sent:          0
CYCLE:    766000052 Utilization ex q:  0
CYCLE:    766000052 Utilization ex q (incomplete):  0
CYCLE:    766000052 Utilization st q (incomplete):  0
CYCLE:    766000052 Utilization ld q (incomplete):  0
CYCLE:    766000052 WDMA total latency:          0
CYCLE:    766000052 Utilization ex q:  0
CYCLE:    766000052 Utilization:  0
CYCLE:    766000052 Utilization ex q (incomplete):  0
CYCLE:    766500052 RDMA bytes rec:          0
CYCLE:    766500052 RDMA total latency:          0
CYCLE:    766500052 WDMA bytes sent:          0
CYCLE:    766500052 WDMA total latency:          0
CYCLE:    767000052 RDMA bytes rec:          0
CYCLE:    767000052 RDMA total latency:          0
CYCLE:    767000052 WDMA bytes sent:          0
CYCLE:    767000052 WDMA total latency:          0
CYCLE:    767500052 RDMA bytes rec:          0
CYCLE:    767500052 RDMA total latency:          0
CYCLE:    767500052 WDMA bytes sent:          0
CYCLE:    767500052 WDMA total latency:          0
CYCLE:    768000052 Utilization ld q (incomplete):  0
CYCLE:    768000052 RDMA bytes rec:          0
CYCLE:    768000052 Utilization st q:  0
CYCLE:    768000052 Utilization ld q:  0
CYCLE:    768000052 Utilization:  0
CYCLE:    768000052 Utilization ld q:  0
CYCLE:    768000052 Utilization st q:  0
CYCLE:    768000052 RDMA total latency:          0
CYCLE:    768000052 Utilization st q (incomplete):  0
CYCLE:    768000052 WDMA bytes sent:          0
CYCLE:    768000052 Utilization ex q:  0
CYCLE:    768000052 Utilization ex q (incomplete):  0
CYCLE:    768000052 Utilization st q (incomplete):  0
CYCLE:    768000052 Utilization ld q (incomplete):  0
CYCLE:    768000052 WDMA total latency:          0
CYCLE:    768000052 Utilization ex q:  0
CYCLE:    768000052 Utilization:  0
CYCLE:    768000052 Utilization ex q (incomplete):  0
CYCLE:    768500052 RDMA bytes rec:          0
CYCLE:    768500052 RDMA total latency:          0
CYCLE:    768500052 WDMA bytes sent:          0
CYCLE:    768500052 WDMA total latency:          0
CYCLE:    769000052 RDMA bytes rec:          0
CYCLE:    769000052 RDMA total latency:          0
CYCLE:    769000052 WDMA bytes sent:          0
CYCLE:    769000052 WDMA total latency:          0
CYCLE:    769500052 RDMA bytes rec:          0
CYCLE:    769500052 RDMA total latency:          0
CYCLE:    769500052 WDMA bytes sent:          0
CYCLE:    769500052 WDMA total latency:          0
CYCLE:    770000052 Utilization ld q (incomplete):  0
CYCLE:    770000052 RDMA bytes rec:          0
CYCLE:    770000052 Utilization st q:  0
CYCLE:    770000052 Utilization ld q:  0
CYCLE:    770000052 Utilization:  0
CYCLE:    770000052 Utilization ld q:  0
CYCLE:    770000052 Utilization st q:  0
CYCLE:    770000052 RDMA total latency:          0
CYCLE:    770000052 Utilization st q (incomplete):  0
CYCLE:    770000052 WDMA bytes sent:          0
CYCLE:    770000052 Utilization ex q:  0
CYCLE:    770000052 Utilization ex q (incomplete):  0
CYCLE:    770000052 Utilization st q (incomplete):  0
CYCLE:    770000052 Utilization ld q (incomplete):  0
CYCLE:    770000052 WDMA total latency:          0
CYCLE:    770000052 Utilization ex q:  0
CYCLE:    770000052 Utilization:  0
CYCLE:    770000052 Utilization ex q (incomplete):  0
CYCLE:    770500052 RDMA bytes rec:          0
CYCLE:    770500052 RDMA total latency:          0
CYCLE:    770500052 WDMA bytes sent:          0
CYCLE:    770500052 WDMA total latency:          0
CYCLE:    771000052 RDMA bytes rec:          0
CYCLE:    771000052 RDMA total latency:          0
CYCLE:    771000052 WDMA bytes sent:          0
CYCLE:    771000052 WDMA total latency:          0
CYCLE:    771500052 RDMA bytes rec:          0
CYCLE:    771500052 RDMA total latency:          0
CYCLE:    771500052 WDMA bytes sent:          0
CYCLE:    771500052 WDMA total latency:          0
CYCLE:    772000052 Utilization ld q (incomplete):  0
CYCLE:    772000052 RDMA bytes rec:          0
CYCLE:    772000052 Utilization st q:  0
CYCLE:    772000052 Utilization ld q:  0
CYCLE:    772000052 Utilization:  0
CYCLE:    772000052 Utilization ld q:  0
CYCLE:    772000052 Utilization st q:  0
CYCLE:    772000052 RDMA total latency:          0
CYCLE:    772000052 Utilization st q (incomplete):  0
CYCLE:    772000052 WDMA bytes sent:          0
CYCLE:    772000052 Utilization ex q:  0
CYCLE:    772000052 Utilization ex q (incomplete):  0
CYCLE:    772000052 Utilization st q (incomplete):  0
CYCLE:    772000052 Utilization ld q (incomplete):  0
CYCLE:    772000052 WDMA total latency:          0
CYCLE:    772000052 Utilization ex q:  0
CYCLE:    772000052 Utilization:  0
CYCLE:    772000052 Utilization ex q (incomplete):  0
CYCLE:    772500052 RDMA bytes rec:          0
CYCLE:    772500052 RDMA total latency:          0
CYCLE:    772500052 WDMA bytes sent:          0
CYCLE:    772500052 WDMA total latency:          0
CYCLE:    773000052 RDMA bytes rec:          0
CYCLE:    773000052 RDMA total latency:          0
CYCLE:    773000052 WDMA bytes sent:          0
CYCLE:    773000052 WDMA total latency:          0
CYCLE:    773500052 RDMA bytes rec:          0
CYCLE:    773500052 RDMA total latency:          0
CYCLE:    773500052 WDMA bytes sent:          0
CYCLE:    773500052 WDMA total latency:          0
CYCLE:    774000052 Utilization ld q (incomplete):  0
CYCLE:    774000052 RDMA bytes rec:          0
CYCLE:    774000052 Utilization st q:  0
CYCLE:    774000052 Utilization ld q:  0
CYCLE:    774000052 Utilization:  0
CYCLE:    774000052 Utilization ld q:  0
CYCLE:    774000052 Utilization st q:  0
CYCLE:    774000052 RDMA total latency:          0
CYCLE:    774000052 Utilization st q (incomplete):  0
CYCLE:    774000052 WDMA bytes sent:          0
CYCLE:    774000052 Utilization ex q:  0
CYCLE:    774000052 Utilization ex q (incomplete):  0
CYCLE:    774000052 Utilization st q (incomplete):  0
CYCLE:    774000052 Utilization ld q (incomplete):  0
CYCLE:    774000052 WDMA total latency:          0
CYCLE:    774000052 Utilization ex q:  0
CYCLE:    774000052 Utilization:  0
CYCLE:    774000052 Utilization ex q (incomplete):  0
CYCLE:    774500052 RDMA bytes rec:          0
CYCLE:    774500052 RDMA total latency:          0
CYCLE:    774500052 WDMA bytes sent:          0
CYCLE:    774500052 WDMA total latency:          0
CYCLE:    775000052 RDMA bytes rec:          0
CYCLE:    775000052 RDMA total latency:          0
CYCLE:    775000052 WDMA bytes sent:          0
CYCLE:    775000052 WDMA total latency:          0
CYCLE:    775500052 RDMA bytes rec:          0
CYCLE:    775500052 RDMA total latency:          0
CYCLE:    775500052 WDMA bytes sent:          0
CYCLE:    775500052 WDMA total latency:          0
CYCLE:    776000052 Utilization ld q (incomplete):  0
CYCLE:    776000052 RDMA bytes rec:          0
CYCLE:    776000052 Utilization st q:  0
CYCLE:    776000052 Utilization ld q:  0
CYCLE:    776000052 Utilization:  0
CYCLE:    776000052 Utilization ld q:  0
CYCLE:    776000052 Utilization st q:  0
CYCLE:    776000052 RDMA total latency:          0
CYCLE:    776000052 Utilization st q (incomplete):  0
CYCLE:    776000052 WDMA bytes sent:          0
CYCLE:    776000052 Utilization ex q:  0
CYCLE:    776000052 Utilization ex q (incomplete):  0
CYCLE:    776000052 Utilization st q (incomplete):  0
CYCLE:    776000052 Utilization ld q (incomplete):  0
CYCLE:    776000052 WDMA total latency:          0
CYCLE:    776000052 Utilization ex q:  0
CYCLE:    776000052 Utilization:  0
CYCLE:    776000052 Utilization ex q (incomplete):  0
CYCLE:    776500052 RDMA bytes rec:          0
CYCLE:    776500052 RDMA total latency:          0
CYCLE:    776500052 WDMA bytes sent:          0
CYCLE:    776500052 WDMA total latency:          0
CYCLE:    777000052 RDMA bytes rec:          0
CYCLE:    777000052 RDMA total latency:          0
CYCLE:    777000052 WDMA bytes sent:          0
CYCLE:    777000052 WDMA total latency:          0
CYCLE:    777500052 RDMA bytes rec:          0
CYCLE:    777500052 RDMA total latency:          0
CYCLE:    777500052 WDMA bytes sent:          0
CYCLE:    777500052 WDMA total latency:          0
CYCLE:    778000052 Utilization ld q (incomplete):  0
CYCLE:    778000052 RDMA bytes rec:          0
CYCLE:    778000052 Utilization st q:  0
CYCLE:    778000052 Utilization ld q:  0
CYCLE:    778000052 Utilization:  0
CYCLE:    778000052 Utilization ld q:  0
CYCLE:    778000052 Utilization st q:  0
CYCLE:    778000052 RDMA total latency:          0
CYCLE:    778000052 Utilization st q (incomplete):  0
CYCLE:    778000052 WDMA bytes sent:          0
CYCLE:    778000052 Utilization ex q:  0
CYCLE:    778000052 Utilization ex q (incomplete):  0
CYCLE:    778000052 Utilization st q (incomplete):  0
CYCLE:    778000052 Utilization ld q (incomplete):  0
CYCLE:    778000052 WDMA total latency:          0
CYCLE:    778000052 Utilization ex q:  0
CYCLE:    778000052 Utilization:  0
CYCLE:    778000052 Utilization ex q (incomplete):  0
CYCLE:    778500052 RDMA bytes rec:          0
CYCLE:    778500052 RDMA total latency:          0
CYCLE:    778500052 WDMA bytes sent:          0
CYCLE:    778500052 WDMA total latency:          0
CYCLE:    779000052 RDMA bytes rec:          0
CYCLE:    779000052 RDMA total latency:          0
CYCLE:    779000052 WDMA bytes sent:          0
CYCLE:    779000052 WDMA total latency:          0
CYCLE:    779500052 RDMA bytes rec:          0
CYCLE:    779500052 RDMA total latency:          0
CYCLE:    779500052 WDMA bytes sent:          0
CYCLE:    779500052 WDMA total latency:          0
CYCLE:    780000052 Utilization ld q (incomplete):  0
CYCLE:    780000052 RDMA bytes rec:          0
CYCLE:    780000052 Utilization st q:  0
CYCLE:    780000052 Utilization ld q:  0
CYCLE:    780000052 Utilization:  0
CYCLE:    780000052 Utilization ld q:  0
CYCLE:    780000052 Utilization st q:  0
CYCLE:    780000052 RDMA total latency:          0
CYCLE:    780000052 Utilization st q (incomplete):  0
CYCLE:    780000052 WDMA bytes sent:          0
CYCLE:    780000052 Utilization ex q:  0
CYCLE:    780000052 Utilization ex q (incomplete):  0
CYCLE:    780000052 Utilization st q (incomplete):  0
CYCLE:    780000052 Utilization ld q (incomplete):  0
CYCLE:    780000052 WDMA total latency:          0
CYCLE:    780000052 Utilization ex q:  0
CYCLE:    780000052 Utilization:  0
CYCLE:    780000052 Utilization ex q (incomplete):  0
CYCLE:    780500052 RDMA bytes rec:          0
CYCLE:    780500052 RDMA total latency:          0
CYCLE:    780500052 WDMA bytes sent:          0
CYCLE:    780500052 WDMA total latency:          0
CYCLE:    781000052 RDMA bytes rec:          0
CYCLE:    781000052 RDMA total latency:          0
CYCLE:    781000052 WDMA bytes sent:          0
CYCLE:    781000052 WDMA total latency:          0
CYCLE:    781500052 RDMA bytes rec:          0
CYCLE:    781500052 RDMA total latency:          0
CYCLE:    781500052 WDMA bytes sent:          0
CYCLE:    781500052 WDMA total latency:          0
CYCLE:    782000052 Utilization ld q (incomplete):  0
CYCLE:    782000052 RDMA bytes rec:          0
CYCLE:    782000052 Utilization st q:  0
CYCLE:    782000052 Utilization ld q:  0
CYCLE:    782000052 Utilization:  0
CYCLE:    782000052 Utilization ld q:  0
CYCLE:    782000052 Utilization st q:  0
CYCLE:    782000052 RDMA total latency:          0
CYCLE:    782000052 Utilization st q (incomplete):  0
CYCLE:    782000052 WDMA bytes sent:          0
CYCLE:    782000052 Utilization ex q:  0
CYCLE:    782000052 Utilization ex q (incomplete):  0
CYCLE:    782000052 Utilization st q (incomplete):  0
CYCLE:    782000052 Utilization ld q (incomplete):  0
CYCLE:    782000052 WDMA total latency:          0
CYCLE:    782000052 Utilization ex q:  0
CYCLE:    782000052 Utilization:  0
CYCLE:    782000052 Utilization ex q (incomplete):  0
CYCLE:    782500052 RDMA bytes rec:          0
CYCLE:    782500052 RDMA total latency:          0
CYCLE:    782500052 WDMA bytes sent:          0
CYCLE:    782500052 WDMA total latency:          0
CYCLE:    783000052 RDMA bytes rec:          0
CYCLE:    783000052 RDMA total latency:          0
CYCLE:    783000052 WDMA bytes sent:          0
CYCLE:    783000052 WDMA total latency:          0
CYCLE:    783500052 RDMA bytes rec:          0
CYCLE:    783500052 RDMA total latency:          0
CYCLE:    783500052 WDMA bytes sent:          0
CYCLE:    783500052 WDMA total latency:          0
CYCLE:    784000052 Utilization ld q (incomplete):  0
CYCLE:    784000052 RDMA bytes rec:          0
CYCLE:    784000052 Utilization st q:  0
CYCLE:    784000052 Utilization ld q:  0
CYCLE:    784000052 Utilization:  0
CYCLE:    784000052 Utilization ld q:  0
CYCLE:    784000052 Utilization st q:  0
CYCLE:    784000052 RDMA total latency:          0
CYCLE:    784000052 Utilization st q (incomplete):  0
CYCLE:    784000052 WDMA bytes sent:          0
CYCLE:    784000052 Utilization ex q:  0
CYCLE:    784000052 Utilization ex q (incomplete):  0
CYCLE:    784000052 Utilization st q (incomplete):  0
CYCLE:    784000052 Utilization ld q (incomplete):  0
CYCLE:    784000052 WDMA total latency:          0
CYCLE:    784000052 Utilization ex q:  0
CYCLE:    784000052 Utilization:  0
CYCLE:    784000052 Utilization ex q (incomplete):  0
CYCLE:    784500052 RDMA bytes rec:          0
CYCLE:    784500052 RDMA total latency:          0
CYCLE:    784500052 WDMA bytes sent:          0
CYCLE:    784500052 WDMA total latency:          0
CYCLE:    785000052 RDMA bytes rec:          0
CYCLE:    785000052 RDMA total latency:          0
CYCLE:    785000052 WDMA bytes sent:          0
CYCLE:    785000052 WDMA total latency:          0
CYCLE:    785500052 RDMA bytes rec:          0
CYCLE:    785500052 RDMA total latency:          0
CYCLE:    785500052 WDMA bytes sent:          0
CYCLE:    785500052 WDMA total latency:          0
CYCLE:    786000052 Utilization ld q (incomplete):  0
CYCLE:    786000052 RDMA bytes rec:          0
CYCLE:    786000052 Utilization st q:  0
CYCLE:    786000052 Utilization ld q:  0
CYCLE:    786000052 Utilization:  0
CYCLE:    786000052 Utilization ld q:  0
CYCLE:    786000052 Utilization st q:  0
CYCLE:    786000052 RDMA total latency:          0
CYCLE:    786000052 Utilization st q (incomplete):  0
CYCLE:    786000052 WDMA bytes sent:          0
CYCLE:    786000052 Utilization ex q:  0
CYCLE:    786000052 Utilization ex q (incomplete):  0
CYCLE:    786000052 Utilization st q (incomplete):  0
CYCLE:    786000052 Utilization ld q (incomplete):  0
CYCLE:    786000052 WDMA total latency:          0
CYCLE:    786000052 Utilization ex q:  0
CYCLE:    786000052 Utilization:  0
CYCLE:    786000052 Utilization ex q (incomplete):  0
CYCLE:    786500052 RDMA bytes rec:          0
CYCLE:    786500052 RDMA total latency:          0
CYCLE:    786500052 WDMA bytes sent:          0
CYCLE:    786500052 WDMA total latency:          0
CYCLE:    787000052 RDMA bytes rec:          0
CYCLE:    787000052 RDMA total latency:          0
CYCLE:    787000052 WDMA bytes sent:          0
CYCLE:    787000052 WDMA total latency:          0
CYCLE:    787500052 RDMA bytes rec:          0
CYCLE:    787500052 RDMA total latency:          0
CYCLE:    787500052 WDMA bytes sent:          0
CYCLE:    787500052 WDMA total latency:          0
CYCLE:    788000052 Utilization ld q (incomplete):  0
CYCLE:    788000052 RDMA bytes rec:          0
CYCLE:    788000052 Utilization st q:  0
CYCLE:    788000052 Utilization ld q:  0
CYCLE:    788000052 Utilization:  0
CYCLE:    788000052 Utilization ld q:  0
CYCLE:    788000052 Utilization st q:  0
CYCLE:    788000052 RDMA total latency:          0
CYCLE:    788000052 Utilization st q (incomplete):  0
CYCLE:    788000052 WDMA bytes sent:          0
CYCLE:    788000052 Utilization ex q:  0
CYCLE:    788000052 Utilization ex q (incomplete):  0
CYCLE:    788000052 Utilization st q (incomplete):  0
CYCLE:    788000052 Utilization ld q (incomplete):  0
CYCLE:    788000052 WDMA total latency:          0
CYCLE:    788000052 Utilization ex q:  0
CYCLE:    788000052 Utilization:  0
CYCLE:    788000052 Utilization ex q (incomplete):  0
CYCLE:    788500052 RDMA bytes rec:          0
CYCLE:    788500052 RDMA total latency:          0
CYCLE:    788500052 WDMA bytes sent:          0
CYCLE:    788500052 WDMA total latency:          0
CYCLE:    789000052 RDMA bytes rec:          0
CYCLE:    789000052 RDMA total latency:          0
CYCLE:    789000052 WDMA bytes sent:          0
CYCLE:    789000052 WDMA total latency:          0
CYCLE:    789500052 RDMA bytes rec:          0
CYCLE:    789500052 RDMA total latency:          0
CYCLE:    789500052 WDMA bytes sent:          0
CYCLE:    789500052 WDMA total latency:          0
CYCLE:    790000052 Utilization ld q (incomplete):  0
CYCLE:    790000052 RDMA bytes rec:          0
CYCLE:    790000052 Utilization st q:  0
CYCLE:    790000052 Utilization ld q:  0
CYCLE:    790000052 Utilization:  0
CYCLE:    790000052 Utilization ld q:  0
CYCLE:    790000052 Utilization st q:  0
CYCLE:    790000052 RDMA total latency:          0
CYCLE:    790000052 Utilization st q (incomplete):  0
CYCLE:    790000052 WDMA bytes sent:          0
CYCLE:    790000052 Utilization ex q:  0
CYCLE:    790000052 Utilization ex q (incomplete):  0
CYCLE:    790000052 Utilization st q (incomplete):  0
CYCLE:    790000052 Utilization ld q (incomplete):  0
CYCLE:    790000052 WDMA total latency:          0
CYCLE:    790000052 Utilization ex q:  0
CYCLE:    790000052 Utilization:  0
CYCLE:    790000052 Utilization ex q (incomplete):  0
CYCLE:    790500052 RDMA bytes rec:          0
CYCLE:    790500052 RDMA total latency:          0
CYCLE:    790500052 WDMA bytes sent:          0
CYCLE:    790500052 WDMA total latency:          0
CYCLE:    791000052 RDMA bytes rec:          0
CYCLE:    791000052 RDMA total latency:          0
CYCLE:    791000052 WDMA bytes sent:          0
CYCLE:    791000052 WDMA total latency:          0
CYCLE:    791500052 RDMA bytes rec:          0
CYCLE:    791500052 RDMA total latency:          0
CYCLE:    791500052 WDMA bytes sent:          0
CYCLE:    791500052 WDMA total latency:          0
CYCLE:    792000052 Utilization ld q (incomplete):  0
CYCLE:    792000052 RDMA bytes rec:          0
CYCLE:    792000052 Utilization st q:  0
CYCLE:    792000052 Utilization ld q:  0
CYCLE:    792000052 Utilization:  0
CYCLE:    792000052 Utilization ld q:  0
CYCLE:    792000052 Utilization st q:  0
CYCLE:    792000052 RDMA total latency:          0
CYCLE:    792000052 Utilization st q (incomplete):  0
CYCLE:    792000052 WDMA bytes sent:          0
CYCLE:    792000052 Utilization ex q:  0
CYCLE:    792000052 Utilization ex q (incomplete):  0
CYCLE:    792000052 Utilization st q (incomplete):  0
CYCLE:    792000052 Utilization ld q (incomplete):  0
CYCLE:    792000052 WDMA total latency:          0
CYCLE:    792000052 Utilization ex q:  0
CYCLE:    792000052 Utilization:  0
CYCLE:    792000052 Utilization ex q (incomplete):  0
CYCLE:    792500052 RDMA bytes rec:          0
CYCLE:    792500052 RDMA total latency:          0
CYCLE:    792500052 WDMA bytes sent:          0
CYCLE:    792500052 WDMA total latency:          0
CYCLE:    793000052 RDMA bytes rec:          0
CYCLE:    793000052 RDMA total latency:          0
CYCLE:    793000052 WDMA bytes sent:          0
CYCLE:    793000052 WDMA total latency:          0
CYCLE:    793500052 RDMA bytes rec:          0
CYCLE:    793500052 RDMA total latency:          0
CYCLE:    793500052 WDMA bytes sent:          0
CYCLE:    793500052 WDMA total latency:          0
CYCLE:    794000052 Utilization ld q (incomplete):  0
CYCLE:    794000052 RDMA bytes rec:          0
CYCLE:    794000052 Utilization st q:  0
CYCLE:    794000052 Utilization ld q:  0
CYCLE:    794000052 Utilization:  0
CYCLE:    794000052 Utilization ld q:  0
CYCLE:    794000052 Utilization st q:  0
CYCLE:    794000052 RDMA total latency:          0
CYCLE:    794000052 Utilization st q (incomplete):  0
CYCLE:    794000052 WDMA bytes sent:          0
CYCLE:    794000052 Utilization ex q:  0
CYCLE:    794000052 Utilization ex q (incomplete):  0
CYCLE:    794000052 Utilization st q (incomplete):  0
CYCLE:    794000052 Utilization ld q (incomplete):  0
CYCLE:    794000052 WDMA total latency:          0
CYCLE:    794000052 Utilization ex q:  0
CYCLE:    794000052 Utilization:  0
CYCLE:    794000052 Utilization ex q (incomplete):  0
CYCLE:    794500052 RDMA bytes rec:          0
CYCLE:    794500052 RDMA total latency:          0
CYCLE:    794500052 WDMA bytes sent:          0
CYCLE:    794500052 WDMA total latency:          0
CYCLE:    795000052 RDMA bytes rec:          0
CYCLE:    795000052 RDMA total latency:          0
CYCLE:    795000052 WDMA bytes sent:          0
CYCLE:    795000052 WDMA total latency:          0
CYCLE:    795500052 RDMA bytes rec:          0
CYCLE:    795500052 RDMA total latency:          0
CYCLE:    795500052 WDMA bytes sent:          0
CYCLE:    795500052 WDMA total latency:          0
CYCLE:    796000052 Utilization ld q (incomplete):  0
CYCLE:    796000052 RDMA bytes rec:          0
CYCLE:    796000052 Utilization st q:  0
CYCLE:    796000052 Utilization ld q:  0
CYCLE:    796000052 Utilization:  0
CYCLE:    796000052 Utilization ld q:  0
CYCLE:    796000052 Utilization st q:  0
CYCLE:    796000052 RDMA total latency:          0
CYCLE:    796000052 Utilization st q (incomplete):  0
CYCLE:    796000052 WDMA bytes sent:          0
CYCLE:    796000052 Utilization ex q:  0
CYCLE:    796000052 Utilization ex q (incomplete):  0
CYCLE:    796000052 Utilization st q (incomplete):  0
CYCLE:    796000052 Utilization ld q (incomplete):  0
CYCLE:    796000052 WDMA total latency:          0
CYCLE:    796000052 Utilization ex q:  0
CYCLE:    796000052 Utilization:  0
CYCLE:    796000052 Utilization ex q (incomplete):  0
CYCLE:    796500052 RDMA bytes rec:          0
CYCLE:    796500052 RDMA total latency:          0
CYCLE:    796500052 WDMA bytes sent:          0
CYCLE:    796500052 WDMA total latency:          0
CYCLE:    797000052 RDMA bytes rec:          0
CYCLE:    797000052 RDMA total latency:          0
CYCLE:    797000052 WDMA bytes sent:          0
CYCLE:    797000052 WDMA total latency:          0
CYCLE:    797500052 RDMA bytes rec:          0
CYCLE:    797500052 RDMA total latency:          0
CYCLE:    797500052 WDMA bytes sent:          0
CYCLE:    797500052 WDMA total latency:          0
CYCLE:    798000052 Utilization ld q (incomplete):  0
CYCLE:    798000052 RDMA bytes rec:          0
CYCLE:    798000052 Utilization st q:  0
CYCLE:    798000052 Utilization ld q:  0
CYCLE:    798000052 Utilization:  0
CYCLE:    798000052 Utilization ld q:  0
CYCLE:    798000052 Utilization st q:  0
CYCLE:    798000052 RDMA total latency:          0
CYCLE:    798000052 Utilization st q (incomplete):  0
CYCLE:    798000052 WDMA bytes sent:          0
CYCLE:    798000052 Utilization ex q:  0
CYCLE:    798000052 Utilization ex q (incomplete):  0
CYCLE:    798000052 Utilization st q (incomplete):  0
CYCLE:    798000052 Utilization ld q (incomplete):  0
CYCLE:    798000052 WDMA total latency:          0
CYCLE:    798000052 Utilization ex q:  0
CYCLE:    798000052 Utilization:  0
CYCLE:    798000052 Utilization ex q (incomplete):  0
CYCLE:    798500052 RDMA bytes rec:          0
CYCLE:    798500052 RDMA total latency:          0
CYCLE:    798500052 WDMA bytes sent:          0
CYCLE:    798500052 WDMA total latency:          0
CYCLE:    799000052 RDMA bytes rec:          0
CYCLE:    799000052 RDMA total latency:          0
CYCLE:    799000052 WDMA bytes sent:          0
CYCLE:    799000052 WDMA total latency:          0
CYCLE:    799500052 RDMA bytes rec:          0
CYCLE:    799500052 RDMA total latency:          0
CYCLE:    799500052 WDMA bytes sent:          0
CYCLE:    799500052 WDMA total latency:          0
CYCLE:    800000052 Utilization ld q (incomplete):  0
CYCLE:    800000052 RDMA bytes rec:          0
CYCLE:    800000052 Utilization st q:  0
CYCLE:    800000052 Utilization ld q:  0
CYCLE:    800000052 Utilization:  0
CYCLE:    800000052 Utilization ld q:  0
CYCLE:    800000052 Utilization st q:  0
CYCLE:    800000052 RDMA total latency:          0
CYCLE:    800000052 Utilization st q (incomplete):  0
CYCLE:    800000052 WDMA bytes sent:          0
CYCLE:    800000052 Utilization ex q:  0
CYCLE:    800000052 Utilization ex q (incomplete):  0
CYCLE:    800000052 Utilization st q (incomplete):  0
CYCLE:    800000052 Utilization ld q (incomplete):  0
CYCLE:    800000052 WDMA total latency:          0
CYCLE:    800000052 Utilization ex q:  0
CYCLE:    800000052 Utilization:  0
CYCLE:    800000052 Utilization ex q (incomplete):  0
CYCLE:    800500052 RDMA bytes rec:          0
CYCLE:    800500052 RDMA total latency:          0
CYCLE:    800500052 WDMA bytes sent:          0
CYCLE:    800500052 WDMA total latency:          0
CYCLE:    801000052 RDMA bytes rec:          0
CYCLE:    801000052 RDMA total latency:          0
CYCLE:    801000052 WDMA bytes sent:          0
CYCLE:    801000052 WDMA total latency:          0
CYCLE:    801500052 RDMA bytes rec:          0
CYCLE:    801500052 RDMA total latency:          0
CYCLE:    801500052 WDMA bytes sent:          0
CYCLE:    801500052 WDMA total latency:          0
CYCLE:    802000052 Utilization ld q (incomplete):  0
CYCLE:    802000052 RDMA bytes rec:          0
CYCLE:    802000052 Utilization st q:  0
CYCLE:    802000052 Utilization ld q:  0
CYCLE:    802000052 Utilization:  0
CYCLE:    802000052 Utilization ld q:  0
CYCLE:    802000052 Utilization st q:  0
CYCLE:    802000052 RDMA total latency:          0
CYCLE:    802000052 Utilization st q (incomplete):  0
CYCLE:    802000052 WDMA bytes sent:          0
CYCLE:    802000052 Utilization ex q:  0
CYCLE:    802000052 Utilization ex q (incomplete):  0
CYCLE:    802000052 Utilization st q (incomplete):  0
CYCLE:    802000052 Utilization ld q (incomplete):  0
CYCLE:    802000052 WDMA total latency:          0
CYCLE:    802000052 Utilization ex q:  0
CYCLE:    802000052 Utilization:  0
CYCLE:    802000052 Utilization ex q (incomplete):  0
CYCLE:    802500052 RDMA bytes rec:          0
CYCLE:    802500052 RDMA total latency:          0
CYCLE:    802500052 WDMA bytes sent:          0
CYCLE:    802500052 WDMA total latency:          0
CYCLE:    803000052 RDMA bytes rec:          0
CYCLE:    803000052 RDMA total latency:          0
CYCLE:    803000052 WDMA bytes sent:          0
CYCLE:    803000052 WDMA total latency:          0
CYCLE:    803500052 RDMA bytes rec:          0
CYCLE:    803500052 RDMA total latency:          0
CYCLE:    803500052 WDMA bytes sent:          0
CYCLE:    803500052 WDMA total latency:          0
CYCLE:    804000052 Utilization ld q (incomplete):  0
CYCLE:    804000052 RDMA bytes rec:          0
CYCLE:    804000052 Utilization st q:  0
CYCLE:    804000052 Utilization ld q:  0
CYCLE:    804000052 Utilization:  0
CYCLE:    804000052 Utilization ld q:  0
CYCLE:    804000052 Utilization st q:  0
CYCLE:    804000052 RDMA total latency:          0
CYCLE:    804000052 Utilization st q (incomplete):  0
CYCLE:    804000052 WDMA bytes sent:          0
CYCLE:    804000052 Utilization ex q:  0
CYCLE:    804000052 Utilization ex q (incomplete):  0
CYCLE:    804000052 Utilization st q (incomplete):  0
CYCLE:    804000052 Utilization ld q (incomplete):  0
CYCLE:    804000052 WDMA total latency:          0
CYCLE:    804000052 Utilization ex q:  0
CYCLE:    804000052 Utilization:  0
CYCLE:    804000052 Utilization ex q (incomplete):  0
CYCLE:    804500052 RDMA bytes rec:          0
CYCLE:    804500052 RDMA total latency:          0
CYCLE:    804500052 WDMA bytes sent:          0
CYCLE:    804500052 WDMA total latency:          0
CYCLE:    805000052 RDMA bytes rec:          0
CYCLE:    805000052 RDMA total latency:          0
CYCLE:    805000052 WDMA bytes sent:          0
CYCLE:    805000052 WDMA total latency:          0
CYCLE:    805500052 RDMA bytes rec:          0
CYCLE:    805500052 RDMA total latency:          0
CYCLE:    805500052 WDMA bytes sent:          0
CYCLE:    805500052 WDMA total latency:          0
CYCLE:    806000052 Utilization ld q (incomplete):  0
CYCLE:    806000052 RDMA bytes rec:          0
CYCLE:    806000052 Utilization st q:  0
CYCLE:    806000052 Utilization ld q:  0
CYCLE:    806000052 Utilization:  0
CYCLE:    806000052 Utilization ld q:  0
CYCLE:    806000052 Utilization st q:  0
CYCLE:    806000052 RDMA total latency:          0
CYCLE:    806000052 Utilization st q (incomplete):  0
CYCLE:    806000052 WDMA bytes sent:          0
CYCLE:    806000052 Utilization ex q:  0
CYCLE:    806000052 Utilization ex q (incomplete):  0
CYCLE:    806000052 Utilization st q (incomplete):  0
CYCLE:    806000052 Utilization ld q (incomplete):  0
CYCLE:    806000052 WDMA total latency:          0
CYCLE:    806000052 Utilization ex q:  0
CYCLE:    806000052 Utilization:  0
CYCLE:    806000052 Utilization ex q (incomplete):  0
CYCLE:    806500052 RDMA bytes rec:          0
CYCLE:    806500052 RDMA total latency:          0
CYCLE:    806500052 WDMA bytes sent:          0
CYCLE:    806500052 WDMA total latency:          0
CYCLE:    807000052 RDMA bytes rec:          0
CYCLE:    807000052 RDMA total latency:          0
CYCLE:    807000052 WDMA bytes sent:          0
CYCLE:    807000052 WDMA total latency:          0
CYCLE:    807500052 RDMA bytes rec:          0
CYCLE:    807500052 RDMA total latency:          0
CYCLE:    807500052 WDMA bytes sent:          0
CYCLE:    807500052 WDMA total latency:          0
CYCLE:    808000052 Utilization ld q (incomplete):  0
CYCLE:    808000052 RDMA bytes rec:          0
CYCLE:    808000052 Utilization st q:  0
CYCLE:    808000052 Utilization ld q:  0
CYCLE:    808000052 Utilization:  0
CYCLE:    808000052 Utilization ld q:  0
CYCLE:    808000052 Utilization st q:  0
CYCLE:    808000052 RDMA total latency:          0
CYCLE:    808000052 Utilization st q (incomplete):  0
CYCLE:    808000052 WDMA bytes sent:          0
CYCLE:    808000052 Utilization ex q:  0
CYCLE:    808000052 Utilization ex q (incomplete):  0
CYCLE:    808000052 Utilization st q (incomplete):  0
CYCLE:    808000052 Utilization ld q (incomplete):  0
CYCLE:    808000052 WDMA total latency:          0
CYCLE:    808000052 Utilization ex q:  0
CYCLE:    808000052 Utilization:  0
CYCLE:    808000052 Utilization ex q (incomplete):  0
CYCLE:    808500052 RDMA bytes rec:          0
CYCLE:    808500052 RDMA total latency:          0
CYCLE:    808500052 WDMA bytes sent:          0
CYCLE:    808500052 WDMA total latency:          0
CYCLE:    809000052 RDMA bytes rec:          0
CYCLE:    809000052 RDMA total latency:          0
CYCLE:    809000052 WDMA bytes sent:          0
CYCLE:    809000052 WDMA total latency:          0
CYCLE:    809500052 RDMA bytes rec:          0
CYCLE:    809500052 RDMA total latency:          0
CYCLE:    809500052 WDMA bytes sent:          0
CYCLE:    809500052 WDMA total latency:          0
CYCLE:    810000052 Utilization ld q (incomplete):  0
CYCLE:    810000052 RDMA bytes rec:          0
CYCLE:    810000052 Utilization st q:  0
CYCLE:    810000052 Utilization ld q:  0
CYCLE:    810000052 Utilization:  0
CYCLE:    810000052 Utilization ld q:  0
CYCLE:    810000052 Utilization st q:  0
CYCLE:    810000052 RDMA total latency:          0
CYCLE:    810000052 Utilization st q (incomplete):  0
CYCLE:    810000052 WDMA bytes sent:          0
CYCLE:    810000052 Utilization ex q:  0
CYCLE:    810000052 Utilization ex q (incomplete):  0
CYCLE:    810000052 Utilization st q (incomplete):  0
CYCLE:    810000052 Utilization ld q (incomplete):  0
CYCLE:    810000052 WDMA total latency:          0
CYCLE:    810000052 Utilization ex q:  0
CYCLE:    810000052 Utilization:  0
CYCLE:    810000052 Utilization ex q (incomplete):  0
CYCLE:    810500052 RDMA bytes rec:          0
CYCLE:    810500052 RDMA total latency:          0
CYCLE:    810500052 WDMA bytes sent:          0
CYCLE:    810500052 WDMA total latency:          0
CYCLE:    811000052 RDMA bytes rec:          0
CYCLE:    811000052 RDMA total latency:          0
CYCLE:    811000052 WDMA bytes sent:          0
CYCLE:    811000052 WDMA total latency:          0
CYCLE:    811500052 RDMA bytes rec:          0
CYCLE:    811500052 RDMA total latency:          0
CYCLE:    811500052 WDMA bytes sent:          0
CYCLE:    811500052 WDMA total latency:          0
CYCLE:    812000052 Utilization ld q (incomplete):  0
CYCLE:    812000052 RDMA bytes rec:          0
CYCLE:    812000052 Utilization st q:  0
CYCLE:    812000052 Utilization ld q:  0
CYCLE:    812000052 Utilization:  0
CYCLE:    812000052 Utilization ld q:  0
CYCLE:    812000052 Utilization st q:  0
CYCLE:    812000052 RDMA total latency:          0
CYCLE:    812000052 Utilization st q (incomplete):  0
CYCLE:    812000052 WDMA bytes sent:          0
CYCLE:    812000052 Utilization ex q:  0
CYCLE:    812000052 Utilization ex q (incomplete):  0
CYCLE:    812000052 Utilization st q (incomplete):  0
CYCLE:    812000052 Utilization ld q (incomplete):  0
CYCLE:    812000052 WDMA total latency:          0
CYCLE:    812000052 Utilization ex q:  0
CYCLE:    812000052 Utilization:  0
CYCLE:    812000052 Utilization ex q (incomplete):  0
CYCLE:    812500052 RDMA bytes rec:          0
CYCLE:    812500052 RDMA total latency:          0
CYCLE:    812500052 WDMA bytes sent:          0
CYCLE:    812500052 WDMA total latency:          0
CYCLE:    813000052 RDMA bytes rec:          0
CYCLE:    813000052 RDMA total latency:          0
CYCLE:    813000052 WDMA bytes sent:          0
CYCLE:    813000052 WDMA total latency:          0
CYCLE:    813500052 RDMA bytes rec:          0
CYCLE:    813500052 RDMA total latency:          0
CYCLE:    813500052 WDMA bytes sent:          0
CYCLE:    813500052 WDMA total latency:          0
CYCLE:    814000052 Utilization ld q (incomplete):  0
CYCLE:    814000052 RDMA bytes rec:          0
CYCLE:    814000052 Utilization st q:  0
CYCLE:    814000052 Utilization ld q:  0
CYCLE:    814000052 Utilization:  0
CYCLE:    814000052 Utilization ld q:  0
CYCLE:    814000052 Utilization st q:  0
CYCLE:    814000052 RDMA total latency:          0
CYCLE:    814000052 Utilization st q (incomplete):  0
CYCLE:    814000052 WDMA bytes sent:          0
CYCLE:    814000052 Utilization ex q:  0
CYCLE:    814000052 Utilization ex q (incomplete):  0
CYCLE:    814000052 Utilization st q (incomplete):  0
CYCLE:    814000052 Utilization ld q (incomplete):  0
CYCLE:    814000052 WDMA total latency:          0
CYCLE:    814000052 Utilization ex q:  0
CYCLE:    814000052 Utilization:  0
CYCLE:    814000052 Utilization ex q (incomplete):  0
CYCLE:    814500052 RDMA bytes rec:          0
CYCLE:    814500052 RDMA total latency:          0
CYCLE:    814500052 WDMA bytes sent:          0
CYCLE:    814500052 WDMA total latency:          0
CYCLE:    815000052 RDMA bytes rec:          0
CYCLE:    815000052 RDMA total latency:          0
CYCLE:    815000052 WDMA bytes sent:          0
CYCLE:    815000052 WDMA total latency:          0
CYCLE:    815500052 RDMA bytes rec:          0
CYCLE:    815500052 RDMA total latency:          0
CYCLE:    815500052 WDMA bytes sent:          0
CYCLE:    815500052 WDMA total latency:          0
CYCLE:    816000052 Utilization ld q (incomplete):  0
CYCLE:    816000052 RDMA bytes rec:          0
CYCLE:    816000052 Utilization st q:  0
CYCLE:    816000052 Utilization ld q:  0
CYCLE:    816000052 Utilization:  0
CYCLE:    816000052 Utilization ld q:  0
CYCLE:    816000052 Utilization st q:  0
CYCLE:    816000052 RDMA total latency:          0
CYCLE:    816000052 Utilization st q (incomplete):  0
CYCLE:    816000052 WDMA bytes sent:          0
CYCLE:    816000052 Utilization ex q:  0
CYCLE:    816000052 Utilization ex q (incomplete):  0
CYCLE:    816000052 Utilization st q (incomplete):  0
CYCLE:    816000052 Utilization ld q (incomplete):  0
CYCLE:    816000052 WDMA total latency:          0
CYCLE:    816000052 Utilization ex q:  0
CYCLE:    816000052 Utilization:  0
CYCLE:    816000052 Utilization ex q (incomplete):  0
CYCLE:    816500052 RDMA bytes rec:          0
CYCLE:    816500052 RDMA total latency:          0
CYCLE:    816500052 WDMA bytes sent:          0
CYCLE:    816500052 WDMA total latency:          0
CYCLE:    817000052 RDMA bytes rec:          0
CYCLE:    817000052 RDMA total latency:          0
CYCLE:    817000052 WDMA bytes sent:          0
CYCLE:    817000052 WDMA total latency:          0
CYCLE:    817500052 RDMA bytes rec:          0
CYCLE:    817500052 RDMA total latency:          0
CYCLE:    817500052 WDMA bytes sent:          0
CYCLE:    817500052 WDMA total latency:          0
CYCLE:    818000052 Utilization ld q (incomplete):  0
CYCLE:    818000052 RDMA bytes rec:          0
CYCLE:    818000052 Utilization st q:  0
CYCLE:    818000052 Utilization ld q:  0
CYCLE:    818000052 Utilization:  0
CYCLE:    818000052 Utilization ld q:  0
CYCLE:    818000052 Utilization st q:  0
CYCLE:    818000052 RDMA total latency:          0
CYCLE:    818000052 Utilization st q (incomplete):  0
CYCLE:    818000052 WDMA bytes sent:          0
CYCLE:    818000052 Utilization ex q:  0
CYCLE:    818000052 Utilization ex q (incomplete):  0
CYCLE:    818000052 Utilization st q (incomplete):  0
CYCLE:    818000052 Utilization ld q (incomplete):  0
CYCLE:    818000052 WDMA total latency:          0
CYCLE:    818000052 Utilization ex q:  0
CYCLE:    818000052 Utilization:  0
CYCLE:    818000052 Utilization ex q (incomplete):  0
CYCLE:    818500052 RDMA bytes rec:          0
CYCLE:    818500052 RDMA total latency:          0
CYCLE:    818500052 WDMA bytes sent:          0
CYCLE:    818500052 WDMA total latency:          0
CYCLE:    819000052 RDMA bytes rec:          0
CYCLE:    819000052 RDMA total latency:          0
CYCLE:    819000052 WDMA bytes sent:          0
CYCLE:    819000052 WDMA total latency:          0
CYCLE:    819500052 RDMA bytes rec:          0
CYCLE:    819500052 RDMA total latency:          0
CYCLE:    819500052 WDMA bytes sent:          0
CYCLE:    819500052 WDMA total latency:          0
CYCLE:    820000052 Utilization ld q (incomplete):  0
CYCLE:    820000052 RDMA bytes rec:          0
CYCLE:    820000052 Utilization st q:  0
CYCLE:    820000052 Utilization ld q:  0
CYCLE:    820000052 Utilization:  0
CYCLE:    820000052 Utilization ld q:  0
CYCLE:    820000052 Utilization st q:  0
CYCLE:    820000052 RDMA total latency:          0
CYCLE:    820000052 Utilization st q (incomplete):  0
CYCLE:    820000052 WDMA bytes sent:          0
CYCLE:    820000052 Utilization ex q:  0
CYCLE:    820000052 Utilization ex q (incomplete):  0
CYCLE:    820000052 Utilization st q (incomplete):  0
CYCLE:    820000052 Utilization ld q (incomplete):  0
CYCLE:    820000052 WDMA total latency:          0
CYCLE:    820000052 Utilization ex q:  0
CYCLE:    820000052 Utilization:  0
CYCLE:    820000052 Utilization ex q (incomplete):  0
CYCLE:    820500052 RDMA bytes rec:          0
CYCLE:    820500052 RDMA total latency:          0
CYCLE:    820500052 WDMA bytes sent:          0
CYCLE:    820500052 WDMA total latency:          0
CYCLE:    821000052 RDMA bytes rec:          0
CYCLE:    821000052 RDMA total latency:          0
CYCLE:    821000052 WDMA bytes sent:          0
CYCLE:    821000052 WDMA total latency:          0
CYCLE:    821500052 RDMA bytes rec:          0
CYCLE:    821500052 RDMA total latency:          0
CYCLE:    821500052 WDMA bytes sent:          0
CYCLE:    821500052 WDMA total latency:          0
CYCLE:    822000052 Utilization ld q (incomplete):  0
CYCLE:    822000052 RDMA bytes rec:          0
CYCLE:    822000052 Utilization st q:  0
CYCLE:    822000052 Utilization ld q:  0
CYCLE:    822000052 Utilization:  0
CYCLE:    822000052 Utilization ld q:  0
CYCLE:    822000052 Utilization st q:  0
CYCLE:    822000052 RDMA total latency:          0
CYCLE:    822000052 Utilization st q (incomplete):  0
CYCLE:    822000052 WDMA bytes sent:          0
CYCLE:    822000052 Utilization ex q:  0
CYCLE:    822000052 Utilization ex q (incomplete):  0
CYCLE:    822000052 Utilization st q (incomplete):  0
CYCLE:    822000052 Utilization ld q (incomplete):  0
CYCLE:    822000052 WDMA total latency:          0
CYCLE:    822000052 Utilization ex q:  0
CYCLE:    822000052 Utilization:  0
CYCLE:    822000052 Utilization ex q (incomplete):  0
CYCLE:    822500052 RDMA bytes rec:          0
CYCLE:    822500052 RDMA total latency:          0
CYCLE:    822500052 WDMA bytes sent:          0
CYCLE:    822500052 WDMA total latency:          0
CYCLE:    823000052 RDMA bytes rec:          0
CYCLE:    823000052 RDMA total latency:          0
CYCLE:    823000052 WDMA bytes sent:          0
CYCLE:    823000052 WDMA total latency:          0
CYCLE:    823500052 RDMA bytes rec:          0
CYCLE:    823500052 RDMA total latency:          0
CYCLE:    823500052 WDMA bytes sent:          0
CYCLE:    823500052 WDMA total latency:          0
CYCLE:    824000052 Utilization ld q (incomplete):  0
CYCLE:    824000052 RDMA bytes rec:          0
CYCLE:    824000052 Utilization st q:  0
CYCLE:    824000052 Utilization ld q:  0
CYCLE:    824000052 Utilization:  0
CYCLE:    824000052 Utilization ld q:  0
CYCLE:    824000052 Utilization st q:  0
CYCLE:    824000052 RDMA total latency:          0
CYCLE:    824000052 Utilization st q (incomplete):  0
CYCLE:    824000052 WDMA bytes sent:          0
CYCLE:    824000052 Utilization ex q:  0
CYCLE:    824000052 Utilization ex q (incomplete):  0
CYCLE:    824000052 Utilization st q (incomplete):  0
CYCLE:    824000052 Utilization ld q (incomplete):  0
CYCLE:    824000052 WDMA total latency:          0
CYCLE:    824000052 Utilization ex q:  0
CYCLE:    824000052 Utilization:  0
CYCLE:    824000052 Utilization ex q (incomplete):  0
CYCLE:    824500052 RDMA bytes rec:          0
CYCLE:    824500052 RDMA total latency:          0
CYCLE:    824500052 WDMA bytes sent:          0
CYCLE:    824500052 WDMA total latency:          0
CYCLE:    825000052 RDMA bytes rec:          0
CYCLE:    825000052 RDMA total latency:          0
CYCLE:    825000052 WDMA bytes sent:          0
CYCLE:    825000052 WDMA total latency:          0
CYCLE:    825500052 RDMA bytes rec:          0
CYCLE:    825500052 RDMA total latency:          0
CYCLE:    825500052 WDMA bytes sent:          0
CYCLE:    825500052 WDMA total latency:          0
CYCLE:    826000052 Utilization ld q (incomplete):  0
CYCLE:    826000052 RDMA bytes rec:          0
CYCLE:    826000052 Utilization st q:  0
CYCLE:    826000052 Utilization ld q:  0
CYCLE:    826000052 Utilization:  0
CYCLE:    826000052 Utilization ld q:  0
CYCLE:    826000052 Utilization st q:  0
CYCLE:    826000052 RDMA total latency:          0
CYCLE:    826000052 Utilization st q (incomplete):  0
CYCLE:    826000052 WDMA bytes sent:          0
CYCLE:    826000052 Utilization ex q:  0
CYCLE:    826000052 Utilization ex q (incomplete):  0
CYCLE:    826000052 Utilization st q (incomplete):  0
CYCLE:    826000052 Utilization ld q (incomplete):  0
CYCLE:    826000052 WDMA total latency:          0
CYCLE:    826000052 Utilization ex q:  0
CYCLE:    826000052 Utilization:  0
CYCLE:    826000052 Utilization ex q (incomplete):  0
CYCLE:    826500052 RDMA bytes rec:          0
CYCLE:    826500052 RDMA total latency:          0
CYCLE:    826500052 WDMA bytes sent:          0
CYCLE:    826500052 WDMA total latency:          0
CYCLE:    827000052 RDMA bytes rec:          0
CYCLE:    827000052 RDMA total latency:          0
CYCLE:    827000052 WDMA bytes sent:          0
CYCLE:    827000052 WDMA total latency:          0
CYCLE:    827500052 RDMA bytes rec:          0
CYCLE:    827500052 RDMA total latency:          0
CYCLE:    827500052 WDMA bytes sent:          0
CYCLE:    827500052 WDMA total latency:          0
CYCLE:    828000052 Utilization ld q (incomplete):  0
CYCLE:    828000052 RDMA bytes rec:          0
CYCLE:    828000052 Utilization st q:  0
CYCLE:    828000052 Utilization ld q:  0
CYCLE:    828000052 Utilization:  0
CYCLE:    828000052 Utilization ld q:  0
CYCLE:    828000052 Utilization st q:  0
CYCLE:    828000052 RDMA total latency:          0
CYCLE:    828000052 Utilization st q (incomplete):  0
CYCLE:    828000052 WDMA bytes sent:          0
CYCLE:    828000052 Utilization ex q:  0
CYCLE:    828000052 Utilization ex q (incomplete):  0
CYCLE:    828000052 Utilization st q (incomplete):  0
CYCLE:    828000052 Utilization ld q (incomplete):  0
CYCLE:    828000052 WDMA total latency:          0
CYCLE:    828000052 Utilization ex q:  0
CYCLE:    828000052 Utilization:  0
CYCLE:    828000052 Utilization ex q (incomplete):  0
CYCLE:    828500052 RDMA bytes rec:          0
CYCLE:    828500052 RDMA total latency:          0
CYCLE:    828500052 WDMA bytes sent:          0
CYCLE:    828500052 WDMA total latency:          0
CYCLE:    829000052 RDMA bytes rec:          0
CYCLE:    829000052 RDMA total latency:          0
CYCLE:    829000052 WDMA bytes sent:          0
CYCLE:    829000052 WDMA total latency:          0
CYCLE:    829500052 RDMA bytes rec:          0
CYCLE:    829500052 RDMA total latency:          0
CYCLE:    829500052 WDMA bytes sent:          0
CYCLE:    829500052 WDMA total latency:          0
CYCLE:    830000052 Utilization ld q (incomplete):  0
CYCLE:    830000052 RDMA bytes rec:          0
CYCLE:    830000052 Utilization st q:  0
CYCLE:    830000052 Utilization ld q:  0
CYCLE:    830000052 Utilization:  0
CYCLE:    830000052 Utilization ld q:  0
CYCLE:    830000052 Utilization st q:  0
CYCLE:    830000052 RDMA total latency:          0
CYCLE:    830000052 Utilization st q (incomplete):  0
CYCLE:    830000052 WDMA bytes sent:          0
CYCLE:    830000052 Utilization ex q:  0
CYCLE:    830000052 Utilization ex q (incomplete):  0
CYCLE:    830000052 Utilization st q (incomplete):  0
CYCLE:    830000052 Utilization ld q (incomplete):  0
CYCLE:    830000052 WDMA total latency:          0
CYCLE:    830000052 Utilization ex q:  0
CYCLE:    830000052 Utilization:  0
CYCLE:    830000052 Utilization ex q (incomplete):  0
CYCLE:    830500052 RDMA bytes rec:          0
CYCLE:    830500052 RDMA total latency:          0
CYCLE:    830500052 WDMA bytes sent:          0
CYCLE:    830500052 WDMA total latency:          0
CYCLE:    831000052 RDMA bytes rec:          0
CYCLE:    831000052 RDMA total latency:          0
CYCLE:    831000052 WDMA bytes sent:          0
CYCLE:    831000052 WDMA total latency:          0
CYCLE:    831500052 RDMA bytes rec:          0
CYCLE:    831500052 RDMA total latency:          0
CYCLE:    831500052 WDMA bytes sent:          0
CYCLE:    831500052 WDMA total latency:          0
CYCLE:    832000052 Utilization ld q (incomplete):  0
CYCLE:    832000052 RDMA bytes rec:          0
CYCLE:    832000052 Utilization st q:  0
CYCLE:    832000052 Utilization ld q:  0
CYCLE:    832000052 Utilization:  0
CYCLE:    832000052 Utilization ld q:  0
CYCLE:    832000052 Utilization st q:  0
CYCLE:    832000052 RDMA total latency:          0
CYCLE:    832000052 Utilization st q (incomplete):  0
CYCLE:    832000052 WDMA bytes sent:          0
CYCLE:    832000052 Utilization ex q:  0
CYCLE:    832000052 Utilization ex q (incomplete):  0
CYCLE:    832000052 Utilization st q (incomplete):  0
CYCLE:    832000052 Utilization ld q (incomplete):  0
CYCLE:    832000052 WDMA total latency:          0
CYCLE:    832000052 Utilization ex q:  0
CYCLE:    832000052 Utilization:  0
CYCLE:    832000052 Utilization ex q (incomplete):  0
CYCLE:    832500052 RDMA bytes rec:          0
CYCLE:    832500052 RDMA total latency:          0
CYCLE:    832500052 WDMA bytes sent:          0
CYCLE:    832500052 WDMA total latency:          0
CYCLE:    833000052 RDMA bytes rec:          0
CYCLE:    833000052 RDMA total latency:          0
CYCLE:    833000052 WDMA bytes sent:          0
CYCLE:    833000052 WDMA total latency:          0
CYCLE:    833500052 RDMA bytes rec:          0
CYCLE:    833500052 RDMA total latency:          0
CYCLE:    833500052 WDMA bytes sent:          0
CYCLE:    833500052 WDMA total latency:          0
CYCLE:    834000052 Utilization ld q (incomplete):  0
CYCLE:    834000052 RDMA bytes rec:          0
CYCLE:    834000052 Utilization st q:  0
CYCLE:    834000052 Utilization ld q:  0
CYCLE:    834000052 Utilization:  0
CYCLE:    834000052 Utilization ld q:  0
CYCLE:    834000052 Utilization st q:  0
CYCLE:    834000052 RDMA total latency:          0
CYCLE:    834000052 Utilization st q (incomplete):  0
CYCLE:    834000052 WDMA bytes sent:          0
CYCLE:    834000052 Utilization ex q:  0
CYCLE:    834000052 Utilization ex q (incomplete):  0
CYCLE:    834000052 Utilization st q (incomplete):  0
CYCLE:    834000052 Utilization ld q (incomplete):  0
CYCLE:    834000052 WDMA total latency:          0
CYCLE:    834000052 Utilization ex q:  0
CYCLE:    834000052 Utilization:  0
CYCLE:    834000052 Utilization ex q (incomplete):  0
CYCLE:    834500052 RDMA bytes rec:          0
CYCLE:    834500052 RDMA total latency:          0
CYCLE:    834500052 WDMA bytes sent:          0
CYCLE:    834500052 WDMA total latency:          0
CYCLE:    835000052 RDMA bytes rec:          0
CYCLE:    835000052 RDMA total latency:          0
CYCLE:    835000052 WDMA bytes sent:          0
CYCLE:    835000052 WDMA total latency:          0
CYCLE:    835500052 RDMA bytes rec:          0
CYCLE:    835500052 RDMA total latency:          0
CYCLE:    835500052 WDMA bytes sent:          0
CYCLE:    835500052 WDMA total latency:          0
CYCLE:    836000052 Utilization ld q (incomplete):  0
CYCLE:    836000052 RDMA bytes rec:          0
CYCLE:    836000052 Utilization st q:  0
CYCLE:    836000052 Utilization ld q:  0
CYCLE:    836000052 Utilization:  0
CYCLE:    836000052 Utilization ld q:  0
CYCLE:    836000052 Utilization st q:  0
CYCLE:    836000052 RDMA total latency:          0
CYCLE:    836000052 Utilization st q (incomplete):  0
CYCLE:    836000052 WDMA bytes sent:          0
CYCLE:    836000052 Utilization ex q:  0
CYCLE:    836000052 Utilization ex q (incomplete):  0
CYCLE:    836000052 Utilization st q (incomplete):  0
CYCLE:    836000052 Utilization ld q (incomplete):  0
CYCLE:    836000052 WDMA total latency:          0
CYCLE:    836000052 Utilization ex q:  0
CYCLE:    836000052 Utilization:  0
CYCLE:    836000052 Utilization ex q (incomplete):  0
CYCLE:    836500052 RDMA bytes rec:          0
CYCLE:    836500052 RDMA total latency:          0
CYCLE:    836500052 WDMA bytes sent:          0
CYCLE:    836500052 WDMA total latency:          0
CYCLE:    837000052 RDMA bytes rec:          0
CYCLE:    837000052 RDMA total latency:          0
CYCLE:    837000052 WDMA bytes sent:          0
CYCLE:    837000052 WDMA total latency:          0
CYCLE:    837500052 RDMA bytes rec:          0
CYCLE:    837500052 RDMA total latency:          0
CYCLE:    837500052 WDMA bytes sent:          0
CYCLE:    837500052 WDMA total latency:          0
CYCLE:    838000052 Utilization ld q (incomplete):  0
CYCLE:    838000052 RDMA bytes rec:          0
CYCLE:    838000052 Utilization st q:  0
CYCLE:    838000052 Utilization ld q:  0
CYCLE:    838000052 Utilization:  0
CYCLE:    838000052 Utilization ld q:  0
CYCLE:    838000052 Utilization st q:  0
CYCLE:    838000052 RDMA total latency:          0
CYCLE:    838000052 Utilization st q (incomplete):  0
CYCLE:    838000052 WDMA bytes sent:          0
CYCLE:    838000052 Utilization ex q:  0
CYCLE:    838000052 Utilization ex q (incomplete):  0
CYCLE:    838000052 Utilization st q (incomplete):  0
CYCLE:    838000052 Utilization ld q (incomplete):  0
CYCLE:    838000052 WDMA total latency:          0
CYCLE:    838000052 Utilization ex q:  0
CYCLE:    838000052 Utilization:  0
CYCLE:    838000052 Utilization ex q (incomplete):  0
CYCLE:    838500052 RDMA bytes rec:          0
CYCLE:    838500052 RDMA total latency:          0
CYCLE:    838500052 WDMA bytes sent:          0
CYCLE:    838500052 WDMA total latency:          0
CYCLE:    839000052 RDMA bytes rec:          0
CYCLE:    839000052 RDMA total latency:          0
CYCLE:    839000052 WDMA bytes sent:          0
CYCLE:    839000052 WDMA total latency:          0
CYCLE:    839500052 RDMA bytes rec:          0
CYCLE:    839500052 RDMA total latency:          0
CYCLE:    839500052 WDMA bytes sent:          0
CYCLE:    839500052 WDMA total latency:          0
CYCLE:    840000052 Utilization ld q (incomplete):  0
CYCLE:    840000052 RDMA bytes rec:          0
CYCLE:    840000052 Utilization st q:  0
CYCLE:    840000052 Utilization ld q:  0
CYCLE:    840000052 Utilization:  0
CYCLE:    840000052 Utilization ld q:  0
CYCLE:    840000052 Utilization st q:  0
CYCLE:    840000052 RDMA total latency:          0
CYCLE:    840000052 Utilization st q (incomplete):  0
CYCLE:    840000052 WDMA bytes sent:          0
CYCLE:    840000052 Utilization ex q:  0
CYCLE:    840000052 Utilization ex q (incomplete):  0
CYCLE:    840000052 Utilization st q (incomplete):  0
CYCLE:    840000052 Utilization ld q (incomplete):  0
CYCLE:    840000052 WDMA total latency:          0
CYCLE:    840000052 Utilization ex q:  0
CYCLE:    840000052 Utilization:  0
CYCLE:    840000052 Utilization ex q (incomplete):  0
CYCLE:    840500052 RDMA bytes rec:          0
CYCLE:    840500052 RDMA total latency:          0
CYCLE:    840500052 WDMA bytes sent:          0
CYCLE:    840500052 WDMA total latency:          0
CYCLE:    841000052 RDMA bytes rec:          0
CYCLE:    841000052 RDMA total latency:          0
CYCLE:    841000052 WDMA bytes sent:          0
CYCLE:    841000052 WDMA total latency:          0
CYCLE:    841500052 RDMA bytes rec:          0
CYCLE:    841500052 RDMA total latency:          0
CYCLE:    841500052 WDMA bytes sent:          0
CYCLE:    841500052 WDMA total latency:          0
CYCLE:    842000052 Utilization ld q (incomplete):  0
CYCLE:    842000052 RDMA bytes rec:          0
CYCLE:    842000052 Utilization st q:  0
CYCLE:    842000052 Utilization ld q:  0
CYCLE:    842000052 Utilization:  0
CYCLE:    842000052 Utilization ld q:  0
CYCLE:    842000052 Utilization st q:  0
CYCLE:    842000052 RDMA total latency:          0
CYCLE:    842000052 Utilization st q (incomplete):  0
CYCLE:    842000052 WDMA bytes sent:          0
CYCLE:    842000052 Utilization ex q:  0
CYCLE:    842000052 Utilization ex q (incomplete):  0
CYCLE:    842000052 Utilization st q (incomplete):  0
CYCLE:    842000052 Utilization ld q (incomplete):  0
CYCLE:    842000052 WDMA total latency:          0
CYCLE:    842000052 Utilization ex q:  0
CYCLE:    842000052 Utilization:  0
CYCLE:    842000052 Utilization ex q (incomplete):  0
CYCLE:    842500052 RDMA bytes rec:          0
CYCLE:    842500052 RDMA total latency:          0
CYCLE:    842500052 WDMA bytes sent:          0
CYCLE:    842500052 WDMA total latency:          0
CYCLE:    843000052 RDMA bytes rec:          0
CYCLE:    843000052 RDMA total latency:          0
CYCLE:    843000052 WDMA bytes sent:          0
CYCLE:    843000052 WDMA total latency:          0
CYCLE:    843500052 RDMA bytes rec:          0
CYCLE:    843500052 RDMA total latency:          0
CYCLE:    843500052 WDMA bytes sent:          0
CYCLE:    843500052 WDMA total latency:          0
CYCLE:    844000052 Utilization ld q (incomplete):  0
CYCLE:    844000052 RDMA bytes rec:          0
CYCLE:    844000052 Utilization st q:  0
CYCLE:    844000052 Utilization ld q:  0
CYCLE:    844000052 Utilization:  0
CYCLE:    844000052 Utilization ld q:  0
CYCLE:    844000052 Utilization st q:  0
CYCLE:    844000052 RDMA total latency:          0
CYCLE:    844000052 Utilization st q (incomplete):  0
CYCLE:    844000052 WDMA bytes sent:          0
CYCLE:    844000052 Utilization ex q:  0
CYCLE:    844000052 Utilization ex q (incomplete):  0
CYCLE:    844000052 Utilization st q (incomplete):  0
CYCLE:    844000052 Utilization ld q (incomplete):  0
CYCLE:    844000052 WDMA total latency:          0
CYCLE:    844000052 Utilization ex q:  0
CYCLE:    844000052 Utilization:  0
CYCLE:    844000052 Utilization ex q (incomplete):  0
CYCLE:    844500052 RDMA bytes rec:          0
CYCLE:    844500052 RDMA total latency:          0
CYCLE:    844500052 WDMA bytes sent:          0
CYCLE:    844500052 WDMA total latency:          0
CYCLE:    845000052 RDMA bytes rec:          0
CYCLE:    845000052 RDMA total latency:          0
CYCLE:    845000052 WDMA bytes sent:          0
CYCLE:    845000052 WDMA total latency:          0
CYCLE:    845500052 RDMA bytes rec:          0
CYCLE:    845500052 RDMA total latency:          0
CYCLE:    845500052 WDMA bytes sent:          0
CYCLE:    845500052 WDMA total latency:          0
CYCLE:    846000052 Utilization ld q (incomplete):  0
CYCLE:    846000052 RDMA bytes rec:          0
CYCLE:    846000052 Utilization st q:  0
CYCLE:    846000052 Utilization ld q:  0
CYCLE:    846000052 Utilization:  0
CYCLE:    846000052 Utilization ld q:  0
CYCLE:    846000052 Utilization st q:  0
CYCLE:    846000052 RDMA total latency:          0
CYCLE:    846000052 Utilization st q (incomplete):  0
CYCLE:    846000052 WDMA bytes sent:          0
CYCLE:    846000052 Utilization ex q:  0
CYCLE:    846000052 Utilization ex q (incomplete):  0
CYCLE:    846000052 Utilization st q (incomplete):  0
CYCLE:    846000052 Utilization ld q (incomplete):  0
CYCLE:    846000052 WDMA total latency:          0
CYCLE:    846000052 Utilization ex q:  0
CYCLE:    846000052 Utilization:  0
CYCLE:    846000052 Utilization ex q (incomplete):  0
CYCLE:    846500052 RDMA bytes rec:          0
CYCLE:    846500052 RDMA total latency:          0
CYCLE:    846500052 WDMA bytes sent:          0
CYCLE:    846500052 WDMA total latency:          0
CYCLE:    847000052 RDMA bytes rec:          0
CYCLE:    847000052 RDMA total latency:          0
CYCLE:    847000052 WDMA bytes sent:          0
CYCLE:    847000052 WDMA total latency:          0
CYCLE:    847500052 RDMA bytes rec:          0
CYCLE:    847500052 RDMA total latency:          0
CYCLE:    847500052 WDMA bytes sent:          0
CYCLE:    847500052 WDMA total latency:          0
CYCLE:    848000052 Utilization ld q (incomplete):  0
CYCLE:    848000052 RDMA bytes rec:          0
CYCLE:    848000052 Utilization st q:  0
CYCLE:    848000052 Utilization ld q:  0
CYCLE:    848000052 Utilization:  0
CYCLE:    848000052 Utilization ld q:  0
CYCLE:    848000052 Utilization st q:  0
CYCLE:    848000052 RDMA total latency:          0
CYCLE:    848000052 Utilization st q (incomplete):  0
CYCLE:    848000052 WDMA bytes sent:          0
CYCLE:    848000052 Utilization ex q:  0
CYCLE:    848000052 Utilization ex q (incomplete):  0
CYCLE:    848000052 Utilization st q (incomplete):  0
CYCLE:    848000052 Utilization ld q (incomplete):  0
CYCLE:    848000052 WDMA total latency:          0
CYCLE:    848000052 Utilization ex q:  0
CYCLE:    848000052 Utilization:  0
CYCLE:    848000052 Utilization ex q (incomplete):  0
CYCLE:    848500052 RDMA bytes rec:          0
CYCLE:    848500052 RDMA total latency:          0
CYCLE:    848500052 WDMA bytes sent:          0
CYCLE:    848500052 WDMA total latency:          0
CYCLE:    849000052 RDMA bytes rec:          0
CYCLE:    849000052 RDMA total latency:          0
CYCLE:    849000052 WDMA bytes sent:          0
CYCLE:    849000052 WDMA total latency:          0
CYCLE:    849500052 RDMA bytes rec:          0
CYCLE:    849500052 RDMA total latency:          0
CYCLE:    849500052 WDMA bytes sent:          0
CYCLE:    849500052 WDMA total latency:          0
CYCLE:    850000052 Utilization ld q (incomplete):  0
CYCLE:    850000052 RDMA bytes rec:          0
CYCLE:    850000052 Utilization st q:  0
CYCLE:    850000052 Utilization ld q:  0
CYCLE:    850000052 Utilization:  0
CYCLE:    850000052 Utilization ld q:  0
CYCLE:    850000052 Utilization st q:  0
CYCLE:    850000052 RDMA total latency:          0
CYCLE:    850000052 Utilization st q (incomplete):  0
CYCLE:    850000052 WDMA bytes sent:          0
CYCLE:    850000052 Utilization ex q:  0
CYCLE:    850000052 Utilization ex q (incomplete):  0
CYCLE:    850000052 Utilization st q (incomplete):  0
CYCLE:    850000052 Utilization ld q (incomplete):  0
CYCLE:    850000052 WDMA total latency:          0
CYCLE:    850000052 Utilization ex q:  0
CYCLE:    850000052 Utilization:  0
CYCLE:    850000052 Utilization ex q (incomplete):  0
CYCLE:    850500052 RDMA bytes rec:          0
CYCLE:    850500052 RDMA total latency:          0
CYCLE:    850500052 WDMA bytes sent:          0
CYCLE:    850500052 WDMA total latency:          0
CYCLE:    851000052 RDMA bytes rec:          0
CYCLE:    851000052 RDMA total latency:          0
CYCLE:    851000052 WDMA bytes sent:          0
CYCLE:    851000052 WDMA total latency:          0
CYCLE:    851500052 RDMA bytes rec:          0
CYCLE:    851500052 RDMA total latency:          0
CYCLE:    851500052 WDMA bytes sent:          0
CYCLE:    851500052 WDMA total latency:          0
CYCLE:    852000052 Utilization ld q (incomplete):  0
CYCLE:    852000052 RDMA bytes rec:          0
CYCLE:    852000052 Utilization st q:  0
CYCLE:    852000052 Utilization ld q:  0
CYCLE:    852000052 Utilization:  0
CYCLE:    852000052 Utilization ld q:  0
CYCLE:    852000052 Utilization st q:  0
CYCLE:    852000052 RDMA total latency:          0
CYCLE:    852000052 Utilization st q (incomplete):  0
CYCLE:    852000052 WDMA bytes sent:          0
CYCLE:    852000052 Utilization ex q:  0
CYCLE:    852000052 Utilization ex q (incomplete):  0
CYCLE:    852000052 Utilization st q (incomplete):  0
CYCLE:    852000052 Utilization ld q (incomplete):  0
CYCLE:    852000052 WDMA total latency:          0
CYCLE:    852000052 Utilization ex q:  0
CYCLE:    852000052 Utilization:  0
CYCLE:    852000052 Utilization ex q (incomplete):  0
CYCLE:    852500052 RDMA bytes rec:          0
CYCLE:    852500052 RDMA total latency:          0
CYCLE:    852500052 WDMA bytes sent:          0
CYCLE:    852500052 WDMA total latency:          0
CYCLE:    853000052 RDMA bytes rec:          0
CYCLE:    853000052 RDMA total latency:          0
CYCLE:    853000052 WDMA bytes sent:          0
CYCLE:    853000052 WDMA total latency:          0
CYCLE:    853500052 RDMA bytes rec:          0
CYCLE:    853500052 RDMA total latency:          0
CYCLE:    853500052 WDMA bytes sent:          0
CYCLE:    853500052 WDMA total latency:          0
CYCLE:    854000052 Utilization ld q (incomplete):  0
CYCLE:    854000052 RDMA bytes rec:          0
CYCLE:    854000052 Utilization st q:  0
CYCLE:    854000052 Utilization ld q:  0
CYCLE:    854000052 Utilization:  0
CYCLE:    854000052 Utilization ld q:  0
CYCLE:    854000052 Utilization st q:  0
CYCLE:    854000052 RDMA total latency:          0
CYCLE:    854000052 Utilization st q (incomplete):  0
CYCLE:    854000052 WDMA bytes sent:          0
CYCLE:    854000052 Utilization ex q:  0
CYCLE:    854000052 Utilization ex q (incomplete):  0
CYCLE:    854000052 Utilization st q (incomplete):  0
CYCLE:    854000052 Utilization ld q (incomplete):  0
CYCLE:    854000052 WDMA total latency:          0
CYCLE:    854000052 Utilization ex q:  0
CYCLE:    854000052 Utilization:  0
CYCLE:    854000052 Utilization ex q (incomplete):  0
CYCLE:    854500052 RDMA bytes rec:          0
CYCLE:    854500052 RDMA total latency:          0
CYCLE:    854500052 WDMA bytes sent:          0
CYCLE:    854500052 WDMA total latency:          0
CYCLE:    855000052 RDMA bytes rec:          0
CYCLE:    855000052 RDMA total latency:          0
CYCLE:    855000052 WDMA bytes sent:          0
CYCLE:    855000052 WDMA total latency:          0
CYCLE:    855500052 RDMA bytes rec:          0
CYCLE:    855500052 RDMA total latency:          0
CYCLE:    855500052 WDMA bytes sent:          0
CYCLE:    855500052 WDMA total latency:          0
CYCLE:    856000052 Utilization ld q (incomplete):  0
CYCLE:    856000052 RDMA bytes rec:          0
CYCLE:    856000052 Utilization st q:  0
CYCLE:    856000052 Utilization ld q:  0
CYCLE:    856000052 Utilization:  0
CYCLE:    856000052 Utilization ld q:  0
CYCLE:    856000052 Utilization st q:  0
CYCLE:    856000052 RDMA total latency:          0
CYCLE:    856000052 Utilization st q (incomplete):  0
CYCLE:    856000052 WDMA bytes sent:          0
CYCLE:    856000052 Utilization ex q:  0
CYCLE:    856000052 Utilization ex q (incomplete):  0
CYCLE:    856000052 Utilization st q (incomplete):  0
CYCLE:    856000052 Utilization ld q (incomplete):  0
CYCLE:    856000052 WDMA total latency:          0
CYCLE:    856000052 Utilization ex q:  0
CYCLE:    856000052 Utilization:  0
CYCLE:    856000052 Utilization ex q (incomplete):  0
CYCLE:    856500052 RDMA bytes rec:          0
CYCLE:    856500052 RDMA total latency:          0
CYCLE:    856500052 WDMA bytes sent:          0
CYCLE:    856500052 WDMA total latency:          0
CYCLE:    857000052 RDMA bytes rec:          0
CYCLE:    857000052 RDMA total latency:          0
CYCLE:    857000052 WDMA bytes sent:          0
CYCLE:    857000052 WDMA total latency:          0
CYCLE:    857500052 RDMA bytes rec:          0
CYCLE:    857500052 RDMA total latency:          0
CYCLE:    857500052 WDMA bytes sent:          0
CYCLE:    857500052 WDMA total latency:          0
CYCLE:    858000052 Utilization ld q (incomplete):  0
CYCLE:    858000052 RDMA bytes rec:          0
CYCLE:    858000052 Utilization st q:  0
CYCLE:    858000052 Utilization ld q:  0
CYCLE:    858000052 Utilization:  0
CYCLE:    858000052 Utilization ld q:  0
CYCLE:    858000052 Utilization st q:  0
CYCLE:    858000052 RDMA total latency:          0
CYCLE:    858000052 Utilization st q (incomplete):  0
CYCLE:    858000052 WDMA bytes sent:          0
CYCLE:    858000052 Utilization ex q:  0
CYCLE:    858000052 Utilization ex q (incomplete):  0
CYCLE:    858000052 Utilization st q (incomplete):  0
CYCLE:    858000052 Utilization ld q (incomplete):  0
CYCLE:    858000052 WDMA total latency:          0
CYCLE:    858000052 Utilization ex q:  0
CYCLE:    858000052 Utilization:  0
CYCLE:    858000052 Utilization ex q (incomplete):  0
CYCLE:    858500052 RDMA bytes rec:          0
CYCLE:    858500052 RDMA total latency:          0
CYCLE:    858500052 WDMA bytes sent:          0
CYCLE:    858500052 WDMA total latency:          0
CYCLE:    859000052 RDMA bytes rec:          0
CYCLE:    859000052 RDMA total latency:          0
CYCLE:    859000052 WDMA bytes sent:          0
CYCLE:    859000052 WDMA total latency:          0
CYCLE:    859500052 RDMA bytes rec:          0
CYCLE:    859500052 RDMA total latency:          0
CYCLE:    859500052 WDMA bytes sent:          0
CYCLE:    859500052 WDMA total latency:          0
CYCLE:    860000052 Utilization ld q (incomplete):  0
CYCLE:    860000052 RDMA bytes rec:          0
CYCLE:    860000052 Utilization st q:  0
CYCLE:    860000052 Utilization ld q:  0
CYCLE:    860000052 Utilization:  0
CYCLE:    860000052 Utilization ld q:  0
CYCLE:    860000052 Utilization st q:  0
CYCLE:    860000052 RDMA total latency:          0
CYCLE:    860000052 Utilization st q (incomplete):  0
CYCLE:    860000052 WDMA bytes sent:          0
CYCLE:    860000052 Utilization ex q:  0
CYCLE:    860000052 Utilization ex q (incomplete):  0
CYCLE:    860000052 Utilization st q (incomplete):  0
CYCLE:    860000052 Utilization ld q (incomplete):  0
CYCLE:    860000052 WDMA total latency:          0
CYCLE:    860000052 Utilization ex q:  0
CYCLE:    860000052 Utilization:  0
CYCLE:    860000052 Utilization ex q (incomplete):  0
CYCLE:    860500052 RDMA bytes rec:          0
CYCLE:    860500052 RDMA total latency:          0
CYCLE:    860500052 WDMA bytes sent:          0
CYCLE:    860500052 WDMA total latency:          0
CYCLE:    861000052 RDMA bytes rec:          0
CYCLE:    861000052 RDMA total latency:          0
CYCLE:    861000052 WDMA bytes sent:          0
CYCLE:    861000052 WDMA total latency:          0
CYCLE:    861500052 RDMA bytes rec:          0
CYCLE:    861500052 RDMA total latency:          0
CYCLE:    861500052 WDMA bytes sent:          0
CYCLE:    861500052 WDMA total latency:          0
CYCLE:    862000052 Utilization ld q (incomplete):  0
CYCLE:    862000052 RDMA bytes rec:          0
CYCLE:    862000052 Utilization st q:  0
CYCLE:    862000052 Utilization ld q:  0
CYCLE:    862000052 Utilization:  0
CYCLE:    862000052 Utilization ld q:  0
CYCLE:    862000052 Utilization st q:  0
CYCLE:    862000052 RDMA total latency:          0
CYCLE:    862000052 Utilization st q (incomplete):  0
CYCLE:    862000052 WDMA bytes sent:          0
CYCLE:    862000052 Utilization ex q:  0
CYCLE:    862000052 Utilization ex q (incomplete):  0
CYCLE:    862000052 Utilization st q (incomplete):  0
CYCLE:    862000052 Utilization ld q (incomplete):  0
CYCLE:    862000052 WDMA total latency:          0
CYCLE:    862000052 Utilization ex q:  0
CYCLE:    862000052 Utilization:  0
CYCLE:    862000052 Utilization ex q (incomplete):  0
CYCLE:    862500052 RDMA bytes rec:          0
CYCLE:    862500052 RDMA total latency:          0
CYCLE:    862500052 WDMA bytes sent:          0
CYCLE:    862500052 WDMA total latency:          0
CYCLE:    863000052 RDMA bytes rec:          0
CYCLE:    863000052 RDMA total latency:          0
CYCLE:    863000052 WDMA bytes sent:          0
CYCLE:    863000052 WDMA total latency:          0
CYCLE:    863500052 RDMA bytes rec:          0
CYCLE:    863500052 RDMA total latency:          0
CYCLE:    863500052 WDMA bytes sent:          0
CYCLE:    863500052 WDMA total latency:          0
CYCLE:    864000052 Utilization ld q (incomplete):  0
CYCLE:    864000052 RDMA bytes rec:          0
CYCLE:    864000052 Utilization st q:  0
CYCLE:    864000052 Utilization ld q:  0
CYCLE:    864000052 Utilization:  0
CYCLE:    864000052 Utilization ld q:  0
CYCLE:    864000052 Utilization st q:  0
CYCLE:    864000052 RDMA total latency:          0
CYCLE:    864000052 Utilization st q (incomplete):  0
CYCLE:    864000052 WDMA bytes sent:          0
CYCLE:    864000052 Utilization ex q:  0
CYCLE:    864000052 Utilization ex q (incomplete):  0
CYCLE:    864000052 Utilization st q (incomplete):  0
CYCLE:    864000052 Utilization ld q (incomplete):  0
CYCLE:    864000052 WDMA total latency:          0
CYCLE:    864000052 Utilization ex q:  0
CYCLE:    864000052 Utilization:  0
CYCLE:    864000052 Utilization ex q (incomplete):  0
CYCLE:    864500052 RDMA bytes rec:          0
CYCLE:    864500052 RDMA total latency:          0
CYCLE:    864500052 WDMA bytes sent:          0
CYCLE:    864500052 WDMA total latency:          0
CYCLE:    865000052 RDMA bytes rec:          0
CYCLE:    865000052 RDMA total latency:          0
CYCLE:    865000052 WDMA bytes sent:          0
CYCLE:    865000052 WDMA total latency:          0
CYCLE:    865500052 RDMA bytes rec:          0
CYCLE:    865500052 RDMA total latency:          0
CYCLE:    865500052 WDMA bytes sent:          0
CYCLE:    865500052 WDMA total latency:          0
CYCLE:    866000052 Utilization ld q (incomplete):  0
CYCLE:    866000052 RDMA bytes rec:          0
CYCLE:    866000052 Utilization st q:  0
CYCLE:    866000052 Utilization ld q:  0
CYCLE:    866000052 Utilization:  0
CYCLE:    866000052 Utilization ld q:  0
CYCLE:    866000052 Utilization st q:  0
CYCLE:    866000052 RDMA total latency:          0
CYCLE:    866000052 Utilization st q (incomplete):  0
CYCLE:    866000052 WDMA bytes sent:          0
CYCLE:    866000052 Utilization ex q:  0
CYCLE:    866000052 Utilization ex q (incomplete):  0
CYCLE:    866000052 Utilization st q (incomplete):  0
CYCLE:    866000052 Utilization ld q (incomplete):  0
CYCLE:    866000052 WDMA total latency:          0
CYCLE:    866000052 Utilization ex q:  0
CYCLE:    866000052 Utilization:  0
CYCLE:    866000052 Utilization ex q (incomplete):  0
CYCLE:    866500052 RDMA bytes rec:          0
CYCLE:    866500052 RDMA total latency:          0
CYCLE:    866500052 WDMA bytes sent:          0
CYCLE:    866500052 WDMA total latency:          0
CYCLE:    867000052 RDMA bytes rec:          0
CYCLE:    867000052 RDMA total latency:          0
CYCLE:    867000052 WDMA bytes sent:          0
CYCLE:    867000052 WDMA total latency:          0
CYCLE:    867500052 RDMA bytes rec:          0
CYCLE:    867500052 RDMA total latency:          0
CYCLE:    867500052 WDMA bytes sent:          0
CYCLE:    867500052 WDMA total latency:          0
CYCLE:    868000052 Utilization ld q (incomplete):  0
CYCLE:    868000052 RDMA bytes rec:          0
CYCLE:    868000052 Utilization st q:  0
CYCLE:    868000052 Utilization ld q:  0
CYCLE:    868000052 Utilization:  0
CYCLE:    868000052 Utilization ld q:  0
CYCLE:    868000052 Utilization st q:  0
CYCLE:    868000052 RDMA total latency:          0
CYCLE:    868000052 Utilization st q (incomplete):  0
CYCLE:    868000052 WDMA bytes sent:          0
CYCLE:    868000052 Utilization ex q:  0
CYCLE:    868000052 Utilization ex q (incomplete):  0
CYCLE:    868000052 Utilization st q (incomplete):  0
CYCLE:    868000052 Utilization ld q (incomplete):  0
CYCLE:    868000052 WDMA total latency:          0
CYCLE:    868000052 Utilization ex q:  0
CYCLE:    868000052 Utilization:  0
CYCLE:    868000052 Utilization ex q (incomplete):  0
CYCLE:    868500052 RDMA bytes rec:          0
CYCLE:    868500052 RDMA total latency:          0
CYCLE:    868500052 WDMA bytes sent:          0
CYCLE:    868500052 WDMA total latency:          0
CYCLE:    869000052 RDMA bytes rec:          0
CYCLE:    869000052 RDMA total latency:          0
CYCLE:    869000052 WDMA bytes sent:          0
CYCLE:    869000052 WDMA total latency:          0
CYCLE:    869500052 RDMA bytes rec:          0
CYCLE:    869500052 RDMA total latency:          0
CYCLE:    869500052 WDMA bytes sent:          0
CYCLE:    869500052 WDMA total latency:          0
CYCLE:    870000052 Utilization ld q (incomplete):  0
CYCLE:    870000052 RDMA bytes rec:          0
CYCLE:    870000052 Utilization st q:  0
CYCLE:    870000052 Utilization ld q:  0
CYCLE:    870000052 Utilization:  0
CYCLE:    870000052 Utilization ld q:  0
CYCLE:    870000052 Utilization st q:  0
CYCLE:    870000052 RDMA total latency:          0
CYCLE:    870000052 Utilization st q (incomplete):  0
CYCLE:    870000052 WDMA bytes sent:          0
CYCLE:    870000052 Utilization ex q:  0
CYCLE:    870000052 Utilization ex q (incomplete):  0
CYCLE:    870000052 Utilization st q (incomplete):  0
CYCLE:    870000052 Utilization ld q (incomplete):  0
CYCLE:    870000052 WDMA total latency:          0
CYCLE:    870000052 Utilization ex q:  0
CYCLE:    870000052 Utilization:  0
CYCLE:    870000052 Utilization ex q (incomplete):  0
CYCLE:    870500052 RDMA bytes rec:          0
CYCLE:    870500052 RDMA total latency:          0
CYCLE:    870500052 WDMA bytes sent:          0
CYCLE:    870500052 WDMA total latency:          0
CYCLE:    871000052 RDMA bytes rec:          0
CYCLE:    871000052 RDMA total latency:          0
CYCLE:    871000052 WDMA bytes sent:          0
CYCLE:    871000052 WDMA total latency:          0
CYCLE:    871500052 RDMA bytes rec:          0
CYCLE:    871500052 RDMA total latency:          0
CYCLE:    871500052 WDMA bytes sent:          0
CYCLE:    871500052 WDMA total latency:          0
CYCLE:    872000052 Utilization ld q (incomplete):  0
CYCLE:    872000052 RDMA bytes rec:          0
CYCLE:    872000052 Utilization st q:  0
CYCLE:    872000052 Utilization ld q:  0
CYCLE:    872000052 Utilization:  0
CYCLE:    872000052 Utilization ld q:  0
CYCLE:    872000052 Utilization st q:  0
CYCLE:    872000052 RDMA total latency:          0
CYCLE:    872000052 Utilization st q (incomplete):  0
CYCLE:    872000052 WDMA bytes sent:          0
CYCLE:    872000052 Utilization ex q:  0
CYCLE:    872000052 Utilization ex q (incomplete):  0
CYCLE:    872000052 Utilization st q (incomplete):  0
CYCLE:    872000052 Utilization ld q (incomplete):  0
CYCLE:    872000052 WDMA total latency:          0
CYCLE:    872000052 Utilization ex q:  0
CYCLE:    872000052 Utilization:  0
CYCLE:    872000052 Utilization ex q (incomplete):  0
CYCLE:    872500052 RDMA bytes rec:          0
CYCLE:    872500052 RDMA total latency:          0
CYCLE:    872500052 WDMA bytes sent:          0
CYCLE:    872500052 WDMA total latency:          0
CYCLE:    873000052 RDMA bytes rec:          0
CYCLE:    873000052 RDMA total latency:          0
CYCLE:    873000052 WDMA bytes sent:          0
CYCLE:    873000052 WDMA total latency:          0
CYCLE:    873500052 RDMA bytes rec:          0
CYCLE:    873500052 RDMA total latency:          0
CYCLE:    873500052 WDMA bytes sent:          0
CYCLE:    873500052 WDMA total latency:          0
CYCLE:    874000052 Utilization ld q (incomplete):  0
CYCLE:    874000052 RDMA bytes rec:          0
CYCLE:    874000052 Utilization st q:  0
CYCLE:    874000052 Utilization ld q:  0
CYCLE:    874000052 Utilization:  0
CYCLE:    874000052 Utilization ld q:  0
CYCLE:    874000052 Utilization st q:  0
CYCLE:    874000052 RDMA total latency:          0
CYCLE:    874000052 Utilization st q (incomplete):  0
CYCLE:    874000052 WDMA bytes sent:          0
CYCLE:    874000052 Utilization ex q:  0
CYCLE:    874000052 Utilization ex q (incomplete):  0
CYCLE:    874000052 Utilization st q (incomplete):  0
CYCLE:    874000052 Utilization ld q (incomplete):  0
CYCLE:    874000052 WDMA total latency:          0
CYCLE:    874000052 Utilization ex q:  0
CYCLE:    874000052 Utilization:  0
CYCLE:    874000052 Utilization ex q (incomplete):  0
CYCLE:    874500052 RDMA bytes rec:          0
CYCLE:    874500052 RDMA total latency:          0
CYCLE:    874500052 WDMA bytes sent:          0
CYCLE:    874500052 WDMA total latency:          0
CYCLE:    875000052 RDMA bytes rec:          0
CYCLE:    875000052 RDMA total latency:          0
CYCLE:    875000052 WDMA bytes sent:          0
CYCLE:    875000052 WDMA total latency:          0
CYCLE:    875500052 RDMA bytes rec:          0
CYCLE:    875500052 RDMA total latency:          0
CYCLE:    875500052 WDMA bytes sent:          0
CYCLE:    875500052 WDMA total latency:          0
CYCLE:    876000052 Utilization ld q (incomplete):  0
CYCLE:    876000052 RDMA bytes rec:          0
CYCLE:    876000052 Utilization st q:  0
CYCLE:    876000052 Utilization ld q:  0
CYCLE:    876000052 Utilization:  0
CYCLE:    876000052 Utilization ld q:  0
CYCLE:    876000052 Utilization st q:  0
CYCLE:    876000052 RDMA total latency:          0
CYCLE:    876000052 Utilization st q (incomplete):  0
CYCLE:    876000052 WDMA bytes sent:          0
CYCLE:    876000052 Utilization ex q:  0
CYCLE:    876000052 Utilization ex q (incomplete):  0
CYCLE:    876000052 Utilization st q (incomplete):  0
CYCLE:    876000052 Utilization ld q (incomplete):  0
CYCLE:    876000052 WDMA total latency:          0
CYCLE:    876000052 Utilization ex q:  0
CYCLE:    876000052 Utilization:  0
CYCLE:    876000052 Utilization ex q (incomplete):  0
CYCLE:    876500052 RDMA bytes rec:          0
CYCLE:    876500052 RDMA total latency:          0
CYCLE:    876500052 WDMA bytes sent:          0
CYCLE:    876500052 WDMA total latency:          0
CYCLE:    877000052 RDMA bytes rec:          0
CYCLE:    877000052 RDMA total latency:          0
CYCLE:    877000052 WDMA bytes sent:          0
CYCLE:    877000052 WDMA total latency:          0
CYCLE:    877500052 RDMA bytes rec:          0
CYCLE:    877500052 RDMA total latency:          0
CYCLE:    877500052 WDMA bytes sent:          0
CYCLE:    877500052 WDMA total latency:          0
CYCLE:    878000052 Utilization ld q (incomplete):  0
CYCLE:    878000052 RDMA bytes rec:          0
CYCLE:    878000052 Utilization st q:  0
CYCLE:    878000052 Utilization ld q:  0
CYCLE:    878000052 Utilization:  0
CYCLE:    878000052 Utilization ld q:  0
CYCLE:    878000052 Utilization st q:  0
CYCLE:    878000052 RDMA total latency:          0
CYCLE:    878000052 Utilization st q (incomplete):  0
CYCLE:    878000052 WDMA bytes sent:          0
CYCLE:    878000052 Utilization ex q:  0
CYCLE:    878000052 Utilization ex q (incomplete):  0
CYCLE:    878000052 Utilization st q (incomplete):  0
CYCLE:    878000052 Utilization ld q (incomplete):  0
CYCLE:    878000052 WDMA total latency:          0
CYCLE:    878000052 Utilization ex q:  0
CYCLE:    878000052 Utilization:  0
CYCLE:    878000052 Utilization ex q (incomplete):  0
CYCLE:    878500052 RDMA bytes rec:          0
CYCLE:    878500052 RDMA total latency:          0
CYCLE:    878500052 WDMA bytes sent:          0
CYCLE:    878500052 WDMA total latency:          0
CYCLE:    879000052 RDMA bytes rec:          0
CYCLE:    879000052 RDMA total latency:          0
CYCLE:    879000052 WDMA bytes sent:          0
CYCLE:    879000052 WDMA total latency:          0
CYCLE:    879500052 RDMA bytes rec:          0
CYCLE:    879500052 RDMA total latency:          0
CYCLE:    879500052 WDMA bytes sent:          0
CYCLE:    879500052 WDMA total latency:          0
CYCLE:    880000052 Utilization ld q (incomplete):  0
CYCLE:    880000052 RDMA bytes rec:          0
CYCLE:    880000052 Utilization st q:  0
CYCLE:    880000052 Utilization ld q:  0
CYCLE:    880000052 Utilization:  0
CYCLE:    880000052 Utilization ld q:  0
CYCLE:    880000052 Utilization st q:  0
CYCLE:    880000052 RDMA total latency:          0
CYCLE:    880000052 Utilization st q (incomplete):  0
CYCLE:    880000052 WDMA bytes sent:          0
CYCLE:    880000052 Utilization ex q:  0
CYCLE:    880000052 Utilization ex q (incomplete):  0
CYCLE:    880000052 Utilization st q (incomplete):  0
CYCLE:    880000052 Utilization ld q (incomplete):  0
CYCLE:    880000052 WDMA total latency:          0
CYCLE:    880000052 Utilization ex q:  0
CYCLE:    880000052 Utilization:  0
CYCLE:    880000052 Utilization ex q (incomplete):  0
CYCLE:    880500052 RDMA bytes rec:          0
CYCLE:    880500052 RDMA total latency:          0
CYCLE:    880500052 WDMA bytes sent:          0
CYCLE:    880500052 WDMA total latency:          0
CYCLE:    881000052 RDMA bytes rec:          0
CYCLE:    881000052 RDMA total latency:          0
CYCLE:    881000052 WDMA bytes sent:          0
CYCLE:    881000052 WDMA total latency:          0
CYCLE:    881500052 RDMA bytes rec:          0
CYCLE:    881500052 RDMA total latency:          0
CYCLE:    881500052 WDMA bytes sent:          0
CYCLE:    881500052 WDMA total latency:          0
CYCLE:    882000052 Utilization ld q (incomplete):  0
CYCLE:    882000052 RDMA bytes rec:          0
CYCLE:    882000052 Utilization st q:  0
CYCLE:    882000052 Utilization ld q:  0
CYCLE:    882000052 Utilization:  0
CYCLE:    882000052 Utilization ld q:  0
CYCLE:    882000052 Utilization st q:  0
CYCLE:    882000052 RDMA total latency:          0
CYCLE:    882000052 Utilization st q (incomplete):  0
CYCLE:    882000052 WDMA bytes sent:          0
CYCLE:    882000052 Utilization ex q:  0
CYCLE:    882000052 Utilization ex q (incomplete):  0
CYCLE:    882000052 Utilization st q (incomplete):  0
CYCLE:    882000052 Utilization ld q (incomplete):  0
CYCLE:    882000052 WDMA total latency:          0
CYCLE:    882000052 Utilization ex q:  0
CYCLE:    882000052 Utilization:  0
CYCLE:    882000052 Utilization ex q (incomplete):  0
CYCLE:    882500052 RDMA bytes rec:          0
CYCLE:    882500052 RDMA total latency:          0
CYCLE:    882500052 WDMA bytes sent:          0
CYCLE:    882500052 WDMA total latency:          0
CYCLE:    883000052 RDMA bytes rec:          0
CYCLE:    883000052 RDMA total latency:          0
CYCLE:    883000052 WDMA bytes sent:          0
CYCLE:    883000052 WDMA total latency:          0
CYCLE:    883500052 RDMA bytes rec:          0
CYCLE:    883500052 RDMA total latency:          0
CYCLE:    883500052 WDMA bytes sent:          0
CYCLE:    883500052 WDMA total latency:          0
CYCLE:    884000052 Utilization ld q (incomplete):  0
CYCLE:    884000052 RDMA bytes rec:          0
CYCLE:    884000052 Utilization st q:  0
CYCLE:    884000052 Utilization ld q:  0
CYCLE:    884000052 Utilization:  0
CYCLE:    884000052 Utilization ld q:  0
CYCLE:    884000052 Utilization st q:  0
CYCLE:    884000052 RDMA total latency:          0
CYCLE:    884000052 Utilization st q (incomplete):  0
CYCLE:    884000052 WDMA bytes sent:          0
CYCLE:    884000052 Utilization ex q:  0
CYCLE:    884000052 Utilization ex q (incomplete):  0
CYCLE:    884000052 Utilization st q (incomplete):  0
CYCLE:    884000052 Utilization ld q (incomplete):  0
CYCLE:    884000052 WDMA total latency:          0
CYCLE:    884000052 Utilization ex q:  0
CYCLE:    884000052 Utilization:  0
CYCLE:    884000052 Utilization ex q (incomplete):  0
CYCLE:    884500052 RDMA bytes rec:          0
CYCLE:    884500052 RDMA total latency:          0
CYCLE:    884500052 WDMA bytes sent:          0
CYCLE:    884500052 WDMA total latency:          0
CYCLE:    885000052 RDMA bytes rec:          0
CYCLE:    885000052 RDMA total latency:          0
CYCLE:    885000052 WDMA bytes sent:          0
CYCLE:    885000052 WDMA total latency:          0
CYCLE:    885500052 RDMA bytes rec:          0
CYCLE:    885500052 RDMA total latency:          0
CYCLE:    885500052 WDMA bytes sent:          0
CYCLE:    885500052 WDMA total latency:          0
CYCLE:    886000052 Utilization ld q (incomplete):  0
CYCLE:    886000052 RDMA bytes rec:          0
CYCLE:    886000052 Utilization st q:  0
CYCLE:    886000052 Utilization ld q:  0
CYCLE:    886000052 Utilization:  0
CYCLE:    886000052 Utilization ld q:  0
CYCLE:    886000052 Utilization st q:  0
CYCLE:    886000052 RDMA total latency:          0
CYCLE:    886000052 Utilization st q (incomplete):  0
CYCLE:    886000052 WDMA bytes sent:          0
CYCLE:    886000052 Utilization ex q:  0
CYCLE:    886000052 Utilization ex q (incomplete):  0
CYCLE:    886000052 Utilization st q (incomplete):  0
CYCLE:    886000052 Utilization ld q (incomplete):  0
CYCLE:    886000052 WDMA total latency:          0
CYCLE:    886000052 Utilization ex q:  0
CYCLE:    886000052 Utilization:  0
CYCLE:    886000052 Utilization ex q (incomplete):  0
CYCLE:    886500052 RDMA bytes rec:          0
CYCLE:    886500052 RDMA total latency:          0
CYCLE:    886500052 WDMA bytes sent:          0
CYCLE:    886500052 WDMA total latency:          0
CYCLE:    887000052 RDMA bytes rec:          0
CYCLE:    887000052 RDMA total latency:          0
CYCLE:    887000052 WDMA bytes sent:          0
CYCLE:    887000052 WDMA total latency:          0
CYCLE:    887500052 RDMA bytes rec:          0
CYCLE:    887500052 RDMA total latency:          0
CYCLE:    887500052 WDMA bytes sent:          0
CYCLE:    887500052 WDMA total latency:          0
CYCLE:    888000052 Utilization ld q (incomplete):  0
CYCLE:    888000052 RDMA bytes rec:          0
CYCLE:    888000052 Utilization st q:  0
CYCLE:    888000052 Utilization ld q:  0
CYCLE:    888000052 Utilization:  0
CYCLE:    888000052 Utilization ld q:  0
CYCLE:    888000052 Utilization st q:  0
CYCLE:    888000052 RDMA total latency:          0
CYCLE:    888000052 Utilization st q (incomplete):  0
CYCLE:    888000052 WDMA bytes sent:          0
CYCLE:    888000052 Utilization ex q:  0
CYCLE:    888000052 Utilization ex q (incomplete):  0
CYCLE:    888000052 Utilization st q (incomplete):  0
CYCLE:    888000052 Utilization ld q (incomplete):  0
CYCLE:    888000052 WDMA total latency:          0
CYCLE:    888000052 Utilization ex q:  0
CYCLE:    888000052 Utilization:  0
CYCLE:    888000052 Utilization ex q (incomplete):  0
CYCLE:    888500052 RDMA bytes rec:          0
CYCLE:    888500052 RDMA total latency:          0
CYCLE:    888500052 WDMA bytes sent:          0
CYCLE:    888500052 WDMA total latency:          0
CYCLE:    889000052 RDMA bytes rec:          0
CYCLE:    889000052 RDMA total latency:          0
CYCLE:    889000052 WDMA bytes sent:          0
CYCLE:    889000052 WDMA total latency:          0
CYCLE:    889500052 RDMA bytes rec:          0
CYCLE:    889500052 RDMA total latency:          0
CYCLE:    889500052 WDMA bytes sent:          0
CYCLE:    889500052 WDMA total latency:          0
CYCLE:    890000052 Utilization ld q (incomplete):  0
CYCLE:    890000052 RDMA bytes rec:          0
CYCLE:    890000052 Utilization st q:  0
CYCLE:    890000052 Utilization ld q:  0
CYCLE:    890000052 Utilization:  0
CYCLE:    890000052 Utilization ld q:  0
CYCLE:    890000052 Utilization st q:  0
CYCLE:    890000052 RDMA total latency:          0
CYCLE:    890000052 Utilization st q (incomplete):  0
CYCLE:    890000052 WDMA bytes sent:          0
CYCLE:    890000052 Utilization ex q:  0
CYCLE:    890000052 Utilization ex q (incomplete):  0
CYCLE:    890000052 Utilization st q (incomplete):  0
CYCLE:    890000052 Utilization ld q (incomplete):  0
CYCLE:    890000052 WDMA total latency:          0
CYCLE:    890000052 Utilization ex q:  0
CYCLE:    890000052 Utilization:  0
CYCLE:    890000052 Utilization ex q (incomplete):  0
CYCLE:    890500052 RDMA bytes rec:          0
CYCLE:    890500052 RDMA total latency:          0
CYCLE:    890500052 WDMA bytes sent:          0
CYCLE:    890500052 WDMA total latency:          0
CYCLE:    891000052 RDMA bytes rec:          0
CYCLE:    891000052 RDMA total latency:          0
CYCLE:    891000052 WDMA bytes sent:          0
CYCLE:    891000052 WDMA total latency:          0
CYCLE:    891500052 RDMA bytes rec:          0
CYCLE:    891500052 RDMA total latency:          0
CYCLE:    891500052 WDMA bytes sent:          0
CYCLE:    891500052 WDMA total latency:          0
CYCLE:    892000052 Utilization ld q (incomplete):  0
CYCLE:    892000052 RDMA bytes rec:          0
CYCLE:    892000052 Utilization st q:  0
CYCLE:    892000052 Utilization ld q:  0
CYCLE:    892000052 Utilization:  0
CYCLE:    892000052 Utilization ld q:  0
CYCLE:    892000052 Utilization st q:  0
CYCLE:    892000052 RDMA total latency:          0
CYCLE:    892000052 Utilization st q (incomplete):  0
CYCLE:    892000052 WDMA bytes sent:          0
CYCLE:    892000052 Utilization ex q:  0
CYCLE:    892000052 Utilization ex q (incomplete):  0
CYCLE:    892000052 Utilization st q (incomplete):  0
CYCLE:    892000052 Utilization ld q (incomplete):  0
CYCLE:    892000052 WDMA total latency:          0
CYCLE:    892000052 Utilization ex q:  0
CYCLE:    892000052 Utilization:  0
CYCLE:    892000052 Utilization ex q (incomplete):  0
CYCLE:    892500052 RDMA bytes rec:          0
CYCLE:    892500052 RDMA total latency:          0
CYCLE:    892500052 WDMA bytes sent:          0
CYCLE:    892500052 WDMA total latency:          0
CYCLE:    893000052 RDMA bytes rec:          0
CYCLE:    893000052 RDMA total latency:          0
CYCLE:    893000052 WDMA bytes sent:          0
CYCLE:    893000052 WDMA total latency:          0
CYCLE:    893500052 RDMA bytes rec:          0
CYCLE:    893500052 RDMA total latency:          0
CYCLE:    893500052 WDMA bytes sent:          0
CYCLE:    893500052 WDMA total latency:          0
CYCLE:    894000052 Utilization ld q (incomplete):  0
CYCLE:    894000052 RDMA bytes rec:          0
CYCLE:    894000052 Utilization st q:  0
CYCLE:    894000052 Utilization ld q:  0
CYCLE:    894000052 Utilization:  0
CYCLE:    894000052 Utilization ld q:  0
CYCLE:    894000052 Utilization st q:  0
CYCLE:    894000052 RDMA total latency:          0
CYCLE:    894000052 Utilization st q (incomplete):  0
CYCLE:    894000052 WDMA bytes sent:          0
CYCLE:    894000052 Utilization ex q:  0
CYCLE:    894000052 Utilization ex q (incomplete):  0
CYCLE:    894000052 Utilization st q (incomplete):  0
CYCLE:    894000052 Utilization ld q (incomplete):  0
CYCLE:    894000052 WDMA total latency:          0
CYCLE:    894000052 Utilization ex q:  0
CYCLE:    894000052 Utilization:  0
CYCLE:    894000052 Utilization ex q (incomplete):  0
CYCLE:    894500052 RDMA bytes rec:          0
CYCLE:    894500052 RDMA total latency:          0
CYCLE:    894500052 WDMA bytes sent:          0
CYCLE:    894500052 WDMA total latency:          0
CYCLE:    895000052 RDMA bytes rec:          0
CYCLE:    895000052 RDMA total latency:          0
CYCLE:    895000052 WDMA bytes sent:          0
CYCLE:    895000052 WDMA total latency:          0
CYCLE:    895500052 RDMA bytes rec:          0
CYCLE:    895500052 RDMA total latency:          0
CYCLE:    895500052 WDMA bytes sent:          0
CYCLE:    895500052 WDMA total latency:          0
CYCLE:    896000052 Utilization ld q (incomplete):  0
CYCLE:    896000052 RDMA bytes rec:          0
CYCLE:    896000052 Utilization st q:  0
CYCLE:    896000052 Utilization ld q:  0
CYCLE:    896000052 Utilization:  0
CYCLE:    896000052 Utilization ld q:  0
CYCLE:    896000052 Utilization st q:  0
CYCLE:    896000052 RDMA total latency:          0
CYCLE:    896000052 Utilization st q (incomplete):  0
CYCLE:    896000052 WDMA bytes sent:          0
CYCLE:    896000052 Utilization ex q:  0
CYCLE:    896000052 Utilization ex q (incomplete):  0
CYCLE:    896000052 Utilization st q (incomplete):  0
CYCLE:    896000052 Utilization ld q (incomplete):  0
CYCLE:    896000052 WDMA total latency:          0
CYCLE:    896000052 Utilization ex q:  0
CYCLE:    896000052 Utilization:  0
CYCLE:    896000052 Utilization ex q (incomplete):  0
CYCLE:    896500052 RDMA bytes rec:          0
CYCLE:    896500052 RDMA total latency:          0
CYCLE:    896500052 WDMA bytes sent:          0
CYCLE:    896500052 WDMA total latency:          0
CYCLE:    897000052 RDMA bytes rec:          0
CYCLE:    897000052 RDMA total latency:          0
CYCLE:    897000052 WDMA bytes sent:          0
CYCLE:    897000052 WDMA total latency:          0
CYCLE:    897500052 RDMA bytes rec:          0
CYCLE:    897500052 RDMA total latency:          0
CYCLE:    897500052 WDMA bytes sent:          0
CYCLE:    897500052 WDMA total latency:          0
CYCLE:    898000052 Utilization ld q (incomplete):  0
CYCLE:    898000052 RDMA bytes rec:          0
CYCLE:    898000052 Utilization st q:  0
CYCLE:    898000052 Utilization ld q:  0
CYCLE:    898000052 Utilization:  0
CYCLE:    898000052 Utilization ld q:  0
CYCLE:    898000052 Utilization st q:  0
CYCLE:    898000052 RDMA total latency:          0
CYCLE:    898000052 Utilization st q (incomplete):  0
CYCLE:    898000052 WDMA bytes sent:          0
CYCLE:    898000052 Utilization ex q:  0
CYCLE:    898000052 Utilization ex q (incomplete):  0
CYCLE:    898000052 Utilization st q (incomplete):  0
CYCLE:    898000052 Utilization ld q (incomplete):  0
CYCLE:    898000052 WDMA total latency:          0
CYCLE:    898000052 Utilization ex q:  0
CYCLE:    898000052 Utilization:  0
CYCLE:    898000052 Utilization ex q (incomplete):  0
CYCLE:    898500052 RDMA bytes rec:          0
CYCLE:    898500052 RDMA total latency:          0
CYCLE:    898500052 WDMA bytes sent:          0
CYCLE:    898500052 WDMA total latency:          0
CYCLE:    899000052 RDMA bytes rec:          0
CYCLE:    899000052 RDMA total latency:          0
CYCLE:    899000052 WDMA bytes sent:          0
CYCLE:    899000052 WDMA total latency:          0
CYCLE:    899500052 RDMA bytes rec:          0
CYCLE:    899500052 RDMA total latency:          0
CYCLE:    899500052 WDMA bytes sent:          0
CYCLE:    899500052 WDMA total latency:          0
CYCLE:    900000052 Utilization ld q (incomplete):  0
CYCLE:    900000052 RDMA bytes rec:          0
CYCLE:    900000052 Utilization st q:  0
CYCLE:    900000052 Utilization ld q:  0
CYCLE:    900000052 Utilization:  0
CYCLE:    900000052 Utilization ld q:  0
CYCLE:    900000052 Utilization st q:  0
CYCLE:    900000052 RDMA total latency:          0
CYCLE:    900000052 Utilization st q (incomplete):  0
CYCLE:    900000052 WDMA bytes sent:          0
CYCLE:    900000052 Utilization ex q:  0
CYCLE:    900000052 Utilization ex q (incomplete):  0
CYCLE:    900000052 Utilization st q (incomplete):  0
CYCLE:    900000052 Utilization ld q (incomplete):  0
CYCLE:    900000052 WDMA total latency:          0
CYCLE:    900000052 Utilization ex q:  0
CYCLE:    900000052 Utilization:  0
CYCLE:    900000052 Utilization ex q (incomplete):  0
CYCLE:    900500052 RDMA bytes rec:          0
CYCLE:    900500052 RDMA total latency:          0
CYCLE:    900500052 WDMA bytes sent:          0
CYCLE:    900500052 WDMA total latency:          0
CYCLE:    901000052 RDMA bytes rec:          0
CYCLE:    901000052 RDMA total latency:          0
CYCLE:    901000052 WDMA bytes sent:          0
CYCLE:    901000052 WDMA total latency:          0
CYCLE:    901500052 RDMA bytes rec:          0
CYCLE:    901500052 RDMA total latency:          0
CYCLE:    901500052 WDMA bytes sent:          0
CYCLE:    901500052 WDMA total latency:          0
CYCLE:    902000052 Utilization ld q (incomplete):  0
CYCLE:    902000052 RDMA bytes rec:          0
CYCLE:    902000052 Utilization st q:  0
CYCLE:    902000052 Utilization ld q:  0
CYCLE:    902000052 Utilization:  0
CYCLE:    902000052 Utilization ld q:  0
CYCLE:    902000052 Utilization st q:  0
CYCLE:    902000052 RDMA total latency:          0
CYCLE:    902000052 Utilization st q (incomplete):  0
CYCLE:    902000052 WDMA bytes sent:          0
CYCLE:    902000052 Utilization ex q:  0
CYCLE:    902000052 Utilization ex q (incomplete):  0
CYCLE:    902000052 Utilization st q (incomplete):  0
CYCLE:    902000052 Utilization ld q (incomplete):  0
CYCLE:    902000052 WDMA total latency:          0
CYCLE:    902000052 Utilization ex q:  0
CYCLE:    902000052 Utilization:  0
CYCLE:    902000052 Utilization ex q (incomplete):  0
CYCLE:    902500052 RDMA bytes rec:          0
CYCLE:    902500052 RDMA total latency:          0
CYCLE:    902500052 WDMA bytes sent:          0
CYCLE:    902500052 WDMA total latency:          0
CYCLE:    903000052 RDMA bytes rec:          0
CYCLE:    903000052 RDMA total latency:          0
CYCLE:    903000052 WDMA bytes sent:          0
CYCLE:    903000052 WDMA total latency:          0
CYCLE:    903500052 RDMA bytes rec:          0
CYCLE:    903500052 RDMA total latency:          0
CYCLE:    903500052 WDMA bytes sent:          0
CYCLE:    903500052 WDMA total latency:          0
CYCLE:    904000052 Utilization ld q (incomplete):  0
CYCLE:    904000052 RDMA bytes rec:          0
CYCLE:    904000052 Utilization st q:  0
CYCLE:    904000052 Utilization ld q:  0
CYCLE:    904000052 Utilization:  0
CYCLE:    904000052 Utilization ld q:  0
CYCLE:    904000052 Utilization st q:  0
CYCLE:    904000052 RDMA total latency:          0
CYCLE:    904000052 Utilization st q (incomplete):  0
CYCLE:    904000052 WDMA bytes sent:          0
CYCLE:    904000052 Utilization ex q:  0
CYCLE:    904000052 Utilization ex q (incomplete):  0
CYCLE:    904000052 Utilization st q (incomplete):  0
CYCLE:    904000052 Utilization ld q (incomplete):  0
CYCLE:    904000052 WDMA total latency:          0
CYCLE:    904000052 Utilization ex q:  0
CYCLE:    904000052 Utilization:  0
CYCLE:    904000052 Utilization ex q (incomplete):  0
CYCLE:    904500052 RDMA bytes rec:          0
CYCLE:    904500052 RDMA total latency:          0
CYCLE:    904500052 WDMA bytes sent:          0
CYCLE:    904500052 WDMA total latency:          0
CYCLE:    905000052 RDMA bytes rec:          0
CYCLE:    905000052 RDMA total latency:          0
CYCLE:    905000052 WDMA bytes sent:          0
CYCLE:    905000052 WDMA total latency:          0
CYCLE:    905500052 RDMA bytes rec:          0
CYCLE:    905500052 RDMA total latency:          0
CYCLE:    905500052 WDMA bytes sent:          0
CYCLE:    905500052 WDMA total latency:          0
CYCLE:    906000052 Utilization ld q (incomplete):  0
CYCLE:    906000052 RDMA bytes rec:          0
CYCLE:    906000052 Utilization st q:  0
CYCLE:    906000052 Utilization ld q:  0
CYCLE:    906000052 Utilization:  0
CYCLE:    906000052 Utilization ld q:  0
CYCLE:    906000052 Utilization st q:  0
CYCLE:    906000052 RDMA total latency:          0
CYCLE:    906000052 Utilization st q (incomplete):  0
CYCLE:    906000052 WDMA bytes sent:          0
CYCLE:    906000052 Utilization ex q:  0
CYCLE:    906000052 Utilization ex q (incomplete):  0
CYCLE:    906000052 Utilization st q (incomplete):  0
CYCLE:    906000052 Utilization ld q (incomplete):  0
CYCLE:    906000052 WDMA total latency:          0
CYCLE:    906000052 Utilization ex q:  0
CYCLE:    906000052 Utilization:  0
CYCLE:    906000052 Utilization ex q (incomplete):  0
CYCLE:    906500052 RDMA bytes rec:          0
CYCLE:    906500052 RDMA total latency:          0
CYCLE:    906500052 WDMA bytes sent:          0
CYCLE:    906500052 WDMA total latency:          0
CYCLE:    907000052 RDMA bytes rec:          0
CYCLE:    907000052 RDMA total latency:          0
CYCLE:    907000052 WDMA bytes sent:          0
CYCLE:    907000052 WDMA total latency:          0
CYCLE:    907500052 RDMA bytes rec:          0
CYCLE:    907500052 RDMA total latency:          0
CYCLE:    907500052 WDMA bytes sent:          0
CYCLE:    907500052 WDMA total latency:          0
CYCLE:    908000052 Utilization ld q (incomplete):  0
CYCLE:    908000052 RDMA bytes rec:          0
CYCLE:    908000052 Utilization st q:  0
CYCLE:    908000052 Utilization ld q:  0
CYCLE:    908000052 Utilization:  0
CYCLE:    908000052 Utilization ld q:  0
CYCLE:    908000052 Utilization st q:  0
CYCLE:    908000052 RDMA total latency:          0
CYCLE:    908000052 Utilization st q (incomplete):  0
CYCLE:    908000052 WDMA bytes sent:          0
CYCLE:    908000052 Utilization ex q:  0
CYCLE:    908000052 Utilization ex q (incomplete):  0
CYCLE:    908000052 Utilization st q (incomplete):  0
CYCLE:    908000052 Utilization ld q (incomplete):  0
CYCLE:    908000052 WDMA total latency:          0
CYCLE:    908000052 Utilization ex q:  0
CYCLE:    908000052 Utilization:  0
CYCLE:    908000052 Utilization ex q (incomplete):  0
CYCLE:    908500052 RDMA bytes rec:          0
CYCLE:    908500052 RDMA total latency:          0
CYCLE:    908500052 WDMA bytes sent:          0
CYCLE:    908500052 WDMA total latency:          0
CYCLE:    909000052 RDMA bytes rec:          0
CYCLE:    909000052 RDMA total latency:          0
CYCLE:    909000052 WDMA bytes sent:          0
CYCLE:    909000052 WDMA total latency:          0
CYCLE:    909500052 RDMA bytes rec:          0
CYCLE:    909500052 RDMA total latency:          0
CYCLE:    909500052 WDMA bytes sent:          0
CYCLE:    909500052 WDMA total latency:          0
CYCLE:    910000052 Utilization ld q (incomplete):  0
CYCLE:    910000052 RDMA bytes rec:          0
CYCLE:    910000052 Utilization st q:  0
CYCLE:    910000052 Utilization ld q:  0
CYCLE:    910000052 Utilization:  0
CYCLE:    910000052 Utilization ld q:  0
CYCLE:    910000052 Utilization st q:  0
CYCLE:    910000052 RDMA total latency:          0
CYCLE:    910000052 Utilization st q (incomplete):  0
CYCLE:    910000052 WDMA bytes sent:          0
CYCLE:    910000052 Utilization ex q:  0
CYCLE:    910000052 Utilization ex q (incomplete):  0
CYCLE:    910000052 Utilization st q (incomplete):  0
CYCLE:    910000052 Utilization ld q (incomplete):  0
CYCLE:    910000052 WDMA total latency:          0
CYCLE:    910000052 Utilization ex q:  0
CYCLE:    910000052 Utilization:  0
CYCLE:    910000052 Utilization ex q (incomplete):  0
CYCLE:    910500052 RDMA bytes rec:          0
CYCLE:    910500052 RDMA total latency:          0
CYCLE:    910500052 WDMA bytes sent:          0
CYCLE:    910500052 WDMA total latency:          0
CYCLE:    911000052 RDMA bytes rec:          0
CYCLE:    911000052 RDMA total latency:          0
CYCLE:    911000052 WDMA bytes sent:          0
CYCLE:    911000052 WDMA total latency:          0
CYCLE:    911500052 RDMA bytes rec:          0
CYCLE:    911500052 RDMA total latency:          0
CYCLE:    911500052 WDMA bytes sent:          0
CYCLE:    911500052 WDMA total latency:          0
CYCLE:    912000052 Utilization ld q (incomplete):  0
CYCLE:    912000052 RDMA bytes rec:          0
CYCLE:    912000052 Utilization st q:  0
CYCLE:    912000052 Utilization ld q:  0
CYCLE:    912000052 Utilization:  0
CYCLE:    912000052 Utilization ld q:  0
CYCLE:    912000052 Utilization st q:  0
CYCLE:    912000052 RDMA total latency:          0
CYCLE:    912000052 Utilization st q (incomplete):  0
CYCLE:    912000052 WDMA bytes sent:          0
CYCLE:    912000052 Utilization ex q:  0
CYCLE:    912000052 Utilization ex q (incomplete):  0
CYCLE:    912000052 Utilization st q (incomplete):  0
CYCLE:    912000052 Utilization ld q (incomplete):  0
CYCLE:    912000052 WDMA total latency:          0
CYCLE:    912000052 Utilization ex q:  0
CYCLE:    912000052 Utilization:  0
CYCLE:    912000052 Utilization ex q (incomplete):  0
CYCLE:    912500052 RDMA bytes rec:          0
CYCLE:    912500052 RDMA total latency:          0
CYCLE:    912500052 WDMA bytes sent:          0
CYCLE:    912500052 WDMA total latency:          0
CYCLE:    913000052 RDMA bytes rec:          0
CYCLE:    913000052 RDMA total latency:          0
CYCLE:    913000052 WDMA bytes sent:          0
CYCLE:    913000052 WDMA total latency:          0
CYCLE:    913500052 RDMA bytes rec:          0
CYCLE:    913500052 RDMA total latency:          0
CYCLE:    913500052 WDMA bytes sent:          0
CYCLE:    913500052 WDMA total latency:          0
CYCLE:    914000052 Utilization ld q (incomplete):  0
CYCLE:    914000052 RDMA bytes rec:          0
CYCLE:    914000052 Utilization st q:  0
CYCLE:    914000052 Utilization ld q:  0
CYCLE:    914000052 Utilization:  0
CYCLE:    914000052 Utilization ld q:  0
CYCLE:    914000052 Utilization st q:  0
CYCLE:    914000052 RDMA total latency:          0
CYCLE:    914000052 Utilization st q (incomplete):  0
CYCLE:    914000052 WDMA bytes sent:          0
CYCLE:    914000052 Utilization ex q:  0
CYCLE:    914000052 Utilization ex q (incomplete):  0
CYCLE:    914000052 Utilization st q (incomplete):  0
CYCLE:    914000052 Utilization ld q (incomplete):  0
CYCLE:    914000052 WDMA total latency:          0
CYCLE:    914000052 Utilization ex q:  0
CYCLE:    914000052 Utilization:  0
CYCLE:    914000052 Utilization ex q (incomplete):  0
CYCLE:    914500052 RDMA bytes rec:          0
CYCLE:    914500052 RDMA total latency:          0
CYCLE:    914500052 WDMA bytes sent:          0
CYCLE:    914500052 WDMA total latency:          0
CYCLE:    915000052 RDMA bytes rec:          0
CYCLE:    915000052 RDMA total latency:          0
CYCLE:    915000052 WDMA bytes sent:          0
CYCLE:    915000052 WDMA total latency:          0
CYCLE:    915500052 RDMA bytes rec:          0
CYCLE:    915500052 RDMA total latency:          0
CYCLE:    915500052 WDMA bytes sent:          0
CYCLE:    915500052 WDMA total latency:          0
CYCLE:    916000052 Utilization ld q (incomplete):  0
CYCLE:    916000052 RDMA bytes rec:          0
CYCLE:    916000052 Utilization st q:  0
CYCLE:    916000052 Utilization ld q:  0
CYCLE:    916000052 Utilization:  0
CYCLE:    916000052 Utilization ld q:  0
CYCLE:    916000052 Utilization st q:  0
CYCLE:    916000052 RDMA total latency:          0
CYCLE:    916000052 Utilization st q (incomplete):  0
CYCLE:    916000052 WDMA bytes sent:          0
CYCLE:    916000052 Utilization ex q:  0
CYCLE:    916000052 Utilization ex q (incomplete):  0
CYCLE:    916000052 Utilization st q (incomplete):  0
CYCLE:    916000052 Utilization ld q (incomplete):  0
CYCLE:    916000052 WDMA total latency:          0
CYCLE:    916000052 Utilization ex q:  0
CYCLE:    916000052 Utilization:  0
CYCLE:    916000052 Utilization ex q (incomplete):  0
CYCLE:    916500052 RDMA bytes rec:          0
CYCLE:    916500052 RDMA total latency:          0
CYCLE:    916500052 WDMA bytes sent:          0
CYCLE:    916500052 WDMA total latency:          0
CYCLE:    917000052 RDMA bytes rec:          0
CYCLE:    917000052 RDMA total latency:          0
CYCLE:    917000052 WDMA bytes sent:          0
CYCLE:    917000052 WDMA total latency:          0
CYCLE:    917500052 RDMA bytes rec:          0
CYCLE:    917500052 RDMA total latency:          0
CYCLE:    917500052 WDMA bytes sent:          0
CYCLE:    917500052 WDMA total latency:          0
CYCLE:    918000052 Utilization ld q (incomplete):  0
CYCLE:    918000052 RDMA bytes rec:          0
CYCLE:    918000052 Utilization st q:  0
CYCLE:    918000052 Utilization ld q:  0
CYCLE:    918000052 Utilization:  0
CYCLE:    918000052 Utilization ld q:  0
CYCLE:    918000052 Utilization st q:  0
CYCLE:    918000052 RDMA total latency:          0
CYCLE:    918000052 Utilization st q (incomplete):  0
CYCLE:    918000052 WDMA bytes sent:          0
CYCLE:    918000052 Utilization ex q:  0
CYCLE:    918000052 Utilization ex q (incomplete):  0
CYCLE:    918000052 Utilization st q (incomplete):  0
CYCLE:    918000052 Utilization ld q (incomplete):  0
CYCLE:    918000052 WDMA total latency:          0
CYCLE:    918000052 Utilization ex q:  0
CYCLE:    918000052 Utilization:  0
CYCLE:    918000052 Utilization ex q (incomplete):  0
CYCLE:    918500052 RDMA bytes rec:          0
CYCLE:    918500052 RDMA total latency:          0
CYCLE:    918500052 WDMA bytes sent:          0
CYCLE:    918500052 WDMA total latency:          0
CYCLE:    919000052 RDMA bytes rec:          0
CYCLE:    919000052 RDMA total latency:          0
CYCLE:    919000052 WDMA bytes sent:          0
CYCLE:    919000052 WDMA total latency:          0
CYCLE:    919500052 RDMA bytes rec:          0
CYCLE:    919500052 RDMA total latency:          0
CYCLE:    919500052 WDMA bytes sent:          0
CYCLE:    919500052 WDMA total latency:          0
CYCLE:    920000052 Utilization ld q (incomplete):  0
CYCLE:    920000052 RDMA bytes rec:          0
CYCLE:    920000052 Utilization st q:  0
CYCLE:    920000052 Utilization ld q:  0
CYCLE:    920000052 Utilization:  0
CYCLE:    920000052 Utilization ld q:  0
CYCLE:    920000052 Utilization st q:  0
CYCLE:    920000052 RDMA total latency:          0
CYCLE:    920000052 Utilization st q (incomplete):  0
CYCLE:    920000052 WDMA bytes sent:          0
CYCLE:    920000052 Utilization ex q:  0
CYCLE:    920000052 Utilization ex q (incomplete):  0
CYCLE:    920000052 Utilization st q (incomplete):  0
CYCLE:    920000052 Utilization ld q (incomplete):  0
CYCLE:    920000052 WDMA total latency:          0
CYCLE:    920000052 Utilization ex q:  0
CYCLE:    920000052 Utilization:  0
CYCLE:    920000052 Utilization ex q (incomplete):  0
CYCLE:    920500052 RDMA bytes rec:          0
CYCLE:    920500052 RDMA total latency:          0
CYCLE:    920500052 WDMA bytes sent:          0
CYCLE:    920500052 WDMA total latency:          0
CYCLE:    921000052 RDMA bytes rec:          0
CYCLE:    921000052 RDMA total latency:          0
CYCLE:    921000052 WDMA bytes sent:          0
CYCLE:    921000052 WDMA total latency:          0
CYCLE:    921500052 RDMA bytes rec:          0
CYCLE:    921500052 RDMA total latency:          0
CYCLE:    921500052 WDMA bytes sent:          0
CYCLE:    921500052 WDMA total latency:          0
CYCLE:    922000052 Utilization ld q (incomplete):  0
CYCLE:    922000052 RDMA bytes rec:          0
CYCLE:    922000052 Utilization st q:  0
CYCLE:    922000052 Utilization ld q:  0
CYCLE:    922000052 Utilization:  0
CYCLE:    922000052 Utilization ld q:  0
CYCLE:    922000052 Utilization st q:  0
CYCLE:    922000052 RDMA total latency:          0
CYCLE:    922000052 Utilization st q (incomplete):  0
CYCLE:    922000052 WDMA bytes sent:          0
CYCLE:    922000052 Utilization ex q:  0
CYCLE:    922000052 Utilization ex q (incomplete):  0
CYCLE:    922000052 Utilization st q (incomplete):  0
CYCLE:    922000052 Utilization ld q (incomplete):  0
CYCLE:    922000052 WDMA total latency:          0
CYCLE:    922000052 Utilization ex q:  0
CYCLE:    922000052 Utilization:  0
CYCLE:    922000052 Utilization ex q (incomplete):  0
CYCLE:    922500052 RDMA bytes rec:          0
CYCLE:    922500052 RDMA total latency:          0
CYCLE:    922500052 WDMA bytes sent:          0
CYCLE:    922500052 WDMA total latency:          0
CYCLE:    923000052 RDMA bytes rec:          0
CYCLE:    923000052 RDMA total latency:          0
CYCLE:    923000052 WDMA bytes sent:          0
CYCLE:    923000052 WDMA total latency:          0
CYCLE:    923500052 RDMA bytes rec:          0
CYCLE:    923500052 RDMA total latency:          0
CYCLE:    923500052 WDMA bytes sent:          0
CYCLE:    923500052 WDMA total latency:          0
CYCLE:    924000052 Utilization ld q (incomplete):  0
CYCLE:    924000052 RDMA bytes rec:          0
CYCLE:    924000052 Utilization st q:  0
CYCLE:    924000052 Utilization ld q:  0
CYCLE:    924000052 Utilization:  0
CYCLE:    924000052 Utilization ld q:  0
CYCLE:    924000052 Utilization st q:  0
CYCLE:    924000052 RDMA total latency:          0
CYCLE:    924000052 Utilization st q (incomplete):  0
CYCLE:    924000052 WDMA bytes sent:          0
CYCLE:    924000052 Utilization ex q:  0
CYCLE:    924000052 Utilization ex q (incomplete):  0
CYCLE:    924000052 Utilization st q (incomplete):  0
CYCLE:    924000052 Utilization ld q (incomplete):  0
CYCLE:    924000052 WDMA total latency:          0
CYCLE:    924000052 Utilization ex q:  0
CYCLE:    924000052 Utilization:  0
CYCLE:    924000052 Utilization ex q (incomplete):  0
CYCLE:    924500052 RDMA bytes rec:          0
CYCLE:    924500052 RDMA total latency:          0
CYCLE:    924500052 WDMA bytes sent:          0
CYCLE:    924500052 WDMA total latency:          0
CYCLE:    925000052 RDMA bytes rec:          0
CYCLE:    925000052 RDMA total latency:          0
CYCLE:    925000052 WDMA bytes sent:          0
CYCLE:    925000052 WDMA total latency:          0
CYCLE:    925500052 RDMA bytes rec:          0
CYCLE:    925500052 RDMA total latency:          0
CYCLE:    925500052 WDMA bytes sent:          0
CYCLE:    925500052 WDMA total latency:          0
CYCLE:    926000052 Utilization ld q (incomplete):  0
CYCLE:    926000052 RDMA bytes rec:          0
CYCLE:    926000052 Utilization st q:  0
CYCLE:    926000052 Utilization ld q:  0
CYCLE:    926000052 Utilization:  0
CYCLE:    926000052 Utilization ld q:  0
CYCLE:    926000052 Utilization st q:  0
CYCLE:    926000052 RDMA total latency:          0
CYCLE:    926000052 Utilization st q (incomplete):  0
CYCLE:    926000052 WDMA bytes sent:          0
CYCLE:    926000052 Utilization ex q:  0
CYCLE:    926000052 Utilization ex q (incomplete):  0
CYCLE:    926000052 Utilization st q (incomplete):  0
CYCLE:    926000052 Utilization ld q (incomplete):  0
CYCLE:    926000052 WDMA total latency:          0
CYCLE:    926000052 Utilization ex q:  0
CYCLE:    926000052 Utilization:  0
CYCLE:    926000052 Utilization ex q (incomplete):  0
CYCLE:    926500052 RDMA bytes rec:          0
CYCLE:    926500052 RDMA total latency:          0
CYCLE:    926500052 WDMA bytes sent:          0
CYCLE:    926500052 WDMA total latency:          0
CYCLE:    927000052 RDMA bytes rec:          0
CYCLE:    927000052 RDMA total latency:          0
CYCLE:    927000052 WDMA bytes sent:          0
CYCLE:    927000052 WDMA total latency:          0
CYCLE:    927500052 RDMA bytes rec:          0
CYCLE:    927500052 RDMA total latency:          0
CYCLE:    927500052 WDMA bytes sent:          0
CYCLE:    927500052 WDMA total latency:          0
CYCLE:    928000052 Utilization ld q (incomplete):  0
CYCLE:    928000052 RDMA bytes rec:          0
CYCLE:    928000052 Utilization st q:  0
CYCLE:    928000052 Utilization ld q:  0
CYCLE:    928000052 Utilization:  0
CYCLE:    928000052 Utilization ld q:  0
CYCLE:    928000052 Utilization st q:  0
CYCLE:    928000052 RDMA total latency:          0
CYCLE:    928000052 Utilization st q (incomplete):  0
CYCLE:    928000052 WDMA bytes sent:          0
CYCLE:    928000052 Utilization ex q:  0
CYCLE:    928000052 Utilization ex q (incomplete):  0
CYCLE:    928000052 Utilization st q (incomplete):  0
CYCLE:    928000052 Utilization ld q (incomplete):  0
CYCLE:    928000052 WDMA total latency:          0
CYCLE:    928000052 Utilization ex q:  0
CYCLE:    928000052 Utilization:  0
CYCLE:    928000052 Utilization ex q (incomplete):  0
CYCLE:    928500052 RDMA bytes rec:          0
CYCLE:    928500052 RDMA total latency:          0
CYCLE:    928500052 WDMA bytes sent:          0
CYCLE:    928500052 WDMA total latency:          0
CYCLE:    929000052 RDMA bytes rec:          0
CYCLE:    929000052 RDMA total latency:          0
CYCLE:    929000052 WDMA bytes sent:          0
CYCLE:    929000052 WDMA total latency:          0
CYCLE:    929500052 RDMA bytes rec:          0
CYCLE:    929500052 RDMA total latency:          0
CYCLE:    929500052 WDMA bytes sent:          0
CYCLE:    929500052 WDMA total latency:          0
CYCLE:    930000052 Utilization ld q (incomplete):  0
CYCLE:    930000052 RDMA bytes rec:          0
CYCLE:    930000052 Utilization st q:  0
CYCLE:    930000052 Utilization ld q:  0
CYCLE:    930000052 Utilization:  0
CYCLE:    930000052 Utilization ld q:  0
CYCLE:    930000052 Utilization st q:  0
CYCLE:    930000052 RDMA total latency:          0
CYCLE:    930000052 Utilization st q (incomplete):  0
CYCLE:    930000052 WDMA bytes sent:          0
CYCLE:    930000052 Utilization ex q:  0
CYCLE:    930000052 Utilization ex q (incomplete):  0
CYCLE:    930000052 Utilization st q (incomplete):  0
CYCLE:    930000052 Utilization ld q (incomplete):  0
CYCLE:    930000052 WDMA total latency:          0
CYCLE:    930000052 Utilization ex q:  0
CYCLE:    930000052 Utilization:  0
CYCLE:    930000052 Utilization ex q (incomplete):  0
CYCLE:    930500052 RDMA bytes rec:          0
CYCLE:    930500052 RDMA total latency:          0
CYCLE:    930500052 WDMA bytes sent:          0
CYCLE:    930500052 WDMA total latency:          0
CYCLE:    931000052 RDMA bytes rec:          0
CYCLE:    931000052 RDMA total latency:          0
CYCLE:    931000052 WDMA bytes sent:          0
CYCLE:    931000052 WDMA total latency:          0
CYCLE:    931500052 RDMA bytes rec:          0
CYCLE:    931500052 RDMA total latency:          0
CYCLE:    931500052 WDMA bytes sent:          0
CYCLE:    931500052 WDMA total latency:          0
CYCLE:    932000052 Utilization ld q (incomplete):  0
CYCLE:    932000052 RDMA bytes rec:          0
CYCLE:    932000052 Utilization st q:  0
CYCLE:    932000052 Utilization ld q:  0
CYCLE:    932000052 Utilization:  0
CYCLE:    932000052 Utilization ld q:  0
CYCLE:    932000052 Utilization st q:  0
CYCLE:    932000052 RDMA total latency:          0
CYCLE:    932000052 Utilization st q (incomplete):  0
CYCLE:    932000052 WDMA bytes sent:          0
CYCLE:    932000052 Utilization ex q:  0
CYCLE:    932000052 Utilization ex q (incomplete):  0
CYCLE:    932000052 Utilization st q (incomplete):  0
CYCLE:    932000052 Utilization ld q (incomplete):  0
CYCLE:    932000052 WDMA total latency:          0
CYCLE:    932000052 Utilization ex q:  0
CYCLE:    932000052 Utilization:  0
CYCLE:    932000052 Utilization ex q (incomplete):  0
CYCLE:    932500052 RDMA bytes rec:          0
CYCLE:    932500052 RDMA total latency:          0
CYCLE:    932500052 WDMA bytes sent:          0
CYCLE:    932500052 WDMA total latency:          0
CYCLE:    933000052 RDMA bytes rec:          0
CYCLE:    933000052 RDMA total latency:          0
CYCLE:    933000052 WDMA bytes sent:          0
CYCLE:    933000052 WDMA total latency:          0
CYCLE:    933500052 RDMA bytes rec:          0
CYCLE:    933500052 RDMA total latency:          0
CYCLE:    933500052 WDMA bytes sent:          0
CYCLE:    933500052 WDMA total latency:          0
CYCLE:    934000052 Utilization ld q (incomplete):  0
CYCLE:    934000052 RDMA bytes rec:          0
CYCLE:    934000052 Utilization st q:  0
CYCLE:    934000052 Utilization ld q:  0
CYCLE:    934000052 Utilization:  0
CYCLE:    934000052 Utilization ld q:  0
CYCLE:    934000052 Utilization st q:  0
CYCLE:    934000052 RDMA total latency:          0
CYCLE:    934000052 Utilization st q (incomplete):  0
CYCLE:    934000052 WDMA bytes sent:          0
CYCLE:    934000052 Utilization ex q:  0
CYCLE:    934000052 Utilization ex q (incomplete):  0
CYCLE:    934000052 Utilization st q (incomplete):  0
CYCLE:    934000052 Utilization ld q (incomplete):  0
CYCLE:    934000052 WDMA total latency:          0
CYCLE:    934000052 Utilization ex q:  0
CYCLE:    934000052 Utilization:  0
CYCLE:    934000052 Utilization ex q (incomplete):  0
CYCLE:    934500052 RDMA bytes rec:          0
CYCLE:    934500052 RDMA total latency:          0
CYCLE:    934500052 WDMA bytes sent:          0
CYCLE:    934500052 WDMA total latency:          0
CYCLE:    935000052 RDMA bytes rec:          0
CYCLE:    935000052 RDMA total latency:          0
CYCLE:    935000052 WDMA bytes sent:          0
CYCLE:    935000052 WDMA total latency:          0
CYCLE:    935500052 RDMA bytes rec:          0
CYCLE:    935500052 RDMA total latency:          0
CYCLE:    935500052 WDMA bytes sent:          0
CYCLE:    935500052 WDMA total latency:          0
CYCLE:    936000052 Utilization ld q (incomplete):  0
CYCLE:    936000052 RDMA bytes rec:          0
CYCLE:    936000052 Utilization st q:  0
CYCLE:    936000052 Utilization ld q:  0
CYCLE:    936000052 Utilization:  0
CYCLE:    936000052 Utilization ld q:  0
CYCLE:    936000052 Utilization st q:  0
CYCLE:    936000052 RDMA total latency:          0
CYCLE:    936000052 Utilization st q (incomplete):  0
CYCLE:    936000052 WDMA bytes sent:          0
CYCLE:    936000052 Utilization ex q:  0
CYCLE:    936000052 Utilization ex q (incomplete):  0
CYCLE:    936000052 Utilization st q (incomplete):  0
CYCLE:    936000052 Utilization ld q (incomplete):  0
CYCLE:    936000052 WDMA total latency:          0
CYCLE:    936000052 Utilization ex q:  0
CYCLE:    936000052 Utilization:  0
CYCLE:    936000052 Utilization ex q (incomplete):  0
CYCLE:    936500052 RDMA bytes rec:          0
CYCLE:    936500052 RDMA total latency:          0
CYCLE:    936500052 WDMA bytes sent:          0
CYCLE:    936500052 WDMA total latency:          0
CYCLE:    937000052 RDMA bytes rec:          0
CYCLE:    937000052 RDMA total latency:          0
CYCLE:    937000052 WDMA bytes sent:          0
CYCLE:    937000052 WDMA total latency:          0
CYCLE:    937500052 RDMA bytes rec:          0
CYCLE:    937500052 RDMA total latency:          0
CYCLE:    937500052 WDMA bytes sent:          0
CYCLE:    937500052 WDMA total latency:          0
CYCLE:    938000052 Utilization ld q (incomplete):  0
CYCLE:    938000052 RDMA bytes rec:          0
CYCLE:    938000052 Utilization st q:  0
CYCLE:    938000052 Utilization ld q:  0
CYCLE:    938000052 Utilization:  0
CYCLE:    938000052 Utilization ld q:  0
CYCLE:    938000052 Utilization st q:  0
CYCLE:    938000052 RDMA total latency:          0
CYCLE:    938000052 Utilization st q (incomplete):  0
CYCLE:    938000052 WDMA bytes sent:          0
CYCLE:    938000052 Utilization ex q:  0
CYCLE:    938000052 Utilization ex q (incomplete):  0
CYCLE:    938000052 Utilization st q (incomplete):  0
CYCLE:    938000052 Utilization ld q (incomplete):  0
CYCLE:    938000052 WDMA total latency:          0
CYCLE:    938000052 Utilization ex q:  0
CYCLE:    938000052 Utilization:  0
CYCLE:    938000052 Utilization ex q (incomplete):  0
CYCLE:    938500052 RDMA bytes rec:          0
CYCLE:    938500052 RDMA total latency:          0
CYCLE:    938500052 WDMA bytes sent:          0
CYCLE:    938500052 WDMA total latency:          0
CYCLE:    939000052 RDMA bytes rec:          0
CYCLE:    939000052 RDMA total latency:          0
CYCLE:    939000052 WDMA bytes sent:          0
CYCLE:    939000052 WDMA total latency:          0
CYCLE:    939500052 RDMA bytes rec:          0
CYCLE:    939500052 RDMA total latency:          0
CYCLE:    939500052 WDMA bytes sent:          0
CYCLE:    939500052 WDMA total latency:          0
CYCLE:    940000052 Utilization ld q (incomplete):  0
CYCLE:    940000052 RDMA bytes rec:          0
CYCLE:    940000052 Utilization st q:  0
CYCLE:    940000052 Utilization ld q:  0
CYCLE:    940000052 Utilization:  0
CYCLE:    940000052 Utilization ld q:  0
CYCLE:    940000052 Utilization st q:  0
CYCLE:    940000052 RDMA total latency:          0
CYCLE:    940000052 Utilization st q (incomplete):  0
CYCLE:    940000052 WDMA bytes sent:          0
CYCLE:    940000052 Utilization ex q:  0
CYCLE:    940000052 Utilization ex q (incomplete):  0
CYCLE:    940000052 Utilization st q (incomplete):  0
CYCLE:    940000052 Utilization ld q (incomplete):  0
CYCLE:    940000052 WDMA total latency:          0
CYCLE:    940000052 Utilization ex q:  0
CYCLE:    940000052 Utilization:  0
CYCLE:    940000052 Utilization ex q (incomplete):  0
CYCLE:    940500052 RDMA bytes rec:          0
CYCLE:    940500052 RDMA total latency:          0
CYCLE:    940500052 WDMA bytes sent:          0
CYCLE:    940500052 WDMA total latency:          0
CYCLE:    941000052 RDMA bytes rec:          0
CYCLE:    941000052 RDMA total latency:          0
CYCLE:    941000052 WDMA bytes sent:          0
CYCLE:    941000052 WDMA total latency:          0
CYCLE:    941500052 RDMA bytes rec:          0
CYCLE:    941500052 RDMA total latency:          0
CYCLE:    941500052 WDMA bytes sent:          0
CYCLE:    941500052 WDMA total latency:          0
CYCLE:    942000052 Utilization ld q (incomplete):  0
CYCLE:    942000052 RDMA bytes rec:          0
CYCLE:    942000052 Utilization st q:  0
CYCLE:    942000052 Utilization ld q:  0
CYCLE:    942000052 Utilization:  0
CYCLE:    942000052 Utilization ld q:  0
CYCLE:    942000052 Utilization st q:  0
CYCLE:    942000052 RDMA total latency:          0
CYCLE:    942000052 Utilization st q (incomplete):  0
CYCLE:    942000052 WDMA bytes sent:          0
CYCLE:    942000052 Utilization ex q:  0
CYCLE:    942000052 Utilization ex q (incomplete):  0
CYCLE:    942000052 Utilization st q (incomplete):  0
CYCLE:    942000052 Utilization ld q (incomplete):  0
CYCLE:    942000052 WDMA total latency:          0
CYCLE:    942000052 Utilization ex q:  0
CYCLE:    942000052 Utilization:  0
CYCLE:    942000052 Utilization ex q (incomplete):  0
CYCLE:    942500052 RDMA bytes rec:          0
CYCLE:    942500052 RDMA total latency:          0
CYCLE:    942500052 WDMA bytes sent:          0
CYCLE:    942500052 WDMA total latency:          0
CYCLE:    943000052 RDMA bytes rec:          0
CYCLE:    943000052 RDMA total latency:          0
CYCLE:    943000052 WDMA bytes sent:          0
CYCLE:    943000052 WDMA total latency:          0
CYCLE:    943500052 RDMA bytes rec:          0
CYCLE:    943500052 RDMA total latency:          0
CYCLE:    943500052 WDMA bytes sent:          0
CYCLE:    943500052 WDMA total latency:          0
CYCLE:    944000052 Utilization ld q (incomplete):  0
CYCLE:    944000052 RDMA bytes rec:          0
CYCLE:    944000052 Utilization st q:  0
CYCLE:    944000052 Utilization ld q:  0
CYCLE:    944000052 Utilization:  0
CYCLE:    944000052 Utilization ld q:  0
CYCLE:    944000052 Utilization st q:  0
CYCLE:    944000052 RDMA total latency:          0
CYCLE:    944000052 Utilization st q (incomplete):  0
CYCLE:    944000052 WDMA bytes sent:          0
CYCLE:    944000052 Utilization ex q:  0
CYCLE:    944000052 Utilization ex q (incomplete):  0
CYCLE:    944000052 Utilization st q (incomplete):  0
CYCLE:    944000052 Utilization ld q (incomplete):  0
CYCLE:    944000052 WDMA total latency:          0
CYCLE:    944000052 Utilization ex q:  0
CYCLE:    944000052 Utilization:  0
CYCLE:    944000052 Utilization ex q (incomplete):  0
CYCLE:    944500052 RDMA bytes rec:          0
CYCLE:    944500052 RDMA total latency:          0
CYCLE:    944500052 WDMA bytes sent:          0
CYCLE:    944500052 WDMA total latency:          0
CYCLE:    945000052 RDMA bytes rec:          0
CYCLE:    945000052 RDMA total latency:          0
CYCLE:    945000052 WDMA bytes sent:          0
CYCLE:    945000052 WDMA total latency:          0
CYCLE:    945500052 RDMA bytes rec:          0
CYCLE:    945500052 RDMA total latency:          0
CYCLE:    945500052 WDMA bytes sent:          0
CYCLE:    945500052 WDMA total latency:          0
CYCLE:    946000052 Utilization ld q (incomplete):  0
CYCLE:    946000052 RDMA bytes rec:          0
CYCLE:    946000052 Utilization st q:  0
CYCLE:    946000052 Utilization ld q:  0
CYCLE:    946000052 Utilization:  0
CYCLE:    946000052 Utilization ld q:  0
CYCLE:    946000052 Utilization st q:  0
CYCLE:    946000052 RDMA total latency:          0
CYCLE:    946000052 Utilization st q (incomplete):  0
CYCLE:    946000052 WDMA bytes sent:          0
CYCLE:    946000052 Utilization ex q:  0
CYCLE:    946000052 Utilization ex q (incomplete):  0
CYCLE:    946000052 Utilization st q (incomplete):  0
CYCLE:    946000052 Utilization ld q (incomplete):  0
CYCLE:    946000052 WDMA total latency:          0
CYCLE:    946000052 Utilization ex q:  0
CYCLE:    946000052 Utilization:  0
CYCLE:    946000052 Utilization ex q (incomplete):  0
CYCLE:    946500052 RDMA bytes rec:          0
CYCLE:    946500052 RDMA total latency:          0
CYCLE:    946500052 WDMA bytes sent:          0
CYCLE:    946500052 WDMA total latency:          0
CYCLE:    947000052 RDMA bytes rec:          0
CYCLE:    947000052 RDMA total latency:          0
CYCLE:    947000052 WDMA bytes sent:          0
CYCLE:    947000052 WDMA total latency:          0
CYCLE:    947500052 RDMA bytes rec:          0
CYCLE:    947500052 RDMA total latency:          0
CYCLE:    947500052 WDMA bytes sent:          0
CYCLE:    947500052 WDMA total latency:          0
CYCLE:    948000052 Utilization ld q (incomplete):  0
CYCLE:    948000052 RDMA bytes rec:          0
CYCLE:    948000052 Utilization st q:  0
CYCLE:    948000052 Utilization ld q:  0
CYCLE:    948000052 Utilization:  0
CYCLE:    948000052 Utilization ld q:  0
CYCLE:    948000052 Utilization st q:  0
CYCLE:    948000052 RDMA total latency:          0
CYCLE:    948000052 Utilization st q (incomplete):  0
CYCLE:    948000052 WDMA bytes sent:          0
CYCLE:    948000052 Utilization ex q:  0
CYCLE:    948000052 Utilization ex q (incomplete):  0
CYCLE:    948000052 Utilization st q (incomplete):  0
CYCLE:    948000052 Utilization ld q (incomplete):  0
CYCLE:    948000052 WDMA total latency:          0
CYCLE:    948000052 Utilization ex q:  0
CYCLE:    948000052 Utilization:  0
CYCLE:    948000052 Utilization ex q (incomplete):  0
CYCLE:    948500052 RDMA bytes rec:          0
CYCLE:    948500052 RDMA total latency:          0
CYCLE:    948500052 WDMA bytes sent:          0
CYCLE:    948500052 WDMA total latency:          0
CYCLE:    949000052 RDMA bytes rec:          0
CYCLE:    949000052 RDMA total latency:          0
CYCLE:    949000052 WDMA bytes sent:          0
CYCLE:    949000052 WDMA total latency:          0
CYCLE:    949500052 RDMA bytes rec:          0
CYCLE:    949500052 RDMA total latency:          0
CYCLE:    949500052 WDMA bytes sent:          0
CYCLE:    949500052 WDMA total latency:          0
CYCLE:    950000052 Utilization ld q (incomplete):  0
CYCLE:    950000052 RDMA bytes rec:          0
CYCLE:    950000052 Utilization st q:  0
CYCLE:    950000052 Utilization ld q:  0
CYCLE:    950000052 Utilization:  0
CYCLE:    950000052 Utilization ld q:  0
CYCLE:    950000052 Utilization st q:  0
CYCLE:    950000052 RDMA total latency:          0
CYCLE:    950000052 Utilization st q (incomplete):  0
CYCLE:    950000052 WDMA bytes sent:          0
CYCLE:    950000052 Utilization ex q:  0
CYCLE:    950000052 Utilization ex q (incomplete):  0
CYCLE:    950000052 Utilization st q (incomplete):  0
CYCLE:    950000052 Utilization ld q (incomplete):  0
CYCLE:    950000052 WDMA total latency:          0
CYCLE:    950000052 Utilization ex q:  0
CYCLE:    950000052 Utilization:  0
CYCLE:    950000052 Utilization ex q (incomplete):  0
CYCLE:    950500052 RDMA bytes rec:          0
CYCLE:    950500052 RDMA total latency:          0
CYCLE:    950500052 WDMA bytes sent:          0
CYCLE:    950500052 WDMA total latency:          0
CYCLE:    951000052 RDMA bytes rec:          0
CYCLE:    951000052 RDMA total latency:          0
CYCLE:    951000052 WDMA bytes sent:          0
CYCLE:    951000052 WDMA total latency:          0
CYCLE:    951500052 RDMA bytes rec:          0
CYCLE:    951500052 RDMA total latency:          0
CYCLE:    951500052 WDMA bytes sent:          0
CYCLE:    951500052 WDMA total latency:          0
CYCLE:    952000052 Utilization ld q (incomplete):  0
CYCLE:    952000052 RDMA bytes rec:          0
CYCLE:    952000052 Utilization st q:  0
CYCLE:    952000052 Utilization ld q:  0
CYCLE:    952000052 Utilization:  0
CYCLE:    952000052 Utilization ld q:  0
CYCLE:    952000052 Utilization st q:  0
CYCLE:    952000052 RDMA total latency:          0
CYCLE:    952000052 Utilization st q (incomplete):  0
CYCLE:    952000052 WDMA bytes sent:          0
CYCLE:    952000052 Utilization ex q:  0
CYCLE:    952000052 Utilization ex q (incomplete):  0
CYCLE:    952000052 Utilization st q (incomplete):  0
CYCLE:    952000052 Utilization ld q (incomplete):  0
CYCLE:    952000052 WDMA total latency:          0
CYCLE:    952000052 Utilization ex q:  0
CYCLE:    952000052 Utilization:  0
CYCLE:    952000052 Utilization ex q (incomplete):  0
CYCLE:    952500052 RDMA bytes rec:          0
CYCLE:    952500052 RDMA total latency:          0
CYCLE:    952500052 WDMA bytes sent:          0
CYCLE:    952500052 WDMA total latency:          0
CYCLE:    953000052 RDMA bytes rec:          0
CYCLE:    953000052 RDMA total latency:          0
CYCLE:    953000052 WDMA bytes sent:          0
CYCLE:    953000052 WDMA total latency:          0
CYCLE:    953500052 RDMA bytes rec:          0
CYCLE:    953500052 RDMA total latency:          0
CYCLE:    953500052 WDMA bytes sent:          0
CYCLE:    953500052 WDMA total latency:          0
CYCLE:    954000052 Utilization ld q (incomplete):  0
CYCLE:    954000052 RDMA bytes rec:          0
CYCLE:    954000052 Utilization st q:  0
CYCLE:    954000052 Utilization ld q:  0
CYCLE:    954000052 Utilization:  0
CYCLE:    954000052 Utilization ld q:  0
CYCLE:    954000052 Utilization st q:  0
CYCLE:    954000052 RDMA total latency:          0
CYCLE:    954000052 Utilization st q (incomplete):  0
CYCLE:    954000052 WDMA bytes sent:          0
CYCLE:    954000052 Utilization ex q:  0
CYCLE:    954000052 Utilization ex q (incomplete):  0
CYCLE:    954000052 Utilization st q (incomplete):  0
CYCLE:    954000052 Utilization ld q (incomplete):  0
CYCLE:    954000052 WDMA total latency:          0
CYCLE:    954000052 Utilization ex q:  0
CYCLE:    954000052 Utilization:  0
CYCLE:    954000052 Utilization ex q (incomplete):  0
CYCLE:    954500052 RDMA bytes rec:          0
CYCLE:    954500052 RDMA total latency:          0
CYCLE:    954500052 WDMA bytes sent:          0
CYCLE:    954500052 WDMA total latency:          0
CYCLE:    955000052 RDMA bytes rec:          0
CYCLE:    955000052 RDMA total latency:          0
CYCLE:    955000052 WDMA bytes sent:          0
CYCLE:    955000052 WDMA total latency:          0
CYCLE:    955500052 RDMA bytes rec:          0
CYCLE:    955500052 RDMA total latency:          0
CYCLE:    955500052 WDMA bytes sent:          0
CYCLE:    955500052 WDMA total latency:          0
CYCLE:    956000052 Utilization ld q (incomplete):  0
CYCLE:    956000052 RDMA bytes rec:          0
CYCLE:    956000052 Utilization st q:  0
CYCLE:    956000052 Utilization ld q:  0
CYCLE:    956000052 Utilization:  0
CYCLE:    956000052 Utilization ld q:  0
CYCLE:    956000052 Utilization st q:  0
CYCLE:    956000052 RDMA total latency:          0
CYCLE:    956000052 Utilization st q (incomplete):  0
CYCLE:    956000052 WDMA bytes sent:          0
CYCLE:    956000052 Utilization ex q:  0
CYCLE:    956000052 Utilization ex q (incomplete):  0
CYCLE:    956000052 Utilization st q (incomplete):  0
CYCLE:    956000052 Utilization ld q (incomplete):  0
CYCLE:    956000052 WDMA total latency:          0
CYCLE:    956000052 Utilization ex q:  0
CYCLE:    956000052 Utilization:  0
CYCLE:    956000052 Utilization ex q (incomplete):  0
CYCLE:    956500052 RDMA bytes rec:          0
CYCLE:    956500052 RDMA total latency:          0
CYCLE:    956500052 WDMA bytes sent:          0
CYCLE:    956500052 WDMA total latency:          0
CYCLE:    957000052 RDMA bytes rec:          0
CYCLE:    957000052 RDMA total latency:          0
CYCLE:    957000052 WDMA bytes sent:          0
CYCLE:    957000052 WDMA total latency:          0
CYCLE:    957500052 RDMA bytes rec:          0
CYCLE:    957500052 RDMA total latency:          0
CYCLE:    957500052 WDMA bytes sent:          0
CYCLE:    957500052 WDMA total latency:          0
CYCLE:    958000052 Utilization ld q (incomplete):  0
CYCLE:    958000052 RDMA bytes rec:          0
CYCLE:    958000052 Utilization st q:  0
CYCLE:    958000052 Utilization ld q:  0
CYCLE:    958000052 Utilization:  0
CYCLE:    958000052 Utilization ld q:  0
CYCLE:    958000052 Utilization st q:  0
CYCLE:    958000052 RDMA total latency:          0
CYCLE:    958000052 Utilization st q (incomplete):  0
CYCLE:    958000052 WDMA bytes sent:          0
CYCLE:    958000052 Utilization ex q:  0
CYCLE:    958000052 Utilization ex q (incomplete):  0
CYCLE:    958000052 Utilization st q (incomplete):  0
CYCLE:    958000052 Utilization ld q (incomplete):  0
CYCLE:    958000052 WDMA total latency:          0
CYCLE:    958000052 Utilization ex q:  0
CYCLE:    958000052 Utilization:  0
CYCLE:    958000052 Utilization ex q (incomplete):  0
CYCLE:    958500052 RDMA bytes rec:          0
CYCLE:    958500052 RDMA total latency:          0
CYCLE:    958500052 WDMA bytes sent:          0
CYCLE:    958500052 WDMA total latency:          0
CYCLE:    959000052 RDMA bytes rec:          0
CYCLE:    959000052 RDMA total latency:          0
CYCLE:    959000052 WDMA bytes sent:          0
CYCLE:    959000052 WDMA total latency:          0
CYCLE:    959500052 RDMA bytes rec:          0
CYCLE:    959500052 RDMA total latency:          0
CYCLE:    959500052 WDMA bytes sent:          0
CYCLE:    959500052 WDMA total latency:          0
CYCLE:    960000052 Utilization ld q (incomplete):  0
CYCLE:    960000052 RDMA bytes rec:          0
CYCLE:    960000052 Utilization st q:  0
CYCLE:    960000052 Utilization ld q:  0
CYCLE:    960000052 Utilization:  0
CYCLE:    960000052 Utilization ld q:  0
CYCLE:    960000052 Utilization st q:  0
CYCLE:    960000052 RDMA total latency:          0
CYCLE:    960000052 Utilization st q (incomplete):  0
CYCLE:    960000052 WDMA bytes sent:          0
CYCLE:    960000052 Utilization ex q:  0
CYCLE:    960000052 Utilization ex q (incomplete):  0
CYCLE:    960000052 Utilization st q (incomplete):  0
CYCLE:    960000052 Utilization ld q (incomplete):  0
CYCLE:    960000052 WDMA total latency:          0
CYCLE:    960000052 Utilization ex q:  0
CYCLE:    960000052 Utilization:  0
CYCLE:    960000052 Utilization ex q (incomplete):  0
CYCLE:    960500052 RDMA bytes rec:          0
CYCLE:    960500052 RDMA total latency:          0
CYCLE:    960500052 WDMA bytes sent:          0
CYCLE:    960500052 WDMA total latency:          0
CYCLE:    961000052 RDMA bytes rec:          0
CYCLE:    961000052 RDMA total latency:          0
CYCLE:    961000052 WDMA bytes sent:          0
CYCLE:    961000052 WDMA total latency:          0
CYCLE:    961500052 RDMA bytes rec:          0
CYCLE:    961500052 RDMA total latency:          0
CYCLE:    961500052 WDMA bytes sent:          0
CYCLE:    961500052 WDMA total latency:          0
CYCLE:    962000052 Utilization ld q (incomplete):  0
CYCLE:    962000052 RDMA bytes rec:          0
CYCLE:    962000052 Utilization st q:  0
CYCLE:    962000052 Utilization ld q:  0
CYCLE:    962000052 Utilization:  0
CYCLE:    962000052 Utilization ld q:  0
CYCLE:    962000052 Utilization st q:  0
CYCLE:    962000052 RDMA total latency:          0
CYCLE:    962000052 Utilization st q (incomplete):  0
CYCLE:    962000052 WDMA bytes sent:          0
CYCLE:    962000052 Utilization ex q:  0
CYCLE:    962000052 Utilization ex q (incomplete):  0
CYCLE:    962000052 Utilization st q (incomplete):  0
CYCLE:    962000052 Utilization ld q (incomplete):  0
CYCLE:    962000052 WDMA total latency:          0
CYCLE:    962000052 Utilization ex q:  0
CYCLE:    962000052 Utilization:  0
CYCLE:    962000052 Utilization ex q (incomplete):  0
CYCLE:    962500052 RDMA bytes rec:          0
CYCLE:    962500052 RDMA total latency:          0
CYCLE:    962500052 WDMA bytes sent:          0
CYCLE:    962500052 WDMA total latency:          0
CYCLE:    963000052 RDMA bytes rec:          0
CYCLE:    963000052 RDMA total latency:          0
CYCLE:    963000052 WDMA bytes sent:          0
CYCLE:    963000052 WDMA total latency:          0
CYCLE:    963500052 RDMA bytes rec:          0
CYCLE:    963500052 RDMA total latency:          0
CYCLE:    963500052 WDMA bytes sent:          0
CYCLE:    963500052 WDMA total latency:          0
CYCLE:    964000052 Utilization ld q (incomplete):  0
CYCLE:    964000052 RDMA bytes rec:          0
CYCLE:    964000052 Utilization st q:  0
CYCLE:    964000052 Utilization ld q:  0
CYCLE:    964000052 Utilization:  0
CYCLE:    964000052 Utilization ld q:  0
CYCLE:    964000052 Utilization st q:  0
CYCLE:    964000052 RDMA total latency:          0
CYCLE:    964000052 Utilization st q (incomplete):  0
CYCLE:    964000052 WDMA bytes sent:          0
CYCLE:    964000052 Utilization ex q:  0
CYCLE:    964000052 Utilization ex q (incomplete):  0
CYCLE:    964000052 Utilization st q (incomplete):  0
CYCLE:    964000052 Utilization ld q (incomplete):  0
CYCLE:    964000052 WDMA total latency:          0
CYCLE:    964000052 Utilization ex q:  0
CYCLE:    964000052 Utilization:  0
CYCLE:    964000052 Utilization ex q (incomplete):  0
CYCLE:    964500052 RDMA bytes rec:          0
CYCLE:    964500052 RDMA total latency:          0
CYCLE:    964500052 WDMA bytes sent:          0
CYCLE:    964500052 WDMA total latency:          0
CYCLE:    965000052 RDMA bytes rec:          0
CYCLE:    965000052 RDMA total latency:          0
CYCLE:    965000052 WDMA bytes sent:          0
CYCLE:    965000052 WDMA total latency:          0
CYCLE:    965500052 RDMA bytes rec:          0
CYCLE:    965500052 RDMA total latency:          0
CYCLE:    965500052 WDMA bytes sent:          0
CYCLE:    965500052 WDMA total latency:          0
CYCLE:    966000052 Utilization ld q (incomplete):  0
CYCLE:    966000052 RDMA bytes rec:          0
CYCLE:    966000052 Utilization st q:  0
CYCLE:    966000052 Utilization ld q:  0
CYCLE:    966000052 Utilization:  0
CYCLE:    966000052 Utilization ld q:  0
CYCLE:    966000052 Utilization st q:  0
CYCLE:    966000052 RDMA total latency:          0
CYCLE:    966000052 Utilization st q (incomplete):  0
CYCLE:    966000052 WDMA bytes sent:          0
CYCLE:    966000052 Utilization ex q:  0
CYCLE:    966000052 Utilization ex q (incomplete):  0
CYCLE:    966000052 Utilization st q (incomplete):  0
CYCLE:    966000052 Utilization ld q (incomplete):  0
CYCLE:    966000052 WDMA total latency:          0
CYCLE:    966000052 Utilization ex q:  0
CYCLE:    966000052 Utilization:  0
CYCLE:    966000052 Utilization ex q (incomplete):  0
CYCLE:    966500052 RDMA bytes rec:          0
CYCLE:    966500052 RDMA total latency:          0
CYCLE:    966500052 WDMA bytes sent:          0
CYCLE:    966500052 WDMA total latency:          0
CYCLE:    967000052 RDMA bytes rec:          0
CYCLE:    967000052 RDMA total latency:          0
CYCLE:    967000052 WDMA bytes sent:          0
CYCLE:    967000052 WDMA total latency:          0
CYCLE:    967500052 RDMA bytes rec:          0
CYCLE:    967500052 RDMA total latency:          0
CYCLE:    967500052 WDMA bytes sent:          0
CYCLE:    967500052 WDMA total latency:          0
CYCLE:    968000052 Utilization ld q (incomplete):  0
CYCLE:    968000052 RDMA bytes rec:          0
CYCLE:    968000052 Utilization st q:  0
CYCLE:    968000052 Utilization ld q:  0
CYCLE:    968000052 Utilization:  0
CYCLE:    968000052 Utilization ld q:  0
CYCLE:    968000052 Utilization st q:  0
CYCLE:    968000052 RDMA total latency:          0
CYCLE:    968000052 Utilization st q (incomplete):  0
CYCLE:    968000052 WDMA bytes sent:          0
CYCLE:    968000052 Utilization ex q:  0
CYCLE:    968000052 Utilization ex q (incomplete):  0
CYCLE:    968000052 Utilization st q (incomplete):  0
CYCLE:    968000052 Utilization ld q (incomplete):  0
CYCLE:    968000052 WDMA total latency:          0
CYCLE:    968000052 Utilization ex q:  0
CYCLE:    968000052 Utilization:  0
CYCLE:    968000052 Utilization ex q (incomplete):  0
CYCLE:    968500052 RDMA bytes rec:          0
CYCLE:    968500052 RDMA total latency:          0
CYCLE:    968500052 WDMA bytes sent:          0
CYCLE:    968500052 WDMA total latency:          0
CYCLE:    969000052 RDMA bytes rec:          0
CYCLE:    969000052 RDMA total latency:          0
CYCLE:    969000052 WDMA bytes sent:          0
CYCLE:    969000052 WDMA total latency:          0
CYCLE:    969500052 RDMA bytes rec:          0
CYCLE:    969500052 RDMA total latency:          0
CYCLE:    969500052 WDMA bytes sent:          0
CYCLE:    969500052 WDMA total latency:          0
CYCLE:    970000052 Utilization ld q (incomplete):  0
CYCLE:    970000052 RDMA bytes rec:          0
CYCLE:    970000052 Utilization st q:  0
CYCLE:    970000052 Utilization ld q:  0
CYCLE:    970000052 Utilization:  0
CYCLE:    970000052 Utilization ld q:  0
CYCLE:    970000052 Utilization st q:  0
CYCLE:    970000052 RDMA total latency:          0
CYCLE:    970000052 Utilization st q (incomplete):  0
CYCLE:    970000052 WDMA bytes sent:          0
CYCLE:    970000052 Utilization ex q:  0
CYCLE:    970000052 Utilization ex q (incomplete):  0
CYCLE:    970000052 Utilization st q (incomplete):  0
CYCLE:    970000052 Utilization ld q (incomplete):  0
CYCLE:    970000052 WDMA total latency:          0
CYCLE:    970000052 Utilization ex q:  0
CYCLE:    970000052 Utilization:  0
CYCLE:    970000052 Utilization ex q (incomplete):  0
CYCLE:    970500052 RDMA bytes rec:          0
CYCLE:    970500052 RDMA total latency:          0
CYCLE:    970500052 WDMA bytes sent:          0
CYCLE:    970500052 WDMA total latency:          0
CYCLE:    971000052 RDMA bytes rec:          0
CYCLE:    971000052 RDMA total latency:          0
CYCLE:    971000052 WDMA bytes sent:          0
CYCLE:    971000052 WDMA total latency:          0
CYCLE:    971500052 RDMA bytes rec:          0
CYCLE:    971500052 RDMA total latency:          0
CYCLE:    971500052 WDMA bytes sent:          0
CYCLE:    971500052 WDMA total latency:          0
CYCLE:    972000052 Utilization ld q (incomplete):  0
CYCLE:    972000052 RDMA bytes rec:          0
CYCLE:    972000052 Utilization st q:  0
CYCLE:    972000052 Utilization ld q:  0
CYCLE:    972000052 Utilization:  0
CYCLE:    972000052 Utilization ld q:  0
CYCLE:    972000052 Utilization st q:  0
CYCLE:    972000052 RDMA total latency:          0
CYCLE:    972000052 Utilization st q (incomplete):  0
CYCLE:    972000052 WDMA bytes sent:          0
CYCLE:    972000052 Utilization ex q:  0
CYCLE:    972000052 Utilization ex q (incomplete):  0
CYCLE:    972000052 Utilization st q (incomplete):  0
CYCLE:    972000052 Utilization ld q (incomplete):  0
CYCLE:    972000052 WDMA total latency:          0
CYCLE:    972000052 Utilization ex q:  0
CYCLE:    972000052 Utilization:  0
CYCLE:    972000052 Utilization ex q (incomplete):  0
CYCLE:    972500052 RDMA bytes rec:          0
CYCLE:    972500052 RDMA total latency:          0
CYCLE:    972500052 WDMA bytes sent:          0
CYCLE:    972500052 WDMA total latency:          0
CYCLE:    973000052 RDMA bytes rec:          0
CYCLE:    973000052 RDMA total latency:          0
CYCLE:    973000052 WDMA bytes sent:          0
CYCLE:    973000052 WDMA total latency:          0
CYCLE:    973500052 RDMA bytes rec:          0
CYCLE:    973500052 RDMA total latency:          0
CYCLE:    973500052 WDMA bytes sent:          0
CYCLE:    973500052 WDMA total latency:          0
CYCLE:    974000052 Utilization ld q (incomplete):  0
CYCLE:    974000052 RDMA bytes rec:          0
CYCLE:    974000052 Utilization st q:  0
CYCLE:    974000052 Utilization ld q:  0
CYCLE:    974000052 Utilization:  0
CYCLE:    974000052 Utilization ld q:  0
CYCLE:    974000052 Utilization st q:  0
CYCLE:    974000052 RDMA total latency:          0
CYCLE:    974000052 Utilization st q (incomplete):  0
CYCLE:    974000052 WDMA bytes sent:          0
CYCLE:    974000052 Utilization ex q:  0
CYCLE:    974000052 Utilization ex q (incomplete):  0
CYCLE:    974000052 Utilization st q (incomplete):  0
CYCLE:    974000052 Utilization ld q (incomplete):  0
CYCLE:    974000052 WDMA total latency:          0
CYCLE:    974000052 Utilization ex q:  0
CYCLE:    974000052 Utilization:  0
CYCLE:    974000052 Utilization ex q (incomplete):  0
CYCLE:    974500052 RDMA bytes rec:          0
CYCLE:    974500052 RDMA total latency:          0
CYCLE:    974500052 WDMA bytes sent:          0
CYCLE:    974500052 WDMA total latency:          0
CYCLE:    975000052 RDMA bytes rec:          0
CYCLE:    975000052 RDMA total latency:          0
CYCLE:    975000052 WDMA bytes sent:          0
CYCLE:    975000052 WDMA total latency:          0
CYCLE:    975500052 RDMA bytes rec:          0
CYCLE:    975500052 RDMA total latency:          0
CYCLE:    975500052 WDMA bytes sent:          0
CYCLE:    975500052 WDMA total latency:          0
CYCLE:    976000052 Utilization ld q (incomplete):  0
CYCLE:    976000052 RDMA bytes rec:          0
CYCLE:    976000052 Utilization st q:  0
CYCLE:    976000052 Utilization ld q:  0
CYCLE:    976000052 Utilization:  0
CYCLE:    976000052 Utilization ld q:  0
CYCLE:    976000052 Utilization st q:  0
CYCLE:    976000052 RDMA total latency:          0
CYCLE:    976000052 Utilization st q (incomplete):  0
CYCLE:    976000052 WDMA bytes sent:          0
CYCLE:    976000052 Utilization ex q:  0
CYCLE:    976000052 Utilization ex q (incomplete):  0
CYCLE:    976000052 Utilization st q (incomplete):  0
CYCLE:    976000052 Utilization ld q (incomplete):  0
CYCLE:    976000052 WDMA total latency:          0
CYCLE:    976000052 Utilization ex q:  0
CYCLE:    976000052 Utilization:  0
CYCLE:    976000052 Utilization ex q (incomplete):  0
CYCLE:    976500052 RDMA bytes rec:          0
CYCLE:    976500052 RDMA total latency:          0
CYCLE:    976500052 WDMA bytes sent:          0
CYCLE:    976500052 WDMA total latency:          0
CYCLE:    977000052 RDMA bytes rec:          0
CYCLE:    977000052 RDMA total latency:          0
CYCLE:    977000052 WDMA bytes sent:          0
CYCLE:    977000052 WDMA total latency:          0
CYCLE:    977500052 RDMA bytes rec:          0
CYCLE:    977500052 RDMA total latency:          0
CYCLE:    977500052 WDMA bytes sent:          0
CYCLE:    977500052 WDMA total latency:          0
CYCLE:    978000052 Utilization ld q (incomplete):  0
CYCLE:    978000052 RDMA bytes rec:          0
CYCLE:    978000052 Utilization st q:  0
CYCLE:    978000052 Utilization ld q:  0
CYCLE:    978000052 Utilization:  0
CYCLE:    978000052 Utilization ld q:  0
CYCLE:    978000052 Utilization st q:  0
CYCLE:    978000052 RDMA total latency:          0
CYCLE:    978000052 Utilization st q (incomplete):  0
CYCLE:    978000052 WDMA bytes sent:          0
CYCLE:    978000052 Utilization ex q:  0
CYCLE:    978000052 Utilization ex q (incomplete):  0
CYCLE:    978000052 Utilization st q (incomplete):  0
CYCLE:    978000052 Utilization ld q (incomplete):  0
CYCLE:    978000052 WDMA total latency:          0
CYCLE:    978000052 Utilization ex q:  0
CYCLE:    978000052 Utilization:  0
CYCLE:    978000052 Utilization ex q (incomplete):  0
CYCLE:    978500052 RDMA bytes rec:          0
CYCLE:    978500052 RDMA total latency:          0
CYCLE:    978500052 WDMA bytes sent:          0
CYCLE:    978500052 WDMA total latency:          0
CYCLE:    979000052 RDMA bytes rec:          0
CYCLE:    979000052 RDMA total latency:          0
CYCLE:    979000052 WDMA bytes sent:          0
CYCLE:    979000052 WDMA total latency:          0
CYCLE:    979500052 RDMA bytes rec:          0
CYCLE:    979500052 RDMA total latency:          0
CYCLE:    979500052 WDMA bytes sent:          0
CYCLE:    979500052 WDMA total latency:          0
CYCLE:    980000052 Utilization ld q (incomplete):  0
CYCLE:    980000052 RDMA bytes rec:          0
CYCLE:    980000052 Utilization st q:  0
CYCLE:    980000052 Utilization ld q:  0
CYCLE:    980000052 Utilization:  0
CYCLE:    980000052 Utilization ld q:  0
CYCLE:    980000052 Utilization st q:  0
CYCLE:    980000052 RDMA total latency:          0
CYCLE:    980000052 Utilization st q (incomplete):  0
CYCLE:    980000052 WDMA bytes sent:          0
CYCLE:    980000052 Utilization ex q:  0
CYCLE:    980000052 Utilization ex q (incomplete):  0
CYCLE:    980000052 Utilization st q (incomplete):  0
CYCLE:    980000052 Utilization ld q (incomplete):  0
CYCLE:    980000052 WDMA total latency:          0
CYCLE:    980000052 Utilization ex q:  0
CYCLE:    980000052 Utilization:  0
CYCLE:    980000052 Utilization ex q (incomplete):  0
CYCLE:    980500052 RDMA bytes rec:          0
CYCLE:    980500052 RDMA total latency:          0
CYCLE:    980500052 WDMA bytes sent:          0
CYCLE:    980500052 WDMA total latency:          0
CYCLE:    981000052 RDMA bytes rec:          0
CYCLE:    981000052 RDMA total latency:          0
CYCLE:    981000052 WDMA bytes sent:          0
CYCLE:    981000052 WDMA total latency:          0
CYCLE:    981500052 RDMA bytes rec:          0
CYCLE:    981500052 RDMA total latency:          0
CYCLE:    981500052 WDMA bytes sent:          0
CYCLE:    981500052 WDMA total latency:          0
CYCLE:    982000052 Utilization ld q (incomplete):  0
CYCLE:    982000052 RDMA bytes rec:          0
CYCLE:    982000052 Utilization st q:  0
CYCLE:    982000052 Utilization ld q:  0
CYCLE:    982000052 Utilization:  0
CYCLE:    982000052 Utilization ld q:  0
CYCLE:    982000052 Utilization st q:  0
CYCLE:    982000052 RDMA total latency:          0
CYCLE:    982000052 Utilization st q (incomplete):  0
CYCLE:    982000052 WDMA bytes sent:          0
CYCLE:    982000052 Utilization ex q:  0
CYCLE:    982000052 Utilization ex q (incomplete):  0
CYCLE:    982000052 Utilization st q (incomplete):  0
CYCLE:    982000052 Utilization ld q (incomplete):  0
CYCLE:    982000052 WDMA total latency:          0
CYCLE:    982000052 Utilization ex q:  0
CYCLE:    982000052 Utilization:  0
CYCLE:    982000052 Utilization ex q (incomplete):  0
CYCLE:    982500052 RDMA bytes rec:          0
CYCLE:    982500052 RDMA total latency:          0
CYCLE:    982500052 WDMA bytes sent:          0
CYCLE:    982500052 WDMA total latency:          0
CYCLE:    983000052 RDMA bytes rec:          0
CYCLE:    983000052 RDMA total latency:          0
CYCLE:    983000052 WDMA bytes sent:          0
CYCLE:    983000052 WDMA total latency:          0
CYCLE:    983500052 RDMA bytes rec:          0
CYCLE:    983500052 RDMA total latency:          0
CYCLE:    983500052 WDMA bytes sent:          0
CYCLE:    983500052 WDMA total latency:          0
CYCLE:    984000052 Utilization ld q (incomplete):  0
CYCLE:    984000052 RDMA bytes rec:          0
CYCLE:    984000052 Utilization st q:  0
CYCLE:    984000052 Utilization ld q:  0
CYCLE:    984000052 Utilization:  0
CYCLE:    984000052 Utilization ld q:  0
CYCLE:    984000052 Utilization st q:  0
CYCLE:    984000052 RDMA total latency:          0
CYCLE:    984000052 Utilization st q (incomplete):  0
CYCLE:    984000052 WDMA bytes sent:          0
CYCLE:    984000052 Utilization ex q:  0
CYCLE:    984000052 Utilization ex q (incomplete):  0
CYCLE:    984000052 Utilization st q (incomplete):  0
CYCLE:    984000052 Utilization ld q (incomplete):  0
CYCLE:    984000052 WDMA total latency:          0
CYCLE:    984000052 Utilization ex q:  0
CYCLE:    984000052 Utilization:  0
CYCLE:    984000052 Utilization ex q (incomplete):  0
CYCLE:    984500052 RDMA bytes rec:          0
CYCLE:    984500052 RDMA total latency:          0
CYCLE:    984500052 WDMA bytes sent:          0
CYCLE:    984500052 WDMA total latency:          0
CYCLE:    985000052 RDMA bytes rec:          0
CYCLE:    985000052 RDMA total latency:          0
CYCLE:    985000052 WDMA bytes sent:          0
CYCLE:    985000052 WDMA total latency:          0
CYCLE:    985500052 RDMA bytes rec:          0
CYCLE:    985500052 RDMA total latency:          0
CYCLE:    985500052 WDMA bytes sent:          0
CYCLE:    985500052 WDMA total latency:          0
CYCLE:    986000052 Utilization ld q (incomplete):  0
CYCLE:    986000052 RDMA bytes rec:          0
CYCLE:    986000052 Utilization st q:  0
CYCLE:    986000052 Utilization ld q:  0
CYCLE:    986000052 Utilization:  0
CYCLE:    986000052 Utilization ld q:  0
CYCLE:    986000052 Utilization st q:  0
CYCLE:    986000052 RDMA total latency:          0
CYCLE:    986000052 Utilization st q (incomplete):  0
CYCLE:    986000052 WDMA bytes sent:          0
CYCLE:    986000052 Utilization ex q:  0
CYCLE:    986000052 Utilization ex q (incomplete):  0
CYCLE:    986000052 Utilization st q (incomplete):  0
CYCLE:    986000052 Utilization ld q (incomplete):  0
CYCLE:    986000052 WDMA total latency:          0
CYCLE:    986000052 Utilization ex q:  0
CYCLE:    986000052 Utilization:  0
CYCLE:    986000052 Utilization ex q (incomplete):  0
CYCLE:    986500052 RDMA bytes rec:          0
CYCLE:    986500052 RDMA total latency:          0
CYCLE:    986500052 WDMA bytes sent:          0
CYCLE:    986500052 WDMA total latency:          0
CYCLE:    987000052 RDMA bytes rec:          0
CYCLE:    987000052 RDMA total latency:          0
CYCLE:    987000052 WDMA bytes sent:          0
CYCLE:    987000052 WDMA total latency:          0
CYCLE:    987500052 RDMA bytes rec:          0
CYCLE:    987500052 RDMA total latency:          0
CYCLE:    987500052 WDMA bytes sent:          0
CYCLE:    987500052 WDMA total latency:          0
CYCLE:    988000052 Utilization ld q (incomplete):  0
CYCLE:    988000052 RDMA bytes rec:          0
CYCLE:    988000052 Utilization st q:  0
CYCLE:    988000052 Utilization ld q:  0
CYCLE:    988000052 Utilization:  0
CYCLE:    988000052 Utilization ld q:  0
CYCLE:    988000052 Utilization st q:  0
CYCLE:    988000052 RDMA total latency:          0
CYCLE:    988000052 Utilization st q (incomplete):  0
CYCLE:    988000052 WDMA bytes sent:          0
CYCLE:    988000052 Utilization ex q:  0
CYCLE:    988000052 Utilization ex q (incomplete):  0
CYCLE:    988000052 Utilization st q (incomplete):  0
CYCLE:    988000052 Utilization ld q (incomplete):  0
CYCLE:    988000052 WDMA total latency:          0
CYCLE:    988000052 Utilization ex q:  0
CYCLE:    988000052 Utilization:  0
CYCLE:    988000052 Utilization ex q (incomplete):  0
CYCLE:    988500052 RDMA bytes rec:          0
CYCLE:    988500052 RDMA total latency:          0
CYCLE:    988500052 WDMA bytes sent:          0
CYCLE:    988500052 WDMA total latency:          0
CYCLE:    989000052 RDMA bytes rec:          0
CYCLE:    989000052 RDMA total latency:          0
CYCLE:    989000052 WDMA bytes sent:          0
CYCLE:    989000052 WDMA total latency:          0
CYCLE:    989500052 RDMA bytes rec:          0
CYCLE:    989500052 RDMA total latency:          0
CYCLE:    989500052 WDMA bytes sent:          0
CYCLE:    989500052 WDMA total latency:          0
CYCLE:    990000052 Utilization ld q (incomplete):  0
CYCLE:    990000052 RDMA bytes rec:          0
CYCLE:    990000052 Utilization st q:  0
CYCLE:    990000052 Utilization ld q:  0
CYCLE:    990000052 Utilization:  0
CYCLE:    990000052 Utilization ld q:  0
CYCLE:    990000052 Utilization st q:  0
CYCLE:    990000052 RDMA total latency:          0
CYCLE:    990000052 Utilization st q (incomplete):  0
CYCLE:    990000052 WDMA bytes sent:          0
CYCLE:    990000052 Utilization ex q:  0
CYCLE:    990000052 Utilization ex q (incomplete):  0
CYCLE:    990000052 Utilization st q (incomplete):  0
CYCLE:    990000052 Utilization ld q (incomplete):  0
CYCLE:    990000052 WDMA total latency:          0
CYCLE:    990000052 Utilization ex q:  0
CYCLE:    990000052 Utilization:  0
CYCLE:    990000052 Utilization ex q (incomplete):  0
CYCLE:    990500052 RDMA bytes rec:          0
CYCLE:    990500052 RDMA total latency:          0
CYCLE:    990500052 WDMA bytes sent:          0
CYCLE:    990500052 WDMA total latency:          0
CYCLE:    991000052 RDMA bytes rec:          0
CYCLE:    991000052 RDMA total latency:          0
CYCLE:    991000052 WDMA bytes sent:          0
CYCLE:    991000052 WDMA total latency:          0
CYCLE:    991500052 RDMA bytes rec:          0
CYCLE:    991500052 RDMA total latency:          0
CYCLE:    991500052 WDMA bytes sent:          0
CYCLE:    991500052 WDMA total latency:          0
CYCLE:    992000052 Utilization ld q (incomplete):  0
CYCLE:    992000052 RDMA bytes rec:          0
CYCLE:    992000052 Utilization st q:  0
CYCLE:    992000052 Utilization ld q:  0
CYCLE:    992000052 Utilization:  0
CYCLE:    992000052 Utilization ld q:  0
CYCLE:    992000052 Utilization st q:  0
CYCLE:    992000052 RDMA total latency:          0
CYCLE:    992000052 Utilization st q (incomplete):  0
CYCLE:    992000052 WDMA bytes sent:          0
CYCLE:    992000052 Utilization ex q:  0
CYCLE:    992000052 Utilization ex q (incomplete):  0
CYCLE:    992000052 Utilization st q (incomplete):  0
CYCLE:    992000052 Utilization ld q (incomplete):  0
CYCLE:    992000052 WDMA total latency:          0
CYCLE:    992000052 Utilization ex q:  0
CYCLE:    992000052 Utilization:  0
CYCLE:    992000052 Utilization ex q (incomplete):  0
CYCLE:    992500052 RDMA bytes rec:          0
CYCLE:    992500052 RDMA total latency:          0
CYCLE:    992500052 WDMA bytes sent:          0
CYCLE:    992500052 WDMA total latency:          0
CYCLE:    993000052 RDMA bytes rec:          0
CYCLE:    993000052 RDMA total latency:          0
CYCLE:    993000052 WDMA bytes sent:          0
CYCLE:    993000052 WDMA total latency:          0
CYCLE:    993500052 RDMA bytes rec:          0
CYCLE:    993500052 RDMA total latency:          0
CYCLE:    993500052 WDMA bytes sent:          0
CYCLE:    993500052 WDMA total latency:          0
CYCLE:    994000052 Utilization ld q (incomplete):  0
CYCLE:    994000052 RDMA bytes rec:          0
CYCLE:    994000052 Utilization st q:  0
CYCLE:    994000052 Utilization ld q:  0
CYCLE:    994000052 Utilization:  0
CYCLE:    994000052 Utilization ld q:  0
CYCLE:    994000052 Utilization st q:  0
CYCLE:    994000052 RDMA total latency:          0
CYCLE:    994000052 Utilization st q (incomplete):  0
CYCLE:    994000052 WDMA bytes sent:          0
CYCLE:    994000052 Utilization ex q:  0
CYCLE:    994000052 Utilization ex q (incomplete):  0
CYCLE:    994000052 Utilization st q (incomplete):  0
CYCLE:    994000052 Utilization ld q (incomplete):  0
CYCLE:    994000052 WDMA total latency:          0
CYCLE:    994000052 Utilization ex q:  0
CYCLE:    994000052 Utilization:  0
CYCLE:    994000052 Utilization ex q (incomplete):  0
CYCLE:    994500052 RDMA bytes rec:          0
CYCLE:    994500052 RDMA total latency:          0
CYCLE:    994500052 WDMA bytes sent:          0
CYCLE:    994500052 WDMA total latency:          0
CYCLE:    995000052 RDMA bytes rec:          0
CYCLE:    995000052 RDMA total latency:          0
CYCLE:    995000052 WDMA bytes sent:          0
CYCLE:    995000052 WDMA total latency:          0
CYCLE:    995500052 RDMA bytes rec:          0
CYCLE:    995500052 RDMA total latency:          0
CYCLE:    995500052 WDMA bytes sent:          0
CYCLE:    995500052 WDMA total latency:          0
CYCLE:    996000052 Utilization ld q (incomplete):  0
CYCLE:    996000052 RDMA bytes rec:          0
CYCLE:    996000052 Utilization st q:  0
CYCLE:    996000052 Utilization ld q:  0
CYCLE:    996000052 Utilization:  0
CYCLE:    996000052 Utilization ld q:  0
CYCLE:    996000052 Utilization st q:  0
CYCLE:    996000052 RDMA total latency:          0
CYCLE:    996000052 Utilization st q (incomplete):  0
CYCLE:    996000052 WDMA bytes sent:          0
CYCLE:    996000052 Utilization ex q:  0
CYCLE:    996000052 Utilization ex q (incomplete):  0
CYCLE:    996000052 Utilization st q (incomplete):  0
CYCLE:    996000052 Utilization ld q (incomplete):  0
CYCLE:    996000052 WDMA total latency:          0
CYCLE:    996000052 Utilization ex q:  0
CYCLE:    996000052 Utilization:  0
CYCLE:    996000052 Utilization ex q (incomplete):  0
CYCLE:    996500052 RDMA bytes rec:          0
CYCLE:    996500052 RDMA total latency:          0
CYCLE:    996500052 WDMA bytes sent:          0
CYCLE:    996500052 WDMA total latency:          0
CYCLE:    997000052 RDMA bytes rec:          0
CYCLE:    997000052 RDMA total latency:          0
CYCLE:    997000052 WDMA bytes sent:          0
CYCLE:    997000052 WDMA total latency:          0
CYCLE:    997500052 RDMA bytes rec:          0
CYCLE:    997500052 RDMA total latency:          0
CYCLE:    997500052 WDMA bytes sent:          0
CYCLE:    997500052 WDMA total latency:          0
CYCLE:    998000052 Utilization ld q (incomplete):  0
CYCLE:    998000052 RDMA bytes rec:          0
CYCLE:    998000052 Utilization st q:  0
CYCLE:    998000052 Utilization ld q:  0
CYCLE:    998000052 Utilization:  0
CYCLE:    998000052 Utilization ld q:  0
CYCLE:    998000052 Utilization st q:  0
CYCLE:    998000052 RDMA total latency:          0
CYCLE:    998000052 Utilization st q (incomplete):  0
CYCLE:    998000052 WDMA bytes sent:          0
CYCLE:    998000052 Utilization ex q:  0
CYCLE:    998000052 Utilization ex q (incomplete):  0
CYCLE:    998000052 Utilization st q (incomplete):  0
CYCLE:    998000052 Utilization ld q (incomplete):  0
CYCLE:    998000052 WDMA total latency:          0
CYCLE:    998000052 Utilization ex q:  0
CYCLE:    998000052 Utilization:  0
CYCLE:    998000052 Utilization ex q (incomplete):  0
CYCLE:    998500052 RDMA bytes rec:          0
CYCLE:    998500052 RDMA total latency:          0
CYCLE:    998500052 WDMA bytes sent:          0
CYCLE:    998500052 WDMA total latency:          0
CYCLE:    999000052 RDMA bytes rec:          0
CYCLE:    999000052 RDMA total latency:          0
CYCLE:    999000052 WDMA bytes sent:          0
CYCLE:    999000052 WDMA total latency:          0
CYCLE:    999500052 RDMA bytes rec:          0
CYCLE:    999500052 RDMA total latency:          0
CYCLE:    999500052 WDMA bytes sent:          0
CYCLE:    999500052 WDMA total latency:          0
CYCLE:   1000000052 Utilization ld q (incomplete):  0
CYCLE:   1000000052 RDMA bytes rec:          0
CYCLE:   1000000052 Utilization st q:  0
CYCLE:   1000000052 Utilization ld q:  0
CYCLE:   1000000052 Utilization:  0
CYCLE:   1000000052 Utilization ld q:  0
CYCLE:   1000000052 Utilization st q:  0
CYCLE:   1000000052 RDMA total latency:          0
CYCLE:   1000000052 Utilization st q (incomplete):  0
CYCLE:   1000000052 WDMA bytes sent:          0
CYCLE:   1000000052 Utilization ex q:  0
CYCLE:   1000000052 Utilization ex q (incomplete):  0
CYCLE:   1000000052 Utilization st q (incomplete):  0
CYCLE:   1000000052 Utilization ld q (incomplete):  0
CYCLE:   1000000052 WDMA total latency:          0
CYCLE:   1000000052 Utilization ex q:  0
CYCLE:   1000000052 Utilization:  0
CYCLE:   1000000052 Utilization ex q (incomplete):  0
CYCLE:   1000500052 RDMA bytes rec:          0
CYCLE:   1000500052 RDMA total latency:          0
CYCLE:   1000500052 WDMA bytes sent:          0
CYCLE:   1000500052 WDMA total latency:          0
CYCLE:   1001000052 RDMA bytes rec:          0
CYCLE:   1001000052 RDMA total latency:          0
CYCLE:   1001000052 WDMA bytes sent:          0
CYCLE:   1001000052 WDMA total latency:          0
CYCLE:   1001500052 RDMA bytes rec:          0
CYCLE:   1001500052 RDMA total latency:          0
CYCLE:   1001500052 WDMA bytes sent:          0
CYCLE:   1001500052 WDMA total latency:          0
CYCLE:   1002000052 Utilization ld q (incomplete):  0
CYCLE:   1002000052 RDMA bytes rec:          0
CYCLE:   1002000052 Utilization st q:  0
CYCLE:   1002000052 Utilization ld q:  0
CYCLE:   1002000052 Utilization:  0
CYCLE:   1002000052 Utilization ld q:  0
CYCLE:   1002000052 Utilization st q:  0
CYCLE:   1002000052 RDMA total latency:          0
CYCLE:   1002000052 Utilization st q (incomplete):  0
CYCLE:   1002000052 WDMA bytes sent:          0
CYCLE:   1002000052 Utilization ex q:  0
CYCLE:   1002000052 Utilization ex q (incomplete):  0
CYCLE:   1002000052 Utilization st q (incomplete):  0
CYCLE:   1002000052 Utilization ld q (incomplete):  0
CYCLE:   1002000052 WDMA total latency:          0
CYCLE:   1002000052 Utilization ex q:  0
CYCLE:   1002000052 Utilization:  0
CYCLE:   1002000052 Utilization ex q (incomplete):  0
CYCLE:   1002500052 RDMA bytes rec:          0
CYCLE:   1002500052 RDMA total latency:          0
CYCLE:   1002500052 WDMA bytes sent:          0
CYCLE:   1002500052 WDMA total latency:          0
CYCLE:   1003000052 RDMA bytes rec:          0
CYCLE:   1003000052 RDMA total latency:          0
CYCLE:   1003000052 WDMA bytes sent:          0
CYCLE:   1003000052 WDMA total latency:          0
CYCLE:   1003500052 RDMA bytes rec:          0
CYCLE:   1003500052 RDMA total latency:          0
CYCLE:   1003500052 WDMA bytes sent:          0
CYCLE:   1003500052 WDMA total latency:          0
CYCLE:   1004000052 Utilization ld q (incomplete):  0
CYCLE:   1004000052 RDMA bytes rec:          0
CYCLE:   1004000052 Utilization st q:  0
CYCLE:   1004000052 Utilization ld q:  0
CYCLE:   1004000052 Utilization:  0
CYCLE:   1004000052 Utilization ld q:  0
CYCLE:   1004000052 Utilization st q:  0
CYCLE:   1004000052 RDMA total latency:          0
CYCLE:   1004000052 Utilization st q (incomplete):  0
CYCLE:   1004000052 WDMA bytes sent:          0
CYCLE:   1004000052 Utilization ex q:  0
CYCLE:   1004000052 Utilization ex q (incomplete):  0
CYCLE:   1004000052 Utilization st q (incomplete):  0
CYCLE:   1004000052 Utilization ld q (incomplete):  0
CYCLE:   1004000052 WDMA total latency:          0
CYCLE:   1004000052 Utilization ex q:  0
CYCLE:   1004000052 Utilization:  0
CYCLE:   1004000052 Utilization ex q (incomplete):  0
CYCLE:   1004500052 RDMA bytes rec:          0
CYCLE:   1004500052 RDMA total latency:          0
CYCLE:   1004500052 WDMA bytes sent:          0
CYCLE:   1004500052 WDMA total latency:          0
CYCLE:   1005000052 RDMA bytes rec:          0
CYCLE:   1005000052 RDMA total latency:          0
CYCLE:   1005000052 WDMA bytes sent:          0
CYCLE:   1005000052 WDMA total latency:          0
CYCLE:   1005500052 RDMA bytes rec:          0
CYCLE:   1005500052 RDMA total latency:          0
CYCLE:   1005500052 WDMA bytes sent:          0
CYCLE:   1005500052 WDMA total latency:          0
CYCLE:   1006000052 Utilization ld q (incomplete):  0
CYCLE:   1006000052 RDMA bytes rec:          0
CYCLE:   1006000052 Utilization st q:  0
CYCLE:   1006000052 Utilization ld q:  0
CYCLE:   1006000052 Utilization:  0
CYCLE:   1006000052 Utilization ld q:  0
CYCLE:   1006000052 Utilization st q:  0
CYCLE:   1006000052 RDMA total latency:          0
CYCLE:   1006000052 Utilization st q (incomplete):  0
CYCLE:   1006000052 WDMA bytes sent:          0
CYCLE:   1006000052 Utilization ex q:  0
CYCLE:   1006000052 Utilization ex q (incomplete):  0
CYCLE:   1006000052 Utilization st q (incomplete):  0
CYCLE:   1006000052 Utilization ld q (incomplete):  0
CYCLE:   1006000052 WDMA total latency:          0
CYCLE:   1006000052 Utilization ex q:  0
CYCLE:   1006000052 Utilization:  0
CYCLE:   1006000052 Utilization ex q (incomplete):  0
CYCLE:   1006500052 RDMA bytes rec:          0
CYCLE:   1006500052 RDMA total latency:          0
CYCLE:   1006500052 WDMA bytes sent:          0
CYCLE:   1006500052 WDMA total latency:          0
CYCLE:   1007000052 RDMA bytes rec:          0
CYCLE:   1007000052 RDMA total latency:          0
CYCLE:   1007000052 WDMA bytes sent:          0
CYCLE:   1007000052 WDMA total latency:          0
CYCLE:   1007500052 RDMA bytes rec:          0
CYCLE:   1007500052 RDMA total latency:          0
CYCLE:   1007500052 WDMA bytes sent:          0
CYCLE:   1007500052 WDMA total latency:          0
CYCLE:   1008000052 Utilization ld q (incomplete):  0
CYCLE:   1008000052 RDMA bytes rec:          0
CYCLE:   1008000052 Utilization st q:  0
CYCLE:   1008000052 Utilization ld q:  0
CYCLE:   1008000052 Utilization:  0
CYCLE:   1008000052 Utilization ld q:  0
CYCLE:   1008000052 Utilization st q:  0
CYCLE:   1008000052 RDMA total latency:          0
CYCLE:   1008000052 Utilization st q (incomplete):  0
CYCLE:   1008000052 WDMA bytes sent:          0
CYCLE:   1008000052 Utilization ex q:  0
CYCLE:   1008000052 Utilization ex q (incomplete):  0
CYCLE:   1008000052 Utilization st q (incomplete):  0
CYCLE:   1008000052 Utilization ld q (incomplete):  0
CYCLE:   1008000052 WDMA total latency:          0
CYCLE:   1008000052 Utilization ex q:  0
CYCLE:   1008000052 Utilization:  0
CYCLE:   1008000052 Utilization ex q (incomplete):  0
CYCLE:   1008500052 RDMA bytes rec:          0
CYCLE:   1008500052 RDMA total latency:          0
CYCLE:   1008500052 WDMA bytes sent:          0
CYCLE:   1008500052 WDMA total latency:          0
CYCLE:   1009000052 RDMA bytes rec:          0
CYCLE:   1009000052 RDMA total latency:          0
CYCLE:   1009000052 WDMA bytes sent:          0
CYCLE:   1009000052 WDMA total latency:          0
CYCLE:   1009500052 RDMA bytes rec:          0
CYCLE:   1009500052 RDMA total latency:          0
CYCLE:   1009500052 WDMA bytes sent:          0
CYCLE:   1009500052 WDMA total latency:          0
CYCLE:   1010000052 Utilization ld q (incomplete):  0
CYCLE:   1010000052 RDMA bytes rec:          0
CYCLE:   1010000052 Utilization st q:  0
CYCLE:   1010000052 Utilization ld q:  0
CYCLE:   1010000052 Utilization:  0
CYCLE:   1010000052 Utilization ld q:  0
CYCLE:   1010000052 Utilization st q:  0
CYCLE:   1010000052 RDMA total latency:          0
CYCLE:   1010000052 Utilization st q (incomplete):  0
CYCLE:   1010000052 WDMA bytes sent:          0
CYCLE:   1010000052 Utilization ex q:  0
CYCLE:   1010000052 Utilization ex q (incomplete):  0
CYCLE:   1010000052 Utilization st q (incomplete):  0
CYCLE:   1010000052 Utilization ld q (incomplete):  0
CYCLE:   1010000052 WDMA total latency:          0
CYCLE:   1010000052 Utilization ex q:  0
CYCLE:   1010000052 Utilization:  0
CYCLE:   1010000052 Utilization ex q (incomplete):  0
CYCLE:   1010500052 RDMA bytes rec:          0
CYCLE:   1010500052 RDMA total latency:          0
CYCLE:   1010500052 WDMA bytes sent:          0
CYCLE:   1010500052 WDMA total latency:          0
CYCLE:   1011000052 RDMA bytes rec:          0
CYCLE:   1011000052 RDMA total latency:          0
CYCLE:   1011000052 WDMA bytes sent:          0
CYCLE:   1011000052 WDMA total latency:          0
CYCLE:   1011500052 RDMA bytes rec:          0
CYCLE:   1011500052 RDMA total latency:          0
CYCLE:   1011500052 WDMA bytes sent:          0
CYCLE:   1011500052 WDMA total latency:          0
CYCLE:   1012000052 Utilization ld q (incomplete):  0
CYCLE:   1012000052 RDMA bytes rec:          0
CYCLE:   1012000052 Utilization st q:  0
CYCLE:   1012000052 Utilization ld q:  0
CYCLE:   1012000052 Utilization:  0
CYCLE:   1012000052 Utilization ld q:  0
CYCLE:   1012000052 Utilization st q:  0
CYCLE:   1012000052 RDMA total latency:          0
CYCLE:   1012000052 Utilization st q (incomplete):  0
CYCLE:   1012000052 WDMA bytes sent:          0
CYCLE:   1012000052 Utilization ex q:  0
CYCLE:   1012000052 Utilization ex q (incomplete):  0
CYCLE:   1012000052 Utilization st q (incomplete):  0
CYCLE:   1012000052 Utilization ld q (incomplete):  0
CYCLE:   1012000052 WDMA total latency:          0
CYCLE:   1012000052 Utilization ex q:  0
CYCLE:   1012000052 Utilization:  0
CYCLE:   1012000052 Utilization ex q (incomplete):  0
CYCLE:   1012500052 RDMA bytes rec:          0
CYCLE:   1012500052 RDMA total latency:          0
CYCLE:   1012500052 WDMA bytes sent:          0
CYCLE:   1012500052 WDMA total latency:          0
CYCLE:   1013000052 RDMA bytes rec:          0
CYCLE:   1013000052 RDMA total latency:          0
CYCLE:   1013000052 WDMA bytes sent:          0
CYCLE:   1013000052 WDMA total latency:          0
CYCLE:   1013500052 RDMA bytes rec:          0
CYCLE:   1013500052 RDMA total latency:          0
CYCLE:   1013500052 WDMA bytes sent:          0
CYCLE:   1013500052 WDMA total latency:          0
CYCLE:   1014000052 Utilization ld q (incomplete):  0
CYCLE:   1014000052 RDMA bytes rec:          0
CYCLE:   1014000052 Utilization st q:  0
CYCLE:   1014000052 Utilization ld q:  0
CYCLE:   1014000052 Utilization:  0
CYCLE:   1014000052 Utilization ld q:  0
CYCLE:   1014000052 Utilization st q:  0
CYCLE:   1014000052 RDMA total latency:          0
CYCLE:   1014000052 Utilization st q (incomplete):  0
CYCLE:   1014000052 WDMA bytes sent:          0
CYCLE:   1014000052 Utilization ex q:  0
CYCLE:   1014000052 Utilization ex q (incomplete):  0
CYCLE:   1014000052 Utilization st q (incomplete):  0
CYCLE:   1014000052 Utilization ld q (incomplete):  0
CYCLE:   1014000052 WDMA total latency:          0
CYCLE:   1014000052 Utilization ex q:  0
CYCLE:   1014000052 Utilization:  0
CYCLE:   1014000052 Utilization ex q (incomplete):  0
CYCLE:   1014500052 RDMA bytes rec:          0
CYCLE:   1014500052 RDMA total latency:          0
CYCLE:   1014500052 WDMA bytes sent:          0
CYCLE:   1014500052 WDMA total latency:          0
CYCLE:   1015000052 RDMA bytes rec:          0
CYCLE:   1015000052 RDMA total latency:          0
CYCLE:   1015000052 WDMA bytes sent:          0
CYCLE:   1015000052 WDMA total latency:          0
CYCLE:   1015500052 RDMA bytes rec:          0
CYCLE:   1015500052 RDMA total latency:          0
CYCLE:   1015500052 WDMA bytes sent:          0
CYCLE:   1015500052 WDMA total latency:          0
CYCLE:   1016000052 Utilization ld q (incomplete):  0
CYCLE:   1016000052 RDMA bytes rec:          0
CYCLE:   1016000052 Utilization st q:  0
CYCLE:   1016000052 Utilization ld q:  0
CYCLE:   1016000052 Utilization:  0
CYCLE:   1016000052 Utilization ld q:  0
CYCLE:   1016000052 Utilization st q:  0
CYCLE:   1016000052 RDMA total latency:          0
CYCLE:   1016000052 Utilization st q (incomplete):  0
CYCLE:   1016000052 WDMA bytes sent:          0
CYCLE:   1016000052 Utilization ex q:  0
CYCLE:   1016000052 Utilization ex q (incomplete):  0
CYCLE:   1016000052 Utilization st q (incomplete):  0
CYCLE:   1016000052 Utilization ld q (incomplete):  0
CYCLE:   1016000052 WDMA total latency:          0
CYCLE:   1016000052 Utilization ex q:  0
CYCLE:   1016000052 Utilization:  0
CYCLE:   1016000052 Utilization ex q (incomplete):  0
CYCLE:   1016500052 RDMA bytes rec:          0
CYCLE:   1016500052 RDMA total latency:          0
CYCLE:   1016500052 WDMA bytes sent:          0
CYCLE:   1016500052 WDMA total latency:          0
CYCLE:   1017000052 RDMA bytes rec:          0
CYCLE:   1017000052 RDMA total latency:          0
CYCLE:   1017000052 WDMA bytes sent:          0
CYCLE:   1017000052 WDMA total latency:          0
CYCLE:   1017500052 RDMA bytes rec:          0
CYCLE:   1017500052 RDMA total latency:          0
CYCLE:   1017500052 WDMA bytes sent:          0
CYCLE:   1017500052 WDMA total latency:          0
CYCLE:   1018000052 Utilization ld q (incomplete):  0
CYCLE:   1018000052 RDMA bytes rec:          0
CYCLE:   1018000052 Utilization st q:  0
CYCLE:   1018000052 Utilization ld q:  0
CYCLE:   1018000052 Utilization:  0
CYCLE:   1018000052 Utilization ld q:  0
CYCLE:   1018000052 Utilization st q:  0
CYCLE:   1018000052 RDMA total latency:          0
CYCLE:   1018000052 Utilization st q (incomplete):  0
CYCLE:   1018000052 WDMA bytes sent:          0
CYCLE:   1018000052 Utilization ex q:  0
CYCLE:   1018000052 Utilization ex q (incomplete):  0
CYCLE:   1018000052 Utilization st q (incomplete):  0
CYCLE:   1018000052 Utilization ld q (incomplete):  0
CYCLE:   1018000052 WDMA total latency:          0
CYCLE:   1018000052 Utilization ex q:  0
CYCLE:   1018000052 Utilization:  0
CYCLE:   1018000052 Utilization ex q (incomplete):  0
CYCLE:   1018500052 RDMA bytes rec:          0
CYCLE:   1018500052 RDMA total latency:          0
CYCLE:   1018500052 WDMA bytes sent:          0
CYCLE:   1018500052 WDMA total latency:          0
CYCLE:   1019000052 RDMA bytes rec:          0
CYCLE:   1019000052 RDMA total latency:          0
CYCLE:   1019000052 WDMA bytes sent:          0
CYCLE:   1019000052 WDMA total latency:          0
CYCLE:   1019500052 RDMA bytes rec:          0
CYCLE:   1019500052 RDMA total latency:          0
CYCLE:   1019500052 WDMA bytes sent:          0
CYCLE:   1019500052 WDMA total latency:          0
CYCLE:   1020000052 Utilization ld q (incomplete):  0
CYCLE:   1020000052 RDMA bytes rec:          0
CYCLE:   1020000052 Utilization st q:  0
CYCLE:   1020000052 Utilization ld q:  0
CYCLE:   1020000052 Utilization:  0
CYCLE:   1020000052 Utilization ld q:  0
CYCLE:   1020000052 Utilization st q:  0
CYCLE:   1020000052 RDMA total latency:          0
CYCLE:   1020000052 Utilization st q (incomplete):  0
CYCLE:   1020000052 WDMA bytes sent:          0
CYCLE:   1020000052 Utilization ex q:  0
CYCLE:   1020000052 Utilization ex q (incomplete):  0
CYCLE:   1020000052 Utilization st q (incomplete):  0
CYCLE:   1020000052 Utilization ld q (incomplete):  0
CYCLE:   1020000052 WDMA total latency:          0
CYCLE:   1020000052 Utilization ex q:  0
CYCLE:   1020000052 Utilization:  0
CYCLE:   1020000052 Utilization ex q (incomplete):  0
CYCLE:   1020500052 RDMA bytes rec:          0
CYCLE:   1020500052 RDMA total latency:          0
CYCLE:   1020500052 WDMA bytes sent:          0
CYCLE:   1020500052 WDMA total latency:          0
CYCLE:   1021000052 RDMA bytes rec:          0
CYCLE:   1021000052 RDMA total latency:          0
CYCLE:   1021000052 WDMA bytes sent:          0
CYCLE:   1021000052 WDMA total latency:          0
CYCLE:   1021500052 RDMA bytes rec:          0
CYCLE:   1021500052 RDMA total latency:          0
CYCLE:   1021500052 WDMA bytes sent:          0
CYCLE:   1021500052 WDMA total latency:          0
CYCLE:   1022000052 Utilization ld q (incomplete):  0
CYCLE:   1022000052 RDMA bytes rec:          0
CYCLE:   1022000052 Utilization st q:  0
CYCLE:   1022000052 Utilization ld q:  0
CYCLE:   1022000052 Utilization:  0
CYCLE:   1022000052 Utilization ld q:  0
CYCLE:   1022000052 Utilization st q:  0
CYCLE:   1022000052 RDMA total latency:          0
CYCLE:   1022000052 Utilization st q (incomplete):  0
CYCLE:   1022000052 WDMA bytes sent:          0
CYCLE:   1022000052 Utilization ex q:  0
CYCLE:   1022000052 Utilization ex q (incomplete):  0
CYCLE:   1022000052 Utilization st q (incomplete):  0
CYCLE:   1022000052 Utilization ld q (incomplete):  0
CYCLE:   1022000052 WDMA total latency:          0
CYCLE:   1022000052 Utilization ex q:  0
CYCLE:   1022000052 Utilization:  0
CYCLE:   1022000052 Utilization ex q (incomplete):  0
CYCLE:   1022500052 RDMA bytes rec:          0
CYCLE:   1022500052 RDMA total latency:          0
CYCLE:   1022500052 WDMA bytes sent:          0
CYCLE:   1022500052 WDMA total latency:          0
CYCLE:   1023000052 RDMA bytes rec:          0
CYCLE:   1023000052 RDMA total latency:          0
CYCLE:   1023000052 WDMA bytes sent:          0
CYCLE:   1023000052 WDMA total latency:          0
CYCLE:   1023500052 RDMA bytes rec:          0
CYCLE:   1023500052 RDMA total latency:          0
CYCLE:   1023500052 WDMA bytes sent:          0
CYCLE:   1023500052 WDMA total latency:          0
CYCLE:   1024000052 Utilization ld q (incomplete):  0
CYCLE:   1024000052 RDMA bytes rec:          0
CYCLE:   1024000052 Utilization st q:  0
CYCLE:   1024000052 Utilization ld q:  0
CYCLE:   1024000052 Utilization:  0
CYCLE:   1024000052 Utilization ld q:  0
CYCLE:   1024000052 Utilization st q:  0
CYCLE:   1024000052 RDMA total latency:          0
CYCLE:   1024000052 Utilization st q (incomplete):  0
CYCLE:   1024000052 WDMA bytes sent:          0
CYCLE:   1024000052 Utilization ex q:  0
CYCLE:   1024000052 Utilization ex q (incomplete):  0
CYCLE:   1024000052 Utilization st q (incomplete):  0
CYCLE:   1024000052 Utilization ld q (incomplete):  0
CYCLE:   1024000052 WDMA total latency:          0
CYCLE:   1024000052 Utilization ex q:  0
CYCLE:   1024000052 Utilization:  0
CYCLE:   1024000052 Utilization ex q (incomplete):  0
CYCLE:   1024500052 RDMA bytes rec:          0
CYCLE:   1024500052 RDMA total latency:          0
CYCLE:   1024500052 WDMA bytes sent:          0
CYCLE:   1024500052 WDMA total latency:          0
CYCLE:   1025000052 RDMA bytes rec:          0
CYCLE:   1025000052 RDMA total latency:          0
CYCLE:   1025000052 WDMA bytes sent:          0
CYCLE:   1025000052 WDMA total latency:          0
CYCLE:   1025500052 RDMA bytes rec:          0
CYCLE:   1025500052 RDMA total latency:          0
CYCLE:   1025500052 WDMA bytes sent:          0
CYCLE:   1025500052 WDMA total latency:          0
CYCLE:   1026000052 Utilization ld q (incomplete):  0
CYCLE:   1026000052 RDMA bytes rec:          0
CYCLE:   1026000052 Utilization st q:  0
CYCLE:   1026000052 Utilization ld q:  0
CYCLE:   1026000052 Utilization:  0
CYCLE:   1026000052 Utilization ld q:  0
CYCLE:   1026000052 Utilization st q:  0
CYCLE:   1026000052 RDMA total latency:          0
CYCLE:   1026000052 Utilization st q (incomplete):  0
CYCLE:   1026000052 WDMA bytes sent:          0
CYCLE:   1026000052 Utilization ex q:  0
CYCLE:   1026000052 Utilization ex q (incomplete):  0
CYCLE:   1026000052 Utilization st q (incomplete):  0
CYCLE:   1026000052 Utilization ld q (incomplete):  0
CYCLE:   1026000052 WDMA total latency:          0
CYCLE:   1026000052 Utilization ex q:  0
CYCLE:   1026000052 Utilization:  0
CYCLE:   1026000052 Utilization ex q (incomplete):  0
CYCLE:   1026500052 RDMA bytes rec:          0
CYCLE:   1026500052 RDMA total latency:          0
CYCLE:   1026500052 WDMA bytes sent:          0
CYCLE:   1026500052 WDMA total latency:          0
CYCLE:   1027000052 RDMA bytes rec:          0
CYCLE:   1027000052 RDMA total latency:          0
CYCLE:   1027000052 WDMA bytes sent:          0
CYCLE:   1027000052 WDMA total latency:          0
CYCLE:   1027500052 RDMA bytes rec:          0
CYCLE:   1027500052 RDMA total latency:          0
CYCLE:   1027500052 WDMA bytes sent:          0
CYCLE:   1027500052 WDMA total latency:          0
CYCLE:   1028000052 Utilization ld q (incomplete):  0
CYCLE:   1028000052 RDMA bytes rec:          0
CYCLE:   1028000052 Utilization st q:  0
CYCLE:   1028000052 Utilization ld q:  0
CYCLE:   1028000052 Utilization:  0
CYCLE:   1028000052 Utilization ld q:  0
CYCLE:   1028000052 Utilization st q:  0
CYCLE:   1028000052 RDMA total latency:          0
CYCLE:   1028000052 Utilization st q (incomplete):  0
CYCLE:   1028000052 WDMA bytes sent:          0
CYCLE:   1028000052 Utilization ex q:  0
CYCLE:   1028000052 Utilization ex q (incomplete):  0
CYCLE:   1028000052 Utilization st q (incomplete):  0
CYCLE:   1028000052 Utilization ld q (incomplete):  0
CYCLE:   1028000052 WDMA total latency:          0
CYCLE:   1028000052 Utilization ex q:  0
CYCLE:   1028000052 Utilization:  0
CYCLE:   1028000052 Utilization ex q (incomplete):  0
CYCLE:   1028500052 RDMA bytes rec:          0
CYCLE:   1028500052 RDMA total latency:          0
CYCLE:   1028500052 WDMA bytes sent:          0
CYCLE:   1028500052 WDMA total latency:          0
CYCLE:   1029000052 RDMA bytes rec:          0
CYCLE:   1029000052 RDMA total latency:          0
CYCLE:   1029000052 WDMA bytes sent:          0
CYCLE:   1029000052 WDMA total latency:          0
CYCLE:   1029500052 RDMA bytes rec:          0
CYCLE:   1029500052 RDMA total latency:          0
CYCLE:   1029500052 WDMA bytes sent:          0
CYCLE:   1029500052 WDMA total latency:          0
CYCLE:   1030000052 Utilization ld q (incomplete):  0
CYCLE:   1030000052 RDMA bytes rec:          0
CYCLE:   1030000052 Utilization st q:  0
CYCLE:   1030000052 Utilization ld q:  0
CYCLE:   1030000052 Utilization:  0
CYCLE:   1030000052 Utilization ld q:  0
CYCLE:   1030000052 Utilization st q:  0
CYCLE:   1030000052 RDMA total latency:          0
CYCLE:   1030000052 Utilization st q (incomplete):  0
CYCLE:   1030000052 WDMA bytes sent:          0
CYCLE:   1030000052 Utilization ex q:  0
CYCLE:   1030000052 Utilization ex q (incomplete):  0
CYCLE:   1030000052 Utilization st q (incomplete):  0
CYCLE:   1030000052 Utilization ld q (incomplete):  0
CYCLE:   1030000052 WDMA total latency:          0
CYCLE:   1030000052 Utilization ex q:  0
CYCLE:   1030000052 Utilization:  0
CYCLE:   1030000052 Utilization ex q (incomplete):  0
CYCLE:   1030500052 RDMA bytes rec:          0
CYCLE:   1030500052 RDMA total latency:          0
CYCLE:   1030500052 WDMA bytes sent:          0
CYCLE:   1030500052 WDMA total latency:          0
CYCLE:   1031000052 RDMA bytes rec:          0
CYCLE:   1031000052 RDMA total latency:          0
CYCLE:   1031000052 WDMA bytes sent:          0
CYCLE:   1031000052 WDMA total latency:          0
CYCLE:   1031500052 RDMA bytes rec:          0
CYCLE:   1031500052 RDMA total latency:          0
CYCLE:   1031500052 WDMA bytes sent:          0
CYCLE:   1031500052 WDMA total latency:          0
CYCLE:   1032000052 Utilization ld q (incomplete):  0
CYCLE:   1032000052 RDMA bytes rec:          0
CYCLE:   1032000052 Utilization st q:  0
CYCLE:   1032000052 Utilization ld q:  0
CYCLE:   1032000052 Utilization:  0
CYCLE:   1032000052 Utilization ld q:  0
CYCLE:   1032000052 Utilization st q:  0
CYCLE:   1032000052 RDMA total latency:          0
CYCLE:   1032000052 Utilization st q (incomplete):  0
CYCLE:   1032000052 WDMA bytes sent:          0
CYCLE:   1032000052 Utilization ex q:  0
CYCLE:   1032000052 Utilization ex q (incomplete):  0
CYCLE:   1032000052 Utilization st q (incomplete):  0
CYCLE:   1032000052 Utilization ld q (incomplete):  0
CYCLE:   1032000052 WDMA total latency:          0
CYCLE:   1032000052 Utilization ex q:  0
CYCLE:   1032000052 Utilization:  0
CYCLE:   1032000052 Utilization ex q (incomplete):  0
CYCLE:   1032500052 RDMA bytes rec:          0
CYCLE:   1032500052 RDMA total latency:          0
CYCLE:   1032500052 WDMA bytes sent:          0
CYCLE:   1032500052 WDMA total latency:          0
CYCLE:   1033000052 RDMA bytes rec:          0
CYCLE:   1033000052 RDMA total latency:          0
CYCLE:   1033000052 WDMA bytes sent:          0
CYCLE:   1033000052 WDMA total latency:          0
CYCLE:   1033500052 RDMA bytes rec:          0
CYCLE:   1033500052 RDMA total latency:          0
CYCLE:   1033500052 WDMA bytes sent:          0
CYCLE:   1033500052 WDMA total latency:          0
CYCLE:   1034000052 Utilization ld q (incomplete):  0
CYCLE:   1034000052 RDMA bytes rec:          0
CYCLE:   1034000052 Utilization st q:  0
CYCLE:   1034000052 Utilization ld q:  0
CYCLE:   1034000052 Utilization:  0
CYCLE:   1034000052 Utilization ld q:  0
CYCLE:   1034000052 Utilization st q:  0
CYCLE:   1034000052 RDMA total latency:          0
CYCLE:   1034000052 Utilization st q (incomplete):  0
CYCLE:   1034000052 WDMA bytes sent:          0
CYCLE:   1034000052 Utilization ex q:  0
CYCLE:   1034000052 Utilization ex q (incomplete):  0
CYCLE:   1034000052 Utilization st q (incomplete):  0
CYCLE:   1034000052 Utilization ld q (incomplete):  0
CYCLE:   1034000052 WDMA total latency:          0
CYCLE:   1034000052 Utilization ex q:  0
CYCLE:   1034000052 Utilization:  0
CYCLE:   1034000052 Utilization ex q (incomplete):  0
CYCLE:   1034500052 RDMA bytes rec:          0
CYCLE:   1034500052 RDMA total latency:          0
CYCLE:   1034500052 WDMA bytes sent:          0
CYCLE:   1034500052 WDMA total latency:          0
CYCLE:   1035000052 RDMA bytes rec:          0
CYCLE:   1035000052 RDMA total latency:          0
CYCLE:   1035000052 WDMA bytes sent:          0
CYCLE:   1035000052 WDMA total latency:          0
CYCLE:   1035500052 RDMA bytes rec:          0
CYCLE:   1035500052 RDMA total latency:          0
CYCLE:   1035500052 WDMA bytes sent:          0
CYCLE:   1035500052 WDMA total latency:          0
CYCLE:   1036000052 Utilization ld q (incomplete):  0
CYCLE:   1036000052 RDMA bytes rec:          0
CYCLE:   1036000052 Utilization st q:  0
CYCLE:   1036000052 Utilization ld q:  0
CYCLE:   1036000052 Utilization:  0
CYCLE:   1036000052 Utilization ld q:  0
CYCLE:   1036000052 Utilization st q:  0
CYCLE:   1036000052 RDMA total latency:          0
CYCLE:   1036000052 Utilization st q (incomplete):  0
CYCLE:   1036000052 WDMA bytes sent:          0
CYCLE:   1036000052 Utilization ex q:  0
CYCLE:   1036000052 Utilization ex q (incomplete):  0
CYCLE:   1036000052 Utilization st q (incomplete):  0
CYCLE:   1036000052 Utilization ld q (incomplete):  0
CYCLE:   1036000052 WDMA total latency:          0
CYCLE:   1036000052 Utilization ex q:  0
CYCLE:   1036000052 Utilization:  0
CYCLE:   1036000052 Utilization ex q (incomplete):  0
CYCLE:   1036500052 RDMA bytes rec:          0
CYCLE:   1036500052 RDMA total latency:          0
CYCLE:   1036500052 WDMA bytes sent:          0
CYCLE:   1036500052 WDMA total latency:          0
CYCLE:   1037000052 RDMA bytes rec:          0
CYCLE:   1037000052 RDMA total latency:          0
CYCLE:   1037000052 WDMA bytes sent:          0
CYCLE:   1037000052 WDMA total latency:          0
CYCLE:   1037500052 RDMA bytes rec:          0
CYCLE:   1037500052 RDMA total latency:          0
CYCLE:   1037500052 WDMA bytes sent:          0
CYCLE:   1037500052 WDMA total latency:          0
CYCLE:   1038000052 Utilization ld q (incomplete):  0
CYCLE:   1038000052 RDMA bytes rec:          0
CYCLE:   1038000052 Utilization st q:  0
CYCLE:   1038000052 Utilization ld q:  0
CYCLE:   1038000052 Utilization:  0
CYCLE:   1038000052 Utilization ld q:  0
CYCLE:   1038000052 Utilization st q:  0
CYCLE:   1038000052 RDMA total latency:          0
CYCLE:   1038000052 Utilization st q (incomplete):  0
CYCLE:   1038000052 WDMA bytes sent:          0
CYCLE:   1038000052 Utilization ex q:  0
CYCLE:   1038000052 Utilization ex q (incomplete):  0
CYCLE:   1038000052 Utilization st q (incomplete):  0
CYCLE:   1038000052 Utilization ld q (incomplete):  0
CYCLE:   1038000052 WDMA total latency:          0
CYCLE:   1038000052 Utilization ex q:  0
CYCLE:   1038000052 Utilization:  0
CYCLE:   1038000052 Utilization ex q (incomplete):  0
CYCLE:   1038500052 RDMA bytes rec:          0
CYCLE:   1038500052 RDMA total latency:          0
CYCLE:   1038500052 WDMA bytes sent:          0
CYCLE:   1038500052 WDMA total latency:          0
CYCLE:   1039000052 RDMA bytes rec:          0
CYCLE:   1039000052 RDMA total latency:          0
CYCLE:   1039000052 WDMA bytes sent:          0
CYCLE:   1039000052 WDMA total latency:          0
CYCLE:   1039500052 RDMA bytes rec:          0
CYCLE:   1039500052 RDMA total latency:          0
CYCLE:   1039500052 WDMA bytes sent:          0
CYCLE:   1039500052 WDMA total latency:          0
CYCLE:   1040000052 Utilization ld q (incomplete):  0
CYCLE:   1040000052 RDMA bytes rec:          0
CYCLE:   1040000052 Utilization st q:  0
CYCLE:   1040000052 Utilization ld q:  0
CYCLE:   1040000052 Utilization:  0
CYCLE:   1040000052 Utilization ld q:  0
CYCLE:   1040000052 Utilization st q:  0
CYCLE:   1040000052 RDMA total latency:          0
CYCLE:   1040000052 Utilization st q (incomplete):  0
CYCLE:   1040000052 WDMA bytes sent:          0
CYCLE:   1040000052 Utilization ex q:  0
CYCLE:   1040000052 Utilization ex q (incomplete):  0
CYCLE:   1040000052 Utilization st q (incomplete):  0
CYCLE:   1040000052 Utilization ld q (incomplete):  0
CYCLE:   1040000052 WDMA total latency:          0
CYCLE:   1040000052 Utilization ex q:  0
CYCLE:   1040000052 Utilization:  0
CYCLE:   1040000052 Utilization ex q (incomplete):  0
CYCLE:   1040500052 RDMA bytes rec:          0
CYCLE:   1040500052 RDMA total latency:          0
CYCLE:   1040500052 WDMA bytes sent:          0
CYCLE:   1040500052 WDMA total latency:          0
CYCLE:   1041000052 RDMA bytes rec:          0
CYCLE:   1041000052 RDMA total latency:          0
CYCLE:   1041000052 WDMA bytes sent:          0
CYCLE:   1041000052 WDMA total latency:          0
CYCLE:   1041500052 RDMA bytes rec:          0
CYCLE:   1041500052 RDMA total latency:          0
CYCLE:   1041500052 WDMA bytes sent:          0
CYCLE:   1041500052 WDMA total latency:          0
CYCLE:   1042000052 Utilization ld q (incomplete):  0
CYCLE:   1042000052 RDMA bytes rec:          0
CYCLE:   1042000052 Utilization st q:  0
CYCLE:   1042000052 Utilization ld q:  0
CYCLE:   1042000052 Utilization:  0
CYCLE:   1042000052 Utilization ld q:  0
CYCLE:   1042000052 Utilization st q:  0
CYCLE:   1042000052 RDMA total latency:          0
CYCLE:   1042000052 Utilization st q (incomplete):  0
CYCLE:   1042000052 WDMA bytes sent:          0
CYCLE:   1042000052 Utilization ex q:  0
CYCLE:   1042000052 Utilization ex q (incomplete):  0
CYCLE:   1042000052 Utilization st q (incomplete):  0
CYCLE:   1042000052 Utilization ld q (incomplete):  0
CYCLE:   1042000052 WDMA total latency:          0
CYCLE:   1042000052 Utilization ex q:  0
CYCLE:   1042000052 Utilization:  0
CYCLE:   1042000052 Utilization ex q (incomplete):  0
CYCLE:   1042500052 RDMA bytes rec:          0
CYCLE:   1042500052 RDMA total latency:          0
CYCLE:   1042500052 WDMA bytes sent:          0
CYCLE:   1042500052 WDMA total latency:          0
CYCLE:   1043000052 RDMA bytes rec:          0
CYCLE:   1043000052 RDMA total latency:          0
CYCLE:   1043000052 WDMA bytes sent:          0
CYCLE:   1043000052 WDMA total latency:          0
CYCLE:   1043500052 RDMA bytes rec:          0
CYCLE:   1043500052 RDMA total latency:          0
CYCLE:   1043500052 WDMA bytes sent:          0
CYCLE:   1043500052 WDMA total latency:          0
CYCLE:   1044000052 Utilization ld q (incomplete):  0
CYCLE:   1044000052 RDMA bytes rec:          0
CYCLE:   1044000052 Utilization st q:  0
CYCLE:   1044000052 Utilization ld q:  0
CYCLE:   1044000052 Utilization:  0
CYCLE:   1044000052 Utilization ld q:  0
CYCLE:   1044000052 Utilization st q:  0
CYCLE:   1044000052 RDMA total latency:          0
CYCLE:   1044000052 Utilization st q (incomplete):  0
CYCLE:   1044000052 WDMA bytes sent:          0
CYCLE:   1044000052 Utilization ex q:  0
CYCLE:   1044000052 Utilization ex q (incomplete):  0
CYCLE:   1044000052 Utilization st q (incomplete):  0
CYCLE:   1044000052 Utilization ld q (incomplete):  0
CYCLE:   1044000052 WDMA total latency:          0
CYCLE:   1044000052 Utilization ex q:  0
CYCLE:   1044000052 Utilization:  0
CYCLE:   1044000052 Utilization ex q (incomplete):  0
CYCLE:   1044500052 RDMA bytes rec:          0
CYCLE:   1044500052 RDMA total latency:          0
CYCLE:   1044500052 WDMA bytes sent:          0
CYCLE:   1044500052 WDMA total latency:          0
CYCLE:   1045000052 RDMA bytes rec:          0
CYCLE:   1045000052 RDMA total latency:          0
CYCLE:   1045000052 WDMA bytes sent:          0
CYCLE:   1045000052 WDMA total latency:          0
CYCLE:   1045500052 RDMA bytes rec:          0
CYCLE:   1045500052 RDMA total latency:          0
CYCLE:   1045500052 WDMA bytes sent:          0
CYCLE:   1045500052 WDMA total latency:          0
CYCLE:   1046000052 Utilization ld q (incomplete):  0
CYCLE:   1046000052 RDMA bytes rec:          0
CYCLE:   1046000052 Utilization st q:  0
CYCLE:   1046000052 Utilization ld q:  0
CYCLE:   1046000052 Utilization:  0
CYCLE:   1046000052 Utilization ld q:  0
CYCLE:   1046000052 Utilization st q:  0
CYCLE:   1046000052 RDMA total latency:          0
CYCLE:   1046000052 Utilization st q (incomplete):  0
CYCLE:   1046000052 WDMA bytes sent:          0
CYCLE:   1046000052 Utilization ex q:  0
CYCLE:   1046000052 Utilization ex q (incomplete):  0
CYCLE:   1046000052 Utilization st q (incomplete):  0
CYCLE:   1046000052 Utilization ld q (incomplete):  0
CYCLE:   1046000052 WDMA total latency:          0
CYCLE:   1046000052 Utilization ex q:  0
CYCLE:   1046000052 Utilization:  0
CYCLE:   1046000052 Utilization ex q (incomplete):  0
CYCLE:   1046500052 RDMA bytes rec:          0
CYCLE:   1046500052 RDMA total latency:          0
CYCLE:   1046500052 WDMA bytes sent:          0
CYCLE:   1046500052 WDMA total latency:          0
CYCLE:   1047000052 RDMA bytes rec:          0
CYCLE:   1047000052 RDMA total latency:          0
CYCLE:   1047000052 WDMA bytes sent:          0
CYCLE:   1047000052 WDMA total latency:          0
CYCLE:   1047500052 RDMA bytes rec:          0
CYCLE:   1047500052 RDMA total latency:          0
CYCLE:   1047500052 WDMA bytes sent:          0
CYCLE:   1047500052 WDMA total latency:          0
CYCLE:   1048000052 Utilization ld q (incomplete):  0
CYCLE:   1048000052 RDMA bytes rec:          0
CYCLE:   1048000052 Utilization st q:  0
CYCLE:   1048000052 Utilization ld q:  0
CYCLE:   1048000052 Utilization:  0
CYCLE:   1048000052 Utilization ld q:  0
CYCLE:   1048000052 Utilization st q:  0
CYCLE:   1048000052 RDMA total latency:          0
CYCLE:   1048000052 Utilization st q (incomplete):  0
CYCLE:   1048000052 WDMA bytes sent:          0
CYCLE:   1048000052 Utilization ex q:  0
CYCLE:   1048000052 Utilization ex q (incomplete):  0
CYCLE:   1048000052 Utilization st q (incomplete):  0
CYCLE:   1048000052 Utilization ld q (incomplete):  0
CYCLE:   1048000052 WDMA total latency:          0
CYCLE:   1048000052 Utilization ex q:  0
CYCLE:   1048000052 Utilization:  0
CYCLE:   1048000052 Utilization ex q (incomplete):  0
CYCLE:   1048500052 RDMA bytes rec:          0
CYCLE:   1048500052 RDMA total latency:          0
CYCLE:   1048500052 WDMA bytes sent:          0
CYCLE:   1048500052 WDMA total latency:          0
CYCLE:   1049000052 RDMA bytes rec:          0
CYCLE:   1049000052 RDMA total latency:          0
CYCLE:   1049000052 WDMA bytes sent:          0
CYCLE:   1049000052 WDMA total latency:          0
CYCLE:   1049500052 RDMA bytes rec:          0
CYCLE:   1049500052 RDMA total latency:          0
CYCLE:   1049500052 WDMA bytes sent:          0
CYCLE:   1049500052 WDMA total latency:          0
CYCLE:   1050000052 Utilization ld q (incomplete):  0
CYCLE:   1050000052 RDMA bytes rec:          0
CYCLE:   1050000052 Utilization st q:  0
CYCLE:   1050000052 Utilization ld q:  0
CYCLE:   1050000052 Utilization:  0
CYCLE:   1050000052 Utilization ld q:  0
CYCLE:   1050000052 Utilization st q:  0
CYCLE:   1050000052 RDMA total latency:          0
CYCLE:   1050000052 Utilization st q (incomplete):  0
CYCLE:   1050000052 WDMA bytes sent:          0
CYCLE:   1050000052 Utilization ex q:  0
CYCLE:   1050000052 Utilization ex q (incomplete):  0
CYCLE:   1050000052 Utilization st q (incomplete):  0
CYCLE:   1050000052 Utilization ld q (incomplete):  0
CYCLE:   1050000052 WDMA total latency:          0
CYCLE:   1050000052 Utilization ex q:  0
CYCLE:   1050000052 Utilization:  0
CYCLE:   1050000052 Utilization ex q (incomplete):  0
CYCLE:   1050500052 RDMA bytes rec:          0
CYCLE:   1050500052 RDMA total latency:          0
CYCLE:   1050500052 WDMA bytes sent:          0
CYCLE:   1050500052 WDMA total latency:          0
CYCLE:   1051000052 RDMA bytes rec:          0
CYCLE:   1051000052 RDMA total latency:          0
CYCLE:   1051000052 WDMA bytes sent:          0
CYCLE:   1051000052 WDMA total latency:          0
CYCLE:   1051500052 RDMA bytes rec:          0
CYCLE:   1051500052 RDMA total latency:          0
CYCLE:   1051500052 WDMA bytes sent:          0
CYCLE:   1051500052 WDMA total latency:          0
CYCLE:   1052000052 Utilization ld q (incomplete):  0
CYCLE:   1052000052 RDMA bytes rec:          0
CYCLE:   1052000052 Utilization st q:  0
CYCLE:   1052000052 Utilization ld q:  0
CYCLE:   1052000052 Utilization:  0
CYCLE:   1052000052 Utilization ld q:  0
CYCLE:   1052000052 Utilization st q:  0
CYCLE:   1052000052 RDMA total latency:          0
CYCLE:   1052000052 Utilization st q (incomplete):  0
CYCLE:   1052000052 WDMA bytes sent:          0
CYCLE:   1052000052 Utilization ex q:  0
CYCLE:   1052000052 Utilization ex q (incomplete):  0
CYCLE:   1052000052 Utilization st q (incomplete):  0
CYCLE:   1052000052 Utilization ld q (incomplete):  0
CYCLE:   1052000052 WDMA total latency:          0
CYCLE:   1052000052 Utilization ex q:  0
CYCLE:   1052000052 Utilization:  0
CYCLE:   1052000052 Utilization ex q (incomplete):  0
CYCLE:   1052500052 RDMA bytes rec:          0
CYCLE:   1052500052 RDMA total latency:          0
CYCLE:   1052500052 WDMA bytes sent:          0
CYCLE:   1052500052 WDMA total latency:          0
CYCLE:   1053000052 RDMA bytes rec:          0
CYCLE:   1053000052 RDMA total latency:          0
CYCLE:   1053000052 WDMA bytes sent:          0
CYCLE:   1053000052 WDMA total latency:          0
CYCLE:   1053500052 RDMA bytes rec:          0
CYCLE:   1053500052 RDMA total latency:          0
CYCLE:   1053500052 WDMA bytes sent:          0
CYCLE:   1053500052 WDMA total latency:          0
CYCLE:   1054000052 Utilization ld q (incomplete):  0
CYCLE:   1054000052 RDMA bytes rec:          0
CYCLE:   1054000052 Utilization st q:  0
CYCLE:   1054000052 Utilization ld q:  0
CYCLE:   1054000052 Utilization:  0
CYCLE:   1054000052 Utilization ld q:  0
CYCLE:   1054000052 Utilization st q:  0
CYCLE:   1054000052 RDMA total latency:          0
CYCLE:   1054000052 Utilization st q (incomplete):  0
CYCLE:   1054000052 WDMA bytes sent:          0
CYCLE:   1054000052 Utilization ex q:  0
CYCLE:   1054000052 Utilization ex q (incomplete):  0
CYCLE:   1054000052 Utilization st q (incomplete):  0
CYCLE:   1054000052 Utilization ld q (incomplete):  0
CYCLE:   1054000052 WDMA total latency:          0
CYCLE:   1054000052 Utilization ex q:  0
CYCLE:   1054000052 Utilization:  0
CYCLE:   1054000052 Utilization ex q (incomplete):  0
CYCLE:   1054500052 RDMA bytes rec:          0
CYCLE:   1054500052 RDMA total latency:          0
CYCLE:   1054500052 WDMA bytes sent:          0
CYCLE:   1054500052 WDMA total latency:          0
CYCLE:   1055000052 RDMA bytes rec:          0
CYCLE:   1055000052 RDMA total latency:          0
CYCLE:   1055000052 WDMA bytes sent:          0
CYCLE:   1055000052 WDMA total latency:          0
CYCLE:   1055500052 RDMA bytes rec:          0
CYCLE:   1055500052 RDMA total latency:          0
CYCLE:   1055500052 WDMA bytes sent:          0
CYCLE:   1055500052 WDMA total latency:          0
CYCLE:   1056000052 Utilization ld q (incomplete):  0
CYCLE:   1056000052 RDMA bytes rec:          0
CYCLE:   1056000052 Utilization st q:  0
CYCLE:   1056000052 Utilization ld q:  0
CYCLE:   1056000052 Utilization:  0
CYCLE:   1056000052 Utilization ld q:  0
CYCLE:   1056000052 Utilization st q:  0
CYCLE:   1056000052 RDMA total latency:          0
CYCLE:   1056000052 Utilization st q (incomplete):  0
CYCLE:   1056000052 WDMA bytes sent:          0
CYCLE:   1056000052 Utilization ex q:  0
CYCLE:   1056000052 Utilization ex q (incomplete):  0
CYCLE:   1056000052 Utilization st q (incomplete):  0
CYCLE:   1056000052 Utilization ld q (incomplete):  0
CYCLE:   1056000052 WDMA total latency:          0
CYCLE:   1056000052 Utilization ex q:  0
CYCLE:   1056000052 Utilization:  0
CYCLE:   1056000052 Utilization ex q (incomplete):  0
CYCLE:   1056500052 RDMA bytes rec:          0
CYCLE:   1056500052 RDMA total latency:          0
CYCLE:   1056500052 WDMA bytes sent:          0
CYCLE:   1056500052 WDMA total latency:          0
CYCLE:   1057000052 RDMA bytes rec:          0
CYCLE:   1057000052 RDMA total latency:          0
CYCLE:   1057000052 WDMA bytes sent:          0
CYCLE:   1057000052 WDMA total latency:          0
CYCLE:   1057500052 RDMA bytes rec:          0
CYCLE:   1057500052 RDMA total latency:          0
CYCLE:   1057500052 WDMA bytes sent:          0
CYCLE:   1057500052 WDMA total latency:          0
CYCLE:   1058000052 Utilization ld q (incomplete):  0
CYCLE:   1058000052 RDMA bytes rec:          0
CYCLE:   1058000052 Utilization st q:  0
CYCLE:   1058000052 Utilization ld q:  0
CYCLE:   1058000052 Utilization:  0
CYCLE:   1058000052 Utilization ld q:  0
CYCLE:   1058000052 Utilization st q:  0
CYCLE:   1058000052 RDMA total latency:          0
CYCLE:   1058000052 Utilization st q (incomplete):  0
CYCLE:   1058000052 WDMA bytes sent:          0
CYCLE:   1058000052 Utilization ex q:  0
CYCLE:   1058000052 Utilization ex q (incomplete):  0
CYCLE:   1058000052 Utilization st q (incomplete):  0
CYCLE:   1058000052 Utilization ld q (incomplete):  0
CYCLE:   1058000052 WDMA total latency:          0
CYCLE:   1058000052 Utilization ex q:  0
CYCLE:   1058000052 Utilization:  0
CYCLE:   1058000052 Utilization ex q (incomplete):  0
CYCLE:   1058500052 RDMA bytes rec:          0
CYCLE:   1058500052 RDMA total latency:          0
CYCLE:   1058500052 WDMA bytes sent:          0
CYCLE:   1058500052 WDMA total latency:          0
CYCLE:   1059000052 RDMA bytes rec:          0
CYCLE:   1059000052 RDMA total latency:          0
CYCLE:   1059000052 WDMA bytes sent:          0
CYCLE:   1059000052 WDMA total latency:          0
CYCLE:   1059500052 RDMA bytes rec:          0
CYCLE:   1059500052 RDMA total latency:          0
CYCLE:   1059500052 WDMA bytes sent:          0
CYCLE:   1059500052 WDMA total latency:          0
CYCLE:   1060000052 Utilization ld q (incomplete):  0
CYCLE:   1060000052 RDMA bytes rec:          0
CYCLE:   1060000052 Utilization st q:  0
CYCLE:   1060000052 Utilization ld q:  0
CYCLE:   1060000052 Utilization:  0
CYCLE:   1060000052 Utilization ld q:  0
CYCLE:   1060000052 Utilization st q:  0
CYCLE:   1060000052 RDMA total latency:          0
CYCLE:   1060000052 Utilization st q (incomplete):  0
CYCLE:   1060000052 WDMA bytes sent:          0
CYCLE:   1060000052 Utilization ex q:  0
CYCLE:   1060000052 Utilization ex q (incomplete):  0
CYCLE:   1060000052 Utilization st q (incomplete):  0
CYCLE:   1060000052 Utilization ld q (incomplete):  0
CYCLE:   1060000052 WDMA total latency:          0
CYCLE:   1060000052 Utilization ex q:  0
CYCLE:   1060000052 Utilization:  0
CYCLE:   1060000052 Utilization ex q (incomplete):  0
CYCLE:   1060500052 RDMA bytes rec:          0
CYCLE:   1060500052 RDMA total latency:          0
CYCLE:   1060500052 WDMA bytes sent:          0
CYCLE:   1060500052 WDMA total latency:          0
CYCLE:   1061000052 RDMA bytes rec:          0
CYCLE:   1061000052 RDMA total latency:          0
CYCLE:   1061000052 WDMA bytes sent:          0
CYCLE:   1061000052 WDMA total latency:          0
CYCLE:   1061500052 RDMA bytes rec:          0
CYCLE:   1061500052 RDMA total latency:          0
CYCLE:   1061500052 WDMA bytes sent:          0
CYCLE:   1061500052 WDMA total latency:          0
CYCLE:   1062000052 Utilization ld q (incomplete):  0
CYCLE:   1062000052 RDMA bytes rec:          0
CYCLE:   1062000052 Utilization st q:  0
CYCLE:   1062000052 Utilization ld q:  0
CYCLE:   1062000052 Utilization:  0
CYCLE:   1062000052 Utilization ld q:  0
CYCLE:   1062000052 Utilization st q:  0
CYCLE:   1062000052 RDMA total latency:          0
CYCLE:   1062000052 Utilization st q (incomplete):  0
CYCLE:   1062000052 WDMA bytes sent:          0
CYCLE:   1062000052 Utilization ex q:  0
CYCLE:   1062000052 Utilization ex q (incomplete):  0
CYCLE:   1062000052 Utilization st q (incomplete):  0
CYCLE:   1062000052 Utilization ld q (incomplete):  0
CYCLE:   1062000052 WDMA total latency:          0
CYCLE:   1062000052 Utilization ex q:  0
CYCLE:   1062000052 Utilization:  0
CYCLE:   1062000052 Utilization ex q (incomplete):  0
CYCLE:   1062500052 RDMA bytes rec:          0
CYCLE:   1062500052 RDMA total latency:          0
CYCLE:   1062500052 WDMA bytes sent:          0
CYCLE:   1062500052 WDMA total latency:          0
CYCLE:   1063000052 RDMA bytes rec:          0
CYCLE:   1063000052 RDMA total latency:          0
CYCLE:   1063000052 WDMA bytes sent:          0
CYCLE:   1063000052 WDMA total latency:          0
CYCLE:   1063500052 RDMA bytes rec:          0
CYCLE:   1063500052 RDMA total latency:          0
CYCLE:   1063500052 WDMA bytes sent:          0
CYCLE:   1063500052 WDMA total latency:          0
CYCLE:   1064000052 Utilization ld q (incomplete):  0
CYCLE:   1064000052 RDMA bytes rec:          0
CYCLE:   1064000052 Utilization st q:  0
CYCLE:   1064000052 Utilization ld q:  0
CYCLE:   1064000052 Utilization:  0
CYCLE:   1064000052 Utilization ld q:  0
CYCLE:   1064000052 Utilization st q:  0
CYCLE:   1064000052 RDMA total latency:          0
CYCLE:   1064000052 Utilization st q (incomplete):  0
CYCLE:   1064000052 WDMA bytes sent:          0
CYCLE:   1064000052 Utilization ex q:  0
CYCLE:   1064000052 Utilization ex q (incomplete):  0
CYCLE:   1064000052 Utilization st q (incomplete):  0
CYCLE:   1064000052 Utilization ld q (incomplete):  0
CYCLE:   1064000052 WDMA total latency:          0
CYCLE:   1064000052 Utilization ex q:  0
CYCLE:   1064000052 Utilization:  0
CYCLE:   1064000052 Utilization ex q (incomplete):  0
CYCLE:   1064500052 RDMA bytes rec:          0
CYCLE:   1064500052 RDMA total latency:          0
CYCLE:   1064500052 WDMA bytes sent:          0
CYCLE:   1064500052 WDMA total latency:          0
CYCLE:   1065000052 RDMA bytes rec:          0
CYCLE:   1065000052 RDMA total latency:          0
CYCLE:   1065000052 WDMA bytes sent:          0
CYCLE:   1065000052 WDMA total latency:          0
CYCLE:   1065500052 RDMA bytes rec:          0
CYCLE:   1065500052 RDMA total latency:          0
CYCLE:   1065500052 WDMA bytes sent:          0
CYCLE:   1065500052 WDMA total latency:          0
CYCLE:   1066000052 Utilization ld q (incomplete):  0
CYCLE:   1066000052 RDMA bytes rec:          0
CYCLE:   1066000052 Utilization st q:  0
CYCLE:   1066000052 Utilization ld q:  0
CYCLE:   1066000052 Utilization:  0
CYCLE:   1066000052 Utilization ld q:  0
CYCLE:   1066000052 Utilization st q:  0
CYCLE:   1066000052 RDMA total latency:          0
CYCLE:   1066000052 Utilization st q (incomplete):  0
CYCLE:   1066000052 WDMA bytes sent:          0
CYCLE:   1066000052 Utilization ex q:  0
CYCLE:   1066000052 Utilization ex q (incomplete):  0
CYCLE:   1066000052 Utilization st q (incomplete):  0
CYCLE:   1066000052 Utilization ld q (incomplete):  0
CYCLE:   1066000052 WDMA total latency:          0
CYCLE:   1066000052 Utilization ex q:  0
CYCLE:   1066000052 Utilization:  0
CYCLE:   1066000052 Utilization ex q (incomplete):  0
CYCLE:   1066500052 RDMA bytes rec:          0
CYCLE:   1066500052 RDMA total latency:          0
CYCLE:   1066500052 WDMA bytes sent:          0
CYCLE:   1066500052 WDMA total latency:          0
CYCLE:   1067000052 RDMA bytes rec:          0
CYCLE:   1067000052 RDMA total latency:          0
CYCLE:   1067000052 WDMA bytes sent:          0
CYCLE:   1067000052 WDMA total latency:          0
CYCLE:   1067500052 RDMA bytes rec:          0
CYCLE:   1067500052 RDMA total latency:          0
CYCLE:   1067500052 WDMA bytes sent:          0
CYCLE:   1067500052 WDMA total latency:          0
CYCLE:   1068000052 Utilization ld q (incomplete):  0
CYCLE:   1068000052 RDMA bytes rec:          0
CYCLE:   1068000052 Utilization st q:  0
CYCLE:   1068000052 Utilization ld q:  0
CYCLE:   1068000052 Utilization:  0
CYCLE:   1068000052 Utilization ld q:  0
CYCLE:   1068000052 Utilization st q:  0
CYCLE:   1068000052 RDMA total latency:          0
CYCLE:   1068000052 Utilization st q (incomplete):  0
CYCLE:   1068000052 WDMA bytes sent:          0
CYCLE:   1068000052 Utilization ex q:  0
CYCLE:   1068000052 Utilization ex q (incomplete):  0
CYCLE:   1068000052 Utilization st q (incomplete):  0
CYCLE:   1068000052 Utilization ld q (incomplete):  0
CYCLE:   1068000052 WDMA total latency:          0
CYCLE:   1068000052 Utilization ex q:  0
CYCLE:   1068000052 Utilization:  0
CYCLE:   1068000052 Utilization ex q (incomplete):  0
CYCLE:   1068500052 RDMA bytes rec:          0
CYCLE:   1068500052 RDMA total latency:          0
CYCLE:   1068500052 WDMA bytes sent:          0
CYCLE:   1068500052 WDMA total latency:          0
CYCLE:   1069000052 RDMA bytes rec:          0
CYCLE:   1069000052 RDMA total latency:          0
CYCLE:   1069000052 WDMA bytes sent:          0
CYCLE:   1069000052 WDMA total latency:          0
CYCLE:   1069500052 RDMA bytes rec:          0
CYCLE:   1069500052 RDMA total latency:          0
CYCLE:   1069500052 WDMA bytes sent:          0
CYCLE:   1069500052 WDMA total latency:          0
CYCLE:   1070000052 Utilization ld q (incomplete):  0
CYCLE:   1070000052 RDMA bytes rec:          0
CYCLE:   1070000052 Utilization st q:  0
CYCLE:   1070000052 Utilization ld q:  0
CYCLE:   1070000052 Utilization:  0
CYCLE:   1070000052 Utilization ld q:  0
CYCLE:   1070000052 Utilization st q:  0
CYCLE:   1070000052 RDMA total latency:          0
CYCLE:   1070000052 Utilization st q (incomplete):  0
CYCLE:   1070000052 WDMA bytes sent:          0
CYCLE:   1070000052 Utilization ex q:  0
CYCLE:   1070000052 Utilization ex q (incomplete):  0
CYCLE:   1070000052 Utilization st q (incomplete):  0
CYCLE:   1070000052 Utilization ld q (incomplete):  0
CYCLE:   1070000052 WDMA total latency:          0
CYCLE:   1070000052 Utilization ex q:  0
CYCLE:   1070000052 Utilization:  0
CYCLE:   1070000052 Utilization ex q (incomplete):  0
CYCLE:   1070500052 RDMA bytes rec:          0
CYCLE:   1070500052 RDMA total latency:          0
CYCLE:   1070500052 WDMA bytes sent:          0
CYCLE:   1070500052 WDMA total latency:          0
CYCLE:   1071000052 RDMA bytes rec:          0
CYCLE:   1071000052 RDMA total latency:          0
CYCLE:   1071000052 WDMA bytes sent:          0
CYCLE:   1071000052 WDMA total latency:          0
CYCLE:   1071500052 RDMA bytes rec:          0
CYCLE:   1071500052 RDMA total latency:          0
CYCLE:   1071500052 WDMA bytes sent:          0
CYCLE:   1071500052 WDMA total latency:          0
CYCLE:   1072000052 Utilization ld q (incomplete):  0
CYCLE:   1072000052 RDMA bytes rec:          0
CYCLE:   1072000052 Utilization st q:  0
CYCLE:   1072000052 Utilization ld q:  0
CYCLE:   1072000052 Utilization:  0
CYCLE:   1072000052 Utilization ld q:  0
CYCLE:   1072000052 Utilization st q:  0
CYCLE:   1072000052 RDMA total latency:          0
CYCLE:   1072000052 Utilization st q (incomplete):  0
CYCLE:   1072000052 WDMA bytes sent:          0
CYCLE:   1072000052 Utilization ex q:  0
CYCLE:   1072000052 Utilization ex q (incomplete):  0
CYCLE:   1072000052 Utilization st q (incomplete):  0
CYCLE:   1072000052 Utilization ld q (incomplete):  0
CYCLE:   1072000052 WDMA total latency:          0
CYCLE:   1072000052 Utilization ex q:  0
CYCLE:   1072000052 Utilization:  0
CYCLE:   1072000052 Utilization ex q (incomplete):  0
CYCLE:   1072500052 RDMA bytes rec:          0
CYCLE:   1072500052 RDMA total latency:          0
CYCLE:   1072500052 WDMA bytes sent:          0
CYCLE:   1072500052 WDMA total latency:          0
CYCLE:   1073000052 RDMA bytes rec:          0
CYCLE:   1073000052 RDMA total latency:          0
CYCLE:   1073000052 WDMA bytes sent:          0
CYCLE:   1073000052 WDMA total latency:          0
CYCLE:   1073500052 RDMA bytes rec:          0
CYCLE:   1073500052 RDMA total latency:          0
CYCLE:   1073500052 WDMA bytes sent:          0
CYCLE:   1073500052 WDMA total latency:          0
CYCLE:   1074000052 Utilization ld q (incomplete):  0
CYCLE:   1074000052 RDMA bytes rec:          0
CYCLE:   1074000052 Utilization st q:  0
CYCLE:   1074000052 Utilization ld q:  0
CYCLE:   1074000052 Utilization:  0
CYCLE:   1074000052 Utilization ld q:  0
CYCLE:   1074000052 Utilization st q:  0
CYCLE:   1074000052 RDMA total latency:          0
CYCLE:   1074000052 Utilization st q (incomplete):  0
CYCLE:   1074000052 WDMA bytes sent:          0
CYCLE:   1074000052 Utilization ex q:  0
CYCLE:   1074000052 Utilization ex q (incomplete):  0
CYCLE:   1074000052 Utilization st q (incomplete):  0
CYCLE:   1074000052 Utilization ld q (incomplete):  0
CYCLE:   1074000052 WDMA total latency:          0
CYCLE:   1074000052 Utilization ex q:  0
CYCLE:   1074000052 Utilization:  0
CYCLE:   1074000052 Utilization ex q (incomplete):  0
CYCLE:   1074500052 RDMA bytes rec:          0
CYCLE:   1074500052 RDMA total latency:          0
CYCLE:   1074500052 WDMA bytes sent:          0
CYCLE:   1074500052 WDMA total latency:          0
CYCLE:   1075000052 RDMA bytes rec:          0
CYCLE:   1075000052 RDMA total latency:          0
CYCLE:   1075000052 WDMA bytes sent:          0
CYCLE:   1075000052 WDMA total latency:          0
CYCLE:   1075500052 RDMA bytes rec:          0
CYCLE:   1075500052 RDMA total latency:          0
CYCLE:   1075500052 WDMA bytes sent:          0
CYCLE:   1075500052 WDMA total latency:          0
CYCLE:   1076000052 Utilization ld q (incomplete):  0
CYCLE:   1076000052 RDMA bytes rec:          0
CYCLE:   1076000052 Utilization st q:  0
CYCLE:   1076000052 Utilization ld q:  0
CYCLE:   1076000052 Utilization:  0
CYCLE:   1076000052 Utilization ld q:  0
CYCLE:   1076000052 Utilization st q:  0
CYCLE:   1076000052 RDMA total latency:          0
CYCLE:   1076000052 Utilization st q (incomplete):  0
CYCLE:   1076000052 WDMA bytes sent:          0
CYCLE:   1076000052 Utilization ex q:  0
CYCLE:   1076000052 Utilization ex q (incomplete):  0
CYCLE:   1076000052 Utilization st q (incomplete):  0
CYCLE:   1076000052 Utilization ld q (incomplete):  0
CYCLE:   1076000052 WDMA total latency:          0
CYCLE:   1076000052 Utilization ex q:  0
CYCLE:   1076000052 Utilization:  0
CYCLE:   1076000052 Utilization ex q (incomplete):  0
CYCLE:   1076500052 RDMA bytes rec:          0
CYCLE:   1076500052 RDMA total latency:          0
CYCLE:   1076500052 WDMA bytes sent:          0
CYCLE:   1076500052 WDMA total latency:          0
CYCLE:   1077000052 RDMA bytes rec:          0
CYCLE:   1077000052 RDMA total latency:          0
CYCLE:   1077000052 WDMA bytes sent:          0
CYCLE:   1077000052 WDMA total latency:          0
CYCLE:   1077500052 RDMA bytes rec:          0
CYCLE:   1077500052 RDMA total latency:          0
CYCLE:   1077500052 WDMA bytes sent:          0
CYCLE:   1077500052 WDMA total latency:          0
CYCLE:   1078000052 Utilization ld q (incomplete):  0
CYCLE:   1078000052 RDMA bytes rec:          0
CYCLE:   1078000052 Utilization st q:  0
CYCLE:   1078000052 Utilization ld q:  0
CYCLE:   1078000052 Utilization:  0
CYCLE:   1078000052 Utilization ld q:  0
CYCLE:   1078000052 Utilization st q:  0
CYCLE:   1078000052 RDMA total latency:          0
CYCLE:   1078000052 Utilization st q (incomplete):  0
CYCLE:   1078000052 WDMA bytes sent:          0
CYCLE:   1078000052 Utilization ex q:  0
CYCLE:   1078000052 Utilization ex q (incomplete):  0
CYCLE:   1078000052 Utilization st q (incomplete):  0
CYCLE:   1078000052 Utilization ld q (incomplete):  0
CYCLE:   1078000052 WDMA total latency:          0
CYCLE:   1078000052 Utilization ex q:  0
CYCLE:   1078000052 Utilization:  0
CYCLE:   1078000052 Utilization ex q (incomplete):  0
CYCLE:   1078500052 RDMA bytes rec:          0
CYCLE:   1078500052 RDMA total latency:          0
CYCLE:   1078500052 WDMA bytes sent:          0
CYCLE:   1078500052 WDMA total latency:          0
CYCLE:   1079000052 RDMA bytes rec:          0
CYCLE:   1079000052 RDMA total latency:          0
CYCLE:   1079000052 WDMA bytes sent:          0
CYCLE:   1079000052 WDMA total latency:          0
CYCLE:   1079500052 RDMA bytes rec:          0
CYCLE:   1079500052 RDMA total latency:          0
CYCLE:   1079500052 WDMA bytes sent:          0
CYCLE:   1079500052 WDMA total latency:          0
CYCLE:   1080000052 Utilization ld q (incomplete):  0
CYCLE:   1080000052 RDMA bytes rec:          0
CYCLE:   1080000052 Utilization st q:  0
CYCLE:   1080000052 Utilization ld q:  0
CYCLE:   1080000052 Utilization:  0
CYCLE:   1080000052 Utilization ld q:  0
CYCLE:   1080000052 Utilization st q:  0
CYCLE:   1080000052 RDMA total latency:          0
CYCLE:   1080000052 Utilization st q (incomplete):  0
CYCLE:   1080000052 WDMA bytes sent:          0
CYCLE:   1080000052 Utilization ex q:  0
CYCLE:   1080000052 Utilization ex q (incomplete):  0
CYCLE:   1080000052 Utilization st q (incomplete):  0
CYCLE:   1080000052 Utilization ld q (incomplete):  0
CYCLE:   1080000052 WDMA total latency:          0
CYCLE:   1080000052 Utilization ex q:  0
CYCLE:   1080000052 Utilization:  0
CYCLE:   1080000052 Utilization ex q (incomplete):  0
CYCLE:   1080500052 RDMA bytes rec:          0
CYCLE:   1080500052 RDMA total latency:          0
CYCLE:   1080500052 WDMA bytes sent:          0
CYCLE:   1080500052 WDMA total latency:          0
CYCLE:   1081000052 RDMA bytes rec:          0
CYCLE:   1081000052 RDMA total latency:          0
CYCLE:   1081000052 WDMA bytes sent:          0
CYCLE:   1081000052 WDMA total latency:          0
CYCLE:   1081500052 RDMA bytes rec:          0
CYCLE:   1081500052 RDMA total latency:          0
CYCLE:   1081500052 WDMA bytes sent:          0
CYCLE:   1081500052 WDMA total latency:          0
CYCLE:   1082000052 Utilization ld q (incomplete):  0
CYCLE:   1082000052 RDMA bytes rec:          0
CYCLE:   1082000052 Utilization st q:  0
CYCLE:   1082000052 Utilization ld q:  0
CYCLE:   1082000052 Utilization:  0
CYCLE:   1082000052 Utilization ld q:  0
CYCLE:   1082000052 Utilization st q:  0
CYCLE:   1082000052 RDMA total latency:          0
CYCLE:   1082000052 Utilization st q (incomplete):  0
CYCLE:   1082000052 WDMA bytes sent:          0
CYCLE:   1082000052 Utilization ex q:  0
CYCLE:   1082000052 Utilization ex q (incomplete):  0
CYCLE:   1082000052 Utilization st q (incomplete):  0
CYCLE:   1082000052 Utilization ld q (incomplete):  0
CYCLE:   1082000052 WDMA total latency:          0
CYCLE:   1082000052 Utilization ex q:  0
CYCLE:   1082000052 Utilization:  0
CYCLE:   1082000052 Utilization ex q (incomplete):  0
CYCLE:   1082500052 RDMA bytes rec:          0
CYCLE:   1082500052 RDMA total latency:          0
CYCLE:   1082500052 WDMA bytes sent:          0
CYCLE:   1082500052 WDMA total latency:          0
CYCLE:   1083000052 RDMA bytes rec:          0
CYCLE:   1083000052 RDMA total latency:          0
CYCLE:   1083000052 WDMA bytes sent:          0
CYCLE:   1083000052 WDMA total latency:          0
CYCLE:   1083500052 RDMA bytes rec:          0
CYCLE:   1083500052 RDMA total latency:          0
CYCLE:   1083500052 WDMA bytes sent:          0
CYCLE:   1083500052 WDMA total latency:          0
CYCLE:   1084000052 Utilization ld q (incomplete):  0
CYCLE:   1084000052 RDMA bytes rec:          0
CYCLE:   1084000052 Utilization st q:  0
CYCLE:   1084000052 Utilization ld q:  0
CYCLE:   1084000052 Utilization:  0
CYCLE:   1084000052 Utilization ld q:  0
CYCLE:   1084000052 Utilization st q:  0
CYCLE:   1084000052 RDMA total latency:          0
CYCLE:   1084000052 Utilization st q (incomplete):  0
CYCLE:   1084000052 WDMA bytes sent:          0
CYCLE:   1084000052 Utilization ex q:  0
CYCLE:   1084000052 Utilization ex q (incomplete):  0
CYCLE:   1084000052 Utilization st q (incomplete):  0
CYCLE:   1084000052 Utilization ld q (incomplete):  0
CYCLE:   1084000052 WDMA total latency:          0
CYCLE:   1084000052 Utilization ex q:  0
CYCLE:   1084000052 Utilization:  0
CYCLE:   1084000052 Utilization ex q (incomplete):  0
CYCLE:   1084500052 RDMA bytes rec:          0
CYCLE:   1084500052 RDMA total latency:          0
CYCLE:   1084500052 WDMA bytes sent:          0
CYCLE:   1084500052 WDMA total latency:          0
CYCLE:   1085000052 RDMA bytes rec:          0
CYCLE:   1085000052 RDMA total latency:          0
CYCLE:   1085000052 WDMA bytes sent:          0
CYCLE:   1085000052 WDMA total latency:          0
CYCLE:   1085500052 RDMA bytes rec:          0
CYCLE:   1085500052 RDMA total latency:          0
CYCLE:   1085500052 WDMA bytes sent:          0
CYCLE:   1085500052 WDMA total latency:          0
CYCLE:   1086000052 Utilization ld q (incomplete):  0
CYCLE:   1086000052 RDMA bytes rec:          0
CYCLE:   1086000052 Utilization st q:  0
CYCLE:   1086000052 Utilization ld q:  0
CYCLE:   1086000052 Utilization:  0
CYCLE:   1086000052 Utilization ld q:  0
CYCLE:   1086000052 Utilization st q:  0
CYCLE:   1086000052 RDMA total latency:          0
CYCLE:   1086000052 Utilization st q (incomplete):  0
CYCLE:   1086000052 WDMA bytes sent:          0
CYCLE:   1086000052 Utilization ex q:  0
CYCLE:   1086000052 Utilization ex q (incomplete):  0
CYCLE:   1086000052 Utilization st q (incomplete):  0
CYCLE:   1086000052 Utilization ld q (incomplete):  0
CYCLE:   1086000052 WDMA total latency:          0
CYCLE:   1086000052 Utilization ex q:  0
CYCLE:   1086000052 Utilization:  0
CYCLE:   1086000052 Utilization ex q (incomplete):  0
CYCLE:   1086500052 RDMA bytes rec:          0
CYCLE:   1086500052 RDMA total latency:          0
CYCLE:   1086500052 WDMA bytes sent:          0
CYCLE:   1086500052 WDMA total latency:          0
CYCLE:   1087000052 RDMA bytes rec:          0
CYCLE:   1087000052 RDMA total latency:          0
CYCLE:   1087000052 WDMA bytes sent:          0
CYCLE:   1087000052 WDMA total latency:          0
CYCLE:   1087500052 RDMA bytes rec:          0
CYCLE:   1087500052 RDMA total latency:          0
CYCLE:   1087500052 WDMA bytes sent:          0
CYCLE:   1087500052 WDMA total latency:          0
CYCLE:   1088000052 Utilization ld q (incomplete):  0
CYCLE:   1088000052 RDMA bytes rec:          0
CYCLE:   1088000052 Utilization st q:  0
CYCLE:   1088000052 Utilization ld q:  0
CYCLE:   1088000052 Utilization:  0
CYCLE:   1088000052 Utilization ld q:  0
CYCLE:   1088000052 Utilization st q:  0
CYCLE:   1088000052 RDMA total latency:          0
CYCLE:   1088000052 Utilization st q (incomplete):  0
CYCLE:   1088000052 WDMA bytes sent:          0
CYCLE:   1088000052 Utilization ex q:  0
CYCLE:   1088000052 Utilization ex q (incomplete):  0
CYCLE:   1088000052 Utilization st q (incomplete):  0
CYCLE:   1088000052 Utilization ld q (incomplete):  0
CYCLE:   1088000052 WDMA total latency:          0
CYCLE:   1088000052 Utilization ex q:  0
CYCLE:   1088000052 Utilization:  0
CYCLE:   1088000052 Utilization ex q (incomplete):  0
CYCLE:   1088500052 RDMA bytes rec:          0
CYCLE:   1088500052 RDMA total latency:          0
CYCLE:   1088500052 WDMA bytes sent:          0
CYCLE:   1088500052 WDMA total latency:          0
CYCLE:   1089000052 RDMA bytes rec:          0
CYCLE:   1089000052 RDMA total latency:          0
CYCLE:   1089000052 WDMA bytes sent:          0
CYCLE:   1089000052 WDMA total latency:          0
CYCLE:   1089500052 RDMA bytes rec:          0
CYCLE:   1089500052 RDMA total latency:          0
CYCLE:   1089500052 WDMA bytes sent:          0
CYCLE:   1089500052 WDMA total latency:          0
CYCLE:   1090000052 Utilization ld q (incomplete):  0
CYCLE:   1090000052 RDMA bytes rec:          0
CYCLE:   1090000052 Utilization st q:  0
CYCLE:   1090000052 Utilization ld q:  0
CYCLE:   1090000052 Utilization:  0
CYCLE:   1090000052 Utilization ld q:  0
CYCLE:   1090000052 Utilization st q:  0
CYCLE:   1090000052 RDMA total latency:          0
CYCLE:   1090000052 Utilization st q (incomplete):  0
CYCLE:   1090000052 WDMA bytes sent:          0
CYCLE:   1090000052 Utilization ex q:  0
CYCLE:   1090000052 Utilization ex q (incomplete):  0
CYCLE:   1090000052 Utilization st q (incomplete):  0
CYCLE:   1090000052 Utilization ld q (incomplete):  0
CYCLE:   1090000052 WDMA total latency:          0
CYCLE:   1090000052 Utilization ex q:  0
CYCLE:   1090000052 Utilization:  0
CYCLE:   1090000052 Utilization ex q (incomplete):  0
CYCLE:   1090500052 RDMA bytes rec:          0
CYCLE:   1090500052 RDMA total latency:          0
CYCLE:   1090500052 WDMA bytes sent:          0
CYCLE:   1090500052 WDMA total latency:          0
CYCLE:   1091000052 RDMA bytes rec:          0
CYCLE:   1091000052 RDMA total latency:          0
CYCLE:   1091000052 WDMA bytes sent:          0
CYCLE:   1091000052 WDMA total latency:          0
CYCLE:   1091500052 RDMA bytes rec:          0
CYCLE:   1091500052 RDMA total latency:          0
CYCLE:   1091500052 WDMA bytes sent:          0
CYCLE:   1091500052 WDMA total latency:          0
CYCLE:   1092000052 Utilization ld q (incomplete):  0
CYCLE:   1092000052 RDMA bytes rec:          0
CYCLE:   1092000052 Utilization st q:  0
CYCLE:   1092000052 Utilization ld q:  0
CYCLE:   1092000052 Utilization:  0
CYCLE:   1092000052 Utilization ld q:  0
CYCLE:   1092000052 Utilization st q:  0
CYCLE:   1092000052 RDMA total latency:          0
CYCLE:   1092000052 Utilization st q (incomplete):  0
CYCLE:   1092000052 WDMA bytes sent:          0
CYCLE:   1092000052 Utilization ex q:  0
CYCLE:   1092000052 Utilization ex q (incomplete):  0
CYCLE:   1092000052 Utilization st q (incomplete):  0
CYCLE:   1092000052 Utilization ld q (incomplete):  0
CYCLE:   1092000052 WDMA total latency:          0
CYCLE:   1092000052 Utilization ex q:  0
CYCLE:   1092000052 Utilization:  0
CYCLE:   1092000052 Utilization ex q (incomplete):  0
CYCLE:   1092500052 RDMA bytes rec:          0
CYCLE:   1092500052 RDMA total latency:          0
CYCLE:   1092500052 WDMA bytes sent:          0
CYCLE:   1092500052 WDMA total latency:          0
CYCLE:   1093000052 RDMA bytes rec:          0
CYCLE:   1093000052 RDMA total latency:          0
CYCLE:   1093000052 WDMA bytes sent:          0
CYCLE:   1093000052 WDMA total latency:          0
CYCLE:   1093500052 RDMA bytes rec:          0
CYCLE:   1093500052 RDMA total latency:          0
CYCLE:   1093500052 WDMA bytes sent:          0
CYCLE:   1093500052 WDMA total latency:          0
CYCLE:   1094000052 Utilization ld q (incomplete):  0
CYCLE:   1094000052 RDMA bytes rec:          0
CYCLE:   1094000052 Utilization st q:  0
CYCLE:   1094000052 Utilization ld q:  0
CYCLE:   1094000052 Utilization:  0
CYCLE:   1094000052 Utilization ld q:  0
CYCLE:   1094000052 Utilization st q:  0
CYCLE:   1094000052 RDMA total latency:          0
CYCLE:   1094000052 Utilization st q (incomplete):  0
CYCLE:   1094000052 WDMA bytes sent:          0
CYCLE:   1094000052 Utilization ex q:  0
CYCLE:   1094000052 Utilization ex q (incomplete):  0
CYCLE:   1094000052 Utilization st q (incomplete):  0
CYCLE:   1094000052 Utilization ld q (incomplete):  0
CYCLE:   1094000052 WDMA total latency:          0
CYCLE:   1094000052 Utilization ex q:  0
CYCLE:   1094000052 Utilization:  0
CYCLE:   1094000052 Utilization ex q (incomplete):  0
CYCLE:   1094500052 RDMA bytes rec:          0
CYCLE:   1094500052 RDMA total latency:          0
CYCLE:   1094500052 WDMA bytes sent:          0
CYCLE:   1094500052 WDMA total latency:          0
CYCLE:   1095000052 RDMA bytes rec:          0
CYCLE:   1095000052 RDMA total latency:          0
CYCLE:   1095000052 WDMA bytes sent:          0
CYCLE:   1095000052 WDMA total latency:          0
CYCLE:   1095500052 RDMA bytes rec:          0
CYCLE:   1095500052 RDMA total latency:          0
CYCLE:   1095500052 WDMA bytes sent:          0
CYCLE:   1095500052 WDMA total latency:          0
CYCLE:   1096000052 Utilization ld q (incomplete):  0
CYCLE:   1096000052 RDMA bytes rec:          0
CYCLE:   1096000052 Utilization st q:  0
CYCLE:   1096000052 Utilization ld q:  0
CYCLE:   1096000052 Utilization:  0
CYCLE:   1096000052 Utilization ld q:  0
CYCLE:   1096000052 Utilization st q:  0
CYCLE:   1096000052 RDMA total latency:          0
CYCLE:   1096000052 Utilization st q (incomplete):  0
CYCLE:   1096000052 WDMA bytes sent:          0
CYCLE:   1096000052 Utilization ex q:  0
CYCLE:   1096000052 Utilization ex q (incomplete):  0
CYCLE:   1096000052 Utilization st q (incomplete):  0
CYCLE:   1096000052 Utilization ld q (incomplete):  0
CYCLE:   1096000052 WDMA total latency:          0
CYCLE:   1096000052 Utilization ex q:  0
CYCLE:   1096000052 Utilization:  0
CYCLE:   1096000052 Utilization ex q (incomplete):  0
CYCLE:   1096500052 RDMA bytes rec:          0
CYCLE:   1096500052 RDMA total latency:          0
CYCLE:   1096500052 WDMA bytes sent:          0
CYCLE:   1096500052 WDMA total latency:          0
CYCLE:   1097000052 RDMA bytes rec:          0
CYCLE:   1097000052 RDMA total latency:          0
CYCLE:   1097000052 WDMA bytes sent:          0
CYCLE:   1097000052 WDMA total latency:          0
CYCLE:   1097500052 RDMA bytes rec:          0
CYCLE:   1097500052 RDMA total latency:          0
CYCLE:   1097500052 WDMA bytes sent:          0
CYCLE:   1097500052 WDMA total latency:          0
CYCLE:   1098000052 Utilization ld q (incomplete):  0
CYCLE:   1098000052 RDMA bytes rec:          0
CYCLE:   1098000052 Utilization st q:  0
CYCLE:   1098000052 Utilization ld q:  0
CYCLE:   1098000052 Utilization:  0
CYCLE:   1098000052 Utilization ld q:  0
CYCLE:   1098000052 Utilization st q:  0
CYCLE:   1098000052 RDMA total latency:          0
CYCLE:   1098000052 Utilization st q (incomplete):  0
CYCLE:   1098000052 WDMA bytes sent:          0
CYCLE:   1098000052 Utilization ex q:  0
CYCLE:   1098000052 Utilization ex q (incomplete):  0
CYCLE:   1098000052 Utilization st q (incomplete):  0
CYCLE:   1098000052 Utilization ld q (incomplete):  0
CYCLE:   1098000052 WDMA total latency:          0
CYCLE:   1098000052 Utilization ex q:  0
CYCLE:   1098000052 Utilization:  0
CYCLE:   1098000052 Utilization ex q (incomplete):  0
CYCLE:   1098500052 RDMA bytes rec:          0
CYCLE:   1098500052 RDMA total latency:          0
CYCLE:   1098500052 WDMA bytes sent:          0
CYCLE:   1098500052 WDMA total latency:          0
CYCLE:   1099000052 RDMA bytes rec:          0
CYCLE:   1099000052 RDMA total latency:          0
CYCLE:   1099000052 WDMA bytes sent:          0
CYCLE:   1099000052 WDMA total latency:          0
CYCLE:   1099500052 RDMA bytes rec:          0
CYCLE:   1099500052 RDMA total latency:          0
CYCLE:   1099500052 WDMA bytes sent:          0
CYCLE:   1099500052 WDMA total latency:          0
CYCLE:   1100000052 Utilization ld q (incomplete):  0
CYCLE:   1100000052 RDMA bytes rec:          0
CYCLE:   1100000052 Utilization st q:  0
CYCLE:   1100000052 Utilization ld q:  0
CYCLE:   1100000052 Utilization:  0
CYCLE:   1100000052 Utilization ld q:  0
CYCLE:   1100000052 Utilization st q:  0
CYCLE:   1100000052 RDMA total latency:          0
CYCLE:   1100000052 Utilization st q (incomplete):  0
CYCLE:   1100000052 WDMA bytes sent:          0
CYCLE:   1100000052 Utilization ex q:  0
CYCLE:   1100000052 Utilization ex q (incomplete):  0
CYCLE:   1100000052 Utilization st q (incomplete):  0
CYCLE:   1100000052 Utilization ld q (incomplete):  0
CYCLE:   1100000052 WDMA total latency:          0
CYCLE:   1100000052 Utilization ex q:  0
CYCLE:   1100000052 Utilization:  0
CYCLE:   1100000052 Utilization ex q (incomplete):  0
CYCLE:   1100500052 RDMA bytes rec:          0
CYCLE:   1100500052 RDMA total latency:          0
CYCLE:   1100500052 WDMA bytes sent:          0
CYCLE:   1100500052 WDMA total latency:          0
CYCLE:   1101000052 RDMA bytes rec:          0
CYCLE:   1101000052 RDMA total latency:          0
CYCLE:   1101000052 WDMA bytes sent:          0
CYCLE:   1101000052 WDMA total latency:          0
CYCLE:   1101500052 RDMA bytes rec:          0
CYCLE:   1101500052 RDMA total latency:          0
CYCLE:   1101500052 WDMA bytes sent:          0
CYCLE:   1101500052 WDMA total latency:          0
CYCLE:   1102000052 Utilization ld q (incomplete):  0
CYCLE:   1102000052 RDMA bytes rec:          0
CYCLE:   1102000052 Utilization st q:  0
CYCLE:   1102000052 Utilization ld q:  0
CYCLE:   1102000052 Utilization:  0
CYCLE:   1102000052 Utilization ld q:  0
CYCLE:   1102000052 Utilization st q:  0
CYCLE:   1102000052 RDMA total latency:          0
CYCLE:   1102000052 Utilization st q (incomplete):  0
CYCLE:   1102000052 WDMA bytes sent:          0
CYCLE:   1102000052 Utilization ex q:  0
CYCLE:   1102000052 Utilization ex q (incomplete):  0
CYCLE:   1102000052 Utilization st q (incomplete):  0
CYCLE:   1102000052 Utilization ld q (incomplete):  0
CYCLE:   1102000052 WDMA total latency:          0
CYCLE:   1102000052 Utilization ex q:  0
CYCLE:   1102000052 Utilization:  0
CYCLE:   1102000052 Utilization ex q (incomplete):  0
CYCLE:   1102500052 RDMA bytes rec:          0
CYCLE:   1102500052 RDMA total latency:          0
CYCLE:   1102500052 WDMA bytes sent:          0
CYCLE:   1102500052 WDMA total latency:          0
CYCLE:   1103000052 RDMA bytes rec:          0
CYCLE:   1103000052 RDMA total latency:          0
CYCLE:   1103000052 WDMA bytes sent:          0
CYCLE:   1103000052 WDMA total latency:          0
CYCLE:   1103500052 RDMA bytes rec:          0
CYCLE:   1103500052 RDMA total latency:          0
CYCLE:   1103500052 WDMA bytes sent:          0
CYCLE:   1103500052 WDMA total latency:          0
CYCLE:   1104000052 Utilization ld q (incomplete):  0
CYCLE:   1104000052 RDMA bytes rec:          0
CYCLE:   1104000052 Utilization st q:  0
CYCLE:   1104000052 Utilization ld q:  0
CYCLE:   1104000052 Utilization:  0
CYCLE:   1104000052 Utilization ld q:  0
CYCLE:   1104000052 Utilization st q:  0
CYCLE:   1104000052 RDMA total latency:          0
CYCLE:   1104000052 Utilization st q (incomplete):  0
CYCLE:   1104000052 WDMA bytes sent:          0
CYCLE:   1104000052 Utilization ex q:  0
CYCLE:   1104000052 Utilization ex q (incomplete):  0
CYCLE:   1104000052 Utilization st q (incomplete):  0
CYCLE:   1104000052 Utilization ld q (incomplete):  0
CYCLE:   1104000052 WDMA total latency:          0
CYCLE:   1104000052 Utilization ex q:  0
CYCLE:   1104000052 Utilization:  0
CYCLE:   1104000052 Utilization ex q (incomplete):  0
CYCLE:   1104500052 RDMA bytes rec:          0
CYCLE:   1104500052 RDMA total latency:          0
CYCLE:   1104500052 WDMA bytes sent:          0
CYCLE:   1104500052 WDMA total latency:          0
CYCLE:   1105000052 RDMA bytes rec:          0
CYCLE:   1105000052 RDMA total latency:          0
CYCLE:   1105000052 WDMA bytes sent:          0
CYCLE:   1105000052 WDMA total latency:          0
CYCLE:   1105500052 RDMA bytes rec:          0
CYCLE:   1105500052 RDMA total latency:          0
CYCLE:   1105500052 WDMA bytes sent:          0
CYCLE:   1105500052 WDMA total latency:          0
CYCLE:   1106000052 Utilization ld q (incomplete):  0
CYCLE:   1106000052 RDMA bytes rec:          0
CYCLE:   1106000052 Utilization st q:  0
CYCLE:   1106000052 Utilization ld q:  0
CYCLE:   1106000052 Utilization:  0
CYCLE:   1106000052 Utilization ld q:  0
CYCLE:   1106000052 Utilization st q:  0
CYCLE:   1106000052 RDMA total latency:          0
CYCLE:   1106000052 Utilization st q (incomplete):  0
CYCLE:   1106000052 WDMA bytes sent:          0
CYCLE:   1106000052 Utilization ex q:  0
CYCLE:   1106000052 Utilization ex q (incomplete):  0
CYCLE:   1106000052 Utilization st q (incomplete):  0
CYCLE:   1106000052 Utilization ld q (incomplete):  0
CYCLE:   1106000052 WDMA total latency:          0
CYCLE:   1106000052 Utilization ex q:  0
CYCLE:   1106000052 Utilization:  0
CYCLE:   1106000052 Utilization ex q (incomplete):  0
CYCLE:   1106500052 RDMA bytes rec:          0
CYCLE:   1106500052 RDMA total latency:          0
CYCLE:   1106500052 WDMA bytes sent:          0
CYCLE:   1106500052 WDMA total latency:          0
CYCLE:   1107000052 RDMA bytes rec:          0
CYCLE:   1107000052 RDMA total latency:          0
CYCLE:   1107000052 WDMA bytes sent:          0
CYCLE:   1107000052 WDMA total latency:          0
CYCLE:   1107500052 RDMA bytes rec:          0
CYCLE:   1107500052 RDMA total latency:          0
CYCLE:   1107500052 WDMA bytes sent:          0
CYCLE:   1107500052 WDMA total latency:          0
CYCLE:   1108000052 Utilization ld q (incomplete):  0
CYCLE:   1108000052 RDMA bytes rec:          0
CYCLE:   1108000052 Utilization st q:  0
CYCLE:   1108000052 Utilization ld q:  0
CYCLE:   1108000052 Utilization:  0
CYCLE:   1108000052 Utilization ld q:  0
CYCLE:   1108000052 Utilization st q:  0
CYCLE:   1108000052 RDMA total latency:          0
CYCLE:   1108000052 Utilization st q (incomplete):  0
CYCLE:   1108000052 WDMA bytes sent:          0
CYCLE:   1108000052 Utilization ex q:  0
CYCLE:   1108000052 Utilization ex q (incomplete):  0
CYCLE:   1108000052 Utilization st q (incomplete):  0
CYCLE:   1108000052 Utilization ld q (incomplete):  0
CYCLE:   1108000052 WDMA total latency:          0
CYCLE:   1108000052 Utilization ex q:  0
CYCLE:   1108000052 Utilization:  0
CYCLE:   1108000052 Utilization ex q (incomplete):  0
CYCLE:   1108500052 RDMA bytes rec:          0
CYCLE:   1108500052 RDMA total latency:          0
CYCLE:   1108500052 WDMA bytes sent:          0
CYCLE:   1108500052 WDMA total latency:          0
CYCLE:   1109000052 RDMA bytes rec:          0
CYCLE:   1109000052 RDMA total latency:          0
CYCLE:   1109000052 WDMA bytes sent:          0
CYCLE:   1109000052 WDMA total latency:          0
CYCLE:   1109500052 RDMA bytes rec:          0
CYCLE:   1109500052 RDMA total latency:          0
CYCLE:   1109500052 WDMA bytes sent:          0
CYCLE:   1109500052 WDMA total latency:          0
CYCLE:   1110000052 Utilization ld q (incomplete):  0
CYCLE:   1110000052 RDMA bytes rec:          0
CYCLE:   1110000052 Utilization st q:  0
CYCLE:   1110000052 Utilization ld q:  0
CYCLE:   1110000052 Utilization:  0
CYCLE:   1110000052 Utilization ld q:  0
CYCLE:   1110000052 Utilization st q:  0
CYCLE:   1110000052 RDMA total latency:          0
CYCLE:   1110000052 Utilization st q (incomplete):  0
CYCLE:   1110000052 WDMA bytes sent:          0
CYCLE:   1110000052 Utilization ex q:  0
CYCLE:   1110000052 Utilization ex q (incomplete):  0
CYCLE:   1110000052 Utilization st q (incomplete):  0
CYCLE:   1110000052 Utilization ld q (incomplete):  0
CYCLE:   1110000052 WDMA total latency:          0
CYCLE:   1110000052 Utilization ex q:  0
CYCLE:   1110000052 Utilization:  0
CYCLE:   1110000052 Utilization ex q (incomplete):  0
CYCLE:   1110500052 RDMA bytes rec:          0
CYCLE:   1110500052 RDMA total latency:          0
CYCLE:   1110500052 WDMA bytes sent:          0
CYCLE:   1110500052 WDMA total latency:          0
CYCLE:   1111000052 RDMA bytes rec:          0
CYCLE:   1111000052 RDMA total latency:          0
CYCLE:   1111000052 WDMA bytes sent:          0
CYCLE:   1111000052 WDMA total latency:          0
CYCLE:   1111500052 RDMA bytes rec:          0
CYCLE:   1111500052 RDMA total latency:          0
CYCLE:   1111500052 WDMA bytes sent:          0
CYCLE:   1111500052 WDMA total latency:          0
CYCLE:   1112000052 Utilization ld q (incomplete):  0
CYCLE:   1112000052 RDMA bytes rec:          0
CYCLE:   1112000052 Utilization st q:  0
CYCLE:   1112000052 Utilization ld q:  0
CYCLE:   1112000052 Utilization:  0
CYCLE:   1112000052 Utilization ld q:  0
CYCLE:   1112000052 Utilization st q:  0
CYCLE:   1112000052 RDMA total latency:          0
CYCLE:   1112000052 Utilization st q (incomplete):  0
CYCLE:   1112000052 WDMA bytes sent:          0
CYCLE:   1112000052 Utilization ex q:  0
CYCLE:   1112000052 Utilization ex q (incomplete):  0
CYCLE:   1112000052 Utilization st q (incomplete):  0
CYCLE:   1112000052 Utilization ld q (incomplete):  0
CYCLE:   1112000052 WDMA total latency:          0
CYCLE:   1112000052 Utilization ex q:  0
CYCLE:   1112000052 Utilization:  0
CYCLE:   1112000052 Utilization ex q (incomplete):  0
CYCLE:   1112500052 RDMA bytes rec:          0
CYCLE:   1112500052 RDMA total latency:          0
CYCLE:   1112500052 WDMA bytes sent:          0
CYCLE:   1112500052 WDMA total latency:          0
CYCLE:   1113000052 RDMA bytes rec:          0
CYCLE:   1113000052 RDMA total latency:          0
CYCLE:   1113000052 WDMA bytes sent:          0
CYCLE:   1113000052 WDMA total latency:          0
CYCLE:   1113500052 RDMA bytes rec:          0
CYCLE:   1113500052 RDMA total latency:          0
CYCLE:   1113500052 WDMA bytes sent:          0
CYCLE:   1113500052 WDMA total latency:          0
CYCLE:   1114000052 Utilization ld q (incomplete):  0
CYCLE:   1114000052 RDMA bytes rec:          0
CYCLE:   1114000052 Utilization st q:  0
CYCLE:   1114000052 Utilization ld q:  0
CYCLE:   1114000052 Utilization:  0
CYCLE:   1114000052 Utilization ld q:  0
CYCLE:   1114000052 Utilization st q:  0
CYCLE:   1114000052 RDMA total latency:          0
CYCLE:   1114000052 Utilization st q (incomplete):  0
CYCLE:   1114000052 WDMA bytes sent:          0
CYCLE:   1114000052 Utilization ex q:  0
CYCLE:   1114000052 Utilization ex q (incomplete):  0
CYCLE:   1114000052 Utilization st q (incomplete):  0
CYCLE:   1114000052 Utilization ld q (incomplete):  0
CYCLE:   1114000052 WDMA total latency:          0
CYCLE:   1114000052 Utilization ex q:  0
CYCLE:   1114000052 Utilization:  0
CYCLE:   1114000052 Utilization ex q (incomplete):  0
CYCLE:   1114500052 RDMA bytes rec:          0
CYCLE:   1114500052 RDMA total latency:          0
CYCLE:   1114500052 WDMA bytes sent:          0
CYCLE:   1114500052 WDMA total latency:          0
CYCLE:   1115000052 RDMA bytes rec:          0
CYCLE:   1115000052 RDMA total latency:          0
CYCLE:   1115000052 WDMA bytes sent:          0
CYCLE:   1115000052 WDMA total latency:          0
CYCLE:   1115500052 RDMA bytes rec:          0
CYCLE:   1115500052 RDMA total latency:          0
CYCLE:   1115500052 WDMA bytes sent:          0
CYCLE:   1115500052 WDMA total latency:          0
CYCLE:   1116000052 Utilization ld q (incomplete):  0
CYCLE:   1116000052 RDMA bytes rec:          0
CYCLE:   1116000052 Utilization st q:  0
CYCLE:   1116000052 Utilization ld q:  0
CYCLE:   1116000052 Utilization:  0
CYCLE:   1116000052 Utilization ld q:  0
CYCLE:   1116000052 Utilization st q:  0
CYCLE:   1116000052 RDMA total latency:          0
CYCLE:   1116000052 Utilization st q (incomplete):  0
CYCLE:   1116000052 WDMA bytes sent:          0
CYCLE:   1116000052 Utilization ex q:  0
CYCLE:   1116000052 Utilization ex q (incomplete):  0
CYCLE:   1116000052 Utilization st q (incomplete):  0
CYCLE:   1116000052 Utilization ld q (incomplete):  0
CYCLE:   1116000052 WDMA total latency:          0
CYCLE:   1116000052 Utilization ex q:  0
CYCLE:   1116000052 Utilization:  0
CYCLE:   1116000052 Utilization ex q (incomplete):  0
CYCLE:   1116500052 RDMA bytes rec:          0
CYCLE:   1116500052 RDMA total latency:          0
CYCLE:   1116500052 WDMA bytes sent:          0
CYCLE:   1116500052 WDMA total latency:          0
CYCLE:   1117000052 RDMA bytes rec:          0
CYCLE:   1117000052 RDMA total latency:          0
CYCLE:   1117000052 WDMA bytes sent:          0
CYCLE:   1117000052 WDMA total latency:          0
CYCLE:   1117500052 RDMA bytes rec:          0
CYCLE:   1117500052 RDMA total latency:          0
CYCLE:   1117500052 WDMA bytes sent:          0
CYCLE:   1117500052 WDMA total latency:          0
CYCLE:   1118000052 Utilization ld q (incomplete):  0
CYCLE:   1118000052 RDMA bytes rec:          0
CYCLE:   1118000052 Utilization st q:  0
CYCLE:   1118000052 Utilization ld q:  0
CYCLE:   1118000052 Utilization:  0
CYCLE:   1118000052 Utilization ld q:  0
CYCLE:   1118000052 Utilization st q:  0
CYCLE:   1118000052 RDMA total latency:          0
CYCLE:   1118000052 Utilization st q (incomplete):  0
CYCLE:   1118000052 WDMA bytes sent:          0
CYCLE:   1118000052 Utilization ex q:  0
CYCLE:   1118000052 Utilization ex q (incomplete):  0
CYCLE:   1118000052 Utilization st q (incomplete):  0
CYCLE:   1118000052 Utilization ld q (incomplete):  0
CYCLE:   1118000052 WDMA total latency:          0
CYCLE:   1118000052 Utilization ex q:  0
CYCLE:   1118000052 Utilization:  0
CYCLE:   1118000052 Utilization ex q (incomplete):  0
CYCLE:   1118500052 RDMA bytes rec:          0
CYCLE:   1118500052 RDMA total latency:          0
CYCLE:   1118500052 WDMA bytes sent:          0
CYCLE:   1118500052 WDMA total latency:          0
CYCLE:   1119000052 RDMA bytes rec:          0
CYCLE:   1119000052 RDMA total latency:          0
CYCLE:   1119000052 WDMA bytes sent:          0
CYCLE:   1119000052 WDMA total latency:          0
CYCLE:   1119500052 RDMA bytes rec:          0
CYCLE:   1119500052 RDMA total latency:          0
CYCLE:   1119500052 WDMA bytes sent:          0
CYCLE:   1119500052 WDMA total latency:          0
CYCLE:   1120000052 Utilization ld q (incomplete):  0
CYCLE:   1120000052 RDMA bytes rec:          0
CYCLE:   1120000052 Utilization st q:  0
CYCLE:   1120000052 Utilization ld q:  0
CYCLE:   1120000052 Utilization:  0
CYCLE:   1120000052 Utilization ld q:  0
CYCLE:   1120000052 Utilization st q:  0
CYCLE:   1120000052 RDMA total latency:          0
CYCLE:   1120000052 Utilization st q (incomplete):  0
CYCLE:   1120000052 WDMA bytes sent:          0
CYCLE:   1120000052 Utilization ex q:  0
CYCLE:   1120000052 Utilization ex q (incomplete):  0
CYCLE:   1120000052 Utilization st q (incomplete):  0
CYCLE:   1120000052 Utilization ld q (incomplete):  0
CYCLE:   1120000052 WDMA total latency:          0
CYCLE:   1120000052 Utilization ex q:  0
CYCLE:   1120000052 Utilization:  0
CYCLE:   1120000052 Utilization ex q (incomplete):  0
CYCLE:   1120500052 RDMA bytes rec:          0
CYCLE:   1120500052 RDMA total latency:          0
CYCLE:   1120500052 WDMA bytes sent:          0
CYCLE:   1120500052 WDMA total latency:          0
CYCLE:   1121000052 RDMA bytes rec:          0
CYCLE:   1121000052 RDMA total latency:          0
CYCLE:   1121000052 WDMA bytes sent:          0
CYCLE:   1121000052 WDMA total latency:          0
CYCLE:   1121500052 RDMA bytes rec:          0
CYCLE:   1121500052 RDMA total latency:          0
CYCLE:   1121500052 WDMA bytes sent:          0
CYCLE:   1121500052 WDMA total latency:          0
CYCLE:   1122000052 Utilization ld q (incomplete):  0
CYCLE:   1122000052 RDMA bytes rec:          0
CYCLE:   1122000052 Utilization st q:  0
CYCLE:   1122000052 Utilization ld q:  0
CYCLE:   1122000052 Utilization:  0
CYCLE:   1122000052 Utilization ld q:  0
CYCLE:   1122000052 Utilization st q:  0
CYCLE:   1122000052 RDMA total latency:          0
CYCLE:   1122000052 Utilization st q (incomplete):  0
CYCLE:   1122000052 WDMA bytes sent:          0
CYCLE:   1122000052 Utilization ex q:  0
CYCLE:   1122000052 Utilization ex q (incomplete):  0
CYCLE:   1122000052 Utilization st q (incomplete):  0
CYCLE:   1122000052 Utilization ld q (incomplete):  0
CYCLE:   1122000052 WDMA total latency:          0
CYCLE:   1122000052 Utilization ex q:  0
CYCLE:   1122000052 Utilization:  0
CYCLE:   1122000052 Utilization ex q (incomplete):  0
CYCLE:   1122500052 RDMA bytes rec:          0
CYCLE:   1122500052 RDMA total latency:          0
CYCLE:   1122500052 WDMA bytes sent:          0
CYCLE:   1122500052 WDMA total latency:          0
CYCLE:   1123000052 RDMA bytes rec:          0
CYCLE:   1123000052 RDMA total latency:          0
CYCLE:   1123000052 WDMA bytes sent:          0
CYCLE:   1123000052 WDMA total latency:          0
CYCLE:   1123500052 RDMA bytes rec:          0
CYCLE:   1123500052 RDMA total latency:          0
CYCLE:   1123500052 WDMA bytes sent:          0
CYCLE:   1123500052 WDMA total latency:          0
CYCLE:   1124000052 Utilization ld q (incomplete):  0
CYCLE:   1124000052 RDMA bytes rec:          0
CYCLE:   1124000052 Utilization st q:  0
CYCLE:   1124000052 Utilization ld q:  0
CYCLE:   1124000052 Utilization:  0
CYCLE:   1124000052 Utilization ld q:  0
CYCLE:   1124000052 Utilization st q:  0
CYCLE:   1124000052 RDMA total latency:          0
CYCLE:   1124000052 Utilization st q (incomplete):  0
CYCLE:   1124000052 WDMA bytes sent:          0
CYCLE:   1124000052 Utilization ex q:  0
CYCLE:   1124000052 Utilization ex q (incomplete):  0
CYCLE:   1124000052 Utilization st q (incomplete):  0
CYCLE:   1124000052 Utilization ld q (incomplete):  0
CYCLE:   1124000052 WDMA total latency:          0
CYCLE:   1124000052 Utilization ex q:  0
CYCLE:   1124000052 Utilization:  0
CYCLE:   1124000052 Utilization ex q (incomplete):  0
CYCLE:   1124500052 RDMA bytes rec:          0
CYCLE:   1124500052 RDMA total latency:          0
CYCLE:   1124500052 WDMA bytes sent:          0
CYCLE:   1124500052 WDMA total latency:          0
CYCLE:   1125000052 RDMA bytes rec:          0
CYCLE:   1125000052 RDMA total latency:          0
CYCLE:   1125000052 WDMA bytes sent:          0
CYCLE:   1125000052 WDMA total latency:          0
CYCLE:   1125500052 RDMA bytes rec:          0
CYCLE:   1125500052 RDMA total latency:          0
CYCLE:   1125500052 WDMA bytes sent:          0
CYCLE:   1125500052 WDMA total latency:          0
CYCLE:   1126000052 Utilization ld q (incomplete):  0
CYCLE:   1126000052 RDMA bytes rec:          0
CYCLE:   1126000052 Utilization st q:  0
CYCLE:   1126000052 Utilization ld q:  0
CYCLE:   1126000052 Utilization:  0
CYCLE:   1126000052 Utilization ld q:  0
CYCLE:   1126000052 Utilization st q:  0
CYCLE:   1126000052 RDMA total latency:          0
CYCLE:   1126000052 Utilization st q (incomplete):  0
CYCLE:   1126000052 WDMA bytes sent:          0
CYCLE:   1126000052 Utilization ex q:  0
CYCLE:   1126000052 Utilization ex q (incomplete):  0
CYCLE:   1126000052 Utilization st q (incomplete):  0
CYCLE:   1126000052 Utilization ld q (incomplete):  0
CYCLE:   1126000052 WDMA total latency:          0
CYCLE:   1126000052 Utilization ex q:  0
CYCLE:   1126000052 Utilization:  0
CYCLE:   1126000052 Utilization ex q (incomplete):  0
CYCLE:   1126500052 RDMA bytes rec:          0
CYCLE:   1126500052 RDMA total latency:          0
CYCLE:   1126500052 WDMA bytes sent:          0
CYCLE:   1126500052 WDMA total latency:          0
CYCLE:   1127000052 RDMA bytes rec:          0
CYCLE:   1127000052 RDMA total latency:          0
CYCLE:   1127000052 WDMA bytes sent:          0
CYCLE:   1127000052 WDMA total latency:          0
CYCLE:   1127500052 RDMA bytes rec:          0
CYCLE:   1127500052 RDMA total latency:          0
CYCLE:   1127500052 WDMA bytes sent:          0
CYCLE:   1127500052 WDMA total latency:          0
CYCLE:   1128000052 Utilization ld q (incomplete):  0
CYCLE:   1128000052 RDMA bytes rec:          0
CYCLE:   1128000052 Utilization st q:  0
CYCLE:   1128000052 Utilization ld q:  0
CYCLE:   1128000052 Utilization:  0
CYCLE:   1128000052 Utilization ld q:  0
CYCLE:   1128000052 Utilization st q:  0
CYCLE:   1128000052 RDMA total latency:          0
CYCLE:   1128000052 Utilization st q (incomplete):  0
CYCLE:   1128000052 WDMA bytes sent:          0
CYCLE:   1128000052 Utilization ex q:  0
CYCLE:   1128000052 Utilization ex q (incomplete):  0
CYCLE:   1128000052 Utilization st q (incomplete):  0
CYCLE:   1128000052 Utilization ld q (incomplete):  0
CYCLE:   1128000052 WDMA total latency:          0
CYCLE:   1128000052 Utilization ex q:  0
CYCLE:   1128000052 Utilization:  0
CYCLE:   1128000052 Utilization ex q (incomplete):  0
CYCLE:   1128500052 RDMA bytes rec:          0
CYCLE:   1128500052 RDMA total latency:          0
CYCLE:   1128500052 WDMA bytes sent:          0
CYCLE:   1128500052 WDMA total latency:          0
CYCLE:   1129000052 RDMA bytes rec:          0
CYCLE:   1129000052 RDMA total latency:          0
CYCLE:   1129000052 WDMA bytes sent:          0
CYCLE:   1129000052 WDMA total latency:          0
CYCLE:   1129500052 RDMA bytes rec:          0
CYCLE:   1129500052 RDMA total latency:          0
CYCLE:   1129500052 WDMA bytes sent:          0
CYCLE:   1129500052 WDMA total latency:          0
CYCLE:   1130000052 Utilization ld q (incomplete):  0
CYCLE:   1130000052 RDMA bytes rec:          0
CYCLE:   1130000052 Utilization st q:  0
CYCLE:   1130000052 Utilization ld q:  0
CYCLE:   1130000052 Utilization:  0
CYCLE:   1130000052 Utilization ld q:  0
CYCLE:   1130000052 Utilization st q:  0
CYCLE:   1130000052 RDMA total latency:          0
CYCLE:   1130000052 Utilization st q (incomplete):  0
CYCLE:   1130000052 WDMA bytes sent:          0
CYCLE:   1130000052 Utilization ex q:  0
CYCLE:   1130000052 Utilization ex q (incomplete):  0
CYCLE:   1130000052 Utilization st q (incomplete):  0
CYCLE:   1130000052 Utilization ld q (incomplete):  0
CYCLE:   1130000052 WDMA total latency:          0
CYCLE:   1130000052 Utilization ex q:  0
CYCLE:   1130000052 Utilization:  0
CYCLE:   1130000052 Utilization ex q (incomplete):  0
CYCLE:   1130500052 RDMA bytes rec:          0
CYCLE:   1130500052 RDMA total latency:          0
CYCLE:   1130500052 WDMA bytes sent:          0
CYCLE:   1130500052 WDMA total latency:          0
CYCLE:   1131000052 RDMA bytes rec:          0
CYCLE:   1131000052 RDMA total latency:          0
CYCLE:   1131000052 WDMA bytes sent:          0
CYCLE:   1131000052 WDMA total latency:          0
CYCLE:   1131500052 RDMA bytes rec:          0
CYCLE:   1131500052 RDMA total latency:          0
CYCLE:   1131500052 WDMA bytes sent:          0
CYCLE:   1131500052 WDMA total latency:          0
CYCLE:   1132000052 Utilization ld q (incomplete):  0
CYCLE:   1132000052 RDMA bytes rec:          0
CYCLE:   1132000052 Utilization st q:  0
CYCLE:   1132000052 Utilization ld q:  0
CYCLE:   1132000052 Utilization:  0
CYCLE:   1132000052 Utilization ld q:  0
CYCLE:   1132000052 Utilization st q:  0
CYCLE:   1132000052 RDMA total latency:          0
CYCLE:   1132000052 Utilization st q (incomplete):  0
CYCLE:   1132000052 WDMA bytes sent:          0
CYCLE:   1132000052 Utilization ex q:  0
CYCLE:   1132000052 Utilization ex q (incomplete):  0
CYCLE:   1132000052 Utilization st q (incomplete):  0
CYCLE:   1132000052 Utilization ld q (incomplete):  0
CYCLE:   1132000052 WDMA total latency:          0
CYCLE:   1132000052 Utilization ex q:  0
CYCLE:   1132000052 Utilization:  0
CYCLE:   1132000052 Utilization ex q (incomplete):  0
CYCLE:   1132500052 RDMA bytes rec:          0
CYCLE:   1132500052 RDMA total latency:          0
CYCLE:   1132500052 WDMA bytes sent:          0
CYCLE:   1132500052 WDMA total latency:          0
CYCLE:   1133000052 RDMA bytes rec:          0
CYCLE:   1133000052 RDMA total latency:          0
CYCLE:   1133000052 WDMA bytes sent:          0
CYCLE:   1133000052 WDMA total latency:          0
CYCLE:   1133500052 RDMA bytes rec:          0
CYCLE:   1133500052 RDMA total latency:          0
CYCLE:   1133500052 WDMA bytes sent:          0
CYCLE:   1133500052 WDMA total latency:          0
CYCLE:   1134000052 Utilization ld q (incomplete):  0
CYCLE:   1134000052 RDMA bytes rec:          0
CYCLE:   1134000052 Utilization st q:  0
CYCLE:   1134000052 Utilization ld q:  0
CYCLE:   1134000052 Utilization:  0
CYCLE:   1134000052 Utilization ld q:  0
CYCLE:   1134000052 Utilization st q:  0
CYCLE:   1134000052 RDMA total latency:          0
CYCLE:   1134000052 Utilization st q (incomplete):  0
CYCLE:   1134000052 WDMA bytes sent:          0
CYCLE:   1134000052 Utilization ex q:  0
CYCLE:   1134000052 Utilization ex q (incomplete):  0
CYCLE:   1134000052 Utilization st q (incomplete):  0
CYCLE:   1134000052 Utilization ld q (incomplete):  0
CYCLE:   1134000052 WDMA total latency:          0
CYCLE:   1134000052 Utilization ex q:  0
CYCLE:   1134000052 Utilization:  0
CYCLE:   1134000052 Utilization ex q (incomplete):  0
CYCLE:   1134500052 RDMA bytes rec:          0
CYCLE:   1134500052 RDMA total latency:          0
CYCLE:   1134500052 WDMA bytes sent:          0
CYCLE:   1134500052 WDMA total latency:          0
CYCLE:   1135000052 RDMA bytes rec:          0
CYCLE:   1135000052 RDMA total latency:          0
CYCLE:   1135000052 WDMA bytes sent:          0
CYCLE:   1135000052 WDMA total latency:          0
CYCLE:   1135500052 RDMA bytes rec:          0
CYCLE:   1135500052 RDMA total latency:          0
CYCLE:   1135500052 WDMA bytes sent:          0
CYCLE:   1135500052 WDMA total latency:          0
CYCLE:   1136000052 Utilization ld q (incomplete):  0
CYCLE:   1136000052 RDMA bytes rec:          0
CYCLE:   1136000052 Utilization st q:  0
CYCLE:   1136000052 Utilization ld q:  0
CYCLE:   1136000052 Utilization:  0
CYCLE:   1136000052 Utilization ld q:  0
CYCLE:   1136000052 Utilization st q:  0
CYCLE:   1136000052 RDMA total latency:          0
CYCLE:   1136000052 Utilization st q (incomplete):  0
CYCLE:   1136000052 WDMA bytes sent:          0
CYCLE:   1136000052 Utilization ex q:  0
CYCLE:   1136000052 Utilization ex q (incomplete):  0
CYCLE:   1136000052 Utilization st q (incomplete):  0
CYCLE:   1136000052 Utilization ld q (incomplete):  0
CYCLE:   1136000052 WDMA total latency:          0
CYCLE:   1136000052 Utilization ex q:  0
CYCLE:   1136000052 Utilization:  0
CYCLE:   1136000052 Utilization ex q (incomplete):  0
CYCLE:   1136500052 RDMA bytes rec:          0
CYCLE:   1136500052 RDMA total latency:          0
CYCLE:   1136500052 WDMA bytes sent:          0
CYCLE:   1136500052 WDMA total latency:          0
CYCLE:   1137000052 RDMA bytes rec:          0
CYCLE:   1137000052 RDMA total latency:          0
CYCLE:   1137000052 WDMA bytes sent:          0
CYCLE:   1137000052 WDMA total latency:          0
CYCLE:   1137500052 RDMA bytes rec:          0
CYCLE:   1137500052 RDMA total latency:          0
CYCLE:   1137500052 WDMA bytes sent:          0
CYCLE:   1137500052 WDMA total latency:          0
CYCLE:   1138000052 Utilization ld q (incomplete):  0
CYCLE:   1138000052 RDMA bytes rec:          0
CYCLE:   1138000052 Utilization st q:  0
CYCLE:   1138000052 Utilization ld q:  0
CYCLE:   1138000052 Utilization:  0
CYCLE:   1138000052 Utilization ld q:  0
CYCLE:   1138000052 Utilization st q:  0
CYCLE:   1138000052 RDMA total latency:          0
CYCLE:   1138000052 Utilization st q (incomplete):  0
CYCLE:   1138000052 WDMA bytes sent:          0
CYCLE:   1138000052 Utilization ex q:  0
CYCLE:   1138000052 Utilization ex q (incomplete):  0
CYCLE:   1138000052 Utilization st q (incomplete):  0
CYCLE:   1138000052 Utilization ld q (incomplete):  0
CYCLE:   1138000052 WDMA total latency:          0
CYCLE:   1138000052 Utilization ex q:  0
CYCLE:   1138000052 Utilization:  0
CYCLE:   1138000052 Utilization ex q (incomplete):  0
CYCLE:   1138500052 RDMA bytes rec:          0
CYCLE:   1138500052 RDMA total latency:          0
CYCLE:   1138500052 WDMA bytes sent:          0
CYCLE:   1138500052 WDMA total latency:          0
CYCLE:   1139000052 RDMA bytes rec:          0
CYCLE:   1139000052 RDMA total latency:          0
CYCLE:   1139000052 WDMA bytes sent:          0
CYCLE:   1139000052 WDMA total latency:          0
CYCLE:   1139500052 RDMA bytes rec:          0
CYCLE:   1139500052 RDMA total latency:          0
CYCLE:   1139500052 WDMA bytes sent:          0
CYCLE:   1139500052 WDMA total latency:          0
CYCLE:   1140000052 Utilization ld q (incomplete):  0
CYCLE:   1140000052 RDMA bytes rec:          0
CYCLE:   1140000052 Utilization st q:  0
CYCLE:   1140000052 Utilization ld q:  0
CYCLE:   1140000052 Utilization:  0
CYCLE:   1140000052 Utilization ld q:  0
CYCLE:   1140000052 Utilization st q:  0
CYCLE:   1140000052 RDMA total latency:          0
CYCLE:   1140000052 Utilization st q (incomplete):  0
CYCLE:   1140000052 WDMA bytes sent:          0
CYCLE:   1140000052 Utilization ex q:  0
CYCLE:   1140000052 Utilization ex q (incomplete):  0
CYCLE:   1140000052 Utilization st q (incomplete):  0
CYCLE:   1140000052 Utilization ld q (incomplete):  0
CYCLE:   1140000052 WDMA total latency:          0
CYCLE:   1140000052 Utilization ex q:  0
CYCLE:   1140000052 Utilization:  0
CYCLE:   1140000052 Utilization ex q (incomplete):  0
CYCLE:   1140500052 RDMA bytes rec:          0
CYCLE:   1140500052 RDMA total latency:          0
CYCLE:   1140500052 WDMA bytes sent:          0
CYCLE:   1140500052 WDMA total latency:          0
CYCLE:   1141000052 RDMA bytes rec:          0
CYCLE:   1141000052 RDMA total latency:          0
CYCLE:   1141000052 WDMA bytes sent:          0
CYCLE:   1141000052 WDMA total latency:          0
CYCLE:   1141500052 RDMA bytes rec:          0
CYCLE:   1141500052 RDMA total latency:          0
CYCLE:   1141500052 WDMA bytes sent:          0
CYCLE:   1141500052 WDMA total latency:          0
CYCLE:   1142000052 Utilization ld q (incomplete):  0
CYCLE:   1142000052 RDMA bytes rec:          0
CYCLE:   1142000052 Utilization st q:  0
CYCLE:   1142000052 Utilization ld q:  0
CYCLE:   1142000052 Utilization:  0
CYCLE:   1142000052 Utilization ld q:  0
CYCLE:   1142000052 Utilization st q:  0
CYCLE:   1142000052 RDMA total latency:          0
CYCLE:   1142000052 Utilization st q (incomplete):  0
CYCLE:   1142000052 WDMA bytes sent:          0
CYCLE:   1142000052 Utilization ex q:  0
CYCLE:   1142000052 Utilization ex q (incomplete):  0
CYCLE:   1142000052 Utilization st q (incomplete):  0
CYCLE:   1142000052 Utilization ld q (incomplete):  0
CYCLE:   1142000052 WDMA total latency:          0
CYCLE:   1142000052 Utilization ex q:  0
CYCLE:   1142000052 Utilization:  0
CYCLE:   1142000052 Utilization ex q (incomplete):  0
CYCLE:   1142500052 RDMA bytes rec:          0
CYCLE:   1142500052 RDMA total latency:          0
CYCLE:   1142500052 WDMA bytes sent:          0
CYCLE:   1142500052 WDMA total latency:          0
CYCLE:   1143000052 RDMA bytes rec:          0
CYCLE:   1143000052 RDMA total latency:          0
CYCLE:   1143000052 WDMA bytes sent:          0
CYCLE:   1143000052 WDMA total latency:          0
CYCLE:   1143500052 RDMA bytes rec:          0
CYCLE:   1143500052 RDMA total latency:          0
CYCLE:   1143500052 WDMA bytes sent:          0
CYCLE:   1143500052 WDMA total latency:          0
CYCLE:   1144000052 Utilization ld q (incomplete):  0
CYCLE:   1144000052 RDMA bytes rec:          0
CYCLE:   1144000052 Utilization st q:  0
CYCLE:   1144000052 Utilization ld q:  0
CYCLE:   1144000052 Utilization:  0
CYCLE:   1144000052 Utilization ld q:  0
CYCLE:   1144000052 Utilization st q:  0
CYCLE:   1144000052 RDMA total latency:          0
CYCLE:   1144000052 Utilization st q (incomplete):  0
CYCLE:   1144000052 WDMA bytes sent:          0
CYCLE:   1144000052 Utilization ex q:  0
CYCLE:   1144000052 Utilization ex q (incomplete):  0
CYCLE:   1144000052 Utilization st q (incomplete):  0
CYCLE:   1144000052 Utilization ld q (incomplete):  0
CYCLE:   1144000052 WDMA total latency:          0
CYCLE:   1144000052 Utilization ex q:  0
CYCLE:   1144000052 Utilization:  0
CYCLE:   1144000052 Utilization ex q (incomplete):  0
CYCLE:   1144500052 RDMA bytes rec:          0
CYCLE:   1144500052 RDMA total latency:          0
CYCLE:   1144500052 WDMA bytes sent:          0
CYCLE:   1144500052 WDMA total latency:          0
CYCLE:   1145000052 RDMA bytes rec:          0
CYCLE:   1145000052 RDMA total latency:          0
CYCLE:   1145000052 WDMA bytes sent:          0
CYCLE:   1145000052 WDMA total latency:          0
CYCLE:   1145500052 RDMA bytes rec:          0
CYCLE:   1145500052 RDMA total latency:          0
CYCLE:   1145500052 WDMA bytes sent:          0
CYCLE:   1145500052 WDMA total latency:          0
CYCLE:   1146000052 Utilization ld q (incomplete):  0
CYCLE:   1146000052 RDMA bytes rec:          0
CYCLE:   1146000052 Utilization st q:  0
CYCLE:   1146000052 Utilization ld q:  0
CYCLE:   1146000052 Utilization:  0
CYCLE:   1146000052 Utilization ld q:  0
CYCLE:   1146000052 Utilization st q:  0
CYCLE:   1146000052 RDMA total latency:          0
CYCLE:   1146000052 Utilization st q (incomplete):  0
CYCLE:   1146000052 WDMA bytes sent:          0
CYCLE:   1146000052 Utilization ex q:  0
CYCLE:   1146000052 Utilization ex q (incomplete):  0
CYCLE:   1146000052 Utilization st q (incomplete):  0
CYCLE:   1146000052 Utilization ld q (incomplete):  0
CYCLE:   1146000052 WDMA total latency:          0
CYCLE:   1146000052 Utilization ex q:  0
CYCLE:   1146000052 Utilization:  0
CYCLE:   1146000052 Utilization ex q (incomplete):  0
CYCLE:   1146500052 RDMA bytes rec:          0
CYCLE:   1146500052 RDMA total latency:          0
CYCLE:   1146500052 WDMA bytes sent:          0
CYCLE:   1146500052 WDMA total latency:          0
CYCLE:   1147000052 RDMA bytes rec:          0
CYCLE:   1147000052 RDMA total latency:          0
CYCLE:   1147000052 WDMA bytes sent:          0
CYCLE:   1147000052 WDMA total latency:          0
CYCLE:   1147500052 RDMA bytes rec:          0
CYCLE:   1147500052 RDMA total latency:          0
CYCLE:   1147500052 WDMA bytes sent:          0
CYCLE:   1147500052 WDMA total latency:          0
CYCLE:   1148000052 Utilization ld q (incomplete):  0
CYCLE:   1148000052 RDMA bytes rec:          0
CYCLE:   1148000052 Utilization st q:  0
CYCLE:   1148000052 Utilization ld q:  0
CYCLE:   1148000052 Utilization:  0
CYCLE:   1148000052 Utilization ld q:  0
CYCLE:   1148000052 Utilization st q:  0
CYCLE:   1148000052 RDMA total latency:          0
CYCLE:   1148000052 Utilization st q (incomplete):  0
CYCLE:   1148000052 WDMA bytes sent:          0
CYCLE:   1148000052 Utilization ex q:  0
CYCLE:   1148000052 Utilization ex q (incomplete):  0
CYCLE:   1148000052 Utilization st q (incomplete):  0
CYCLE:   1148000052 Utilization ld q (incomplete):  0
CYCLE:   1148000052 WDMA total latency:          0
CYCLE:   1148000052 Utilization ex q:  0
CYCLE:   1148000052 Utilization:  0
CYCLE:   1148000052 Utilization ex q (incomplete):  0
CYCLE:   1148500052 RDMA bytes rec:          0
CYCLE:   1148500052 RDMA total latency:          0
CYCLE:   1148500052 WDMA bytes sent:          0
CYCLE:   1148500052 WDMA total latency:          0
CYCLE:   1149000052 RDMA bytes rec:          0
CYCLE:   1149000052 RDMA total latency:          0
CYCLE:   1149000052 WDMA bytes sent:          0
CYCLE:   1149000052 WDMA total latency:          0
CYCLE:   1149500052 RDMA bytes rec:          0
CYCLE:   1149500052 RDMA total latency:          0
CYCLE:   1149500052 WDMA bytes sent:          0
CYCLE:   1149500052 WDMA total latency:          0
CYCLE:   1150000052 Utilization ld q (incomplete):  0
CYCLE:   1150000052 RDMA bytes rec:          0
CYCLE:   1150000052 Utilization st q:  0
CYCLE:   1150000052 Utilization ld q:  0
CYCLE:   1150000052 Utilization:  0
CYCLE:   1150000052 Utilization ld q:  0
CYCLE:   1150000052 Utilization st q:  0
CYCLE:   1150000052 RDMA total latency:          0
CYCLE:   1150000052 Utilization st q (incomplete):  0
CYCLE:   1150000052 WDMA bytes sent:          0
CYCLE:   1150000052 Utilization ex q:  0
CYCLE:   1150000052 Utilization ex q (incomplete):  0
CYCLE:   1150000052 Utilization st q (incomplete):  0
CYCLE:   1150000052 Utilization ld q (incomplete):  0
CYCLE:   1150000052 WDMA total latency:          0
CYCLE:   1150000052 Utilization ex q:  0
CYCLE:   1150000052 Utilization:  0
CYCLE:   1150000052 Utilization ex q (incomplete):  0
CYCLE:   1150500052 RDMA bytes rec:          0
CYCLE:   1150500052 RDMA total latency:          0
CYCLE:   1150500052 WDMA bytes sent:          0
CYCLE:   1150500052 WDMA total latency:          0
CYCLE:   1151000052 RDMA bytes rec:          0
CYCLE:   1151000052 RDMA total latency:          0
CYCLE:   1151000052 WDMA bytes sent:          0
CYCLE:   1151000052 WDMA total latency:          0
CYCLE:   1151500052 RDMA bytes rec:          0
CYCLE:   1151500052 RDMA total latency:          0
CYCLE:   1151500052 WDMA bytes sent:          0
CYCLE:   1151500052 WDMA total latency:          0
CYCLE:   1152000052 Utilization ld q (incomplete):  0
CYCLE:   1152000052 RDMA bytes rec:          0
CYCLE:   1152000052 Utilization st q:  0
CYCLE:   1152000052 Utilization ld q:  0
CYCLE:   1152000052 Utilization:  0
CYCLE:   1152000052 Utilization ld q:  0
CYCLE:   1152000052 Utilization st q:  0
CYCLE:   1152000052 RDMA total latency:          0
CYCLE:   1152000052 Utilization st q (incomplete):  0
CYCLE:   1152000052 WDMA bytes sent:          0
CYCLE:   1152000052 Utilization ex q:  0
CYCLE:   1152000052 Utilization ex q (incomplete):  0
CYCLE:   1152000052 Utilization st q (incomplete):  0
CYCLE:   1152000052 Utilization ld q (incomplete):  0
CYCLE:   1152000052 WDMA total latency:          0
CYCLE:   1152000052 Utilization ex q:  0
CYCLE:   1152000052 Utilization:  0
CYCLE:   1152000052 Utilization ex q (incomplete):  0
CYCLE:   1152500052 RDMA bytes rec:          0
CYCLE:   1152500052 RDMA total latency:          0
CYCLE:   1152500052 WDMA bytes sent:          0
CYCLE:   1152500052 WDMA total latency:          0
CYCLE:   1153000052 RDMA bytes rec:          0
CYCLE:   1153000052 RDMA total latency:          0
CYCLE:   1153000052 WDMA bytes sent:          0
CYCLE:   1153000052 WDMA total latency:          0
CYCLE:   1153500052 RDMA bytes rec:          0
CYCLE:   1153500052 RDMA total latency:          0
CYCLE:   1153500052 WDMA bytes sent:          0
CYCLE:   1153500052 WDMA total latency:          0
CYCLE:   1154000052 Utilization ld q (incomplete):  0
CYCLE:   1154000052 RDMA bytes rec:          0
CYCLE:   1154000052 Utilization st q:  0
CYCLE:   1154000052 Utilization ld q:  0
CYCLE:   1154000052 Utilization:  0
CYCLE:   1154000052 Utilization ld q:  0
CYCLE:   1154000052 Utilization st q:  0
CYCLE:   1154000052 RDMA total latency:          0
CYCLE:   1154000052 Utilization st q (incomplete):  0
CYCLE:   1154000052 WDMA bytes sent:          0
CYCLE:   1154000052 Utilization ex q:  0
CYCLE:   1154000052 Utilization ex q (incomplete):  0
CYCLE:   1154000052 Utilization st q (incomplete):  0
CYCLE:   1154000052 Utilization ld q (incomplete):  0
CYCLE:   1154000052 WDMA total latency:          0
CYCLE:   1154000052 Utilization ex q:  0
CYCLE:   1154000052 Utilization:  0
CYCLE:   1154000052 Utilization ex q (incomplete):  0
CYCLE:   1154500052 RDMA bytes rec:          0
CYCLE:   1154500052 RDMA total latency:          0
CYCLE:   1154500052 WDMA bytes sent:          0
CYCLE:   1154500052 WDMA total latency:          0
CYCLE:   1155000052 RDMA bytes rec:          0
CYCLE:   1155000052 RDMA total latency:          0
CYCLE:   1155000052 WDMA bytes sent:          0
CYCLE:   1155000052 WDMA total latency:          0
CYCLE:   1155500052 RDMA bytes rec:          0
CYCLE:   1155500052 RDMA total latency:          0
CYCLE:   1155500052 WDMA bytes sent:          0
CYCLE:   1155500052 WDMA total latency:          0
CYCLE:   1156000052 Utilization ld q (incomplete):  0
CYCLE:   1156000052 RDMA bytes rec:          0
CYCLE:   1156000052 Utilization st q:  0
CYCLE:   1156000052 Utilization ld q:  0
CYCLE:   1156000052 Utilization:  0
CYCLE:   1156000052 Utilization ld q:  0
CYCLE:   1156000052 Utilization st q:  0
CYCLE:   1156000052 RDMA total latency:          0
CYCLE:   1156000052 Utilization st q (incomplete):  0
CYCLE:   1156000052 WDMA bytes sent:          0
CYCLE:   1156000052 Utilization ex q:  0
CYCLE:   1156000052 Utilization ex q (incomplete):  0
CYCLE:   1156000052 Utilization st q (incomplete):  0
CYCLE:   1156000052 Utilization ld q (incomplete):  0
CYCLE:   1156000052 WDMA total latency:          0
CYCLE:   1156000052 Utilization ex q:  0
CYCLE:   1156000052 Utilization:  0
CYCLE:   1156000052 Utilization ex q (incomplete):  0
CYCLE:   1156500052 RDMA bytes rec:          0
CYCLE:   1156500052 RDMA total latency:          0
CYCLE:   1156500052 WDMA bytes sent:          0
CYCLE:   1156500052 WDMA total latency:          0
CYCLE:   1157000052 RDMA bytes rec:          0
CYCLE:   1157000052 RDMA total latency:          0
CYCLE:   1157000052 WDMA bytes sent:          0
CYCLE:   1157000052 WDMA total latency:          0
CYCLE:   1157500052 RDMA bytes rec:          0
CYCLE:   1157500052 RDMA total latency:          0
CYCLE:   1157500052 WDMA bytes sent:          0
CYCLE:   1157500052 WDMA total latency:          0
CYCLE:   1158000052 Utilization ld q (incomplete):  0
CYCLE:   1158000052 RDMA bytes rec:          0
CYCLE:   1158000052 Utilization st q:  0
CYCLE:   1158000052 Utilization ld q:  0
CYCLE:   1158000052 Utilization:  0
CYCLE:   1158000052 Utilization ld q:  0
CYCLE:   1158000052 Utilization st q:  0
CYCLE:   1158000052 RDMA total latency:          0
CYCLE:   1158000052 Utilization st q (incomplete):  0
CYCLE:   1158000052 WDMA bytes sent:          0
CYCLE:   1158000052 Utilization ex q:  0
CYCLE:   1158000052 Utilization ex q (incomplete):  0
CYCLE:   1158000052 Utilization st q (incomplete):  0
CYCLE:   1158000052 Utilization ld q (incomplete):  0
CYCLE:   1158000052 WDMA total latency:          0
CYCLE:   1158000052 Utilization ex q:  0
CYCLE:   1158000052 Utilization:  0
CYCLE:   1158000052 Utilization ex q (incomplete):  0
CYCLE:   1158500052 RDMA bytes rec:          0
CYCLE:   1158500052 RDMA total latency:          0
CYCLE:   1158500052 WDMA bytes sent:          0
CYCLE:   1158500052 WDMA total latency:          0
CYCLE:   1159000052 RDMA bytes rec:          0
CYCLE:   1159000052 RDMA total latency:          0
CYCLE:   1159000052 WDMA bytes sent:          0
CYCLE:   1159000052 WDMA total latency:          0
CYCLE:   1159500052 RDMA bytes rec:          0
CYCLE:   1159500052 RDMA total latency:          0
CYCLE:   1159500052 WDMA bytes sent:          0
CYCLE:   1159500052 WDMA total latency:          0
CYCLE:   1160000052 Utilization ld q (incomplete):  0
CYCLE:   1160000052 RDMA bytes rec:          0
CYCLE:   1160000052 Utilization st q:  0
CYCLE:   1160000052 Utilization ld q:  0
CYCLE:   1160000052 Utilization:  0
CYCLE:   1160000052 Utilization ld q:  0
CYCLE:   1160000052 Utilization st q:  0
CYCLE:   1160000052 RDMA total latency:          0
CYCLE:   1160000052 Utilization st q (incomplete):  0
CYCLE:   1160000052 WDMA bytes sent:          0
CYCLE:   1160000052 Utilization ex q:  0
CYCLE:   1160000052 Utilization ex q (incomplete):  0
CYCLE:   1160000052 Utilization st q (incomplete):  0
CYCLE:   1160000052 Utilization ld q (incomplete):  0
CYCLE:   1160000052 WDMA total latency:          0
CYCLE:   1160000052 Utilization ex q:  0
CYCLE:   1160000052 Utilization:  0
CYCLE:   1160000052 Utilization ex q (incomplete):  0
CYCLE:   1160500052 RDMA bytes rec:          0
CYCLE:   1160500052 RDMA total latency:          0
CYCLE:   1160500052 WDMA bytes sent:          0
CYCLE:   1160500052 WDMA total latency:          0
CYCLE:   1161000052 RDMA bytes rec:          0
CYCLE:   1161000052 RDMA total latency:          0
CYCLE:   1161000052 WDMA bytes sent:          0
CYCLE:   1161000052 WDMA total latency:          0
CYCLE:   1161500052 RDMA bytes rec:          0
CYCLE:   1161500052 RDMA total latency:          0
CYCLE:   1161500052 WDMA bytes sent:          0
CYCLE:   1161500052 WDMA total latency:          0
CYCLE:   1162000052 Utilization ld q (incomplete):  0
CYCLE:   1162000052 RDMA bytes rec:          0
CYCLE:   1162000052 Utilization st q:  0
CYCLE:   1162000052 Utilization ld q:  0
CYCLE:   1162000052 Utilization:  0
CYCLE:   1162000052 Utilization ld q:  0
CYCLE:   1162000052 Utilization st q:  0
CYCLE:   1162000052 RDMA total latency:          0
CYCLE:   1162000052 Utilization st q (incomplete):  0
CYCLE:   1162000052 WDMA bytes sent:          0
CYCLE:   1162000052 Utilization ex q:  0
CYCLE:   1162000052 Utilization ex q (incomplete):  0
CYCLE:   1162000052 Utilization st q (incomplete):  0
CYCLE:   1162000052 Utilization ld q (incomplete):  0
CYCLE:   1162000052 WDMA total latency:          0
CYCLE:   1162000052 Utilization ex q:  0
CYCLE:   1162000052 Utilization:  0
CYCLE:   1162000052 Utilization ex q (incomplete):  0
CYCLE:   1162500052 RDMA bytes rec:          0
CYCLE:   1162500052 RDMA total latency:          0
CYCLE:   1162500052 WDMA bytes sent:          0
CYCLE:   1162500052 WDMA total latency:          0
CYCLE:   1163000052 RDMA bytes rec:          0
CYCLE:   1163000052 RDMA total latency:          0
CYCLE:   1163000052 WDMA bytes sent:          0
CYCLE:   1163000052 WDMA total latency:          0
CYCLE:   1163500052 RDMA bytes rec:          0
CYCLE:   1163500052 RDMA total latency:          0
CYCLE:   1163500052 WDMA bytes sent:          0
CYCLE:   1163500052 WDMA total latency:          0
CYCLE:   1164000052 Utilization ld q (incomplete):  0
CYCLE:   1164000052 RDMA bytes rec:          0
CYCLE:   1164000052 Utilization st q:  0
CYCLE:   1164000052 Utilization ld q:  0
CYCLE:   1164000052 Utilization:  0
CYCLE:   1164000052 Utilization ld q:  0
CYCLE:   1164000052 Utilization st q:  0
CYCLE:   1164000052 RDMA total latency:          0
CYCLE:   1164000052 Utilization st q (incomplete):  0
CYCLE:   1164000052 WDMA bytes sent:          0
CYCLE:   1164000052 Utilization ex q:  0
CYCLE:   1164000052 Utilization ex q (incomplete):  0
CYCLE:   1164000052 Utilization st q (incomplete):  0
CYCLE:   1164000052 Utilization ld q (incomplete):  0
CYCLE:   1164000052 WDMA total latency:          0
CYCLE:   1164000052 Utilization ex q:  0
CYCLE:   1164000052 Utilization:  0
CYCLE:   1164000052 Utilization ex q (incomplete):  0
CYCLE:   1164500052 RDMA bytes rec:          0
CYCLE:   1164500052 RDMA total latency:          0
CYCLE:   1164500052 WDMA bytes sent:          0
CYCLE:   1164500052 WDMA total latency:          0
CYCLE:   1165000052 RDMA bytes rec:          0
CYCLE:   1165000052 RDMA total latency:          0
CYCLE:   1165000052 WDMA bytes sent:          0
CYCLE:   1165000052 WDMA total latency:          0
CYCLE:   1165500052 RDMA bytes rec:          0
CYCLE:   1165500052 RDMA total latency:          0
CYCLE:   1165500052 WDMA bytes sent:          0
CYCLE:   1165500052 WDMA total latency:          0
CYCLE:   1166000052 Utilization ld q (incomplete):  0
CYCLE:   1166000052 RDMA bytes rec:          0
CYCLE:   1166000052 Utilization st q:  0
CYCLE:   1166000052 Utilization ld q:  0
CYCLE:   1166000052 Utilization:  0
CYCLE:   1166000052 Utilization ld q:  0
CYCLE:   1166000052 Utilization st q:  0
CYCLE:   1166000052 RDMA total latency:          0
CYCLE:   1166000052 Utilization st q (incomplete):  0
CYCLE:   1166000052 WDMA bytes sent:          0
CYCLE:   1166000052 Utilization ex q:  0
CYCLE:   1166000052 Utilization ex q (incomplete):  0
CYCLE:   1166000052 Utilization st q (incomplete):  0
CYCLE:   1166000052 Utilization ld q (incomplete):  0
CYCLE:   1166000052 WDMA total latency:          0
CYCLE:   1166000052 Utilization ex q:  0
CYCLE:   1166000052 Utilization:  0
CYCLE:   1166000052 Utilization ex q (incomplete):  0
CYCLE:   1166500052 RDMA bytes rec:          0
CYCLE:   1166500052 RDMA total latency:          0
CYCLE:   1166500052 WDMA bytes sent:          0
CYCLE:   1166500052 WDMA total latency:          0
CYCLE:   1167000052 RDMA bytes rec:          0
CYCLE:   1167000052 RDMA total latency:          0
CYCLE:   1167000052 WDMA bytes sent:          0
CYCLE:   1167000052 WDMA total latency:          0
CYCLE:   1167500052 RDMA bytes rec:          0
CYCLE:   1167500052 RDMA total latency:          0
CYCLE:   1167500052 WDMA bytes sent:          0
CYCLE:   1167500052 WDMA total latency:          0
CYCLE:   1168000052 Utilization ld q (incomplete):  0
CYCLE:   1168000052 RDMA bytes rec:          0
CYCLE:   1168000052 Utilization st q:  0
CYCLE:   1168000052 Utilization ld q:  0
CYCLE:   1168000052 Utilization:  0
CYCLE:   1168000052 Utilization ld q:  0
CYCLE:   1168000052 Utilization st q:  0
CYCLE:   1168000052 RDMA total latency:          0
CYCLE:   1168000052 Utilization st q (incomplete):  0
CYCLE:   1168000052 WDMA bytes sent:          0
CYCLE:   1168000052 Utilization ex q:  0
CYCLE:   1168000052 Utilization ex q (incomplete):  0
CYCLE:   1168000052 Utilization st q (incomplete):  0
CYCLE:   1168000052 Utilization ld q (incomplete):  0
CYCLE:   1168000052 WDMA total latency:          0
CYCLE:   1168000052 Utilization ex q:  0
CYCLE:   1168000052 Utilization:  0
CYCLE:   1168000052 Utilization ex q (incomplete):  0
CYCLE:   1168500052 RDMA bytes rec:          0
CYCLE:   1168500052 RDMA total latency:          0
CYCLE:   1168500052 WDMA bytes sent:          0
CYCLE:   1168500052 WDMA total latency:          0
CYCLE:   1169000052 RDMA bytes rec:          0
CYCLE:   1169000052 RDMA total latency:          0
CYCLE:   1169000052 WDMA bytes sent:          0
CYCLE:   1169000052 WDMA total latency:          0
CYCLE:   1169500052 RDMA bytes rec:          0
CYCLE:   1169500052 RDMA total latency:          0
CYCLE:   1169500052 WDMA bytes sent:          0
CYCLE:   1169500052 WDMA total latency:          0
CYCLE:   1170000052 Utilization ld q (incomplete):  0
CYCLE:   1170000052 RDMA bytes rec:          0
CYCLE:   1170000052 Utilization st q:  0
CYCLE:   1170000052 Utilization ld q:  0
CYCLE:   1170000052 Utilization:  0
CYCLE:   1170000052 Utilization ld q:  0
CYCLE:   1170000052 Utilization st q:  0
CYCLE:   1170000052 RDMA total latency:          0
CYCLE:   1170000052 Utilization st q (incomplete):  0
CYCLE:   1170000052 WDMA bytes sent:          0
CYCLE:   1170000052 Utilization ex q:  0
CYCLE:   1170000052 Utilization ex q (incomplete):  0
CYCLE:   1170000052 Utilization st q (incomplete):  0
CYCLE:   1170000052 Utilization ld q (incomplete):  0
CYCLE:   1170000052 WDMA total latency:          0
CYCLE:   1170000052 Utilization ex q:  0
CYCLE:   1170000052 Utilization:  0
CYCLE:   1170000052 Utilization ex q (incomplete):  0
CYCLE:   1170500052 RDMA bytes rec:          0
CYCLE:   1170500052 RDMA total latency:          0
CYCLE:   1170500052 WDMA bytes sent:          0
CYCLE:   1170500052 WDMA total latency:          0
CYCLE:   1171000052 RDMA bytes rec:          0
CYCLE:   1171000052 RDMA total latency:          0
CYCLE:   1171000052 WDMA bytes sent:          0
CYCLE:   1171000052 WDMA total latency:          0
CYCLE:   1171500052 RDMA bytes rec:          0
CYCLE:   1171500052 RDMA total latency:          0
CYCLE:   1171500052 WDMA bytes sent:          0
CYCLE:   1171500052 WDMA total latency:          0
CYCLE:   1172000052 Utilization ld q (incomplete):  0
CYCLE:   1172000052 RDMA bytes rec:          0
CYCLE:   1172000052 Utilization st q:  0
CYCLE:   1172000052 Utilization ld q:  0
CYCLE:   1172000052 Utilization:  0
CYCLE:   1172000052 Utilization ld q:  0
CYCLE:   1172000052 Utilization st q:  0
CYCLE:   1172000052 RDMA total latency:          0
CYCLE:   1172000052 Utilization st q (incomplete):  0
CYCLE:   1172000052 WDMA bytes sent:          0
CYCLE:   1172000052 Utilization ex q:  0
CYCLE:   1172000052 Utilization ex q (incomplete):  0
CYCLE:   1172000052 Utilization st q (incomplete):  0
CYCLE:   1172000052 Utilization ld q (incomplete):  0
CYCLE:   1172000052 WDMA total latency:          0
CYCLE:   1172000052 Utilization ex q:  0
CYCLE:   1172000052 Utilization:  0
CYCLE:   1172000052 Utilization ex q (incomplete):  0
CYCLE:   1172500052 RDMA bytes rec:          0
CYCLE:   1172500052 RDMA total latency:          0
CYCLE:   1172500052 WDMA bytes sent:          0
CYCLE:   1172500052 WDMA total latency:          0
CYCLE:   1173000052 RDMA bytes rec:          0
CYCLE:   1173000052 RDMA total latency:          0
CYCLE:   1173000052 WDMA bytes sent:          0
CYCLE:   1173000052 WDMA total latency:          0
CYCLE:   1173500052 RDMA bytes rec:          0
CYCLE:   1173500052 RDMA total latency:          0
CYCLE:   1173500052 WDMA bytes sent:          0
CYCLE:   1173500052 WDMA total latency:          0
CYCLE:   1174000052 Utilization ld q (incomplete):  0
CYCLE:   1174000052 RDMA bytes rec:          0
CYCLE:   1174000052 Utilization st q:  0
CYCLE:   1174000052 Utilization ld q:  0
CYCLE:   1174000052 Utilization:  0
CYCLE:   1174000052 Utilization ld q:  0
CYCLE:   1174000052 Utilization st q:  0
CYCLE:   1174000052 RDMA total latency:          0
CYCLE:   1174000052 Utilization st q (incomplete):  0
CYCLE:   1174000052 WDMA bytes sent:          0
CYCLE:   1174000052 Utilization ex q:  0
CYCLE:   1174000052 Utilization ex q (incomplete):  0
CYCLE:   1174000052 Utilization st q (incomplete):  0
CYCLE:   1174000052 Utilization ld q (incomplete):  0
CYCLE:   1174000052 WDMA total latency:          0
CYCLE:   1174000052 Utilization ex q:  0
CYCLE:   1174000052 Utilization:  0
CYCLE:   1174000052 Utilization ex q (incomplete):  0
CYCLE:   1174500052 RDMA bytes rec:          0
CYCLE:   1174500052 RDMA total latency:          0
CYCLE:   1174500052 WDMA bytes sent:          0
CYCLE:   1174500052 WDMA total latency:          0
CYCLE:   1175000052 RDMA bytes rec:          0
CYCLE:   1175000052 RDMA total latency:          0
CYCLE:   1175000052 WDMA bytes sent:          0
CYCLE:   1175000052 WDMA total latency:          0
CYCLE:   1175500052 RDMA bytes rec:          0
CYCLE:   1175500052 RDMA total latency:          0
CYCLE:   1175500052 WDMA bytes sent:          0
CYCLE:   1175500052 WDMA total latency:          0
CYCLE:   1176000052 Utilization ld q (incomplete):  0
CYCLE:   1176000052 RDMA bytes rec:          0
CYCLE:   1176000052 Utilization st q:  0
CYCLE:   1176000052 Utilization ld q:  0
CYCLE:   1176000052 Utilization:  0
CYCLE:   1176000052 Utilization ld q:  0
CYCLE:   1176000052 Utilization st q:  0
CYCLE:   1176000052 RDMA total latency:          0
CYCLE:   1176000052 Utilization st q (incomplete):  0
CYCLE:   1176000052 WDMA bytes sent:          0
CYCLE:   1176000052 Utilization ex q:  0
CYCLE:   1176000052 Utilization ex q (incomplete):  0
CYCLE:   1176000052 Utilization st q (incomplete):  0
CYCLE:   1176000052 Utilization ld q (incomplete):  0
CYCLE:   1176000052 WDMA total latency:          0
CYCLE:   1176000052 Utilization ex q:  0
CYCLE:   1176000052 Utilization:  0
CYCLE:   1176000052 Utilization ex q (incomplete):  0
CYCLE:   1176500052 RDMA bytes rec:          0
CYCLE:   1176500052 RDMA total latency:          0
CYCLE:   1176500052 WDMA bytes sent:          0
CYCLE:   1176500052 WDMA total latency:          0
CYCLE:   1177000052 RDMA bytes rec:          0
CYCLE:   1177000052 RDMA total latency:          0
CYCLE:   1177000052 WDMA bytes sent:          0
CYCLE:   1177000052 WDMA total latency:          0
CYCLE:   1177500052 RDMA bytes rec:          0
CYCLE:   1177500052 RDMA total latency:          0
CYCLE:   1177500052 WDMA bytes sent:          0
CYCLE:   1177500052 WDMA total latency:          0
CYCLE:   1178000052 Utilization ld q (incomplete):  0
CYCLE:   1178000052 RDMA bytes rec:          0
CYCLE:   1178000052 Utilization st q:  0
CYCLE:   1178000052 Utilization ld q:  0
CYCLE:   1178000052 Utilization:  0
CYCLE:   1178000052 Utilization ld q:  0
CYCLE:   1178000052 Utilization st q:  0
CYCLE:   1178000052 RDMA total latency:          0
CYCLE:   1178000052 Utilization st q (incomplete):  0
CYCLE:   1178000052 WDMA bytes sent:          0
CYCLE:   1178000052 Utilization ex q:  0
CYCLE:   1178000052 Utilization ex q (incomplete):  0
CYCLE:   1178000052 Utilization st q (incomplete):  0
CYCLE:   1178000052 Utilization ld q (incomplete):  0
CYCLE:   1178000052 WDMA total latency:          0
CYCLE:   1178000052 Utilization ex q:  0
CYCLE:   1178000052 Utilization:  0
CYCLE:   1178000052 Utilization ex q (incomplete):  0
CYCLE:   1178500052 RDMA bytes rec:          0
CYCLE:   1178500052 RDMA total latency:          0
CYCLE:   1178500052 WDMA bytes sent:          0
CYCLE:   1178500052 WDMA total latency:          0
CYCLE:   1179000052 RDMA bytes rec:          0
CYCLE:   1179000052 RDMA total latency:          0
CYCLE:   1179000052 WDMA bytes sent:          0
CYCLE:   1179000052 WDMA total latency:          0
CYCLE:   1179500052 RDMA bytes rec:          0
CYCLE:   1179500052 RDMA total latency:          0
CYCLE:   1179500052 WDMA bytes sent:          0
CYCLE:   1179500052 WDMA total latency:          0
CYCLE:   1180000052 Utilization ld q (incomplete):  0
CYCLE:   1180000052 RDMA bytes rec:          0
CYCLE:   1180000052 Utilization st q:  0
CYCLE:   1180000052 Utilization ld q:  0
CYCLE:   1180000052 Utilization:  0
CYCLE:   1180000052 Utilization ld q:  0
CYCLE:   1180000052 Utilization st q:  0
CYCLE:   1180000052 RDMA total latency:          0
CYCLE:   1180000052 Utilization st q (incomplete):  0
CYCLE:   1180000052 WDMA bytes sent:          0
CYCLE:   1180000052 Utilization ex q:  0
CYCLE:   1180000052 Utilization ex q (incomplete):  0
CYCLE:   1180000052 Utilization st q (incomplete):  0
CYCLE:   1180000052 Utilization ld q (incomplete):  0
CYCLE:   1180000052 WDMA total latency:          0
CYCLE:   1180000052 Utilization ex q:  0
CYCLE:   1180000052 Utilization:  0
CYCLE:   1180000052 Utilization ex q (incomplete):  0
CYCLE:   1180500052 RDMA bytes rec:          0
CYCLE:   1180500052 RDMA total latency:          0
CYCLE:   1180500052 WDMA bytes sent:          0
CYCLE:   1180500052 WDMA total latency:          0
CYCLE:   1181000052 RDMA bytes rec:          0
CYCLE:   1181000052 RDMA total latency:          0
CYCLE:   1181000052 WDMA bytes sent:          0
CYCLE:   1181000052 WDMA total latency:          0
CYCLE:   1181500052 RDMA bytes rec:          0
CYCLE:   1181500052 RDMA total latency:          0
CYCLE:   1181500052 WDMA bytes sent:          0
CYCLE:   1181500052 WDMA total latency:          0
CYCLE:   1182000052 Utilization ld q (incomplete):  0
CYCLE:   1182000052 RDMA bytes rec:          0
CYCLE:   1182000052 Utilization st q:  0
CYCLE:   1182000052 Utilization ld q:  0
CYCLE:   1182000052 Utilization:  0
CYCLE:   1182000052 Utilization ld q:  0
CYCLE:   1182000052 Utilization st q:  0
CYCLE:   1182000052 RDMA total latency:          0
CYCLE:   1182000052 Utilization st q (incomplete):  0
CYCLE:   1182000052 WDMA bytes sent:          0
CYCLE:   1182000052 Utilization ex q:  0
CYCLE:   1182000052 Utilization ex q (incomplete):  0
CYCLE:   1182000052 Utilization st q (incomplete):  0
CYCLE:   1182000052 Utilization ld q (incomplete):  0
CYCLE:   1182000052 WDMA total latency:          0
CYCLE:   1182000052 Utilization ex q:  0
CYCLE:   1182000052 Utilization:  0
CYCLE:   1182000052 Utilization ex q (incomplete):  0
CYCLE:   1182500052 RDMA bytes rec:          0
CYCLE:   1182500052 RDMA total latency:          0
CYCLE:   1182500052 WDMA bytes sent:          0
CYCLE:   1182500052 WDMA total latency:          0
CYCLE:   1183000052 RDMA bytes rec:          0
CYCLE:   1183000052 RDMA total latency:          0
CYCLE:   1183000052 WDMA bytes sent:          0
CYCLE:   1183000052 WDMA total latency:          0
CYCLE:   1183500052 RDMA bytes rec:          0
CYCLE:   1183500052 RDMA total latency:          0
CYCLE:   1183500052 WDMA bytes sent:          0
CYCLE:   1183500052 WDMA total latency:          0
CYCLE:   1184000052 Utilization ld q (incomplete):  0
CYCLE:   1184000052 RDMA bytes rec:          0
CYCLE:   1184000052 Utilization st q:  0
CYCLE:   1184000052 Utilization ld q:  0
CYCLE:   1184000052 Utilization:  0
CYCLE:   1184000052 Utilization ld q:  0
CYCLE:   1184000052 Utilization st q:  0
CYCLE:   1184000052 RDMA total latency:          0
CYCLE:   1184000052 Utilization st q (incomplete):  0
CYCLE:   1184000052 WDMA bytes sent:          0
CYCLE:   1184000052 Utilization ex q:  0
CYCLE:   1184000052 Utilization ex q (incomplete):  0
CYCLE:   1184000052 Utilization st q (incomplete):  0
CYCLE:   1184000052 Utilization ld q (incomplete):  0
CYCLE:   1184000052 WDMA total latency:          0
CYCLE:   1184000052 Utilization ex q:  0
CYCLE:   1184000052 Utilization:  0
CYCLE:   1184000052 Utilization ex q (incomplete):  0
CYCLE:   1184500052 RDMA bytes rec:          0
CYCLE:   1184500052 RDMA total latency:          0
CYCLE:   1184500052 WDMA bytes sent:          0
CYCLE:   1184500052 WDMA total latency:          0
CYCLE:   1185000052 RDMA bytes rec:          0
CYCLE:   1185000052 RDMA total latency:          0
CYCLE:   1185000052 WDMA bytes sent:          0
CYCLE:   1185000052 WDMA total latency:          0
CYCLE:   1185500052 RDMA bytes rec:          0
CYCLE:   1185500052 RDMA total latency:          0
CYCLE:   1185500052 WDMA bytes sent:          0
CYCLE:   1185500052 WDMA total latency:          0
CYCLE:   1186000052 Utilization ld q (incomplete):  0
CYCLE:   1186000052 RDMA bytes rec:          0
CYCLE:   1186000052 Utilization st q:  0
CYCLE:   1186000052 Utilization ld q:  0
CYCLE:   1186000052 Utilization:  0
CYCLE:   1186000052 Utilization ld q:  0
CYCLE:   1186000052 Utilization st q:  0
CYCLE:   1186000052 RDMA total latency:          0
CYCLE:   1186000052 Utilization st q (incomplete):  0
CYCLE:   1186000052 WDMA bytes sent:          0
CYCLE:   1186000052 Utilization ex q:  0
CYCLE:   1186000052 Utilization ex q (incomplete):  0
CYCLE:   1186000052 Utilization st q (incomplete):  0
CYCLE:   1186000052 Utilization ld q (incomplete):  0
CYCLE:   1186000052 WDMA total latency:          0
CYCLE:   1186000052 Utilization ex q:  0
CYCLE:   1186000052 Utilization:  0
CYCLE:   1186000052 Utilization ex q (incomplete):  0
CYCLE:   1186500052 RDMA bytes rec:          0
CYCLE:   1186500052 RDMA total latency:          0
CYCLE:   1186500052 WDMA bytes sent:          0
CYCLE:   1186500052 WDMA total latency:          0
CYCLE:   1187000052 RDMA bytes rec:          0
CYCLE:   1187000052 RDMA total latency:          0
CYCLE:   1187000052 WDMA bytes sent:          0
CYCLE:   1187000052 WDMA total latency:          0
CYCLE:   1187500052 RDMA bytes rec:          0
CYCLE:   1187500052 RDMA total latency:          0
CYCLE:   1187500052 WDMA bytes sent:          0
CYCLE:   1187500052 WDMA total latency:          0
CYCLE:   1188000052 Utilization ld q (incomplete):  0
CYCLE:   1188000052 RDMA bytes rec:          0
CYCLE:   1188000052 Utilization st q:  0
CYCLE:   1188000052 Utilization ld q:  0
CYCLE:   1188000052 Utilization:  0
CYCLE:   1188000052 Utilization ld q:  0
CYCLE:   1188000052 Utilization st q:  0
CYCLE:   1188000052 RDMA total latency:          0
CYCLE:   1188000052 Utilization st q (incomplete):  0
CYCLE:   1188000052 WDMA bytes sent:          0
CYCLE:   1188000052 Utilization ex q:  0
CYCLE:   1188000052 Utilization ex q (incomplete):  0
CYCLE:   1188000052 Utilization st q (incomplete):  0
CYCLE:   1188000052 Utilization ld q (incomplete):  0
CYCLE:   1188000052 WDMA total latency:          0
CYCLE:   1188000052 Utilization ex q:  0
CYCLE:   1188000052 Utilization:  0
CYCLE:   1188000052 Utilization ex q (incomplete):  0
CYCLE:   1188500052 RDMA bytes rec:          0
CYCLE:   1188500052 RDMA total latency:          0
CYCLE:   1188500052 WDMA bytes sent:          0
CYCLE:   1188500052 WDMA total latency:          0
CYCLE:   1189000052 RDMA bytes rec:          0
CYCLE:   1189000052 RDMA total latency:          0
CYCLE:   1189000052 WDMA bytes sent:          0
CYCLE:   1189000052 WDMA total latency:          0
CYCLE:   1189500052 RDMA bytes rec:          0
CYCLE:   1189500052 RDMA total latency:          0
CYCLE:   1189500052 WDMA bytes sent:          0
CYCLE:   1189500052 WDMA total latency:          0
CYCLE:   1190000052 Utilization ld q (incomplete):  0
CYCLE:   1190000052 RDMA bytes rec:          0
CYCLE:   1190000052 Utilization st q:  0
CYCLE:   1190000052 Utilization ld q:  0
CYCLE:   1190000052 Utilization:  0
CYCLE:   1190000052 Utilization ld q:  0
CYCLE:   1190000052 Utilization st q:  0
CYCLE:   1190000052 RDMA total latency:          0
CYCLE:   1190000052 Utilization st q (incomplete):  0
CYCLE:   1190000052 WDMA bytes sent:          0
CYCLE:   1190000052 Utilization ex q:  0
CYCLE:   1190000052 Utilization ex q (incomplete):  0
CYCLE:   1190000052 Utilization st q (incomplete):  0
CYCLE:   1190000052 Utilization ld q (incomplete):  0
CYCLE:   1190000052 WDMA total latency:          0
CYCLE:   1190000052 Utilization ex q:  0
CYCLE:   1190000052 Utilization:  0
CYCLE:   1190000052 Utilization ex q (incomplete):  0
CYCLE:   1190500052 RDMA bytes rec:          0
CYCLE:   1190500052 RDMA total latency:          0
CYCLE:   1190500052 WDMA bytes sent:          0
CYCLE:   1190500052 WDMA total latency:          0
CYCLE:   1191000052 RDMA bytes rec:          0
CYCLE:   1191000052 RDMA total latency:          0
CYCLE:   1191000052 WDMA bytes sent:          0
CYCLE:   1191000052 WDMA total latency:          0
CYCLE:   1191500052 RDMA bytes rec:          0
CYCLE:   1191500052 RDMA total latency:          0
CYCLE:   1191500052 WDMA bytes sent:          0
CYCLE:   1191500052 WDMA total latency:          0
CYCLE:   1192000052 Utilization ld q (incomplete):  0
CYCLE:   1192000052 RDMA bytes rec:          0
CYCLE:   1192000052 Utilization st q:  0
CYCLE:   1192000052 Utilization ld q:  0
CYCLE:   1192000052 Utilization:  0
CYCLE:   1192000052 Utilization ld q:  0
CYCLE:   1192000052 Utilization st q:  0
CYCLE:   1192000052 RDMA total latency:          0
CYCLE:   1192000052 Utilization st q (incomplete):  0
CYCLE:   1192000052 WDMA bytes sent:          0
CYCLE:   1192000052 Utilization ex q:  0
CYCLE:   1192000052 Utilization ex q (incomplete):  0
CYCLE:   1192000052 Utilization st q (incomplete):  0
CYCLE:   1192000052 Utilization ld q (incomplete):  0
CYCLE:   1192000052 WDMA total latency:          0
CYCLE:   1192000052 Utilization ex q:  0
CYCLE:   1192000052 Utilization:  0
CYCLE:   1192000052 Utilization ex q (incomplete):  0
CYCLE:   1192500052 RDMA bytes rec:          0
CYCLE:   1192500052 RDMA total latency:          0
CYCLE:   1192500052 WDMA bytes sent:          0
CYCLE:   1192500052 WDMA total latency:          0
CYCLE:   1193000052 RDMA bytes rec:          0
CYCLE:   1193000052 RDMA total latency:          0
CYCLE:   1193000052 WDMA bytes sent:          0
CYCLE:   1193000052 WDMA total latency:          0
CYCLE:   1193500052 RDMA bytes rec:          0
CYCLE:   1193500052 RDMA total latency:          0
CYCLE:   1193500052 WDMA bytes sent:          0
CYCLE:   1193500052 WDMA total latency:          0
CYCLE:   1194000052 Utilization ld q (incomplete):  0
CYCLE:   1194000052 RDMA bytes rec:          0
CYCLE:   1194000052 Utilization st q:  0
CYCLE:   1194000052 Utilization ld q:  0
CYCLE:   1194000052 Utilization:  0
CYCLE:   1194000052 Utilization ld q:  0
CYCLE:   1194000052 Utilization st q:  0
CYCLE:   1194000052 RDMA total latency:          0
CYCLE:   1194000052 Utilization st q (incomplete):  0
CYCLE:   1194000052 WDMA bytes sent:          0
CYCLE:   1194000052 Utilization ex q:  0
CYCLE:   1194000052 Utilization ex q (incomplete):  0
CYCLE:   1194000052 Utilization st q (incomplete):  0
CYCLE:   1194000052 Utilization ld q (incomplete):  0
CYCLE:   1194000052 WDMA total latency:          0
CYCLE:   1194000052 Utilization ex q:  0
CYCLE:   1194000052 Utilization:  0
CYCLE:   1194000052 Utilization ex q (incomplete):  0
CYCLE:   1194500052 RDMA bytes rec:          0
CYCLE:   1194500052 RDMA total latency:          0
CYCLE:   1194500052 WDMA bytes sent:          0
CYCLE:   1194500052 WDMA total latency:          0
CYCLE:   1195000052 RDMA bytes rec:          0
CYCLE:   1195000052 RDMA total latency:          0
CYCLE:   1195000052 WDMA bytes sent:          0
CYCLE:   1195000052 WDMA total latency:          0
CYCLE:   1195500052 RDMA bytes rec:          0
CYCLE:   1195500052 RDMA total latency:          0
CYCLE:   1195500052 WDMA bytes sent:          0
CYCLE:   1195500052 WDMA total latency:          0
CYCLE:   1196000052 Utilization ld q (incomplete):  0
CYCLE:   1196000052 RDMA bytes rec:          0
CYCLE:   1196000052 Utilization st q:  0
CYCLE:   1196000052 Utilization ld q:  0
CYCLE:   1196000052 Utilization:  0
CYCLE:   1196000052 Utilization ld q:  0
CYCLE:   1196000052 Utilization st q:  0
CYCLE:   1196000052 RDMA total latency:          0
CYCLE:   1196000052 Utilization st q (incomplete):  0
CYCLE:   1196000052 WDMA bytes sent:          0
CYCLE:   1196000052 Utilization ex q:  0
CYCLE:   1196000052 Utilization ex q (incomplete):  0
CYCLE:   1196000052 Utilization st q (incomplete):  0
CYCLE:   1196000052 Utilization ld q (incomplete):  0
CYCLE:   1196000052 WDMA total latency:          0
CYCLE:   1196000052 Utilization ex q:  0
CYCLE:   1196000052 Utilization:  0
CYCLE:   1196000052 Utilization ex q (incomplete):  0
CYCLE:   1196500052 RDMA bytes rec:          0
CYCLE:   1196500052 RDMA total latency:          0
CYCLE:   1196500052 WDMA bytes sent:          0
CYCLE:   1196500052 WDMA total latency:          0
CYCLE:   1197000052 RDMA bytes rec:          0
CYCLE:   1197000052 RDMA total latency:          0
CYCLE:   1197000052 WDMA bytes sent:          0
CYCLE:   1197000052 WDMA total latency:          0
CYCLE:   1197500052 RDMA bytes rec:          0
CYCLE:   1197500052 RDMA total latency:          0
CYCLE:   1197500052 WDMA bytes sent:          0
CYCLE:   1197500052 WDMA total latency:          0
CYCLE:   1198000052 Utilization ld q (incomplete):  0
CYCLE:   1198000052 RDMA bytes rec:          0
CYCLE:   1198000052 Utilization st q:  0
CYCLE:   1198000052 Utilization ld q:  0
CYCLE:   1198000052 Utilization:  0
CYCLE:   1198000052 Utilization ld q:  0
CYCLE:   1198000052 Utilization st q:  0
CYCLE:   1198000052 RDMA total latency:          0
CYCLE:   1198000052 Utilization st q (incomplete):  0
CYCLE:   1198000052 WDMA bytes sent:          0
CYCLE:   1198000052 Utilization ex q:  0
CYCLE:   1198000052 Utilization ex q (incomplete):  0
CYCLE:   1198000052 Utilization st q (incomplete):  0
CYCLE:   1198000052 Utilization ld q (incomplete):  0
CYCLE:   1198000052 WDMA total latency:          0
CYCLE:   1198000052 Utilization ex q:  0
CYCLE:   1198000052 Utilization:  0
CYCLE:   1198000052 Utilization ex q (incomplete):  0
CYCLE:   1198500052 RDMA bytes rec:          0
CYCLE:   1198500052 RDMA total latency:          0
CYCLE:   1198500052 WDMA bytes sent:          0
CYCLE:   1198500052 WDMA total latency:          0
CYCLE:   1199000052 RDMA bytes rec:          0
CYCLE:   1199000052 RDMA total latency:          0
CYCLE:   1199000052 WDMA bytes sent:          0
CYCLE:   1199000052 WDMA total latency:          0
CYCLE:   1199500052 RDMA bytes rec:          0
CYCLE:   1199500052 RDMA total latency:          0
CYCLE:   1199500052 WDMA bytes sent:          0
CYCLE:   1199500052 WDMA total latency:          0
CYCLE:   1200000052 Utilization ld q (incomplete):  0
CYCLE:   1200000052 RDMA bytes rec:          0
CYCLE:   1200000052 Utilization st q:  0
CYCLE:   1200000052 Utilization ld q:  0
CYCLE:   1200000052 Utilization:  0
CYCLE:   1200000052 Utilization ld q:  0
CYCLE:   1200000052 Utilization st q:  0
CYCLE:   1200000052 RDMA total latency:          0
CYCLE:   1200000052 Utilization st q (incomplete):  0
CYCLE:   1200000052 WDMA bytes sent:          0
CYCLE:   1200000052 Utilization ex q:  0
CYCLE:   1200000052 Utilization ex q (incomplete):  0
CYCLE:   1200000052 Utilization st q (incomplete):  0
CYCLE:   1200000052 Utilization ld q (incomplete):  0
CYCLE:   1200000052 WDMA total latency:          0
CYCLE:   1200000052 Utilization ex q:  0
CYCLE:   1200000052 Utilization:  0
CYCLE:   1200000052 Utilization ex q (incomplete):  0
CYCLE:   1200500052 RDMA bytes rec:          0
CYCLE:   1200500052 RDMA total latency:          0
CYCLE:   1200500052 WDMA bytes sent:          0
CYCLE:   1200500052 WDMA total latency:          0
CYCLE:   1201000052 RDMA bytes rec:          0
CYCLE:   1201000052 RDMA total latency:          0
CYCLE:   1201000052 WDMA bytes sent:          0
CYCLE:   1201000052 WDMA total latency:          0
CYCLE:   1201500052 RDMA bytes rec:          0
CYCLE:   1201500052 RDMA total latency:          0
CYCLE:   1201500052 WDMA bytes sent:          0
CYCLE:   1201500052 WDMA total latency:          0
CYCLE:   1202000052 Utilization ld q (incomplete):  0
CYCLE:   1202000052 RDMA bytes rec:          0
CYCLE:   1202000052 Utilization st q:  0
CYCLE:   1202000052 Utilization ld q:  0
CYCLE:   1202000052 Utilization:  0
CYCLE:   1202000052 Utilization ld q:  0
CYCLE:   1202000052 Utilization st q:  0
CYCLE:   1202000052 RDMA total latency:          0
CYCLE:   1202000052 Utilization st q (incomplete):  0
CYCLE:   1202000052 WDMA bytes sent:          0
CYCLE:   1202000052 Utilization ex q:  0
CYCLE:   1202000052 Utilization ex q (incomplete):  0
CYCLE:   1202000052 Utilization st q (incomplete):  0
CYCLE:   1202000052 Utilization ld q (incomplete):  0
CYCLE:   1202000052 WDMA total latency:          0
CYCLE:   1202000052 Utilization ex q:  0
CYCLE:   1202000052 Utilization:  0
CYCLE:   1202000052 Utilization ex q (incomplete):  0
CYCLE:   1202500052 RDMA bytes rec:          0
CYCLE:   1202500052 RDMA total latency:          0
CYCLE:   1202500052 WDMA bytes sent:          0
CYCLE:   1202500052 WDMA total latency:          0
CYCLE:   1203000052 RDMA bytes rec:          0
CYCLE:   1203000052 RDMA total latency:          0
CYCLE:   1203000052 WDMA bytes sent:          0
CYCLE:   1203000052 WDMA total latency:          0
CYCLE:   1203500052 RDMA bytes rec:          0
CYCLE:   1203500052 RDMA total latency:          0
CYCLE:   1203500052 WDMA bytes sent:          0
CYCLE:   1203500052 WDMA total latency:          0
CYCLE:   1204000052 Utilization ld q (incomplete):  0
CYCLE:   1204000052 RDMA bytes rec:          0
CYCLE:   1204000052 Utilization st q:  0
CYCLE:   1204000052 Utilization ld q:  0
CYCLE:   1204000052 Utilization:  0
CYCLE:   1204000052 Utilization ld q:  0
CYCLE:   1204000052 Utilization st q:  0
CYCLE:   1204000052 RDMA total latency:          0
CYCLE:   1204000052 Utilization st q (incomplete):  0
CYCLE:   1204000052 WDMA bytes sent:          0
CYCLE:   1204000052 Utilization ex q:  0
CYCLE:   1204000052 Utilization ex q (incomplete):  0
CYCLE:   1204000052 Utilization st q (incomplete):  0
CYCLE:   1204000052 Utilization ld q (incomplete):  0
CYCLE:   1204000052 WDMA total latency:          0
CYCLE:   1204000052 Utilization ex q:  0
CYCLE:   1204000052 Utilization:  0
CYCLE:   1204000052 Utilization ex q (incomplete):  0
CYCLE:   1204500052 RDMA bytes rec:          0
CYCLE:   1204500052 RDMA total latency:          0
CYCLE:   1204500052 WDMA bytes sent:          0
CYCLE:   1204500052 WDMA total latency:          0
CYCLE:   1205000052 RDMA bytes rec:          0
CYCLE:   1205000052 RDMA total latency:          0
CYCLE:   1205000052 WDMA bytes sent:          0
CYCLE:   1205000052 WDMA total latency:          0
CYCLE:   1205500052 RDMA bytes rec:          0
CYCLE:   1205500052 RDMA total latency:          0
CYCLE:   1205500052 WDMA bytes sent:          0
CYCLE:   1205500052 WDMA total latency:          0
CYCLE:   1206000052 Utilization ld q (incomplete):  0
CYCLE:   1206000052 RDMA bytes rec:          0
CYCLE:   1206000052 Utilization st q:  0
CYCLE:   1206000052 Utilization ld q:  0
CYCLE:   1206000052 Utilization:  0
CYCLE:   1206000052 Utilization ld q:  0
CYCLE:   1206000052 Utilization st q:  0
CYCLE:   1206000052 RDMA total latency:          0
CYCLE:   1206000052 Utilization st q (incomplete):  0
CYCLE:   1206000052 WDMA bytes sent:          0
CYCLE:   1206000052 Utilization ex q:  0
CYCLE:   1206000052 Utilization ex q (incomplete):  0
CYCLE:   1206000052 Utilization st q (incomplete):  0
CYCLE:   1206000052 Utilization ld q (incomplete):  0
CYCLE:   1206000052 WDMA total latency:          0
CYCLE:   1206000052 Utilization ex q:  0
CYCLE:   1206000052 Utilization:  0
CYCLE:   1206000052 Utilization ex q (incomplete):  0
CYCLE:   1206500052 RDMA bytes rec:          0
CYCLE:   1206500052 RDMA total latency:          0
CYCLE:   1206500052 WDMA bytes sent:          0
CYCLE:   1206500052 WDMA total latency:          0
CYCLE:   1207000052 RDMA bytes rec:          0
CYCLE:   1207000052 RDMA total latency:          0
CYCLE:   1207000052 WDMA bytes sent:          0
CYCLE:   1207000052 WDMA total latency:          0
CYCLE:   1207500052 RDMA bytes rec:          0
CYCLE:   1207500052 RDMA total latency:          0
CYCLE:   1207500052 WDMA bytes sent:          0
CYCLE:   1207500052 WDMA total latency:          0
CYCLE:   1208000052 Utilization ld q (incomplete):  0
CYCLE:   1208000052 RDMA bytes rec:          0
CYCLE:   1208000052 Utilization st q:  0
CYCLE:   1208000052 Utilization ld q:  0
CYCLE:   1208000052 Utilization:  0
CYCLE:   1208000052 Utilization ld q:  0
CYCLE:   1208000052 Utilization st q:  0
CYCLE:   1208000052 RDMA total latency:          0
CYCLE:   1208000052 Utilization st q (incomplete):  0
CYCLE:   1208000052 WDMA bytes sent:          0
CYCLE:   1208000052 Utilization ex q:  0
CYCLE:   1208000052 Utilization ex q (incomplete):  0
CYCLE:   1208000052 Utilization st q (incomplete):  0
CYCLE:   1208000052 Utilization ld q (incomplete):  0
CYCLE:   1208000052 WDMA total latency:          0
CYCLE:   1208000052 Utilization ex q:  0
CYCLE:   1208000052 Utilization:  0
CYCLE:   1208000052 Utilization ex q (incomplete):  0
CYCLE:   1208500052 RDMA bytes rec:          0
CYCLE:   1208500052 RDMA total latency:          0
CYCLE:   1208500052 WDMA bytes sent:          0
CYCLE:   1208500052 WDMA total latency:          0
CYCLE:   1209000052 RDMA bytes rec:          0
CYCLE:   1209000052 RDMA total latency:          0
CYCLE:   1209000052 WDMA bytes sent:          0
CYCLE:   1209000052 WDMA total latency:          0
CYCLE:   1209500052 RDMA bytes rec:          0
CYCLE:   1209500052 RDMA total latency:          0
CYCLE:   1209500052 WDMA bytes sent:          0
CYCLE:   1209500052 WDMA total latency:          0
CYCLE:   1210000052 Utilization ld q (incomplete):  0
CYCLE:   1210000052 RDMA bytes rec:          0
CYCLE:   1210000052 Utilization st q:  0
CYCLE:   1210000052 Utilization ld q:  0
CYCLE:   1210000052 Utilization:  0
CYCLE:   1210000052 Utilization ld q:  0
CYCLE:   1210000052 Utilization st q:  0
CYCLE:   1210000052 RDMA total latency:          0
CYCLE:   1210000052 Utilization st q (incomplete):  0
CYCLE:   1210000052 WDMA bytes sent:          0
CYCLE:   1210000052 Utilization ex q:  0
CYCLE:   1210000052 Utilization ex q (incomplete):  0
CYCLE:   1210000052 Utilization st q (incomplete):  0
CYCLE:   1210000052 Utilization ld q (incomplete):  0
CYCLE:   1210000052 WDMA total latency:          0
CYCLE:   1210000052 Utilization ex q:  0
CYCLE:   1210000052 Utilization:  0
CYCLE:   1210000052 Utilization ex q (incomplete):  0
CYCLE:   1210500052 RDMA bytes rec:          0
CYCLE:   1210500052 RDMA total latency:          0
CYCLE:   1210500052 WDMA bytes sent:          0
CYCLE:   1210500052 WDMA total latency:          0
CYCLE:   1211000052 RDMA bytes rec:          0
CYCLE:   1211000052 RDMA total latency:          0
CYCLE:   1211000052 WDMA bytes sent:          0
CYCLE:   1211000052 WDMA total latency:          0
CYCLE:   1211500052 RDMA bytes rec:          0
CYCLE:   1211500052 RDMA total latency:          0
CYCLE:   1211500052 WDMA bytes sent:          0
CYCLE:   1211500052 WDMA total latency:          0
CYCLE:   1212000052 Utilization ld q (incomplete):  0
CYCLE:   1212000052 RDMA bytes rec:          0
CYCLE:   1212000052 Utilization st q:  0
CYCLE:   1212000052 Utilization ld q:  0
CYCLE:   1212000052 Utilization:  0
CYCLE:   1212000052 Utilization ld q:  0
CYCLE:   1212000052 Utilization st q:  0
CYCLE:   1212000052 RDMA total latency:          0
CYCLE:   1212000052 Utilization st q (incomplete):  0
CYCLE:   1212000052 WDMA bytes sent:          0
CYCLE:   1212000052 Utilization ex q:  0
CYCLE:   1212000052 Utilization ex q (incomplete):  0
CYCLE:   1212000052 Utilization st q (incomplete):  0
CYCLE:   1212000052 Utilization ld q (incomplete):  0
CYCLE:   1212000052 WDMA total latency:          0
CYCLE:   1212000052 Utilization ex q:  0
CYCLE:   1212000052 Utilization:  0
CYCLE:   1212000052 Utilization ex q (incomplete):  0
CYCLE:   1212500052 RDMA bytes rec:          0
CYCLE:   1212500052 RDMA total latency:          0
CYCLE:   1212500052 WDMA bytes sent:          0
CYCLE:   1212500052 WDMA total latency:          0
CYCLE:   1213000052 RDMA bytes rec:          0
CYCLE:   1213000052 RDMA total latency:          0
CYCLE:   1213000052 WDMA bytes sent:          0
CYCLE:   1213000052 WDMA total latency:          0
CYCLE:   1213500052 RDMA bytes rec:          0
CYCLE:   1213500052 RDMA total latency:          0
CYCLE:   1213500052 WDMA bytes sent:          0
CYCLE:   1213500052 WDMA total latency:          0
CYCLE:   1214000052 Utilization ld q (incomplete):  0
CYCLE:   1214000052 RDMA bytes rec:          0
CYCLE:   1214000052 Utilization st q:  0
CYCLE:   1214000052 Utilization ld q:  0
CYCLE:   1214000052 Utilization:  0
CYCLE:   1214000052 Utilization ld q:  0
CYCLE:   1214000052 Utilization st q:  0
CYCLE:   1214000052 RDMA total latency:          0
CYCLE:   1214000052 Utilization st q (incomplete):  0
CYCLE:   1214000052 WDMA bytes sent:          0
CYCLE:   1214000052 Utilization ex q:  0
CYCLE:   1214000052 Utilization ex q (incomplete):  0
CYCLE:   1214000052 Utilization st q (incomplete):  0
CYCLE:   1214000052 Utilization ld q (incomplete):  0
CYCLE:   1214000052 WDMA total latency:          0
CYCLE:   1214000052 Utilization ex q:  0
CYCLE:   1214000052 Utilization:  0
CYCLE:   1214000052 Utilization ex q (incomplete):  0
CYCLE:   1214500052 RDMA bytes rec:          0
CYCLE:   1214500052 RDMA total latency:          0
CYCLE:   1214500052 WDMA bytes sent:          0
CYCLE:   1214500052 WDMA total latency:          0
CYCLE:   1215000052 RDMA bytes rec:          0
CYCLE:   1215000052 RDMA total latency:          0
CYCLE:   1215000052 WDMA bytes sent:          0
CYCLE:   1215000052 WDMA total latency:          0
CYCLE:   1215500052 RDMA bytes rec:          0
CYCLE:   1215500052 RDMA total latency:          0
CYCLE:   1215500052 WDMA bytes sent:          0
CYCLE:   1215500052 WDMA total latency:          0
CYCLE:   1216000052 Utilization ld q (incomplete):  0
CYCLE:   1216000052 RDMA bytes rec:          0
CYCLE:   1216000052 Utilization st q:  0
CYCLE:   1216000052 Utilization ld q:  0
CYCLE:   1216000052 Utilization:  0
CYCLE:   1216000052 Utilization ld q:  0
CYCLE:   1216000052 Utilization st q:  0
CYCLE:   1216000052 RDMA total latency:          0
CYCLE:   1216000052 Utilization st q (incomplete):  0
CYCLE:   1216000052 WDMA bytes sent:          0
CYCLE:   1216000052 Utilization ex q:  0
CYCLE:   1216000052 Utilization ex q (incomplete):  0
CYCLE:   1216000052 Utilization st q (incomplete):  0
CYCLE:   1216000052 Utilization ld q (incomplete):  0
CYCLE:   1216000052 WDMA total latency:          0
CYCLE:   1216000052 Utilization ex q:  0
CYCLE:   1216000052 Utilization:  0
CYCLE:   1216000052 Utilization ex q (incomplete):  0
CYCLE:   1216500052 RDMA bytes rec:          0
CYCLE:   1216500052 RDMA total latency:          0
CYCLE:   1216500052 WDMA bytes sent:          0
CYCLE:   1216500052 WDMA total latency:          0
CYCLE:   1217000052 RDMA bytes rec:          0
CYCLE:   1217000052 RDMA total latency:          0
CYCLE:   1217000052 WDMA bytes sent:          0
CYCLE:   1217000052 WDMA total latency:          0
CYCLE:   1217500052 RDMA bytes rec:          0
CYCLE:   1217500052 RDMA total latency:          0
CYCLE:   1217500052 WDMA bytes sent:          0
CYCLE:   1217500052 WDMA total latency:          0
CYCLE:   1218000052 Utilization ld q (incomplete):  0
CYCLE:   1218000052 RDMA bytes rec:          0
CYCLE:   1218000052 Utilization st q:  0
CYCLE:   1218000052 Utilization ld q:  0
CYCLE:   1218000052 Utilization:  0
CYCLE:   1218000052 Utilization ld q:  0
CYCLE:   1218000052 Utilization st q:  0
CYCLE:   1218000052 RDMA total latency:          0
CYCLE:   1218000052 Utilization st q (incomplete):  0
CYCLE:   1218000052 WDMA bytes sent:          0
CYCLE:   1218000052 Utilization ex q:  0
CYCLE:   1218000052 Utilization ex q (incomplete):  0
CYCLE:   1218000052 Utilization st q (incomplete):  0
CYCLE:   1218000052 Utilization ld q (incomplete):  0
CYCLE:   1218000052 WDMA total latency:          0
CYCLE:   1218000052 Utilization ex q:  0
CYCLE:   1218000052 Utilization:  0
CYCLE:   1218000052 Utilization ex q (incomplete):  0
CYCLE:   1218500052 RDMA bytes rec:          0
CYCLE:   1218500052 RDMA total latency:          0
CYCLE:   1218500052 WDMA bytes sent:          0
CYCLE:   1218500052 WDMA total latency:          0
CYCLE:   1219000052 RDMA bytes rec:          0
CYCLE:   1219000052 RDMA total latency:          0
CYCLE:   1219000052 WDMA bytes sent:          0
CYCLE:   1219000052 WDMA total latency:          0
CYCLE:   1219500052 RDMA bytes rec:          0
CYCLE:   1219500052 RDMA total latency:          0
CYCLE:   1219500052 WDMA bytes sent:          0
CYCLE:   1219500052 WDMA total latency:          0
CYCLE:   1220000052 Utilization ld q (incomplete):  0
CYCLE:   1220000052 RDMA bytes rec:          0
CYCLE:   1220000052 Utilization st q:  0
CYCLE:   1220000052 Utilization ld q:  0
CYCLE:   1220000052 Utilization:  0
CYCLE:   1220000052 Utilization ld q:  0
CYCLE:   1220000052 Utilization st q:  0
CYCLE:   1220000052 RDMA total latency:          0
CYCLE:   1220000052 Utilization st q (incomplete):  0
CYCLE:   1220000052 WDMA bytes sent:          0
CYCLE:   1220000052 Utilization ex q:  0
CYCLE:   1220000052 Utilization ex q (incomplete):  0
CYCLE:   1220000052 Utilization st q (incomplete):  0
CYCLE:   1220000052 Utilization ld q (incomplete):  0
CYCLE:   1220000052 WDMA total latency:          0
CYCLE:   1220000052 Utilization ex q:  0
CYCLE:   1220000052 Utilization:  0
CYCLE:   1220000052 Utilization ex q (incomplete):  0
CYCLE:   1220500052 RDMA bytes rec:          0
CYCLE:   1220500052 RDMA total latency:          0
CYCLE:   1220500052 WDMA bytes sent:          0
CYCLE:   1220500052 WDMA total latency:          0
CYCLE:   1221000052 RDMA bytes rec:          0
CYCLE:   1221000052 RDMA total latency:          0
CYCLE:   1221000052 WDMA bytes sent:          0
CYCLE:   1221000052 WDMA total latency:          0
CYCLE:   1221500052 RDMA bytes rec:          0
CYCLE:   1221500052 RDMA total latency:          0
CYCLE:   1221500052 WDMA bytes sent:          0
CYCLE:   1221500052 WDMA total latency:          0
CYCLE:   1222000052 Utilization ld q (incomplete):  0
CYCLE:   1222000052 RDMA bytes rec:          0
CYCLE:   1222000052 Utilization st q:  0
CYCLE:   1222000052 Utilization ld q:  0
CYCLE:   1222000052 Utilization:  0
CYCLE:   1222000052 Utilization ld q:  0
CYCLE:   1222000052 Utilization st q:  0
CYCLE:   1222000052 RDMA total latency:          0
CYCLE:   1222000052 Utilization st q (incomplete):  0
CYCLE:   1222000052 WDMA bytes sent:          0
CYCLE:   1222000052 Utilization ex q:  0
CYCLE:   1222000052 Utilization ex q (incomplete):  0
CYCLE:   1222000052 Utilization st q (incomplete):  0
CYCLE:   1222000052 Utilization ld q (incomplete):  0
CYCLE:   1222000052 WDMA total latency:          0
CYCLE:   1222000052 Utilization ex q:  0
CYCLE:   1222000052 Utilization:  0
CYCLE:   1222000052 Utilization ex q (incomplete):  0
CYCLE:   1222500052 RDMA bytes rec:          0
CYCLE:   1222500052 RDMA total latency:          0
CYCLE:   1222500052 WDMA bytes sent:          0
CYCLE:   1222500052 WDMA total latency:          0
CYCLE:   1223000052 RDMA bytes rec:          0
CYCLE:   1223000052 RDMA total latency:          0
CYCLE:   1223000052 WDMA bytes sent:          0
CYCLE:   1223000052 WDMA total latency:          0
CYCLE:   1223500052 RDMA bytes rec:          0
CYCLE:   1223500052 RDMA total latency:          0
CYCLE:   1223500052 WDMA bytes sent:          0
CYCLE:   1223500052 WDMA total latency:          0
CYCLE:   1224000052 Utilization ld q (incomplete):  0
CYCLE:   1224000052 RDMA bytes rec:          0
CYCLE:   1224000052 Utilization st q:  0
CYCLE:   1224000052 Utilization ld q:  0
CYCLE:   1224000052 Utilization:  0
CYCLE:   1224000052 Utilization ld q:  0
CYCLE:   1224000052 Utilization st q:  0
CYCLE:   1224000052 RDMA total latency:          0
CYCLE:   1224000052 Utilization st q (incomplete):  0
CYCLE:   1224000052 WDMA bytes sent:          0
CYCLE:   1224000052 Utilization ex q:  0
CYCLE:   1224000052 Utilization ex q (incomplete):  0
CYCLE:   1224000052 Utilization st q (incomplete):  0
CYCLE:   1224000052 Utilization ld q (incomplete):  0
CYCLE:   1224000052 WDMA total latency:          0
CYCLE:   1224000052 Utilization ex q:  0
CYCLE:   1224000052 Utilization:  0
CYCLE:   1224000052 Utilization ex q (incomplete):  0
CYCLE:   1224500052 RDMA bytes rec:          0
CYCLE:   1224500052 RDMA total latency:          0
CYCLE:   1224500052 WDMA bytes sent:          0
CYCLE:   1224500052 WDMA total latency:          0
CYCLE:   1225000052 RDMA bytes rec:          0
CYCLE:   1225000052 RDMA total latency:          0
CYCLE:   1225000052 WDMA bytes sent:          0
CYCLE:   1225000052 WDMA total latency:          0
CYCLE:   1225500052 RDMA bytes rec:          0
CYCLE:   1225500052 RDMA total latency:          0
CYCLE:   1225500052 WDMA bytes sent:          0
CYCLE:   1225500052 WDMA total latency:          0
CYCLE:   1226000052 Utilization ld q (incomplete):  0
CYCLE:   1226000052 RDMA bytes rec:          0
CYCLE:   1226000052 Utilization st q:  0
CYCLE:   1226000052 Utilization ld q:  0
CYCLE:   1226000052 Utilization:  0
CYCLE:   1226000052 Utilization ld q:  0
CYCLE:   1226000052 Utilization st q:  0
CYCLE:   1226000052 RDMA total latency:          0
CYCLE:   1226000052 Utilization st q (incomplete):  0
CYCLE:   1226000052 WDMA bytes sent:          0
CYCLE:   1226000052 Utilization ex q:  0
CYCLE:   1226000052 Utilization ex q (incomplete):  0
CYCLE:   1226000052 Utilization st q (incomplete):  0
CYCLE:   1226000052 Utilization ld q (incomplete):  0
CYCLE:   1226000052 WDMA total latency:          0
CYCLE:   1226000052 Utilization ex q:  0
CYCLE:   1226000052 Utilization:  0
CYCLE:   1226000052 Utilization ex q (incomplete):  0
CYCLE:   1226500052 RDMA bytes rec:          0
CYCLE:   1226500052 RDMA total latency:          0
CYCLE:   1226500052 WDMA bytes sent:          0
CYCLE:   1226500052 WDMA total latency:          0
CYCLE:   1227000052 RDMA bytes rec:          0
CYCLE:   1227000052 RDMA total latency:          0
CYCLE:   1227000052 WDMA bytes sent:          0
CYCLE:   1227000052 WDMA total latency:          0
CYCLE:   1227500052 RDMA bytes rec:          0
CYCLE:   1227500052 RDMA total latency:          0
CYCLE:   1227500052 WDMA bytes sent:          0
CYCLE:   1227500052 WDMA total latency:          0
CYCLE:   1228000052 Utilization ld q (incomplete):  0
CYCLE:   1228000052 RDMA bytes rec:          0
CYCLE:   1228000052 Utilization st q:  0
CYCLE:   1228000052 Utilization ld q:  0
CYCLE:   1228000052 Utilization:  0
CYCLE:   1228000052 Utilization ld q:  0
CYCLE:   1228000052 Utilization st q:  0
CYCLE:   1228000052 RDMA total latency:          0
CYCLE:   1228000052 Utilization st q (incomplete):  0
CYCLE:   1228000052 WDMA bytes sent:          0
CYCLE:   1228000052 Utilization ex q:  0
CYCLE:   1228000052 Utilization ex q (incomplete):  0
CYCLE:   1228000052 Utilization st q (incomplete):  0
CYCLE:   1228000052 Utilization ld q (incomplete):  0
CYCLE:   1228000052 WDMA total latency:          0
CYCLE:   1228000052 Utilization ex q:  0
CYCLE:   1228000052 Utilization:  0
CYCLE:   1228000052 Utilization ex q (incomplete):  0
CYCLE:   1228500052 RDMA bytes rec:          0
CYCLE:   1228500052 RDMA total latency:          0
CYCLE:   1228500052 WDMA bytes sent:          0
CYCLE:   1228500052 WDMA total latency:          0
CYCLE:   1229000052 RDMA bytes rec:          0
CYCLE:   1229000052 RDMA total latency:          0
CYCLE:   1229000052 WDMA bytes sent:          0
CYCLE:   1229000052 WDMA total latency:          0
CYCLE:   1229500052 RDMA bytes rec:          0
CYCLE:   1229500052 RDMA total latency:          0
CYCLE:   1229500052 WDMA bytes sent:          0
CYCLE:   1229500052 WDMA total latency:          0
CYCLE:   1230000052 Utilization ld q (incomplete):  0
CYCLE:   1230000052 RDMA bytes rec:          0
CYCLE:   1230000052 Utilization st q:  0
CYCLE:   1230000052 Utilization ld q:  0
CYCLE:   1230000052 Utilization:  0
CYCLE:   1230000052 Utilization ld q:  0
CYCLE:   1230000052 Utilization st q:  0
CYCLE:   1230000052 RDMA total latency:          0
CYCLE:   1230000052 Utilization st q (incomplete):  0
CYCLE:   1230000052 WDMA bytes sent:          0
CYCLE:   1230000052 Utilization ex q:  0
CYCLE:   1230000052 Utilization ex q (incomplete):  0
CYCLE:   1230000052 Utilization st q (incomplete):  0
CYCLE:   1230000052 Utilization ld q (incomplete):  0
CYCLE:   1230000052 WDMA total latency:          0
CYCLE:   1230000052 Utilization ex q:  0
CYCLE:   1230000052 Utilization:  0
CYCLE:   1230000052 Utilization ex q (incomplete):  0
CYCLE:   1230500052 RDMA bytes rec:          0
CYCLE:   1230500052 RDMA total latency:          0
CYCLE:   1230500052 WDMA bytes sent:          0
CYCLE:   1230500052 WDMA total latency:          0
CYCLE:   1231000052 RDMA bytes rec:          0
CYCLE:   1231000052 RDMA total latency:          0
CYCLE:   1231000052 WDMA bytes sent:          0
CYCLE:   1231000052 WDMA total latency:          0
CYCLE:   1231500052 RDMA bytes rec:          0
CYCLE:   1231500052 RDMA total latency:          0
CYCLE:   1231500052 WDMA bytes sent:          0
CYCLE:   1231500052 WDMA total latency:          0
CYCLE:   1232000052 Utilization ld q (incomplete):  0
CYCLE:   1232000052 RDMA bytes rec:          0
CYCLE:   1232000052 Utilization st q:  0
CYCLE:   1232000052 Utilization ld q:  0
CYCLE:   1232000052 Utilization:  0
CYCLE:   1232000052 Utilization ld q:  0
CYCLE:   1232000052 Utilization st q:  0
CYCLE:   1232000052 RDMA total latency:          0
CYCLE:   1232000052 Utilization st q (incomplete):  0
CYCLE:   1232000052 WDMA bytes sent:          0
CYCLE:   1232000052 Utilization ex q:  0
CYCLE:   1232000052 Utilization ex q (incomplete):  0
CYCLE:   1232000052 Utilization st q (incomplete):  0
CYCLE:   1232000052 Utilization ld q (incomplete):  0
CYCLE:   1232000052 WDMA total latency:          0
CYCLE:   1232000052 Utilization ex q:  0
CYCLE:   1232000052 Utilization:  0
CYCLE:   1232000052 Utilization ex q (incomplete):  0
CYCLE:   1232500052 RDMA bytes rec:          0
CYCLE:   1232500052 RDMA total latency:          0
CYCLE:   1232500052 WDMA bytes sent:          0
CYCLE:   1232500052 WDMA total latency:          0
CYCLE:   1233000052 RDMA bytes rec:          0
CYCLE:   1233000052 RDMA total latency:          0
CYCLE:   1233000052 WDMA bytes sent:          0
CYCLE:   1233000052 WDMA total latency:          0
CYCLE:   1233500052 RDMA bytes rec:          0
CYCLE:   1233500052 RDMA total latency:          0
CYCLE:   1233500052 WDMA bytes sent:          0
CYCLE:   1233500052 WDMA total latency:          0
CYCLE:   1234000052 Utilization ld q (incomplete):  0
CYCLE:   1234000052 RDMA bytes rec:          0
CYCLE:   1234000052 Utilization st q:  0
CYCLE:   1234000052 Utilization ld q:  0
CYCLE:   1234000052 Utilization:  0
CYCLE:   1234000052 Utilization ld q:  0
CYCLE:   1234000052 Utilization st q:  0
CYCLE:   1234000052 RDMA total latency:          0
CYCLE:   1234000052 Utilization st q (incomplete):  0
CYCLE:   1234000052 WDMA bytes sent:          0
CYCLE:   1234000052 Utilization ex q:  0
CYCLE:   1234000052 Utilization ex q (incomplete):  0
CYCLE:   1234000052 Utilization st q (incomplete):  0
CYCLE:   1234000052 Utilization ld q (incomplete):  0
CYCLE:   1234000052 WDMA total latency:          0
CYCLE:   1234000052 Utilization ex q:  0
CYCLE:   1234000052 Utilization:  0
CYCLE:   1234000052 Utilization ex q (incomplete):  0
CYCLE:   1234500052 RDMA bytes rec:          0
CYCLE:   1234500052 RDMA total latency:          0
CYCLE:   1234500052 WDMA bytes sent:          0
CYCLE:   1234500052 WDMA total latency:          0
CYCLE:   1235000052 RDMA bytes rec:          0
CYCLE:   1235000052 RDMA total latency:          0
CYCLE:   1235000052 WDMA bytes sent:          0
CYCLE:   1235000052 WDMA total latency:          0
CYCLE:   1235500052 RDMA bytes rec:          0
CYCLE:   1235500052 RDMA total latency:          0
CYCLE:   1235500052 WDMA bytes sent:          0
CYCLE:   1235500052 WDMA total latency:          0
CYCLE:   1236000052 Utilization ld q (incomplete):  0
CYCLE:   1236000052 RDMA bytes rec:          0
CYCLE:   1236000052 Utilization st q:  0
CYCLE:   1236000052 Utilization ld q:  0
CYCLE:   1236000052 Utilization:  0
CYCLE:   1236000052 Utilization ld q:  0
CYCLE:   1236000052 Utilization st q:  0
CYCLE:   1236000052 RDMA total latency:          0
CYCLE:   1236000052 Utilization st q (incomplete):  0
CYCLE:   1236000052 WDMA bytes sent:          0
CYCLE:   1236000052 Utilization ex q:  0
CYCLE:   1236000052 Utilization ex q (incomplete):  0
CYCLE:   1236000052 Utilization st q (incomplete):  0
CYCLE:   1236000052 Utilization ld q (incomplete):  0
CYCLE:   1236000052 WDMA total latency:          0
CYCLE:   1236000052 Utilization ex q:  0
CYCLE:   1236000052 Utilization:  0
CYCLE:   1236000052 Utilization ex q (incomplete):  0
CYCLE:   1236500052 RDMA bytes rec:          0
CYCLE:   1236500052 RDMA total latency:          0
CYCLE:   1236500052 WDMA bytes sent:          0
CYCLE:   1236500052 WDMA total latency:          0
CYCLE:   1237000052 RDMA bytes rec:          0
CYCLE:   1237000052 RDMA total latency:          0
CYCLE:   1237000052 WDMA bytes sent:          0
CYCLE:   1237000052 WDMA total latency:          0
CYCLE:   1237500052 RDMA bytes rec:          0
CYCLE:   1237500052 RDMA total latency:          0
CYCLE:   1237500052 WDMA bytes sent:          0
CYCLE:   1237500052 WDMA total latency:          0
CYCLE:   1238000052 Utilization ld q (incomplete):  0
CYCLE:   1238000052 RDMA bytes rec:          0
CYCLE:   1238000052 Utilization st q:  0
CYCLE:   1238000052 Utilization ld q:  0
CYCLE:   1238000052 Utilization:  0
CYCLE:   1238000052 Utilization ld q:  0
CYCLE:   1238000052 Utilization st q:  0
CYCLE:   1238000052 RDMA total latency:          0
CYCLE:   1238000052 Utilization st q (incomplete):  0
CYCLE:   1238000052 WDMA bytes sent:          0
CYCLE:   1238000052 Utilization ex q:  0
CYCLE:   1238000052 Utilization ex q (incomplete):  0
CYCLE:   1238000052 Utilization st q (incomplete):  0
CYCLE:   1238000052 Utilization ld q (incomplete):  0
CYCLE:   1238000052 WDMA total latency:          0
CYCLE:   1238000052 Utilization ex q:  0
CYCLE:   1238000052 Utilization:  0
CYCLE:   1238000052 Utilization ex q (incomplete):  0
CYCLE:   1238500052 RDMA bytes rec:          0
CYCLE:   1238500052 RDMA total latency:          0
CYCLE:   1238500052 WDMA bytes sent:          0
CYCLE:   1238500052 WDMA total latency:          0
CYCLE:   1239000052 RDMA bytes rec:          0
CYCLE:   1239000052 RDMA total latency:          0
CYCLE:   1239000052 WDMA bytes sent:          0
CYCLE:   1239000052 WDMA total latency:          0
CYCLE:   1239500052 RDMA bytes rec:          0
CYCLE:   1239500052 RDMA total latency:          0
CYCLE:   1239500052 WDMA bytes sent:          0
CYCLE:   1239500052 WDMA total latency:          0
CYCLE:   1240000052 Utilization ld q (incomplete):  0
CYCLE:   1240000052 RDMA bytes rec:          0
CYCLE:   1240000052 Utilization st q:  0
CYCLE:   1240000052 Utilization ld q:  0
CYCLE:   1240000052 Utilization:  0
CYCLE:   1240000052 Utilization ld q:  0
CYCLE:   1240000052 Utilization st q:  0
CYCLE:   1240000052 RDMA total latency:          0
CYCLE:   1240000052 Utilization st q (incomplete):  0
CYCLE:   1240000052 WDMA bytes sent:          0
CYCLE:   1240000052 Utilization ex q:  0
CYCLE:   1240000052 Utilization ex q (incomplete):  0
CYCLE:   1240000052 Utilization st q (incomplete):  0
CYCLE:   1240000052 Utilization ld q (incomplete):  0
CYCLE:   1240000052 WDMA total latency:          0
CYCLE:   1240000052 Utilization ex q:  0
CYCLE:   1240000052 Utilization:  0
CYCLE:   1240000052 Utilization ex q (incomplete):  0
CYCLE:   1240500052 RDMA bytes rec:          0
CYCLE:   1240500052 RDMA total latency:          0
CYCLE:   1240500052 WDMA bytes sent:          0
CYCLE:   1240500052 WDMA total latency:          0
CYCLE:   1241000052 RDMA bytes rec:          0
CYCLE:   1241000052 RDMA total latency:          0
CYCLE:   1241000052 WDMA bytes sent:          0
CYCLE:   1241000052 WDMA total latency:          0
CYCLE:   1241500052 RDMA bytes rec:          0
CYCLE:   1241500052 RDMA total latency:          0
CYCLE:   1241500052 WDMA bytes sent:          0
CYCLE:   1241500052 WDMA total latency:          0
CYCLE:   1242000052 Utilization ld q (incomplete):  0
CYCLE:   1242000052 RDMA bytes rec:          0
CYCLE:   1242000052 Utilization st q:  0
CYCLE:   1242000052 Utilization ld q:  0
CYCLE:   1242000052 Utilization:  0
CYCLE:   1242000052 Utilization ld q:  0
CYCLE:   1242000052 Utilization st q:  0
CYCLE:   1242000052 RDMA total latency:          0
CYCLE:   1242000052 Utilization st q (incomplete):  0
CYCLE:   1242000052 WDMA bytes sent:          0
CYCLE:   1242000052 Utilization ex q:  0
CYCLE:   1242000052 Utilization ex q (incomplete):  0
CYCLE:   1242000052 Utilization st q (incomplete):  0
CYCLE:   1242000052 Utilization ld q (incomplete):  0
CYCLE:   1242000052 WDMA total latency:          0
CYCLE:   1242000052 Utilization ex q:  0
CYCLE:   1242000052 Utilization:  0
CYCLE:   1242000052 Utilization ex q (incomplete):  0
CYCLE:   1242500052 RDMA bytes rec:          0
CYCLE:   1242500052 RDMA total latency:          0
CYCLE:   1242500052 WDMA bytes sent:          0
CYCLE:   1242500052 WDMA total latency:          0
CYCLE:   1243000052 RDMA bytes rec:          0
CYCLE:   1243000052 RDMA total latency:          0
CYCLE:   1243000052 WDMA bytes sent:          0
CYCLE:   1243000052 WDMA total latency:          0
CYCLE:   1243500052 RDMA bytes rec:          0
CYCLE:   1243500052 RDMA total latency:          0
CYCLE:   1243500052 WDMA bytes sent:          0
CYCLE:   1243500052 WDMA total latency:          0
CYCLE:   1244000052 Utilization ld q (incomplete):  0
CYCLE:   1244000052 RDMA bytes rec:          0
CYCLE:   1244000052 Utilization st q:  0
CYCLE:   1244000052 Utilization ld q:  0
CYCLE:   1244000052 Utilization:  0
CYCLE:   1244000052 Utilization ld q:  0
CYCLE:   1244000052 Utilization st q:  0
CYCLE:   1244000052 RDMA total latency:          0
CYCLE:   1244000052 Utilization st q (incomplete):  0
CYCLE:   1244000052 WDMA bytes sent:          0
CYCLE:   1244000052 Utilization ex q:  0
CYCLE:   1244000052 Utilization ex q (incomplete):  0
CYCLE:   1244000052 Utilization st q (incomplete):  0
CYCLE:   1244000052 Utilization ld q (incomplete):  0
CYCLE:   1244000052 WDMA total latency:          0
CYCLE:   1244000052 Utilization ex q:  0
CYCLE:   1244000052 Utilization:  0
CYCLE:   1244000052 Utilization ex q (incomplete):  0
CYCLE:   1244500052 RDMA bytes rec:          0
CYCLE:   1244500052 RDMA total latency:          0
CYCLE:   1244500052 WDMA bytes sent:          0
CYCLE:   1244500052 WDMA total latency:          0
CYCLE:   1245000052 RDMA bytes rec:          0
CYCLE:   1245000052 RDMA total latency:          0
CYCLE:   1245000052 WDMA bytes sent:          0
CYCLE:   1245000052 WDMA total latency:          0
CYCLE:   1245500052 RDMA bytes rec:          0
CYCLE:   1245500052 RDMA total latency:          0
CYCLE:   1245500052 WDMA bytes sent:          0
CYCLE:   1245500052 WDMA total latency:          0
CYCLE:   1246000052 Utilization ld q (incomplete):  0
CYCLE:   1246000052 RDMA bytes rec:          0
CYCLE:   1246000052 Utilization st q:  0
CYCLE:   1246000052 Utilization ld q:  0
CYCLE:   1246000052 Utilization:  0
CYCLE:   1246000052 Utilization ld q:  0
CYCLE:   1246000052 Utilization st q:  0
CYCLE:   1246000052 RDMA total latency:          0
CYCLE:   1246000052 Utilization st q (incomplete):  0
CYCLE:   1246000052 WDMA bytes sent:          0
CYCLE:   1246000052 Utilization ex q:  0
CYCLE:   1246000052 Utilization ex q (incomplete):  0
CYCLE:   1246000052 Utilization st q (incomplete):  0
CYCLE:   1246000052 Utilization ld q (incomplete):  0
CYCLE:   1246000052 WDMA total latency:          0
CYCLE:   1246000052 Utilization ex q:  0
CYCLE:   1246000052 Utilization:  0
CYCLE:   1246000052 Utilization ex q (incomplete):  0
CYCLE:   1246500052 RDMA bytes rec:          0
CYCLE:   1246500052 RDMA total latency:          0
CYCLE:   1246500052 WDMA bytes sent:          0
CYCLE:   1246500052 WDMA total latency:          0
CYCLE:   1247000052 RDMA bytes rec:          0
CYCLE:   1247000052 RDMA total latency:          0
CYCLE:   1247000052 WDMA bytes sent:          0
CYCLE:   1247000052 WDMA total latency:          0
CYCLE:   1247500052 RDMA bytes rec:          0
CYCLE:   1247500052 RDMA total latency:          0
CYCLE:   1247500052 WDMA bytes sent:          0
CYCLE:   1247500052 WDMA total latency:          0
CYCLE:   1248000052 Utilization ld q (incomplete):  0
CYCLE:   1248000052 RDMA bytes rec:          0
CYCLE:   1248000052 Utilization st q:  0
CYCLE:   1248000052 Utilization ld q:  0
CYCLE:   1248000052 Utilization:  0
CYCLE:   1248000052 Utilization ld q:  0
CYCLE:   1248000052 Utilization st q:  0
CYCLE:   1248000052 RDMA total latency:          0
CYCLE:   1248000052 Utilization st q (incomplete):  0
CYCLE:   1248000052 WDMA bytes sent:          0
CYCLE:   1248000052 Utilization ex q:  0
CYCLE:   1248000052 Utilization ex q (incomplete):  0
CYCLE:   1248000052 Utilization st q (incomplete):  0
CYCLE:   1248000052 Utilization ld q (incomplete):  0
CYCLE:   1248000052 WDMA total latency:          0
CYCLE:   1248000052 Utilization ex q:  0
CYCLE:   1248000052 Utilization:  0
CYCLE:   1248000052 Utilization ex q (incomplete):  0
CYCLE:   1248500052 RDMA bytes rec:          0
CYCLE:   1248500052 RDMA total latency:          0
CYCLE:   1248500052 WDMA bytes sent:          0
CYCLE:   1248500052 WDMA total latency:          0
CYCLE:   1249000052 RDMA bytes rec:          0
CYCLE:   1249000052 RDMA total latency:          0
CYCLE:   1249000052 WDMA bytes sent:          0
CYCLE:   1249000052 WDMA total latency:          0
CYCLE:   1249500052 RDMA bytes rec:          0
CYCLE:   1249500052 RDMA total latency:          0
CYCLE:   1249500052 WDMA bytes sent:          0
CYCLE:   1249500052 WDMA total latency:          0
CYCLE:   1250000052 Utilization ld q (incomplete):  0
CYCLE:   1250000052 RDMA bytes rec:          0
CYCLE:   1250000052 Utilization st q:  0
CYCLE:   1250000052 Utilization ld q:  0
CYCLE:   1250000052 Utilization:  0
CYCLE:   1250000052 Utilization ld q:  0
CYCLE:   1250000052 Utilization st q:  0
CYCLE:   1250000052 RDMA total latency:          0
CYCLE:   1250000052 Utilization st q (incomplete):  0
CYCLE:   1250000052 WDMA bytes sent:          0
CYCLE:   1250000052 Utilization ex q:  0
CYCLE:   1250000052 Utilization ex q (incomplete):  0
CYCLE:   1250000052 Utilization st q (incomplete):  0
CYCLE:   1250000052 Utilization ld q (incomplete):  0
CYCLE:   1250000052 WDMA total latency:          0
CYCLE:   1250000052 Utilization ex q:  0
CYCLE:   1250000052 Utilization:  0
CYCLE:   1250000052 Utilization ex q (incomplete):  0
CYCLE:   1250500052 RDMA bytes rec:          0
CYCLE:   1250500052 RDMA total latency:          0
CYCLE:   1250500052 WDMA bytes sent:          0
CYCLE:   1250500052 WDMA total latency:          0
CYCLE:   1251000052 RDMA bytes rec:          0
CYCLE:   1251000052 RDMA total latency:          0
CYCLE:   1251000052 WDMA bytes sent:          0
CYCLE:   1251000052 WDMA total latency:          0
CYCLE:   1251500052 RDMA bytes rec:          0
CYCLE:   1251500052 RDMA total latency:          0
CYCLE:   1251500052 WDMA bytes sent:          0
CYCLE:   1251500052 WDMA total latency:          0
CYCLE:   1252000052 Utilization ld q (incomplete):  0
CYCLE:   1252000052 RDMA bytes rec:          0
CYCLE:   1252000052 Utilization st q:  0
CYCLE:   1252000052 Utilization ld q:  0
CYCLE:   1252000052 Utilization:  0
CYCLE:   1252000052 Utilization ld q:  0
CYCLE:   1252000052 Utilization st q:  0
CYCLE:   1252000052 RDMA total latency:          0
CYCLE:   1252000052 Utilization st q (incomplete):  0
CYCLE:   1252000052 WDMA bytes sent:          0
CYCLE:   1252000052 Utilization ex q:  0
CYCLE:   1252000052 Utilization ex q (incomplete):  0
CYCLE:   1252000052 Utilization st q (incomplete):  0
CYCLE:   1252000052 Utilization ld q (incomplete):  0
CYCLE:   1252000052 WDMA total latency:          0
CYCLE:   1252000052 Utilization ex q:  0
CYCLE:   1252000052 Utilization:  0
CYCLE:   1252000052 Utilization ex q (incomplete):  0
CYCLE:   1252500052 RDMA bytes rec:          0
CYCLE:   1252500052 RDMA total latency:          0
CYCLE:   1252500052 WDMA bytes sent:          0
CYCLE:   1252500052 WDMA total latency:          0
CYCLE:   1253000052 RDMA bytes rec:          0
CYCLE:   1253000052 RDMA total latency:          0
CYCLE:   1253000052 WDMA bytes sent:          0
CYCLE:   1253000052 WDMA total latency:          0
CYCLE:   1253500052 RDMA bytes rec:          0
CYCLE:   1253500052 RDMA total latency:          0
CYCLE:   1253500052 WDMA bytes sent:          0
CYCLE:   1253500052 WDMA total latency:          0
CYCLE:   1254000052 Utilization ld q (incomplete):  0
CYCLE:   1254000052 RDMA bytes rec:          0
CYCLE:   1254000052 Utilization st q:  0
CYCLE:   1254000052 Utilization ld q:  0
CYCLE:   1254000052 Utilization:  0
CYCLE:   1254000052 Utilization ld q:  0
CYCLE:   1254000052 Utilization st q:  0
CYCLE:   1254000052 RDMA total latency:          0
CYCLE:   1254000052 Utilization st q (incomplete):  0
CYCLE:   1254000052 WDMA bytes sent:          0
CYCLE:   1254000052 Utilization ex q:  0
CYCLE:   1254000052 Utilization ex q (incomplete):  0
CYCLE:   1254000052 Utilization st q (incomplete):  0
CYCLE:   1254000052 Utilization ld q (incomplete):  0
CYCLE:   1254000052 WDMA total latency:          0
CYCLE:   1254000052 Utilization ex q:  0
CYCLE:   1254000052 Utilization:  0
CYCLE:   1254000052 Utilization ex q (incomplete):  0
CYCLE:   1254500052 RDMA bytes rec:          0
CYCLE:   1254500052 RDMA total latency:          0
CYCLE:   1254500052 WDMA bytes sent:          0
CYCLE:   1254500052 WDMA total latency:          0
CYCLE:   1255000052 RDMA bytes rec:          0
CYCLE:   1255000052 RDMA total latency:          0
CYCLE:   1255000052 WDMA bytes sent:          0
CYCLE:   1255000052 WDMA total latency:          0
CYCLE:   1255500052 RDMA bytes rec:          0
CYCLE:   1255500052 RDMA total latency:          0
CYCLE:   1255500052 WDMA bytes sent:          0
CYCLE:   1255500052 WDMA total latency:          0
CYCLE:   1256000052 Utilization ld q (incomplete):  0
CYCLE:   1256000052 RDMA bytes rec:          0
CYCLE:   1256000052 Utilization st q:  0
CYCLE:   1256000052 Utilization ld q:  0
CYCLE:   1256000052 Utilization:  0
CYCLE:   1256000052 Utilization ld q:  0
CYCLE:   1256000052 Utilization st q:  0
CYCLE:   1256000052 RDMA total latency:          0
CYCLE:   1256000052 Utilization st q (incomplete):  0
CYCLE:   1256000052 WDMA bytes sent:          0
CYCLE:   1256000052 Utilization ex q:  0
CYCLE:   1256000052 Utilization ex q (incomplete):  0
CYCLE:   1256000052 Utilization st q (incomplete):  0
CYCLE:   1256000052 Utilization ld q (incomplete):  0
CYCLE:   1256000052 WDMA total latency:          0
CYCLE:   1256000052 Utilization ex q:  0
CYCLE:   1256000052 Utilization:  0
CYCLE:   1256000052 Utilization ex q (incomplete):  0
CYCLE:   1256500052 RDMA bytes rec:          0
CYCLE:   1256500052 RDMA total latency:          0
CYCLE:   1256500052 WDMA bytes sent:          0
CYCLE:   1256500052 WDMA total latency:          0
CYCLE:   1257000052 RDMA bytes rec:          0
CYCLE:   1257000052 RDMA total latency:          0
CYCLE:   1257000052 WDMA bytes sent:          0
CYCLE:   1257000052 WDMA total latency:          0
CYCLE:   1257500052 RDMA bytes rec:          0
CYCLE:   1257500052 RDMA total latency:          0
CYCLE:   1257500052 WDMA bytes sent:          0
CYCLE:   1257500052 WDMA total latency:          0
CYCLE:   1258000052 Utilization ld q (incomplete):  0
CYCLE:   1258000052 RDMA bytes rec:          0
CYCLE:   1258000052 Utilization st q:  0
CYCLE:   1258000052 Utilization ld q:  0
CYCLE:   1258000052 Utilization:  0
CYCLE:   1258000052 Utilization ld q:  0
CYCLE:   1258000052 Utilization st q:  0
CYCLE:   1258000052 RDMA total latency:          0
CYCLE:   1258000052 Utilization st q (incomplete):  0
CYCLE:   1258000052 WDMA bytes sent:          0
CYCLE:   1258000052 Utilization ex q:  0
CYCLE:   1258000052 Utilization ex q (incomplete):  0
CYCLE:   1258000052 Utilization st q (incomplete):  0
CYCLE:   1258000052 Utilization ld q (incomplete):  0
CYCLE:   1258000052 WDMA total latency:          0
CYCLE:   1258000052 Utilization ex q:  0
CYCLE:   1258000052 Utilization:  0
CYCLE:   1258000052 Utilization ex q (incomplete):  0
CYCLE:   1258500052 RDMA bytes rec:          0
CYCLE:   1258500052 RDMA total latency:          0
CYCLE:   1258500052 WDMA bytes sent:          0
CYCLE:   1258500052 WDMA total latency:          0
CYCLE:   1259000052 RDMA bytes rec:          0
CYCLE:   1259000052 RDMA total latency:          0
CYCLE:   1259000052 WDMA bytes sent:          0
CYCLE:   1259000052 WDMA total latency:          0
CYCLE:   1259500052 RDMA bytes rec:          0
CYCLE:   1259500052 RDMA total latency:          0
CYCLE:   1259500052 WDMA bytes sent:          0
CYCLE:   1259500052 WDMA total latency:          0
CYCLE:   1260000052 Utilization ld q (incomplete):  0
CYCLE:   1260000052 RDMA bytes rec:          0
CYCLE:   1260000052 Utilization st q:  0
CYCLE:   1260000052 Utilization ld q:  0
CYCLE:   1260000052 Utilization:  0
CYCLE:   1260000052 Utilization ld q:  0
CYCLE:   1260000052 Utilization st q:  0
CYCLE:   1260000052 RDMA total latency:          0
CYCLE:   1260000052 Utilization st q (incomplete):  0
CYCLE:   1260000052 WDMA bytes sent:          0
CYCLE:   1260000052 Utilization ex q:  0
CYCLE:   1260000052 Utilization ex q (incomplete):  0
CYCLE:   1260000052 Utilization st q (incomplete):  0
CYCLE:   1260000052 Utilization ld q (incomplete):  0
CYCLE:   1260000052 WDMA total latency:          0
CYCLE:   1260000052 Utilization ex q:  0
CYCLE:   1260000052 Utilization:  0
CYCLE:   1260000052 Utilization ex q (incomplete):  0
CYCLE:   1260500052 RDMA bytes rec:          0
CYCLE:   1260500052 RDMA total latency:          0
CYCLE:   1260500052 WDMA bytes sent:          0
CYCLE:   1260500052 WDMA total latency:          0
CYCLE:   1261000052 RDMA bytes rec:          0
CYCLE:   1261000052 RDMA total latency:          0
CYCLE:   1261000052 WDMA bytes sent:          0
CYCLE:   1261000052 WDMA total latency:          0
CYCLE:   1261500052 RDMA bytes rec:          0
CYCLE:   1261500052 RDMA total latency:          0
CYCLE:   1261500052 WDMA bytes sent:          0
CYCLE:   1261500052 WDMA total latency:          0
CYCLE:   1262000052 Utilization ld q (incomplete):  0
CYCLE:   1262000052 RDMA bytes rec:          0
CYCLE:   1262000052 Utilization st q:  0
CYCLE:   1262000052 Utilization ld q:  0
CYCLE:   1262000052 Utilization:  0
CYCLE:   1262000052 Utilization ld q:  0
CYCLE:   1262000052 Utilization st q:  0
CYCLE:   1262000052 RDMA total latency:          0
CYCLE:   1262000052 Utilization st q (incomplete):  0
CYCLE:   1262000052 WDMA bytes sent:          0
CYCLE:   1262000052 Utilization ex q:  0
CYCLE:   1262000052 Utilization ex q (incomplete):  0
CYCLE:   1262000052 Utilization st q (incomplete):  0
CYCLE:   1262000052 Utilization ld q (incomplete):  0
CYCLE:   1262000052 WDMA total latency:          0
CYCLE:   1262000052 Utilization ex q:  0
CYCLE:   1262000052 Utilization:  0
CYCLE:   1262000052 Utilization ex q (incomplete):  0
CYCLE:   1262500052 RDMA bytes rec:          0
CYCLE:   1262500052 RDMA total latency:          0
CYCLE:   1262500052 WDMA bytes sent:          0
CYCLE:   1262500052 WDMA total latency:          0
CYCLE:   1263000052 RDMA bytes rec:          0
CYCLE:   1263000052 RDMA total latency:          0
CYCLE:   1263000052 WDMA bytes sent:          0
CYCLE:   1263000052 WDMA total latency:          0
CYCLE:   1263500052 RDMA bytes rec:          0
CYCLE:   1263500052 RDMA total latency:          0
CYCLE:   1263500052 WDMA bytes sent:          0
CYCLE:   1263500052 WDMA total latency:          0
CYCLE:   1264000052 Utilization ld q (incomplete):  0
CYCLE:   1264000052 RDMA bytes rec:          0
CYCLE:   1264000052 Utilization st q:  0
CYCLE:   1264000052 Utilization ld q:  0
CYCLE:   1264000052 Utilization:  0
CYCLE:   1264000052 Utilization ld q:  0
CYCLE:   1264000052 Utilization st q:  0
CYCLE:   1264000052 RDMA total latency:          0
CYCLE:   1264000052 Utilization st q (incomplete):  0
CYCLE:   1264000052 WDMA bytes sent:          0
CYCLE:   1264000052 Utilization ex q:  0
CYCLE:   1264000052 Utilization ex q (incomplete):  0
CYCLE:   1264000052 Utilization st q (incomplete):  0
CYCLE:   1264000052 Utilization ld q (incomplete):  0
CYCLE:   1264000052 WDMA total latency:          0
CYCLE:   1264000052 Utilization ex q:  0
CYCLE:   1264000052 Utilization:  0
CYCLE:   1264000052 Utilization ex q (incomplete):  0
CYCLE:   1264500052 RDMA bytes rec:          0
CYCLE:   1264500052 RDMA total latency:          0
CYCLE:   1264500052 WDMA bytes sent:          0
CYCLE:   1264500052 WDMA total latency:          0
CYCLE:   1265000052 RDMA bytes rec:          0
CYCLE:   1265000052 RDMA total latency:          0
CYCLE:   1265000052 WDMA bytes sent:          0
CYCLE:   1265000052 WDMA total latency:          0
CYCLE:   1265500052 RDMA bytes rec:          0
CYCLE:   1265500052 RDMA total latency:          0
CYCLE:   1265500052 WDMA bytes sent:          0
CYCLE:   1265500052 WDMA total latency:          0
CYCLE:   1266000052 Utilization ld q (incomplete):  0
CYCLE:   1266000052 RDMA bytes rec:          0
CYCLE:   1266000052 Utilization st q:  0
CYCLE:   1266000052 Utilization ld q:  0
CYCLE:   1266000052 Utilization:  0
CYCLE:   1266000052 Utilization ld q:  0
CYCLE:   1266000052 Utilization st q:  0
CYCLE:   1266000052 RDMA total latency:          0
CYCLE:   1266000052 Utilization st q (incomplete):  0
CYCLE:   1266000052 WDMA bytes sent:          0
CYCLE:   1266000052 Utilization ex q:  0
CYCLE:   1266000052 Utilization ex q (incomplete):  0
CYCLE:   1266000052 Utilization st q (incomplete):  0
CYCLE:   1266000052 Utilization ld q (incomplete):  0
CYCLE:   1266000052 WDMA total latency:          0
CYCLE:   1266000052 Utilization ex q:  0
CYCLE:   1266000052 Utilization:  0
CYCLE:   1266000052 Utilization ex q (incomplete):  0
CYCLE:   1266500052 RDMA bytes rec:          0
CYCLE:   1266500052 RDMA total latency:          0
CYCLE:   1266500052 WDMA bytes sent:          0
CYCLE:   1266500052 WDMA total latency:          0
CYCLE:   1267000052 RDMA bytes rec:          0
CYCLE:   1267000052 RDMA total latency:          0
CYCLE:   1267000052 WDMA bytes sent:          0
CYCLE:   1267000052 WDMA total latency:          0
CYCLE:   1267500052 RDMA bytes rec:          0
CYCLE:   1267500052 RDMA total latency:          0
CYCLE:   1267500052 WDMA bytes sent:          0
CYCLE:   1267500052 WDMA total latency:          0
CYCLE:   1268000052 Utilization ld q (incomplete):  0
CYCLE:   1268000052 RDMA bytes rec:          0
CYCLE:   1268000052 Utilization st q:  0
CYCLE:   1268000052 Utilization ld q:  0
CYCLE:   1268000052 Utilization:  0
CYCLE:   1268000052 Utilization ld q:  0
CYCLE:   1268000052 Utilization st q:  0
CYCLE:   1268000052 RDMA total latency:          0
CYCLE:   1268000052 Utilization st q (incomplete):  0
CYCLE:   1268000052 WDMA bytes sent:          0
CYCLE:   1268000052 Utilization ex q:  0
CYCLE:   1268000052 Utilization ex q (incomplete):  0
CYCLE:   1268000052 Utilization st q (incomplete):  0
CYCLE:   1268000052 Utilization ld q (incomplete):  0
CYCLE:   1268000052 WDMA total latency:          0
CYCLE:   1268000052 Utilization ex q:  0
CYCLE:   1268000052 Utilization:  0
CYCLE:   1268000052 Utilization ex q (incomplete):  0
CYCLE:   1268500052 RDMA bytes rec:          0
CYCLE:   1268500052 RDMA total latency:          0
CYCLE:   1268500052 WDMA bytes sent:          0
CYCLE:   1268500052 WDMA total latency:          0
CYCLE:   1269000052 RDMA bytes rec:          0
CYCLE:   1269000052 RDMA total latency:          0
CYCLE:   1269000052 WDMA bytes sent:          0
CYCLE:   1269000052 WDMA total latency:          0
CYCLE:   1269500052 RDMA bytes rec:          0
CYCLE:   1269500052 RDMA total latency:          0
CYCLE:   1269500052 WDMA bytes sent:          0
CYCLE:   1269500052 WDMA total latency:          0
CYCLE:   1270000052 Utilization ld q (incomplete):  0
CYCLE:   1270000052 RDMA bytes rec:          0
CYCLE:   1270000052 Utilization st q:  0
CYCLE:   1270000052 Utilization ld q:  0
CYCLE:   1270000052 Utilization:  0
CYCLE:   1270000052 Utilization ld q:  0
CYCLE:   1270000052 Utilization st q:  0
CYCLE:   1270000052 RDMA total latency:          0
CYCLE:   1270000052 Utilization st q (incomplete):  0
CYCLE:   1270000052 WDMA bytes sent:          0
CYCLE:   1270000052 Utilization ex q:  0
CYCLE:   1270000052 Utilization ex q (incomplete):  0
CYCLE:   1270000052 Utilization st q (incomplete):  0
CYCLE:   1270000052 Utilization ld q (incomplete):  0
CYCLE:   1270000052 WDMA total latency:          0
CYCLE:   1270000052 Utilization ex q:  0
CYCLE:   1270000052 Utilization:  0
CYCLE:   1270000052 Utilization ex q (incomplete):  0
CYCLE:   1270500052 RDMA bytes rec:          0
CYCLE:   1270500052 RDMA total latency:          0
CYCLE:   1270500052 WDMA bytes sent:          0
CYCLE:   1270500052 WDMA total latency:          0
CYCLE:   1271000052 RDMA bytes rec:          0
CYCLE:   1271000052 RDMA total latency:          0
CYCLE:   1271000052 WDMA bytes sent:          0
CYCLE:   1271000052 WDMA total latency:          0
CYCLE:   1271500052 RDMA bytes rec:          0
CYCLE:   1271500052 RDMA total latency:          0
CYCLE:   1271500052 WDMA bytes sent:          0
CYCLE:   1271500052 WDMA total latency:          0
CYCLE:   1272000052 Utilization ld q (incomplete):  0
CYCLE:   1272000052 RDMA bytes rec:          0
CYCLE:   1272000052 Utilization st q:  0
CYCLE:   1272000052 Utilization ld q:  0
CYCLE:   1272000052 Utilization:  0
CYCLE:   1272000052 Utilization ld q:  0
CYCLE:   1272000052 Utilization st q:  0
CYCLE:   1272000052 RDMA total latency:          0
CYCLE:   1272000052 Utilization st q (incomplete):  0
CYCLE:   1272000052 WDMA bytes sent:          0
CYCLE:   1272000052 Utilization ex q:  0
CYCLE:   1272000052 Utilization ex q (incomplete):  0
CYCLE:   1272000052 Utilization st q (incomplete):  0
CYCLE:   1272000052 Utilization ld q (incomplete):  0
CYCLE:   1272000052 WDMA total latency:          0
CYCLE:   1272000052 Utilization ex q:  0
CYCLE:   1272000052 Utilization:  0
CYCLE:   1272000052 Utilization ex q (incomplete):  0
CYCLE:   1272500052 RDMA bytes rec:          0
CYCLE:   1272500052 RDMA total latency:          0
CYCLE:   1272500052 WDMA bytes sent:          0
CYCLE:   1272500052 WDMA total latency:          0
CYCLE:   1273000052 RDMA bytes rec:          0
CYCLE:   1273000052 RDMA total latency:          0
CYCLE:   1273000052 WDMA bytes sent:          0
CYCLE:   1273000052 WDMA total latency:          0
CYCLE:   1273500052 RDMA bytes rec:          0
CYCLE:   1273500052 RDMA total latency:          0
CYCLE:   1273500052 WDMA bytes sent:          0
CYCLE:   1273500052 WDMA total latency:          0
CYCLE:   1274000052 Utilization ld q (incomplete):  0
CYCLE:   1274000052 RDMA bytes rec:          0
CYCLE:   1274000052 Utilization st q:  0
CYCLE:   1274000052 Utilization ld q:  0
CYCLE:   1274000052 Utilization:  0
CYCLE:   1274000052 Utilization ld q:  0
CYCLE:   1274000052 Utilization st q:  0
CYCLE:   1274000052 RDMA total latency:          0
CYCLE:   1274000052 Utilization st q (incomplete):  0
CYCLE:   1274000052 WDMA bytes sent:          0
CYCLE:   1274000052 Utilization ex q:  0
CYCLE:   1274000052 Utilization ex q (incomplete):  0
CYCLE:   1274000052 Utilization st q (incomplete):  0
CYCLE:   1274000052 Utilization ld q (incomplete):  0
CYCLE:   1274000052 WDMA total latency:          0
CYCLE:   1274000052 Utilization ex q:  0
CYCLE:   1274000052 Utilization:  0
CYCLE:   1274000052 Utilization ex q (incomplete):  0
CYCLE:   1274500052 RDMA bytes rec:          0
CYCLE:   1274500052 RDMA total latency:          0
CYCLE:   1274500052 WDMA bytes sent:          0
CYCLE:   1274500052 WDMA total latency:          0
CYCLE:   1275000052 RDMA bytes rec:          0
CYCLE:   1275000052 RDMA total latency:          0
CYCLE:   1275000052 WDMA bytes sent:          0
CYCLE:   1275000052 WDMA total latency:          0
CYCLE:   1275500052 RDMA bytes rec:          0
CYCLE:   1275500052 RDMA total latency:          0
CYCLE:   1275500052 WDMA bytes sent:          0
CYCLE:   1275500052 WDMA total latency:          0
CYCLE:   1276000052 Utilization ld q (incomplete):  0
CYCLE:   1276000052 RDMA bytes rec:          0
CYCLE:   1276000052 Utilization st q:  0
CYCLE:   1276000052 Utilization ld q:  0
CYCLE:   1276000052 Utilization:  0
CYCLE:   1276000052 Utilization ld q:  0
CYCLE:   1276000052 Utilization st q:  0
CYCLE:   1276000052 RDMA total latency:          0
CYCLE:   1276000052 Utilization st q (incomplete):  0
CYCLE:   1276000052 WDMA bytes sent:          0
CYCLE:   1276000052 Utilization ex q:  0
CYCLE:   1276000052 Utilization ex q (incomplete):  0
CYCLE:   1276000052 Utilization st q (incomplete):  0
CYCLE:   1276000052 Utilization ld q (incomplete):  0
CYCLE:   1276000052 WDMA total latency:          0
CYCLE:   1276000052 Utilization ex q:  0
CYCLE:   1276000052 Utilization:  0
CYCLE:   1276000052 Utilization ex q (incomplete):  0
CYCLE:   1276500052 RDMA bytes rec:          0
CYCLE:   1276500052 RDMA total latency:          0
CYCLE:   1276500052 WDMA bytes sent:          0
CYCLE:   1276500052 WDMA total latency:          0
CYCLE:   1277000052 RDMA bytes rec:          0
CYCLE:   1277000052 RDMA total latency:          0
CYCLE:   1277000052 WDMA bytes sent:          0
CYCLE:   1277000052 WDMA total latency:          0
CYCLE:   1277500052 RDMA bytes rec:          0
CYCLE:   1277500052 RDMA total latency:          0
CYCLE:   1277500052 WDMA bytes sent:          0
CYCLE:   1277500052 WDMA total latency:          0
CYCLE:   1278000052 Utilization ld q (incomplete):  0
CYCLE:   1278000052 RDMA bytes rec:          0
CYCLE:   1278000052 Utilization st q:  0
CYCLE:   1278000052 Utilization ld q:  0
CYCLE:   1278000052 Utilization:  0
CYCLE:   1278000052 Utilization ld q:  0
CYCLE:   1278000052 Utilization st q:  0
CYCLE:   1278000052 RDMA total latency:          0
CYCLE:   1278000052 Utilization st q (incomplete):  0
CYCLE:   1278000052 WDMA bytes sent:          0
CYCLE:   1278000052 Utilization ex q:  0
CYCLE:   1278000052 Utilization ex q (incomplete):  0
CYCLE:   1278000052 Utilization st q (incomplete):  0
CYCLE:   1278000052 Utilization ld q (incomplete):  0
CYCLE:   1278000052 WDMA total latency:          0
CYCLE:   1278000052 Utilization ex q:  0
CYCLE:   1278000052 Utilization:  0
CYCLE:   1278000052 Utilization ex q (incomplete):  0
CYCLE:   1278500052 RDMA bytes rec:          0
CYCLE:   1278500052 RDMA total latency:          0
CYCLE:   1278500052 WDMA bytes sent:          0
CYCLE:   1278500052 WDMA total latency:          0
CYCLE:   1279000052 RDMA bytes rec:          0
CYCLE:   1279000052 RDMA total latency:          0
CYCLE:   1279000052 WDMA bytes sent:          0
CYCLE:   1279000052 WDMA total latency:          0
CYCLE:   1279500052 RDMA bytes rec:          0
CYCLE:   1279500052 RDMA total latency:          0
CYCLE:   1279500052 WDMA bytes sent:          0
CYCLE:   1279500052 WDMA total latency:          0
CYCLE:   1280000052 Utilization ld q (incomplete):  0
CYCLE:   1280000052 RDMA bytes rec:          0
CYCLE:   1280000052 Utilization st q:  0
CYCLE:   1280000052 Utilization ld q:  0
CYCLE:   1280000052 Utilization:  0
CYCLE:   1280000052 Utilization ld q:  0
CYCLE:   1280000052 Utilization st q:  0
CYCLE:   1280000052 RDMA total latency:          0
CYCLE:   1280000052 Utilization st q (incomplete):  0
CYCLE:   1280000052 WDMA bytes sent:          0
CYCLE:   1280000052 Utilization ex q:  0
CYCLE:   1280000052 Utilization ex q (incomplete):  0
CYCLE:   1280000052 Utilization st q (incomplete):  0
CYCLE:   1280000052 Utilization ld q (incomplete):  0
CYCLE:   1280000052 WDMA total latency:          0
CYCLE:   1280000052 Utilization ex q:  0
CYCLE:   1280000052 Utilization:  0
CYCLE:   1280000052 Utilization ex q (incomplete):  0
CYCLE:   1280500052 RDMA bytes rec:          0
CYCLE:   1280500052 RDMA total latency:          0
CYCLE:   1280500052 WDMA bytes sent:          0
CYCLE:   1280500052 WDMA total latency:          0
CYCLE:   1281000052 RDMA bytes rec:          0
CYCLE:   1281000052 RDMA total latency:          0
CYCLE:   1281000052 WDMA bytes sent:          0
CYCLE:   1281000052 WDMA total latency:          0
CYCLE:   1281500052 RDMA bytes rec:          0
CYCLE:   1281500052 RDMA total latency:          0
CYCLE:   1281500052 WDMA bytes sent:          0
CYCLE:   1281500052 WDMA total latency:          0
CYCLE:   1282000052 Utilization ld q (incomplete):  0
CYCLE:   1282000052 RDMA bytes rec:          0
CYCLE:   1282000052 Utilization st q:  0
CYCLE:   1282000052 Utilization ld q:  0
CYCLE:   1282000052 Utilization:  0
CYCLE:   1282000052 Utilization ld q:  0
CYCLE:   1282000052 Utilization st q:  0
CYCLE:   1282000052 RDMA total latency:          0
CYCLE:   1282000052 Utilization st q (incomplete):  0
CYCLE:   1282000052 WDMA bytes sent:          0
CYCLE:   1282000052 Utilization ex q:  0
CYCLE:   1282000052 Utilization ex q (incomplete):  0
CYCLE:   1282000052 Utilization st q (incomplete):  0
CYCLE:   1282000052 Utilization ld q (incomplete):  0
CYCLE:   1282000052 WDMA total latency:          0
CYCLE:   1282000052 Utilization ex q:  0
CYCLE:   1282000052 Utilization:  0
CYCLE:   1282000052 Utilization ex q (incomplete):  0
CYCLE:   1282500052 RDMA bytes rec:          0
CYCLE:   1282500052 RDMA total latency:          0
CYCLE:   1282500052 WDMA bytes sent:          0
CYCLE:   1282500052 WDMA total latency:          0
CYCLE:   1283000052 RDMA bytes rec:          0
CYCLE:   1283000052 RDMA total latency:          0
CYCLE:   1283000052 WDMA bytes sent:          0
CYCLE:   1283000052 WDMA total latency:          0
CYCLE:   1283500052 RDMA bytes rec:          0
CYCLE:   1283500052 RDMA total latency:          0
CYCLE:   1283500052 WDMA bytes sent:          0
CYCLE:   1283500052 WDMA total latency:          0
CYCLE:   1284000052 Utilization ld q (incomplete):  0
CYCLE:   1284000052 RDMA bytes rec:          0
CYCLE:   1284000052 Utilization st q:  0
CYCLE:   1284000052 Utilization ld q:  0
CYCLE:   1284000052 Utilization:  0
CYCLE:   1284000052 Utilization ld q:  0
CYCLE:   1284000052 Utilization st q:  0
CYCLE:   1284000052 RDMA total latency:          0
CYCLE:   1284000052 Utilization st q (incomplete):  0
CYCLE:   1284000052 WDMA bytes sent:          0
CYCLE:   1284000052 Utilization ex q:  0
CYCLE:   1284000052 Utilization ex q (incomplete):  0
CYCLE:   1284000052 Utilization st q (incomplete):  0
CYCLE:   1284000052 Utilization ld q (incomplete):  0
CYCLE:   1284000052 WDMA total latency:          0
CYCLE:   1284000052 Utilization ex q:  0
CYCLE:   1284000052 Utilization:  0
CYCLE:   1284000052 Utilization ex q (incomplete):  0
CYCLE:   1284500052 RDMA bytes rec:          0
CYCLE:   1284500052 RDMA total latency:          0
CYCLE:   1284500052 WDMA bytes sent:          0
CYCLE:   1284500052 WDMA total latency:          0
CYCLE:   1285000052 RDMA bytes rec:          0
CYCLE:   1285000052 RDMA total latency:          0
CYCLE:   1285000052 WDMA bytes sent:          0
CYCLE:   1285000052 WDMA total latency:          0
CYCLE:   1285500052 RDMA bytes rec:          0
CYCLE:   1285500052 RDMA total latency:          0
CYCLE:   1285500052 WDMA bytes sent:          0
CYCLE:   1285500052 WDMA total latency:          0
CYCLE:   1286000052 Utilization ld q (incomplete):  0
CYCLE:   1286000052 RDMA bytes rec:          0
CYCLE:   1286000052 Utilization st q:  0
CYCLE:   1286000052 Utilization ld q:  0
CYCLE:   1286000052 Utilization:  0
CYCLE:   1286000052 Utilization ld q:  0
CYCLE:   1286000052 Utilization st q:  0
CYCLE:   1286000052 RDMA total latency:          0
CYCLE:   1286000052 Utilization st q (incomplete):  0
CYCLE:   1286000052 WDMA bytes sent:          0
CYCLE:   1286000052 Utilization ex q:  0
CYCLE:   1286000052 Utilization ex q (incomplete):  0
CYCLE:   1286000052 Utilization st q (incomplete):  0
CYCLE:   1286000052 Utilization ld q (incomplete):  0
CYCLE:   1286000052 WDMA total latency:          0
CYCLE:   1286000052 Utilization ex q:  0
CYCLE:   1286000052 Utilization:  0
CYCLE:   1286000052 Utilization ex q (incomplete):  0
CYCLE:   1286500052 RDMA bytes rec:          0
CYCLE:   1286500052 RDMA total latency:          0
CYCLE:   1286500052 WDMA bytes sent:          0
CYCLE:   1286500052 WDMA total latency:          0
CYCLE:   1287000052 RDMA bytes rec:          0
CYCLE:   1287000052 RDMA total latency:          0
CYCLE:   1287000052 WDMA bytes sent:          0
CYCLE:   1287000052 WDMA total latency:          0
CYCLE:   1287500052 RDMA bytes rec:          0
CYCLE:   1287500052 RDMA total latency:          0
CYCLE:   1287500052 WDMA bytes sent:          0
CYCLE:   1287500052 WDMA total latency:          0
CYCLE:   1288000052 Utilization ld q (incomplete):  0
CYCLE:   1288000052 RDMA bytes rec:          0
CYCLE:   1288000052 Utilization st q:  0
CYCLE:   1288000052 Utilization ld q:  0
CYCLE:   1288000052 Utilization:  0
CYCLE:   1288000052 Utilization ld q:  0
CYCLE:   1288000052 Utilization st q:  0
CYCLE:   1288000052 RDMA total latency:          0
CYCLE:   1288000052 Utilization st q (incomplete):  0
CYCLE:   1288000052 WDMA bytes sent:          0
CYCLE:   1288000052 Utilization ex q:  0
CYCLE:   1288000052 Utilization ex q (incomplete):  0
CYCLE:   1288000052 Utilization st q (incomplete):  0
CYCLE:   1288000052 Utilization ld q (incomplete):  0
CYCLE:   1288000052 WDMA total latency:          0
CYCLE:   1288000052 Utilization ex q:  0
CYCLE:   1288000052 Utilization:  0
CYCLE:   1288000052 Utilization ex q (incomplete):  0
CYCLE:   1288500052 RDMA bytes rec:          0
CYCLE:   1288500052 RDMA total latency:          0
CYCLE:   1288500052 WDMA bytes sent:          0
CYCLE:   1288500052 WDMA total latency:          0
CYCLE:   1289000052 RDMA bytes rec:          0
CYCLE:   1289000052 RDMA total latency:          0
CYCLE:   1289000052 WDMA bytes sent:          0
CYCLE:   1289000052 WDMA total latency:          0
CYCLE:   1289500052 RDMA bytes rec:          0
CYCLE:   1289500052 RDMA total latency:          0
CYCLE:   1289500052 WDMA bytes sent:          0
CYCLE:   1289500052 WDMA total latency:          0
CYCLE:   1290000052 Utilization ld q (incomplete):  0
CYCLE:   1290000052 RDMA bytes rec:          0
CYCLE:   1290000052 Utilization st q:  0
CYCLE:   1290000052 Utilization ld q:  0
CYCLE:   1290000052 Utilization:  0
CYCLE:   1290000052 Utilization ld q:  0
CYCLE:   1290000052 Utilization st q:  0
CYCLE:   1290000052 RDMA total latency:          0
CYCLE:   1290000052 Utilization st q (incomplete):  0
CYCLE:   1290000052 WDMA bytes sent:          0
CYCLE:   1290000052 Utilization ex q:  0
CYCLE:   1290000052 Utilization ex q (incomplete):  0
CYCLE:   1290000052 Utilization st q (incomplete):  0
CYCLE:   1290000052 Utilization ld q (incomplete):  0
CYCLE:   1290000052 WDMA total latency:          0
CYCLE:   1290000052 Utilization ex q:  0
CYCLE:   1290000052 Utilization:  0
CYCLE:   1290000052 Utilization ex q (incomplete):  0
CYCLE:   1290500052 RDMA bytes rec:          0
CYCLE:   1290500052 RDMA total latency:          0
CYCLE:   1290500052 WDMA bytes sent:          0
CYCLE:   1290500052 WDMA total latency:          0
CYCLE:   1291000052 RDMA bytes rec:          0
CYCLE:   1291000052 RDMA total latency:          0
CYCLE:   1291000052 WDMA bytes sent:          0
CYCLE:   1291000052 WDMA total latency:          0
CYCLE:   1291500052 RDMA bytes rec:          0
CYCLE:   1291500052 RDMA total latency:          0
CYCLE:   1291500052 WDMA bytes sent:          0
CYCLE:   1291500052 WDMA total latency:          0
CYCLE:   1292000052 Utilization ld q (incomplete):  0
CYCLE:   1292000052 RDMA bytes rec:          0
CYCLE:   1292000052 Utilization st q:  0
CYCLE:   1292000052 Utilization ld q:  0
CYCLE:   1292000052 Utilization:  0
CYCLE:   1292000052 Utilization ld q:  0
CYCLE:   1292000052 Utilization st q:  0
CYCLE:   1292000052 RDMA total latency:          0
CYCLE:   1292000052 Utilization st q (incomplete):  0
CYCLE:   1292000052 WDMA bytes sent:          0
CYCLE:   1292000052 Utilization ex q:  0
CYCLE:   1292000052 Utilization ex q (incomplete):  0
CYCLE:   1292000052 Utilization st q (incomplete):  0
CYCLE:   1292000052 Utilization ld q (incomplete):  0
CYCLE:   1292000052 WDMA total latency:          0
CYCLE:   1292000052 Utilization ex q:  0
CYCLE:   1292000052 Utilization:  0
CYCLE:   1292000052 Utilization ex q (incomplete):  0
CYCLE:   1292500052 RDMA bytes rec:          0
CYCLE:   1292500052 RDMA total latency:          0
CYCLE:   1292500052 WDMA bytes sent:          0
CYCLE:   1292500052 WDMA total latency:          0
CYCLE:   1293000052 RDMA bytes rec:          0
CYCLE:   1293000052 RDMA total latency:          0
CYCLE:   1293000052 WDMA bytes sent:          0
CYCLE:   1293000052 WDMA total latency:          0
CYCLE:   1293500052 RDMA bytes rec:          0
CYCLE:   1293500052 RDMA total latency:          0
CYCLE:   1293500052 WDMA bytes sent:          0
CYCLE:   1293500052 WDMA total latency:          0
CYCLE:   1294000052 Utilization ld q (incomplete):  0
CYCLE:   1294000052 RDMA bytes rec:          0
CYCLE:   1294000052 Utilization st q:  0
CYCLE:   1294000052 Utilization ld q:  0
CYCLE:   1294000052 Utilization:  0
CYCLE:   1294000052 Utilization ld q:  0
CYCLE:   1294000052 Utilization st q:  0
CYCLE:   1294000052 RDMA total latency:          0
CYCLE:   1294000052 Utilization st q (incomplete):  0
CYCLE:   1294000052 WDMA bytes sent:          0
CYCLE:   1294000052 Utilization ex q:  0
CYCLE:   1294000052 Utilization ex q (incomplete):  0
CYCLE:   1294000052 Utilization st q (incomplete):  0
CYCLE:   1294000052 Utilization ld q (incomplete):  0
CYCLE:   1294000052 WDMA total latency:          0
CYCLE:   1294000052 Utilization ex q:  0
CYCLE:   1294000052 Utilization:  0
CYCLE:   1294000052 Utilization ex q (incomplete):  0
CYCLE:   1294500052 RDMA bytes rec:          0
CYCLE:   1294500052 RDMA total latency:          0
CYCLE:   1294500052 WDMA bytes sent:          0
CYCLE:   1294500052 WDMA total latency:          0
CYCLE:   1295000052 RDMA bytes rec:          0
CYCLE:   1295000052 RDMA total latency:          0
CYCLE:   1295000052 WDMA bytes sent:          0
CYCLE:   1295000052 WDMA total latency:          0
CYCLE:   1295500052 RDMA bytes rec:          0
CYCLE:   1295500052 RDMA total latency:          0
CYCLE:   1295500052 WDMA bytes sent:          0
CYCLE:   1295500052 WDMA total latency:          0
CYCLE:   1296000052 Utilization ld q (incomplete):  0
CYCLE:   1296000052 RDMA bytes rec:          0
CYCLE:   1296000052 Utilization st q:  0
CYCLE:   1296000052 Utilization ld q:  0
CYCLE:   1296000052 Utilization:  0
CYCLE:   1296000052 Utilization ld q:  0
CYCLE:   1296000052 Utilization st q:  0
CYCLE:   1296000052 RDMA total latency:          0
CYCLE:   1296000052 Utilization st q (incomplete):  0
CYCLE:   1296000052 WDMA bytes sent:          0
CYCLE:   1296000052 Utilization ex q:  0
CYCLE:   1296000052 Utilization ex q (incomplete):  0
CYCLE:   1296000052 Utilization st q (incomplete):  0
CYCLE:   1296000052 Utilization ld q (incomplete):  0
CYCLE:   1296000052 WDMA total latency:          0
CYCLE:   1296000052 Utilization ex q:  0
CYCLE:   1296000052 Utilization:  0
CYCLE:   1296000052 Utilization ex q (incomplete):  0
CYCLE:   1296500052 RDMA bytes rec:          0
CYCLE:   1296500052 RDMA total latency:          0
CYCLE:   1296500052 WDMA bytes sent:          0
CYCLE:   1296500052 WDMA total latency:          0
CYCLE:   1297000052 RDMA bytes rec:          0
CYCLE:   1297000052 RDMA total latency:          0
CYCLE:   1297000052 WDMA bytes sent:          0
CYCLE:   1297000052 WDMA total latency:          0
CYCLE:   1297500052 RDMA bytes rec:          0
CYCLE:   1297500052 RDMA total latency:          0
CYCLE:   1297500052 WDMA bytes sent:          0
CYCLE:   1297500052 WDMA total latency:          0
CYCLE:   1298000052 Utilization ld q (incomplete):  0
CYCLE:   1298000052 RDMA bytes rec:          0
CYCLE:   1298000052 Utilization st q:  0
CYCLE:   1298000052 Utilization ld q:  0
CYCLE:   1298000052 Utilization:  0
CYCLE:   1298000052 Utilization ld q:  0
CYCLE:   1298000052 Utilization st q:  0
CYCLE:   1298000052 RDMA total latency:          0
CYCLE:   1298000052 Utilization st q (incomplete):  0
CYCLE:   1298000052 WDMA bytes sent:          0
CYCLE:   1298000052 Utilization ex q:  0
CYCLE:   1298000052 Utilization ex q (incomplete):  0
CYCLE:   1298000052 Utilization st q (incomplete):  0
CYCLE:   1298000052 Utilization ld q (incomplete):  0
CYCLE:   1298000052 WDMA total latency:          0
CYCLE:   1298000052 Utilization ex q:  0
CYCLE:   1298000052 Utilization:  0
CYCLE:   1298000052 Utilization ex q (incomplete):  0
CYCLE:   1298500052 RDMA bytes rec:          0
CYCLE:   1298500052 RDMA total latency:          0
CYCLE:   1298500052 WDMA bytes sent:          0
CYCLE:   1298500052 WDMA total latency:          0
CYCLE:   1299000052 RDMA bytes rec:          0
CYCLE:   1299000052 RDMA total latency:          0
CYCLE:   1299000052 WDMA bytes sent:          0
CYCLE:   1299000052 WDMA total latency:          0
CYCLE:   1299500052 RDMA bytes rec:          0
CYCLE:   1299500052 RDMA total latency:          0
CYCLE:   1299500052 WDMA bytes sent:          0
CYCLE:   1299500052 WDMA total latency:          0
CYCLE:   1300000052 Utilization ld q (incomplete):  0
CYCLE:   1300000052 RDMA bytes rec:          0
CYCLE:   1300000052 Utilization st q:  0
CYCLE:   1300000052 Utilization ld q:  0
CYCLE:   1300000052 Utilization:  0
CYCLE:   1300000052 Utilization ld q:  0
CYCLE:   1300000052 Utilization st q:  0
CYCLE:   1300000052 RDMA total latency:          0
CYCLE:   1300000052 Utilization st q (incomplete):  0
CYCLE:   1300000052 WDMA bytes sent:          0
CYCLE:   1300000052 Utilization ex q:  0
CYCLE:   1300000052 Utilization ex q (incomplete):  0
CYCLE:   1300000052 Utilization st q (incomplete):  0
CYCLE:   1300000052 Utilization ld q (incomplete):  0
CYCLE:   1300000052 WDMA total latency:          0
CYCLE:   1300000052 Utilization ex q:  0
CYCLE:   1300000052 Utilization:  0
CYCLE:   1300000052 Utilization ex q (incomplete):  0
CYCLE:   1300500052 RDMA bytes rec:          0
CYCLE:   1300500052 RDMA total latency:          0
CYCLE:   1300500052 WDMA bytes sent:          0
CYCLE:   1300500052 WDMA total latency:          0
CYCLE:   1301000052 RDMA bytes rec:          0
CYCLE:   1301000052 RDMA total latency:          0
CYCLE:   1301000052 WDMA bytes sent:          0
CYCLE:   1301000052 WDMA total latency:          0
CYCLE:   1301500052 RDMA bytes rec:          0
CYCLE:   1301500052 RDMA total latency:          0
CYCLE:   1301500052 WDMA bytes sent:          0
CYCLE:   1301500052 WDMA total latency:          0
CYCLE:   1302000052 Utilization ld q (incomplete):  0
CYCLE:   1302000052 RDMA bytes rec:          0
CYCLE:   1302000052 Utilization st q:  0
CYCLE:   1302000052 Utilization ld q:  0
CYCLE:   1302000052 Utilization:  0
CYCLE:   1302000052 Utilization ld q:  0
CYCLE:   1302000052 Utilization st q:  0
CYCLE:   1302000052 RDMA total latency:          0
CYCLE:   1302000052 Utilization st q (incomplete):  0
CYCLE:   1302000052 WDMA bytes sent:          0
CYCLE:   1302000052 Utilization ex q:  0
CYCLE:   1302000052 Utilization ex q (incomplete):  0
CYCLE:   1302000052 Utilization st q (incomplete):  0
CYCLE:   1302000052 Utilization ld q (incomplete):  0
CYCLE:   1302000052 WDMA total latency:          0
CYCLE:   1302000052 Utilization ex q:  0
CYCLE:   1302000052 Utilization:  0
CYCLE:   1302000052 Utilization ex q (incomplete):  0
CYCLE:   1302500052 RDMA bytes rec:          0
CYCLE:   1302500052 RDMA total latency:          0
CYCLE:   1302500052 WDMA bytes sent:          0
CYCLE:   1302500052 WDMA total latency:          0
CYCLE:   1303000052 RDMA bytes rec:          0
CYCLE:   1303000052 RDMA total latency:          0
CYCLE:   1303000052 WDMA bytes sent:          0
CYCLE:   1303000052 WDMA total latency:          0
CYCLE:   1303500052 RDMA bytes rec:          0
CYCLE:   1303500052 RDMA total latency:          0
CYCLE:   1303500052 WDMA bytes sent:          0
CYCLE:   1303500052 WDMA total latency:          0
CYCLE:   1304000052 Utilization ld q (incomplete):  0
CYCLE:   1304000052 RDMA bytes rec:          0
CYCLE:   1304000052 Utilization st q:  0
CYCLE:   1304000052 Utilization ld q:  0
CYCLE:   1304000052 Utilization:  0
CYCLE:   1304000052 Utilization ld q:  0
CYCLE:   1304000052 Utilization st q:  0
CYCLE:   1304000052 RDMA total latency:          0
CYCLE:   1304000052 Utilization st q (incomplete):  0
CYCLE:   1304000052 WDMA bytes sent:          0
CYCLE:   1304000052 Utilization ex q:  0
CYCLE:   1304000052 Utilization ex q (incomplete):  0
CYCLE:   1304000052 Utilization st q (incomplete):  0
CYCLE:   1304000052 Utilization ld q (incomplete):  0
CYCLE:   1304000052 WDMA total latency:          0
CYCLE:   1304000052 Utilization ex q:  0
CYCLE:   1304000052 Utilization:  0
CYCLE:   1304000052 Utilization ex q (incomplete):  0
CYCLE:   1304500052 RDMA bytes rec:          0
CYCLE:   1304500052 RDMA total latency:          0
CYCLE:   1304500052 WDMA bytes sent:          0
CYCLE:   1304500052 WDMA total latency:          0
CYCLE:   1305000052 RDMA bytes rec:          0
CYCLE:   1305000052 RDMA total latency:          0
CYCLE:   1305000052 WDMA bytes sent:          0
CYCLE:   1305000052 WDMA total latency:          0
CYCLE:   1305500052 RDMA bytes rec:          0
CYCLE:   1305500052 RDMA total latency:          0
CYCLE:   1305500052 WDMA bytes sent:          0
CYCLE:   1305500052 WDMA total latency:          0
CYCLE:   1306000052 Utilization ld q (incomplete):  0
CYCLE:   1306000052 RDMA bytes rec:          0
CYCLE:   1306000052 Utilization st q:  0
CYCLE:   1306000052 Utilization ld q:  0
CYCLE:   1306000052 Utilization:  0
CYCLE:   1306000052 Utilization ld q:  0
CYCLE:   1306000052 Utilization st q:  0
CYCLE:   1306000052 RDMA total latency:          0
CYCLE:   1306000052 Utilization st q (incomplete):  0
CYCLE:   1306000052 WDMA bytes sent:          0
CYCLE:   1306000052 Utilization ex q:  0
CYCLE:   1306000052 Utilization ex q (incomplete):  0
CYCLE:   1306000052 Utilization st q (incomplete):  0
CYCLE:   1306000052 Utilization ld q (incomplete):  0
CYCLE:   1306000052 WDMA total latency:          0
CYCLE:   1306000052 Utilization ex q:  0
CYCLE:   1306000052 Utilization:  0
CYCLE:   1306000052 Utilization ex q (incomplete):  0
CYCLE:   1306500052 RDMA bytes rec:          0
CYCLE:   1306500052 RDMA total latency:          0
CYCLE:   1306500052 WDMA bytes sent:          0
CYCLE:   1306500052 WDMA total latency:          0
CYCLE:   1307000052 RDMA bytes rec:          0
CYCLE:   1307000052 RDMA total latency:          0
CYCLE:   1307000052 WDMA bytes sent:          0
CYCLE:   1307000052 WDMA total latency:          0
CYCLE:   1307500052 RDMA bytes rec:          0
CYCLE:   1307500052 RDMA total latency:          0
CYCLE:   1307500052 WDMA bytes sent:          0
CYCLE:   1307500052 WDMA total latency:          0
CYCLE:   1308000052 Utilization ld q (incomplete):  0
CYCLE:   1308000052 RDMA bytes rec:          0
CYCLE:   1308000052 Utilization st q:  0
CYCLE:   1308000052 Utilization ld q:  0
CYCLE:   1308000052 Utilization:  0
CYCLE:   1308000052 Utilization ld q:  0
CYCLE:   1308000052 Utilization st q:  0
CYCLE:   1308000052 RDMA total latency:          0
CYCLE:   1308000052 Utilization st q (incomplete):  0
CYCLE:   1308000052 WDMA bytes sent:          0
CYCLE:   1308000052 Utilization ex q:  0
CYCLE:   1308000052 Utilization ex q (incomplete):  0
CYCLE:   1308000052 Utilization st q (incomplete):  0
CYCLE:   1308000052 Utilization ld q (incomplete):  0
CYCLE:   1308000052 WDMA total latency:          0
CYCLE:   1308000052 Utilization ex q:  0
CYCLE:   1308000052 Utilization:  0
CYCLE:   1308000052 Utilization ex q (incomplete):  0
CYCLE:   1308500052 RDMA bytes rec:          0
CYCLE:   1308500052 RDMA total latency:          0
CYCLE:   1308500052 WDMA bytes sent:          0
CYCLE:   1308500052 WDMA total latency:          0
CYCLE:   1309000052 RDMA bytes rec:          0
CYCLE:   1309000052 RDMA total latency:          0
CYCLE:   1309000052 WDMA bytes sent:          0
CYCLE:   1309000052 WDMA total latency:          0
CYCLE:   1309500052 RDMA bytes rec:          0
CYCLE:   1309500052 RDMA total latency:          0
CYCLE:   1309500052 WDMA bytes sent:          0
CYCLE:   1309500052 WDMA total latency:          0
CYCLE:   1310000052 Utilization ld q (incomplete):  0
CYCLE:   1310000052 RDMA bytes rec:          0
CYCLE:   1310000052 Utilization st q:  0
CYCLE:   1310000052 Utilization ld q:  0
CYCLE:   1310000052 Utilization:  0
CYCLE:   1310000052 Utilization ld q:  0
CYCLE:   1310000052 Utilization st q:  0
CYCLE:   1310000052 RDMA total latency:          0
CYCLE:   1310000052 Utilization st q (incomplete):  0
CYCLE:   1310000052 WDMA bytes sent:          0
CYCLE:   1310000052 Utilization ex q:  0
CYCLE:   1310000052 Utilization ex q (incomplete):  0
CYCLE:   1310000052 Utilization st q (incomplete):  0
CYCLE:   1310000052 Utilization ld q (incomplete):  0
CYCLE:   1310000052 WDMA total latency:          0
CYCLE:   1310000052 Utilization ex q:  0
CYCLE:   1310000052 Utilization:  0
CYCLE:   1310000052 Utilization ex q (incomplete):  0
CYCLE:   1310500052 RDMA bytes rec:          0
CYCLE:   1310500052 RDMA total latency:          0
CYCLE:   1310500052 WDMA bytes sent:          0
CYCLE:   1310500052 WDMA total latency:          0
CYCLE:   1311000052 RDMA bytes rec:          0
CYCLE:   1311000052 RDMA total latency:          0
CYCLE:   1311000052 WDMA bytes sent:          0
CYCLE:   1311000052 WDMA total latency:          0
CYCLE:   1311500052 RDMA bytes rec:          0
CYCLE:   1311500052 RDMA total latency:          0
CYCLE:   1311500052 WDMA bytes sent:          0
CYCLE:   1311500052 WDMA total latency:          0
CYCLE:   1312000052 Utilization ld q (incomplete):  0
CYCLE:   1312000052 RDMA bytes rec:          0
CYCLE:   1312000052 Utilization st q:  0
CYCLE:   1312000052 Utilization ld q:  0
CYCLE:   1312000052 Utilization:  0
CYCLE:   1312000052 Utilization ld q:  0
CYCLE:   1312000052 Utilization st q:  0
CYCLE:   1312000052 RDMA total latency:          0
CYCLE:   1312000052 Utilization st q (incomplete):  0
CYCLE:   1312000052 WDMA bytes sent:          0
CYCLE:   1312000052 Utilization ex q:  0
CYCLE:   1312000052 Utilization ex q (incomplete):  0
CYCLE:   1312000052 Utilization st q (incomplete):  0
CYCLE:   1312000052 Utilization ld q (incomplete):  0
CYCLE:   1312000052 WDMA total latency:          0
CYCLE:   1312000052 Utilization ex q:  0
CYCLE:   1312000052 Utilization:  0
CYCLE:   1312000052 Utilization ex q (incomplete):  0
CYCLE:   1312500052 RDMA bytes rec:          0
CYCLE:   1312500052 RDMA total latency:          0
CYCLE:   1312500052 WDMA bytes sent:          0
CYCLE:   1312500052 WDMA total latency:          0
CYCLE:   1313000052 RDMA bytes rec:          0
CYCLE:   1313000052 RDMA total latency:          0
CYCLE:   1313000052 WDMA bytes sent:          0
CYCLE:   1313000052 WDMA total latency:          0
CYCLE:   1313500052 RDMA bytes rec:          0
CYCLE:   1313500052 RDMA total latency:          0
CYCLE:   1313500052 WDMA bytes sent:          0
CYCLE:   1313500052 WDMA total latency:          0
CYCLE:   1314000052 Utilization ld q (incomplete):  0
CYCLE:   1314000052 RDMA bytes rec:          0
CYCLE:   1314000052 Utilization st q:  0
CYCLE:   1314000052 Utilization ld q:  0
CYCLE:   1314000052 Utilization:  0
CYCLE:   1314000052 Utilization ld q:  0
CYCLE:   1314000052 Utilization st q:  0
CYCLE:   1314000052 RDMA total latency:          0
CYCLE:   1314000052 Utilization st q (incomplete):  0
CYCLE:   1314000052 WDMA bytes sent:          0
CYCLE:   1314000052 Utilization ex q:  0
CYCLE:   1314000052 Utilization ex q (incomplete):  0
CYCLE:   1314000052 Utilization st q (incomplete):  0
CYCLE:   1314000052 Utilization ld q (incomplete):  0
CYCLE:   1314000052 WDMA total latency:          0
CYCLE:   1314000052 Utilization ex q:  0
CYCLE:   1314000052 Utilization:  0
CYCLE:   1314000052 Utilization ex q (incomplete):  0
CYCLE:   1314500052 RDMA bytes rec:          0
CYCLE:   1314500052 RDMA total latency:          0
CYCLE:   1314500052 WDMA bytes sent:          0
CYCLE:   1314500052 WDMA total latency:          0
CYCLE:   1315000052 RDMA bytes rec:          0
CYCLE:   1315000052 RDMA total latency:          0
CYCLE:   1315000052 WDMA bytes sent:          0
CYCLE:   1315000052 WDMA total latency:          0
CYCLE:   1315500052 RDMA bytes rec:          0
CYCLE:   1315500052 RDMA total latency:          0
CYCLE:   1315500052 WDMA bytes sent:          0
CYCLE:   1315500052 WDMA total latency:          0
CYCLE:   1316000052 Utilization ld q (incomplete):  0
CYCLE:   1316000052 RDMA bytes rec:          0
CYCLE:   1316000052 Utilization st q:  0
CYCLE:   1316000052 Utilization ld q:  0
CYCLE:   1316000052 Utilization:  0
CYCLE:   1316000052 Utilization ld q:  0
CYCLE:   1316000052 Utilization st q:  0
CYCLE:   1316000052 RDMA total latency:          0
CYCLE:   1316000052 Utilization st q (incomplete):  0
CYCLE:   1316000052 WDMA bytes sent:          0
CYCLE:   1316000052 Utilization ex q:  0
CYCLE:   1316000052 Utilization ex q (incomplete):  0
CYCLE:   1316000052 Utilization st q (incomplete):  0
CYCLE:   1316000052 Utilization ld q (incomplete):  0
CYCLE:   1316000052 WDMA total latency:          0
CYCLE:   1316000052 Utilization ex q:  0
CYCLE:   1316000052 Utilization:  0
CYCLE:   1316000052 Utilization ex q (incomplete):  0
CYCLE:   1316500052 RDMA bytes rec:          0
CYCLE:   1316500052 RDMA total latency:          0
CYCLE:   1316500052 WDMA bytes sent:          0
CYCLE:   1316500052 WDMA total latency:          0
CYCLE:   1317000052 RDMA bytes rec:          0
CYCLE:   1317000052 RDMA total latency:          0
CYCLE:   1317000052 WDMA bytes sent:          0
CYCLE:   1317000052 WDMA total latency:          0
CYCLE:   1317500052 RDMA bytes rec:          0
CYCLE:   1317500052 RDMA total latency:          0
CYCLE:   1317500052 WDMA bytes sent:          0
CYCLE:   1317500052 WDMA total latency:          0
CYCLE:   1318000052 Utilization ld q (incomplete):  0
CYCLE:   1318000052 RDMA bytes rec:          0
CYCLE:   1318000052 Utilization st q:  0
CYCLE:   1318000052 Utilization ld q:  0
CYCLE:   1318000052 Utilization:  0
CYCLE:   1318000052 Utilization ld q:  0
CYCLE:   1318000052 Utilization st q:  0
CYCLE:   1318000052 RDMA total latency:          0
CYCLE:   1318000052 Utilization st q (incomplete):  0
CYCLE:   1318000052 WDMA bytes sent:          0
CYCLE:   1318000052 Utilization ex q:  0
CYCLE:   1318000052 Utilization ex q (incomplete):  0
CYCLE:   1318000052 Utilization st q (incomplete):  0
CYCLE:   1318000052 Utilization ld q (incomplete):  0
CYCLE:   1318000052 WDMA total latency:          0
CYCLE:   1318000052 Utilization ex q:  0
CYCLE:   1318000052 Utilization:  0
CYCLE:   1318000052 Utilization ex q (incomplete):  0
CYCLE:   1318500052 RDMA bytes rec:          0
CYCLE:   1318500052 RDMA total latency:          0
CYCLE:   1318500052 WDMA bytes sent:          0
CYCLE:   1318500052 WDMA total latency:          0
CYCLE:   1319000052 RDMA bytes rec:          0
CYCLE:   1319000052 RDMA total latency:          0
CYCLE:   1319000052 WDMA bytes sent:          0
CYCLE:   1319000052 WDMA total latency:          0
CYCLE:   1319500052 RDMA bytes rec:          0
CYCLE:   1319500052 RDMA total latency:          0
CYCLE:   1319500052 WDMA bytes sent:          0
CYCLE:   1319500052 WDMA total latency:          0
CYCLE:   1320000052 Utilization ld q (incomplete):  0
CYCLE:   1320000052 RDMA bytes rec:          0
CYCLE:   1320000052 Utilization st q:  0
CYCLE:   1320000052 Utilization ld q:  0
CYCLE:   1320000052 Utilization:  0
CYCLE:   1320000052 Utilization ld q:  0
CYCLE:   1320000052 Utilization st q:  0
CYCLE:   1320000052 RDMA total latency:          0
CYCLE:   1320000052 Utilization st q (incomplete):  0
CYCLE:   1320000052 WDMA bytes sent:          0
CYCLE:   1320000052 Utilization ex q:  0
CYCLE:   1320000052 Utilization ex q (incomplete):  0
CYCLE:   1320000052 Utilization st q (incomplete):  0
CYCLE:   1320000052 Utilization ld q (incomplete):  0
CYCLE:   1320000052 WDMA total latency:          0
CYCLE:   1320000052 Utilization ex q:  0
CYCLE:   1320000052 Utilization:  0
CYCLE:   1320000052 Utilization ex q (incomplete):  0
CYCLE:   1320500052 RDMA bytes rec:          0
CYCLE:   1320500052 RDMA total latency:          0
CYCLE:   1320500052 WDMA bytes sent:          0
CYCLE:   1320500052 WDMA total latency:          0
CYCLE:   1321000052 RDMA bytes rec:          0
CYCLE:   1321000052 RDMA total latency:          0
CYCLE:   1321000052 WDMA bytes sent:          0
CYCLE:   1321000052 WDMA total latency:          0
CYCLE:   1321500052 RDMA bytes rec:          0
CYCLE:   1321500052 RDMA total latency:          0
CYCLE:   1321500052 WDMA bytes sent:          0
CYCLE:   1321500052 WDMA total latency:          0
CYCLE:   1322000052 Utilization ld q (incomplete):  0
CYCLE:   1322000052 RDMA bytes rec:          0
CYCLE:   1322000052 Utilization st q:  0
CYCLE:   1322000052 Utilization ld q:  0
CYCLE:   1322000052 Utilization:  0
CYCLE:   1322000052 Utilization ld q:  0
CYCLE:   1322000052 Utilization st q:  0
CYCLE:   1322000052 RDMA total latency:          0
CYCLE:   1322000052 Utilization st q (incomplete):  0
CYCLE:   1322000052 WDMA bytes sent:          0
CYCLE:   1322000052 Utilization ex q:  0
CYCLE:   1322000052 Utilization ex q (incomplete):  0
CYCLE:   1322000052 Utilization st q (incomplete):  0
CYCLE:   1322000052 Utilization ld q (incomplete):  0
CYCLE:   1322000052 WDMA total latency:          0
CYCLE:   1322000052 Utilization ex q:  0
CYCLE:   1322000052 Utilization:  0
CYCLE:   1322000052 Utilization ex q (incomplete):  0
CYCLE:   1322500052 RDMA bytes rec:          0
CYCLE:   1322500052 RDMA total latency:          0
CYCLE:   1322500052 WDMA bytes sent:          0
CYCLE:   1322500052 WDMA total latency:          0
CYCLE:   1323000052 RDMA bytes rec:          0
CYCLE:   1323000052 RDMA total latency:          0
CYCLE:   1323000052 WDMA bytes sent:          0
CYCLE:   1323000052 WDMA total latency:          0
CYCLE:   1323500052 RDMA bytes rec:          0
CYCLE:   1323500052 RDMA total latency:          0
CYCLE:   1323500052 WDMA bytes sent:          0
CYCLE:   1323500052 WDMA total latency:          0
CYCLE:   1324000052 Utilization ld q (incomplete):  0
CYCLE:   1324000052 RDMA bytes rec:          0
CYCLE:   1324000052 Utilization st q:  0
CYCLE:   1324000052 Utilization ld q:  0
CYCLE:   1324000052 Utilization:  0
CYCLE:   1324000052 Utilization ld q:  0
CYCLE:   1324000052 Utilization st q:  0
CYCLE:   1324000052 RDMA total latency:          0
CYCLE:   1324000052 Utilization st q (incomplete):  0
CYCLE:   1324000052 WDMA bytes sent:          0
CYCLE:   1324000052 Utilization ex q:  0
CYCLE:   1324000052 Utilization ex q (incomplete):  0
CYCLE:   1324000052 Utilization st q (incomplete):  0
CYCLE:   1324000052 Utilization ld q (incomplete):  0
CYCLE:   1324000052 WDMA total latency:          0
CYCLE:   1324000052 Utilization ex q:  0
CYCLE:   1324000052 Utilization:  0
CYCLE:   1324000052 Utilization ex q (incomplete):  0
CYCLE:   1324500052 RDMA bytes rec:          0
CYCLE:   1324500052 RDMA total latency:          0
CYCLE:   1324500052 WDMA bytes sent:          0
CYCLE:   1324500052 WDMA total latency:          0
CYCLE:   1325000052 RDMA bytes rec:          0
CYCLE:   1325000052 RDMA total latency:          0
CYCLE:   1325000052 WDMA bytes sent:          0
CYCLE:   1325000052 WDMA total latency:          0
CYCLE:   1325500052 RDMA bytes rec:          0
CYCLE:   1325500052 RDMA total latency:          0
CYCLE:   1325500052 WDMA bytes sent:          0
CYCLE:   1325500052 WDMA total latency:          0
CYCLE:   1326000052 Utilization ld q (incomplete):  0
CYCLE:   1326000052 RDMA bytes rec:          0
CYCLE:   1326000052 Utilization st q:  0
CYCLE:   1326000052 Utilization ld q:  0
CYCLE:   1326000052 Utilization:  0
CYCLE:   1326000052 Utilization ld q:  0
CYCLE:   1326000052 Utilization st q:  0
CYCLE:   1326000052 RDMA total latency:          0
CYCLE:   1326000052 Utilization st q (incomplete):  0
CYCLE:   1326000052 WDMA bytes sent:          0
CYCLE:   1326000052 Utilization ex q:  0
CYCLE:   1326000052 Utilization ex q (incomplete):  0
CYCLE:   1326000052 Utilization st q (incomplete):  0
CYCLE:   1326000052 Utilization ld q (incomplete):  0
CYCLE:   1326000052 WDMA total latency:          0
CYCLE:   1326000052 Utilization ex q:  0
CYCLE:   1326000052 Utilization:  0
CYCLE:   1326000052 Utilization ex q (incomplete):  0
CYCLE:   1326500052 RDMA bytes rec:          0
CYCLE:   1326500052 RDMA total latency:          0
CYCLE:   1326500052 WDMA bytes sent:          0
CYCLE:   1326500052 WDMA total latency:          0
CYCLE:   1327000052 RDMA bytes rec:          0
CYCLE:   1327000052 RDMA total latency:          0
CYCLE:   1327000052 WDMA bytes sent:          0
CYCLE:   1327000052 WDMA total latency:          0
CYCLE:   1327500052 RDMA bytes rec:          0
CYCLE:   1327500052 RDMA total latency:          0
CYCLE:   1327500052 WDMA bytes sent:          0
CYCLE:   1327500052 WDMA total latency:          0
CYCLE:   1328000052 Utilization ld q (incomplete):  0
CYCLE:   1328000052 RDMA bytes rec:          0
CYCLE:   1328000052 Utilization st q:  0
CYCLE:   1328000052 Utilization ld q:  0
CYCLE:   1328000052 Utilization:  0
CYCLE:   1328000052 Utilization ld q:  0
CYCLE:   1328000052 Utilization st q:  0
CYCLE:   1328000052 RDMA total latency:          0
CYCLE:   1328000052 Utilization st q (incomplete):  0
CYCLE:   1328000052 WDMA bytes sent:          0
CYCLE:   1328000052 Utilization ex q:  0
CYCLE:   1328000052 Utilization ex q (incomplete):  0
CYCLE:   1328000052 Utilization st q (incomplete):  0
CYCLE:   1328000052 Utilization ld q (incomplete):  0
CYCLE:   1328000052 WDMA total latency:          0
CYCLE:   1328000052 Utilization ex q:  0
CYCLE:   1328000052 Utilization:  0
CYCLE:   1328000052 Utilization ex q (incomplete):  0
CYCLE:   1328500052 RDMA bytes rec:          0
CYCLE:   1328500052 RDMA total latency:          0
CYCLE:   1328500052 WDMA bytes sent:          0
CYCLE:   1328500052 WDMA total latency:          0
CYCLE:   1329000052 RDMA bytes rec:          0
CYCLE:   1329000052 RDMA total latency:          0
CYCLE:   1329000052 WDMA bytes sent:          0
CYCLE:   1329000052 WDMA total latency:          0
CYCLE:   1329500052 RDMA bytes rec:          0
CYCLE:   1329500052 RDMA total latency:          0
CYCLE:   1329500052 WDMA bytes sent:          0
CYCLE:   1329500052 WDMA total latency:          0
CYCLE:   1330000052 Utilization ld q (incomplete):  0
CYCLE:   1330000052 RDMA bytes rec:          0
CYCLE:   1330000052 Utilization st q:  0
CYCLE:   1330000052 Utilization ld q:  0
CYCLE:   1330000052 Utilization:  0
CYCLE:   1330000052 Utilization ld q:  0
CYCLE:   1330000052 Utilization st q:  0
CYCLE:   1330000052 RDMA total latency:          0
CYCLE:   1330000052 Utilization st q (incomplete):  0
CYCLE:   1330000052 WDMA bytes sent:          0
CYCLE:   1330000052 Utilization ex q:  0
CYCLE:   1330000052 Utilization ex q (incomplete):  0
CYCLE:   1330000052 Utilization st q (incomplete):  0
CYCLE:   1330000052 Utilization ld q (incomplete):  0
CYCLE:   1330000052 WDMA total latency:          0
CYCLE:   1330000052 Utilization ex q:  0
CYCLE:   1330000052 Utilization:  0
CYCLE:   1330000052 Utilization ex q (incomplete):  0
CYCLE:   1330500052 RDMA bytes rec:          0
CYCLE:   1330500052 RDMA total latency:          0
CYCLE:   1330500052 WDMA bytes sent:          0
CYCLE:   1330500052 WDMA total latency:          0
CYCLE:   1331000052 RDMA bytes rec:          0
CYCLE:   1331000052 RDMA total latency:          0
CYCLE:   1331000052 WDMA bytes sent:          0
CYCLE:   1331000052 WDMA total latency:          0
CYCLE:   1331500052 RDMA bytes rec:          0
CYCLE:   1331500052 RDMA total latency:          0
CYCLE:   1331500052 WDMA bytes sent:          0
CYCLE:   1331500052 WDMA total latency:          0
CYCLE:   1332000052 Utilization ld q (incomplete):  0
CYCLE:   1332000052 RDMA bytes rec:          0
CYCLE:   1332000052 Utilization st q:  0
CYCLE:   1332000052 Utilization ld q:  0
CYCLE:   1332000052 Utilization:  0
CYCLE:   1332000052 Utilization ld q:  0
CYCLE:   1332000052 Utilization st q:  0
CYCLE:   1332000052 RDMA total latency:          0
CYCLE:   1332000052 Utilization st q (incomplete):  0
CYCLE:   1332000052 WDMA bytes sent:          0
CYCLE:   1332000052 Utilization ex q:  0
CYCLE:   1332000052 Utilization ex q (incomplete):  0
CYCLE:   1332000052 Utilization st q (incomplete):  0
CYCLE:   1332000052 Utilization ld q (incomplete):  0
CYCLE:   1332000052 WDMA total latency:          0
CYCLE:   1332000052 Utilization ex q:  0
CYCLE:   1332000052 Utilization:  0
CYCLE:   1332000052 Utilization ex q (incomplete):  0
CYCLE:   1332500052 RDMA bytes rec:          0
CYCLE:   1332500052 RDMA total latency:          0
CYCLE:   1332500052 WDMA bytes sent:          0
CYCLE:   1332500052 WDMA total latency:          0
CYCLE:   1333000052 RDMA bytes rec:          0
CYCLE:   1333000052 RDMA total latency:          0
CYCLE:   1333000052 WDMA bytes sent:          0
CYCLE:   1333000052 WDMA total latency:          0
CYCLE:   1333500052 RDMA bytes rec:          0
CYCLE:   1333500052 RDMA total latency:          0
CYCLE:   1333500052 WDMA bytes sent:          0
CYCLE:   1333500052 WDMA total latency:          0
CYCLE:   1334000052 Utilization ld q (incomplete):  0
CYCLE:   1334000052 RDMA bytes rec:          0
CYCLE:   1334000052 Utilization st q:  0
CYCLE:   1334000052 Utilization ld q:  0
CYCLE:   1334000052 Utilization:  0
CYCLE:   1334000052 Utilization ld q:  0
CYCLE:   1334000052 Utilization st q:  0
CYCLE:   1334000052 RDMA total latency:          0
CYCLE:   1334000052 Utilization st q (incomplete):  0
CYCLE:   1334000052 WDMA bytes sent:          0
CYCLE:   1334000052 Utilization ex q:  0
CYCLE:   1334000052 Utilization ex q (incomplete):  0
CYCLE:   1334000052 Utilization st q (incomplete):  0
CYCLE:   1334000052 Utilization ld q (incomplete):  0
CYCLE:   1334000052 WDMA total latency:          0
CYCLE:   1334000052 Utilization ex q:  0
CYCLE:   1334000052 Utilization:  0
CYCLE:   1334000052 Utilization ex q (incomplete):  0
CYCLE:   1334500052 RDMA bytes rec:          0
CYCLE:   1334500052 RDMA total latency:          0
CYCLE:   1334500052 WDMA bytes sent:          0
CYCLE:   1334500052 WDMA total latency:          0
CYCLE:   1335000052 RDMA bytes rec:          0
CYCLE:   1335000052 RDMA total latency:          0
CYCLE:   1335000052 WDMA bytes sent:          0
CYCLE:   1335000052 WDMA total latency:          0
CYCLE:   1335500052 RDMA bytes rec:          0
CYCLE:   1335500052 RDMA total latency:          0
CYCLE:   1335500052 WDMA bytes sent:          0
CYCLE:   1335500052 WDMA total latency:          0
CYCLE:   1336000052 Utilization ld q (incomplete):  0
CYCLE:   1336000052 RDMA bytes rec:          0
CYCLE:   1336000052 Utilization st q:  0
CYCLE:   1336000052 Utilization ld q:  0
CYCLE:   1336000052 Utilization:  0
CYCLE:   1336000052 Utilization ld q:  0
CYCLE:   1336000052 Utilization st q:  0
CYCLE:   1336000052 RDMA total latency:          0
CYCLE:   1336000052 Utilization st q (incomplete):  0
CYCLE:   1336000052 WDMA bytes sent:          0
CYCLE:   1336000052 Utilization ex q:  0
CYCLE:   1336000052 Utilization ex q (incomplete):  0
CYCLE:   1336000052 Utilization st q (incomplete):  0
CYCLE:   1336000052 Utilization ld q (incomplete):  0
CYCLE:   1336000052 WDMA total latency:          0
CYCLE:   1336000052 Utilization ex q:  0
CYCLE:   1336000052 Utilization:  0
CYCLE:   1336000052 Utilization ex q (incomplete):  0
CYCLE:   1336500052 RDMA bytes rec:          0
CYCLE:   1336500052 RDMA total latency:          0
CYCLE:   1336500052 WDMA bytes sent:          0
CYCLE:   1336500052 WDMA total latency:          0
CYCLE:   1337000052 RDMA bytes rec:          0
CYCLE:   1337000052 RDMA total latency:          0
CYCLE:   1337000052 WDMA bytes sent:          0
CYCLE:   1337000052 WDMA total latency:          0
CYCLE:   1337500052 RDMA bytes rec:          0
CYCLE:   1337500052 RDMA total latency:          0
CYCLE:   1337500052 WDMA bytes sent:          0
CYCLE:   1337500052 WDMA total latency:          0
CYCLE:   1338000052 Utilization ld q (incomplete):  0
CYCLE:   1338000052 RDMA bytes rec:          0
CYCLE:   1338000052 Utilization st q:  0
CYCLE:   1338000052 Utilization ld q:  0
CYCLE:   1338000052 Utilization:  0
CYCLE:   1338000052 Utilization ld q:  0
CYCLE:   1338000052 Utilization st q:  0
CYCLE:   1338000052 RDMA total latency:          0
CYCLE:   1338000052 Utilization st q (incomplete):  0
CYCLE:   1338000052 WDMA bytes sent:          0
CYCLE:   1338000052 Utilization ex q:  0
CYCLE:   1338000052 Utilization ex q (incomplete):  0
CYCLE:   1338000052 Utilization st q (incomplete):  0
CYCLE:   1338000052 Utilization ld q (incomplete):  0
CYCLE:   1338000052 WDMA total latency:          0
CYCLE:   1338000052 Utilization ex q:  0
CYCLE:   1338000052 Utilization:  0
CYCLE:   1338000052 Utilization ex q (incomplete):  0
CYCLE:   1338500052 RDMA bytes rec:          0
CYCLE:   1338500052 RDMA total latency:          0
CYCLE:   1338500052 WDMA bytes sent:          0
CYCLE:   1338500052 WDMA total latency:          0
CYCLE:   1339000052 RDMA bytes rec:          0
CYCLE:   1339000052 RDMA total latency:          0
CYCLE:   1339000052 WDMA bytes sent:          0
CYCLE:   1339000052 WDMA total latency:          0
CYCLE:   1339500052 RDMA bytes rec:          0
CYCLE:   1339500052 RDMA total latency:          0
CYCLE:   1339500052 WDMA bytes sent:          0
CYCLE:   1339500052 WDMA total latency:          0
CYCLE:   1340000052 Utilization ld q (incomplete):  0
CYCLE:   1340000052 RDMA bytes rec:          0
CYCLE:   1340000052 Utilization st q:  0
CYCLE:   1340000052 Utilization ld q:  0
CYCLE:   1340000052 Utilization:  0
CYCLE:   1340000052 Utilization ld q:  0
CYCLE:   1340000052 Utilization st q:  0
CYCLE:   1340000052 RDMA total latency:          0
CYCLE:   1340000052 Utilization st q (incomplete):  0
CYCLE:   1340000052 WDMA bytes sent:          0
CYCLE:   1340000052 Utilization ex q:  0
CYCLE:   1340000052 Utilization ex q (incomplete):  0
CYCLE:   1340000052 Utilization st q (incomplete):  0
CYCLE:   1340000052 Utilization ld q (incomplete):  0
CYCLE:   1340000052 WDMA total latency:          0
CYCLE:   1340000052 Utilization ex q:  0
CYCLE:   1340000052 Utilization:  0
CYCLE:   1340000052 Utilization ex q (incomplete):  0
CYCLE:   1340500052 RDMA bytes rec:          0
CYCLE:   1340500052 RDMA total latency:          0
CYCLE:   1340500052 WDMA bytes sent:          0
CYCLE:   1340500052 WDMA total latency:          0
CYCLE:   1341000052 RDMA bytes rec:          0
CYCLE:   1341000052 RDMA total latency:          0
CYCLE:   1341000052 WDMA bytes sent:          0
CYCLE:   1341000052 WDMA total latency:          0
CYCLE:   1341500052 RDMA bytes rec:          0
CYCLE:   1341500052 RDMA total latency:          0
CYCLE:   1341500052 WDMA bytes sent:          0
CYCLE:   1341500052 WDMA total latency:          0
CYCLE:   1342000052 Utilization ld q (incomplete):  0
CYCLE:   1342000052 RDMA bytes rec:          0
CYCLE:   1342000052 Utilization st q:  0
CYCLE:   1342000052 Utilization ld q:  0
CYCLE:   1342000052 Utilization:  0
CYCLE:   1342000052 Utilization ld q:  0
CYCLE:   1342000052 Utilization st q:  0
CYCLE:   1342000052 RDMA total latency:          0
CYCLE:   1342000052 Utilization st q (incomplete):  0
CYCLE:   1342000052 WDMA bytes sent:          0
CYCLE:   1342000052 Utilization ex q:  0
CYCLE:   1342000052 Utilization ex q (incomplete):  0
CYCLE:   1342000052 Utilization st q (incomplete):  0
CYCLE:   1342000052 Utilization ld q (incomplete):  0
CYCLE:   1342000052 WDMA total latency:          0
CYCLE:   1342000052 Utilization ex q:  0
CYCLE:   1342000052 Utilization:  0
CYCLE:   1342000052 Utilization ex q (incomplete):  0
CYCLE:   1342500052 RDMA bytes rec:          0
CYCLE:   1342500052 RDMA total latency:          0
CYCLE:   1342500052 WDMA bytes sent:          0
CYCLE:   1342500052 WDMA total latency:          0
CYCLE:   1343000052 RDMA bytes rec:          0
CYCLE:   1343000052 RDMA total latency:          0
CYCLE:   1343000052 WDMA bytes sent:          0
CYCLE:   1343000052 WDMA total latency:          0
CYCLE:   1343500052 RDMA bytes rec:          0
CYCLE:   1343500052 RDMA total latency:          0
CYCLE:   1343500052 WDMA bytes sent:          0
CYCLE:   1343500052 WDMA total latency:          0
CYCLE:   1344000052 Utilization ld q (incomplete):  0
CYCLE:   1344000052 RDMA bytes rec:          0
CYCLE:   1344000052 Utilization st q:  0
CYCLE:   1344000052 Utilization ld q:  0
CYCLE:   1344000052 Utilization:  0
CYCLE:   1344000052 Utilization ld q:  0
CYCLE:   1344000052 Utilization st q:  0
CYCLE:   1344000052 RDMA total latency:          0
CYCLE:   1344000052 Utilization st q (incomplete):  0
CYCLE:   1344000052 WDMA bytes sent:          0
CYCLE:   1344000052 Utilization ex q:  0
CYCLE:   1344000052 Utilization ex q (incomplete):  0
CYCLE:   1344000052 Utilization st q (incomplete):  0
CYCLE:   1344000052 Utilization ld q (incomplete):  0
CYCLE:   1344000052 WDMA total latency:          0
CYCLE:   1344000052 Utilization ex q:  0
CYCLE:   1344000052 Utilization:  0
CYCLE:   1344000052 Utilization ex q (incomplete):  0
CYCLE:   1344500052 RDMA bytes rec:          0
CYCLE:   1344500052 RDMA total latency:          0
CYCLE:   1344500052 WDMA bytes sent:          0
CYCLE:   1344500052 WDMA total latency:          0
CYCLE:   1345000052 RDMA bytes rec:          0
CYCLE:   1345000052 RDMA total latency:          0
CYCLE:   1345000052 WDMA bytes sent:          0
CYCLE:   1345000052 WDMA total latency:          0
CYCLE:   1345500052 RDMA bytes rec:          0
CYCLE:   1345500052 RDMA total latency:          0
CYCLE:   1345500052 WDMA bytes sent:          0
CYCLE:   1345500052 WDMA total latency:          0
CYCLE:   1346000052 Utilization ld q (incomplete):  0
CYCLE:   1346000052 RDMA bytes rec:          0
CYCLE:   1346000052 Utilization st q:  0
CYCLE:   1346000052 Utilization ld q:  0
CYCLE:   1346000052 Utilization:  0
CYCLE:   1346000052 Utilization ld q:  0
CYCLE:   1346000052 Utilization st q:  0
CYCLE:   1346000052 RDMA total latency:          0
CYCLE:   1346000052 Utilization st q (incomplete):  0
CYCLE:   1346000052 WDMA bytes sent:          0
CYCLE:   1346000052 Utilization ex q:  0
CYCLE:   1346000052 Utilization ex q (incomplete):  0
CYCLE:   1346000052 Utilization st q (incomplete):  0
CYCLE:   1346000052 Utilization ld q (incomplete):  0
CYCLE:   1346000052 WDMA total latency:          0
CYCLE:   1346000052 Utilization ex q:  0
CYCLE:   1346000052 Utilization:  0
CYCLE:   1346000052 Utilization ex q (incomplete):  0
CYCLE:   1346500052 RDMA bytes rec:          0
CYCLE:   1346500052 RDMA total latency:          0
CYCLE:   1346500052 WDMA bytes sent:          0
CYCLE:   1346500052 WDMA total latency:          0
CYCLE:   1347000052 RDMA bytes rec:          0
CYCLE:   1347000052 RDMA total latency:          0
CYCLE:   1347000052 WDMA bytes sent:          0
CYCLE:   1347000052 WDMA total latency:          0
CYCLE:   1347500052 RDMA bytes rec:          0
CYCLE:   1347500052 RDMA total latency:          0
CYCLE:   1347500052 WDMA bytes sent:          0
CYCLE:   1347500052 WDMA total latency:          0
CYCLE:   1348000052 Utilization ld q (incomplete):  0
CYCLE:   1348000052 RDMA bytes rec:          0
CYCLE:   1348000052 Utilization st q:  0
CYCLE:   1348000052 Utilization ld q:  0
CYCLE:   1348000052 Utilization:  0
CYCLE:   1348000052 Utilization ld q:  0
CYCLE:   1348000052 Utilization st q:  0
CYCLE:   1348000052 RDMA total latency:          0
CYCLE:   1348000052 Utilization st q (incomplete):  0
CYCLE:   1348000052 WDMA bytes sent:          0
CYCLE:   1348000052 Utilization ex q:  0
CYCLE:   1348000052 Utilization ex q (incomplete):  0
CYCLE:   1348000052 Utilization st q (incomplete):  0
CYCLE:   1348000052 Utilization ld q (incomplete):  0
CYCLE:   1348000052 WDMA total latency:          0
CYCLE:   1348000052 Utilization ex q:  0
CYCLE:   1348000052 Utilization:  0
CYCLE:   1348000052 Utilization ex q (incomplete):  0
CYCLE:   1348500052 RDMA bytes rec:          0
CYCLE:   1348500052 RDMA total latency:          0
CYCLE:   1348500052 WDMA bytes sent:          0
CYCLE:   1348500052 WDMA total latency:          0
CYCLE:   1349000052 RDMA bytes rec:          0
CYCLE:   1349000052 RDMA total latency:          0
CYCLE:   1349000052 WDMA bytes sent:          0
CYCLE:   1349000052 WDMA total latency:          0
CYCLE:   1349500052 RDMA bytes rec:          0
CYCLE:   1349500052 RDMA total latency:          0
CYCLE:   1349500052 WDMA bytes sent:          0
CYCLE:   1349500052 WDMA total latency:          0
CYCLE:   1350000052 Utilization ld q (incomplete):  0
CYCLE:   1350000052 RDMA bytes rec:          0
CYCLE:   1350000052 Utilization st q:  0
CYCLE:   1350000052 Utilization ld q:  0
CYCLE:   1350000052 Utilization:  0
CYCLE:   1350000052 Utilization ld q:  0
CYCLE:   1350000052 Utilization st q:  0
CYCLE:   1350000052 RDMA total latency:          0
CYCLE:   1350000052 Utilization st q (incomplete):  0
CYCLE:   1350000052 WDMA bytes sent:          0
CYCLE:   1350000052 Utilization ex q:  0
CYCLE:   1350000052 Utilization ex q (incomplete):  0
CYCLE:   1350000052 Utilization st q (incomplete):  0
CYCLE:   1350000052 Utilization ld q (incomplete):  0
CYCLE:   1350000052 WDMA total latency:          0
CYCLE:   1350000052 Utilization ex q:  0
CYCLE:   1350000052 Utilization:  0
CYCLE:   1350000052 Utilization ex q (incomplete):  0
CYCLE:   1350500052 RDMA bytes rec:          0
CYCLE:   1350500052 RDMA total latency:          0
CYCLE:   1350500052 WDMA bytes sent:          0
CYCLE:   1350500052 WDMA total latency:          0
CYCLE:   1351000052 RDMA bytes rec:          0
CYCLE:   1351000052 RDMA total latency:          0
CYCLE:   1351000052 WDMA bytes sent:          0
CYCLE:   1351000052 WDMA total latency:          0
CYCLE:   1351500052 RDMA bytes rec:          0
CYCLE:   1351500052 RDMA total latency:          0
CYCLE:   1351500052 WDMA bytes sent:          0
CYCLE:   1351500052 WDMA total latency:          0
CYCLE:   1352000052 Utilization ld q (incomplete):  0
CYCLE:   1352000052 RDMA bytes rec:          0
CYCLE:   1352000052 Utilization st q:  0
CYCLE:   1352000052 Utilization ld q:  0
CYCLE:   1352000052 Utilization:  0
CYCLE:   1352000052 Utilization ld q:  0
CYCLE:   1352000052 Utilization st q:  0
CYCLE:   1352000052 RDMA total latency:          0
CYCLE:   1352000052 Utilization st q (incomplete):  0
CYCLE:   1352000052 WDMA bytes sent:          0
CYCLE:   1352000052 Utilization ex q:  0
CYCLE:   1352000052 Utilization ex q (incomplete):  0
CYCLE:   1352000052 Utilization st q (incomplete):  0
CYCLE:   1352000052 Utilization ld q (incomplete):  0
CYCLE:   1352000052 WDMA total latency:          0
CYCLE:   1352000052 Utilization ex q:  0
CYCLE:   1352000052 Utilization:  0
CYCLE:   1352000052 Utilization ex q (incomplete):  0
CYCLE:   1352500052 RDMA bytes rec:          0
CYCLE:   1352500052 RDMA total latency:          0
CYCLE:   1352500052 WDMA bytes sent:          0
CYCLE:   1352500052 WDMA total latency:          0
CYCLE:   1353000052 RDMA bytes rec:          0
CYCLE:   1353000052 RDMA total latency:          0
CYCLE:   1353000052 WDMA bytes sent:          0
CYCLE:   1353000052 WDMA total latency:          0
CYCLE:   1353500052 RDMA bytes rec:          0
CYCLE:   1353500052 RDMA total latency:          0
CYCLE:   1353500052 WDMA bytes sent:          0
CYCLE:   1353500052 WDMA total latency:          0
CYCLE:   1354000052 Utilization ld q (incomplete):  0
CYCLE:   1354000052 RDMA bytes rec:          0
CYCLE:   1354000052 Utilization st q:  0
CYCLE:   1354000052 Utilization ld q:  0
CYCLE:   1354000052 Utilization:  0
CYCLE:   1354000052 Utilization ld q:  0
CYCLE:   1354000052 Utilization st q:  0
CYCLE:   1354000052 RDMA total latency:          0
CYCLE:   1354000052 Utilization st q (incomplete):  0
CYCLE:   1354000052 WDMA bytes sent:          0
CYCLE:   1354000052 Utilization ex q:  0
CYCLE:   1354000052 Utilization ex q (incomplete):  0
CYCLE:   1354000052 Utilization st q (incomplete):  0
CYCLE:   1354000052 Utilization ld q (incomplete):  0
CYCLE:   1354000052 WDMA total latency:          0
CYCLE:   1354000052 Utilization ex q:  0
CYCLE:   1354000052 Utilization:  0
CYCLE:   1354000052 Utilization ex q (incomplete):  0
CYCLE:   1354500052 RDMA bytes rec:          0
CYCLE:   1354500052 RDMA total latency:          0
CYCLE:   1354500052 WDMA bytes sent:          0
CYCLE:   1354500052 WDMA total latency:          0
CYCLE:   1355000052 RDMA bytes rec:          0
CYCLE:   1355000052 RDMA total latency:          0
CYCLE:   1355000052 WDMA bytes sent:          0
CYCLE:   1355000052 WDMA total latency:          0
CYCLE:   1355500052 RDMA bytes rec:          0
CYCLE:   1355500052 RDMA total latency:          0
CYCLE:   1355500052 WDMA bytes sent:          0
CYCLE:   1355500052 WDMA total latency:          0
CYCLE:   1356000052 Utilization ld q (incomplete):  0
CYCLE:   1356000052 RDMA bytes rec:          0
CYCLE:   1356000052 Utilization st q:  0
CYCLE:   1356000052 Utilization ld q:  0
CYCLE:   1356000052 Utilization:  0
CYCLE:   1356000052 Utilization ld q:  0
CYCLE:   1356000052 Utilization st q:  0
CYCLE:   1356000052 RDMA total latency:          0
CYCLE:   1356000052 Utilization st q (incomplete):  0
CYCLE:   1356000052 WDMA bytes sent:          0
CYCLE:   1356000052 Utilization ex q:  0
CYCLE:   1356000052 Utilization ex q (incomplete):  0
CYCLE:   1356000052 Utilization st q (incomplete):  0
CYCLE:   1356000052 Utilization ld q (incomplete):  0
CYCLE:   1356000052 WDMA total latency:          0
CYCLE:   1356000052 Utilization ex q:  0
CYCLE:   1356000052 Utilization:  0
CYCLE:   1356000052 Utilization ex q (incomplete):  0
CYCLE:   1356500052 RDMA bytes rec:          0
CYCLE:   1356500052 RDMA total latency:          0
CYCLE:   1356500052 WDMA bytes sent:          0
CYCLE:   1356500052 WDMA total latency:          0
CYCLE:   1357000052 RDMA bytes rec:          0
CYCLE:   1357000052 RDMA total latency:          0
CYCLE:   1357000052 WDMA bytes sent:          0
CYCLE:   1357000052 WDMA total latency:          0
CYCLE:   1357500052 RDMA bytes rec:          0
CYCLE:   1357500052 RDMA total latency:          0
CYCLE:   1357500052 WDMA bytes sent:          0
CYCLE:   1357500052 WDMA total latency:          0
CYCLE:   1358000052 Utilization ld q (incomplete):  0
CYCLE:   1358000052 RDMA bytes rec:          0
CYCLE:   1358000052 Utilization st q:  0
CYCLE:   1358000052 Utilization ld q:  0
CYCLE:   1358000052 Utilization:  0
CYCLE:   1358000052 Utilization ld q:  0
CYCLE:   1358000052 Utilization st q:  0
CYCLE:   1358000052 RDMA total latency:          0
CYCLE:   1358000052 Utilization st q (incomplete):  0
CYCLE:   1358000052 WDMA bytes sent:          0
CYCLE:   1358000052 Utilization ex q:  0
CYCLE:   1358000052 Utilization ex q (incomplete):  0
CYCLE:   1358000052 Utilization st q (incomplete):  0
CYCLE:   1358000052 Utilization ld q (incomplete):  0
CYCLE:   1358000052 WDMA total latency:          0
CYCLE:   1358000052 Utilization ex q:  0
CYCLE:   1358000052 Utilization:  0
CYCLE:   1358000052 Utilization ex q (incomplete):  0
CYCLE:   1358500052 RDMA bytes rec:          0
CYCLE:   1358500052 RDMA total latency:          0
CYCLE:   1358500052 WDMA bytes sent:          0
CYCLE:   1358500052 WDMA total latency:          0
CYCLE:   1359000052 RDMA bytes rec:          0
CYCLE:   1359000052 RDMA total latency:          0
CYCLE:   1359000052 WDMA bytes sent:          0
CYCLE:   1359000052 WDMA total latency:          0
CYCLE:   1359500052 RDMA bytes rec:          0
CYCLE:   1359500052 RDMA total latency:          0
CYCLE:   1359500052 WDMA bytes sent:          0
CYCLE:   1359500052 WDMA total latency:          0
CYCLE:   1360000052 Utilization ld q (incomplete):  0
CYCLE:   1360000052 RDMA bytes rec:          0
CYCLE:   1360000052 Utilization st q:  0
CYCLE:   1360000052 Utilization ld q:  0
CYCLE:   1360000052 Utilization:  0
CYCLE:   1360000052 Utilization ld q:  0
CYCLE:   1360000052 Utilization st q:  0
CYCLE:   1360000052 RDMA total latency:          0
CYCLE:   1360000052 Utilization st q (incomplete):  0
CYCLE:   1360000052 WDMA bytes sent:          0
CYCLE:   1360000052 Utilization ex q:  0
CYCLE:   1360000052 Utilization ex q (incomplete):  0
CYCLE:   1360000052 Utilization st q (incomplete):  0
CYCLE:   1360000052 Utilization ld q (incomplete):  0
CYCLE:   1360000052 WDMA total latency:          0
CYCLE:   1360000052 Utilization ex q:  0
CYCLE:   1360000052 Utilization:  0
CYCLE:   1360000052 Utilization ex q (incomplete):  0
CYCLE:   1360500052 RDMA bytes rec:          0
CYCLE:   1360500052 RDMA total latency:          0
CYCLE:   1360500052 WDMA bytes sent:          0
CYCLE:   1360500052 WDMA total latency:          0
CYCLE:   1361000052 RDMA bytes rec:          0
CYCLE:   1361000052 RDMA total latency:          0
CYCLE:   1361000052 WDMA bytes sent:          0
CYCLE:   1361000052 WDMA total latency:          0
CYCLE:   1361500052 RDMA bytes rec:          0
CYCLE:   1361500052 RDMA total latency:          0
CYCLE:   1361500052 WDMA bytes sent:          0
CYCLE:   1361500052 WDMA total latency:          0
CYCLE:   1362000052 Utilization ld q (incomplete):  0
CYCLE:   1362000052 RDMA bytes rec:          0
CYCLE:   1362000052 Utilization st q:  0
CYCLE:   1362000052 Utilization ld q:  0
CYCLE:   1362000052 Utilization:  0
CYCLE:   1362000052 Utilization ld q:  0
CYCLE:   1362000052 Utilization st q:  0
CYCLE:   1362000052 RDMA total latency:          0
CYCLE:   1362000052 Utilization st q (incomplete):  0
CYCLE:   1362000052 WDMA bytes sent:          0
CYCLE:   1362000052 Utilization ex q:  0
CYCLE:   1362000052 Utilization ex q (incomplete):  0
CYCLE:   1362000052 Utilization st q (incomplete):  0
CYCLE:   1362000052 Utilization ld q (incomplete):  0
CYCLE:   1362000052 WDMA total latency:          0
CYCLE:   1362000052 Utilization ex q:  0
CYCLE:   1362000052 Utilization:  0
CYCLE:   1362000052 Utilization ex q (incomplete):  0
CYCLE:   1362500052 RDMA bytes rec:          0
CYCLE:   1362500052 RDMA total latency:          0
CYCLE:   1362500052 WDMA bytes sent:          0
CYCLE:   1362500052 WDMA total latency:          0
CYCLE:   1363000052 RDMA bytes rec:          0
CYCLE:   1363000052 RDMA total latency:          0
CYCLE:   1363000052 WDMA bytes sent:          0
CYCLE:   1363000052 WDMA total latency:          0
CYCLE:   1363500052 RDMA bytes rec:          0
CYCLE:   1363500052 RDMA total latency:          0
CYCLE:   1363500052 WDMA bytes sent:          0
CYCLE:   1363500052 WDMA total latency:          0
CYCLE:   1364000052 Utilization ld q (incomplete):  0
CYCLE:   1364000052 RDMA bytes rec:          0
CYCLE:   1364000052 Utilization st q:  0
CYCLE:   1364000052 Utilization ld q:  0
CYCLE:   1364000052 Utilization:  0
CYCLE:   1364000052 Utilization ld q:  0
CYCLE:   1364000052 Utilization st q:  0
CYCLE:   1364000052 RDMA total latency:          0
CYCLE:   1364000052 Utilization st q (incomplete):  0
CYCLE:   1364000052 WDMA bytes sent:          0
CYCLE:   1364000052 Utilization ex q:  0
CYCLE:   1364000052 Utilization ex q (incomplete):  0
CYCLE:   1364000052 Utilization st q (incomplete):  0
CYCLE:   1364000052 Utilization ld q (incomplete):  0
CYCLE:   1364000052 WDMA total latency:          0
CYCLE:   1364000052 Utilization ex q:  0
CYCLE:   1364000052 Utilization:  0
CYCLE:   1364000052 Utilization ex q (incomplete):  0
CYCLE:   1364500052 RDMA bytes rec:          0
CYCLE:   1364500052 RDMA total latency:          0
CYCLE:   1364500052 WDMA bytes sent:          0
CYCLE:   1364500052 WDMA total latency:          0
CYCLE:   1365000052 RDMA bytes rec:          0
CYCLE:   1365000052 RDMA total latency:          0
CYCLE:   1365000052 WDMA bytes sent:          0
CYCLE:   1365000052 WDMA total latency:          0
CYCLE:   1365500052 RDMA bytes rec:          0
CYCLE:   1365500052 RDMA total latency:          0
CYCLE:   1365500052 WDMA bytes sent:          0
CYCLE:   1365500052 WDMA total latency:          0
CYCLE:   1366000052 Utilization ld q (incomplete):  0
CYCLE:   1366000052 RDMA bytes rec:          0
CYCLE:   1366000052 Utilization st q:  0
CYCLE:   1366000052 Utilization ld q:  0
CYCLE:   1366000052 Utilization:  0
CYCLE:   1366000052 Utilization ld q:  0
CYCLE:   1366000052 Utilization st q:  0
CYCLE:   1366000052 RDMA total latency:          0
CYCLE:   1366000052 Utilization st q (incomplete):  0
CYCLE:   1366000052 WDMA bytes sent:          0
CYCLE:   1366000052 Utilization ex q:  0
CYCLE:   1366000052 Utilization ex q (incomplete):  0
CYCLE:   1366000052 Utilization st q (incomplete):  0
CYCLE:   1366000052 Utilization ld q (incomplete):  0
CYCLE:   1366000052 WDMA total latency:          0
CYCLE:   1366000052 Utilization ex q:  0
CYCLE:   1366000052 Utilization:  0
CYCLE:   1366000052 Utilization ex q (incomplete):  0
CYCLE:   1366500052 RDMA bytes rec:          0
CYCLE:   1366500052 RDMA total latency:          0
CYCLE:   1366500052 WDMA bytes sent:          0
CYCLE:   1366500052 WDMA total latency:          0
CYCLE:   1367000052 RDMA bytes rec:          0
CYCLE:   1367000052 RDMA total latency:          0
CYCLE:   1367000052 WDMA bytes sent:          0
CYCLE:   1367000052 WDMA total latency:          0
CYCLE:   1367500052 RDMA bytes rec:          0
CYCLE:   1367500052 RDMA total latency:          0
CYCLE:   1367500052 WDMA bytes sent:          0
CYCLE:   1367500052 WDMA total latency:          0
CYCLE:   1368000052 Utilization ld q (incomplete):  0
CYCLE:   1368000052 RDMA bytes rec:          0
CYCLE:   1368000052 Utilization st q:  0
CYCLE:   1368000052 Utilization ld q:  0
CYCLE:   1368000052 Utilization:  0
CYCLE:   1368000052 Utilization ld q:  0
CYCLE:   1368000052 Utilization st q:  0
CYCLE:   1368000052 RDMA total latency:          0
CYCLE:   1368000052 Utilization st q (incomplete):  0
CYCLE:   1368000052 WDMA bytes sent:          0
CYCLE:   1368000052 Utilization ex q:  0
CYCLE:   1368000052 Utilization ex q (incomplete):  0
CYCLE:   1368000052 Utilization st q (incomplete):  0
CYCLE:   1368000052 Utilization ld q (incomplete):  0
CYCLE:   1368000052 WDMA total latency:          0
CYCLE:   1368000052 Utilization ex q:  0
CYCLE:   1368000052 Utilization:  0
CYCLE:   1368000052 Utilization ex q (incomplete):  0
CYCLE:   1368500052 RDMA bytes rec:          0
CYCLE:   1368500052 RDMA total latency:          0
CYCLE:   1368500052 WDMA bytes sent:          0
CYCLE:   1368500052 WDMA total latency:          0
CYCLE:   1369000052 RDMA bytes rec:          0
CYCLE:   1369000052 RDMA total latency:          0
CYCLE:   1369000052 WDMA bytes sent:          0
CYCLE:   1369000052 WDMA total latency:          0
CYCLE:   1369500052 RDMA bytes rec:          0
CYCLE:   1369500052 RDMA total latency:          0
CYCLE:   1369500052 WDMA bytes sent:          0
CYCLE:   1369500052 WDMA total latency:          0
CYCLE:   1370000052 Utilization ld q (incomplete):  0
CYCLE:   1370000052 RDMA bytes rec:          0
CYCLE:   1370000052 Utilization st q:  0
CYCLE:   1370000052 Utilization ld q:  0
CYCLE:   1370000052 Utilization:  0
CYCLE:   1370000052 Utilization ld q:  0
CYCLE:   1370000052 Utilization st q:  0
CYCLE:   1370000052 RDMA total latency:          0
CYCLE:   1370000052 Utilization st q (incomplete):  0
CYCLE:   1370000052 WDMA bytes sent:          0
CYCLE:   1370000052 Utilization ex q:  0
CYCLE:   1370000052 Utilization ex q (incomplete):  0
CYCLE:   1370000052 Utilization st q (incomplete):  0
CYCLE:   1370000052 Utilization ld q (incomplete):  0
CYCLE:   1370000052 WDMA total latency:          0
CYCLE:   1370000052 Utilization ex q:  0
CYCLE:   1370000052 Utilization:  0
CYCLE:   1370000052 Utilization ex q (incomplete):  0
CYCLE:   1370500052 RDMA bytes rec:          0
CYCLE:   1370500052 RDMA total latency:          0
CYCLE:   1370500052 WDMA bytes sent:          0
CYCLE:   1370500052 WDMA total latency:          0
CYCLE:   1371000052 RDMA bytes rec:          0
CYCLE:   1371000052 RDMA total latency:          0
CYCLE:   1371000052 WDMA bytes sent:          0
CYCLE:   1371000052 WDMA total latency:          0
CYCLE:   1371500052 RDMA bytes rec:          0
CYCLE:   1371500052 RDMA total latency:          0
CYCLE:   1371500052 WDMA bytes sent:          0
CYCLE:   1371500052 WDMA total latency:          0
CYCLE:   1372000052 Utilization ld q (incomplete):  0
CYCLE:   1372000052 RDMA bytes rec:          0
CYCLE:   1372000052 Utilization st q:  0
CYCLE:   1372000052 Utilization ld q:  0
CYCLE:   1372000052 Utilization:  0
CYCLE:   1372000052 Utilization ld q:  0
CYCLE:   1372000052 Utilization st q:  0
CYCLE:   1372000052 RDMA total latency:          0
CYCLE:   1372000052 Utilization st q (incomplete):  0
CYCLE:   1372000052 WDMA bytes sent:          0
CYCLE:   1372000052 Utilization ex q:  0
CYCLE:   1372000052 Utilization ex q (incomplete):  0
CYCLE:   1372000052 Utilization st q (incomplete):  0
CYCLE:   1372000052 Utilization ld q (incomplete):  0
CYCLE:   1372000052 WDMA total latency:          0
CYCLE:   1372000052 Utilization ex q:  0
CYCLE:   1372000052 Utilization:  0
CYCLE:   1372000052 Utilization ex q (incomplete):  0
CYCLE:   1372500052 RDMA bytes rec:          0
CYCLE:   1372500052 RDMA total latency:          0
CYCLE:   1372500052 WDMA bytes sent:          0
CYCLE:   1372500052 WDMA total latency:          0
CYCLE:   1373000052 RDMA bytes rec:          0
CYCLE:   1373000052 RDMA total latency:          0
CYCLE:   1373000052 WDMA bytes sent:          0
CYCLE:   1373000052 WDMA total latency:          0
CYCLE:   1373500052 RDMA bytes rec:          0
CYCLE:   1373500052 RDMA total latency:          0
CYCLE:   1373500052 WDMA bytes sent:          0
CYCLE:   1373500052 WDMA total latency:          0
CYCLE:   1374000052 Utilization ld q (incomplete):  0
CYCLE:   1374000052 RDMA bytes rec:          0
CYCLE:   1374000052 Utilization st q:  0
CYCLE:   1374000052 Utilization ld q:  0
CYCLE:   1374000052 Utilization:  0
CYCLE:   1374000052 Utilization ld q:  0
CYCLE:   1374000052 Utilization st q:  0
CYCLE:   1374000052 RDMA total latency:          0
CYCLE:   1374000052 Utilization st q (incomplete):  0
CYCLE:   1374000052 WDMA bytes sent:          0
CYCLE:   1374000052 Utilization ex q:  0
CYCLE:   1374000052 Utilization ex q (incomplete):  0
CYCLE:   1374000052 Utilization st q (incomplete):  0
CYCLE:   1374000052 Utilization ld q (incomplete):  0
CYCLE:   1374000052 WDMA total latency:          0
CYCLE:   1374000052 Utilization ex q:  0
CYCLE:   1374000052 Utilization:  0
CYCLE:   1374000052 Utilization ex q (incomplete):  0
CYCLE:   1374500052 RDMA bytes rec:          0
CYCLE:   1374500052 RDMA total latency:          0
CYCLE:   1374500052 WDMA bytes sent:          0
CYCLE:   1374500052 WDMA total latency:          0
CYCLE:   1375000052 RDMA bytes rec:          0
CYCLE:   1375000052 RDMA total latency:          0
CYCLE:   1375000052 WDMA bytes sent:          0
CYCLE:   1375000052 WDMA total latency:          0
CYCLE:   1375500052 RDMA bytes rec:          0
CYCLE:   1375500052 RDMA total latency:          0
CYCLE:   1375500052 WDMA bytes sent:          0
CYCLE:   1375500052 WDMA total latency:          0
CYCLE:   1376000052 Utilization ld q (incomplete):  0
CYCLE:   1376000052 RDMA bytes rec:          0
CYCLE:   1376000052 Utilization st q:  0
CYCLE:   1376000052 Utilization ld q:  0
CYCLE:   1376000052 Utilization:  0
CYCLE:   1376000052 Utilization ld q:  0
CYCLE:   1376000052 Utilization st q:  0
CYCLE:   1376000052 RDMA total latency:          0
CYCLE:   1376000052 Utilization st q (incomplete):  0
CYCLE:   1376000052 WDMA bytes sent:          0
CYCLE:   1376000052 Utilization ex q:  0
CYCLE:   1376000052 Utilization ex q (incomplete):  0
CYCLE:   1376000052 Utilization st q (incomplete):  0
CYCLE:   1376000052 Utilization ld q (incomplete):  0
CYCLE:   1376000052 WDMA total latency:          0
CYCLE:   1376000052 Utilization ex q:  0
CYCLE:   1376000052 Utilization:  0
CYCLE:   1376000052 Utilization ex q (incomplete):  0
CYCLE:   1376500052 RDMA bytes rec:          0
CYCLE:   1376500052 RDMA total latency:          0
CYCLE:   1376500052 WDMA bytes sent:          0
CYCLE:   1376500052 WDMA total latency:          0
CYCLE:   1377000052 RDMA bytes rec:          0
CYCLE:   1377000052 RDMA total latency:          0
CYCLE:   1377000052 WDMA bytes sent:          0
CYCLE:   1377000052 WDMA total latency:          0
CYCLE:   1377500052 RDMA bytes rec:          0
CYCLE:   1377500052 RDMA total latency:          0
CYCLE:   1377500052 WDMA bytes sent:          0
CYCLE:   1377500052 WDMA total latency:          0
CYCLE:   1378000052 Utilization ld q (incomplete):  0
CYCLE:   1378000052 RDMA bytes rec:          0
CYCLE:   1378000052 Utilization st q:  0
CYCLE:   1378000052 Utilization ld q:  0
CYCLE:   1378000052 Utilization:  0
CYCLE:   1378000052 Utilization ld q:  0
CYCLE:   1378000052 Utilization st q:  0
CYCLE:   1378000052 RDMA total latency:          0
CYCLE:   1378000052 Utilization st q (incomplete):  0
CYCLE:   1378000052 WDMA bytes sent:          0
CYCLE:   1378000052 Utilization ex q:  0
CYCLE:   1378000052 Utilization ex q (incomplete):  0
CYCLE:   1378000052 Utilization st q (incomplete):  0
CYCLE:   1378000052 Utilization ld q (incomplete):  0
CYCLE:   1378000052 WDMA total latency:          0
CYCLE:   1378000052 Utilization ex q:  0
CYCLE:   1378000052 Utilization:  0
CYCLE:   1378000052 Utilization ex q (incomplete):  0
CYCLE:   1378500052 RDMA bytes rec:          0
CYCLE:   1378500052 RDMA total latency:          0
CYCLE:   1378500052 WDMA bytes sent:          0
CYCLE:   1378500052 WDMA total latency:          0
CYCLE:   1379000052 RDMA bytes rec:          0
CYCLE:   1379000052 RDMA total latency:          0
CYCLE:   1379000052 WDMA bytes sent:          0
CYCLE:   1379000052 WDMA total latency:          0
CYCLE:   1379500052 RDMA bytes rec:          0
CYCLE:   1379500052 RDMA total latency:          0
CYCLE:   1379500052 WDMA bytes sent:          0
CYCLE:   1379500052 WDMA total latency:          0
CYCLE:   1380000052 Utilization ld q (incomplete):  0
CYCLE:   1380000052 RDMA bytes rec:          0
CYCLE:   1380000052 Utilization st q:  0
CYCLE:   1380000052 Utilization ld q:  0
CYCLE:   1380000052 Utilization:  0
CYCLE:   1380000052 Utilization ld q:  0
CYCLE:   1380000052 Utilization st q:  0
CYCLE:   1380000052 RDMA total latency:          0
CYCLE:   1380000052 Utilization st q (incomplete):  0
CYCLE:   1380000052 WDMA bytes sent:          0
CYCLE:   1380000052 Utilization ex q:  0
CYCLE:   1380000052 Utilization ex q (incomplete):  0
CYCLE:   1380000052 Utilization st q (incomplete):  0
CYCLE:   1380000052 Utilization ld q (incomplete):  0
CYCLE:   1380000052 WDMA total latency:          0
CYCLE:   1380000052 Utilization ex q:  0
CYCLE:   1380000052 Utilization:  0
CYCLE:   1380000052 Utilization ex q (incomplete):  0
CYCLE:   1380500052 RDMA bytes rec:          0
CYCLE:   1380500052 RDMA total latency:          0
CYCLE:   1380500052 WDMA bytes sent:          0
CYCLE:   1380500052 WDMA total latency:          0
CYCLE:   1381000052 RDMA bytes rec:          0
CYCLE:   1381000052 RDMA total latency:          0
CYCLE:   1381000052 WDMA bytes sent:          0
CYCLE:   1381000052 WDMA total latency:          0
CYCLE:   1381500052 RDMA bytes rec:          0
CYCLE:   1381500052 RDMA total latency:          0
CYCLE:   1381500052 WDMA bytes sent:          0
CYCLE:   1381500052 WDMA total latency:          0
CYCLE:   1382000052 Utilization ld q (incomplete):  0
CYCLE:   1382000052 RDMA bytes rec:          0
CYCLE:   1382000052 Utilization st q:  0
CYCLE:   1382000052 Utilization ld q:  0
CYCLE:   1382000052 Utilization:  0
CYCLE:   1382000052 Utilization ld q:  0
CYCLE:   1382000052 Utilization st q:  0
CYCLE:   1382000052 RDMA total latency:          0
CYCLE:   1382000052 Utilization st q (incomplete):  0
CYCLE:   1382000052 WDMA bytes sent:          0
CYCLE:   1382000052 Utilization ex q:  0
CYCLE:   1382000052 Utilization ex q (incomplete):  0
CYCLE:   1382000052 Utilization st q (incomplete):  0
CYCLE:   1382000052 Utilization ld q (incomplete):  0
CYCLE:   1382000052 WDMA total latency:          0
CYCLE:   1382000052 Utilization ex q:  0
CYCLE:   1382000052 Utilization:  0
CYCLE:   1382000052 Utilization ex q (incomplete):  0
CYCLE:   1382500052 RDMA bytes rec:          0
CYCLE:   1382500052 RDMA total latency:          0
CYCLE:   1382500052 WDMA bytes sent:          0
CYCLE:   1382500052 WDMA total latency:          0
CYCLE:   1383000052 RDMA bytes rec:          0
CYCLE:   1383000052 RDMA total latency:          0
CYCLE:   1383000052 WDMA bytes sent:          0
CYCLE:   1383000052 WDMA total latency:          0
CYCLE:   1383500052 RDMA bytes rec:          0
CYCLE:   1383500052 RDMA total latency:          0
CYCLE:   1383500052 WDMA bytes sent:          0
CYCLE:   1383500052 WDMA total latency:          0
CYCLE:   1384000052 Utilization ld q (incomplete):  0
CYCLE:   1384000052 RDMA bytes rec:          0
CYCLE:   1384000052 Utilization st q:  0
CYCLE:   1384000052 Utilization ld q:  0
CYCLE:   1384000052 Utilization:  0
CYCLE:   1384000052 Utilization ld q:  0
CYCLE:   1384000052 Utilization st q:  0
CYCLE:   1384000052 RDMA total latency:          0
CYCLE:   1384000052 Utilization st q (incomplete):  0
CYCLE:   1384000052 WDMA bytes sent:          0
CYCLE:   1384000052 Utilization ex q:  0
CYCLE:   1384000052 Utilization ex q (incomplete):  0
CYCLE:   1384000052 Utilization st q (incomplete):  0
CYCLE:   1384000052 Utilization ld q (incomplete):  0
CYCLE:   1384000052 WDMA total latency:          0
CYCLE:   1384000052 Utilization ex q:  0
CYCLE:   1384000052 Utilization:  0
CYCLE:   1384000052 Utilization ex q (incomplete):  0
CYCLE:   1384500052 RDMA bytes rec:          0
CYCLE:   1384500052 RDMA total latency:          0
CYCLE:   1384500052 WDMA bytes sent:          0
CYCLE:   1384500052 WDMA total latency:          0
CYCLE:   1385000052 RDMA bytes rec:          0
CYCLE:   1385000052 RDMA total latency:          0
CYCLE:   1385000052 WDMA bytes sent:          0
CYCLE:   1385000052 WDMA total latency:          0
CYCLE:   1385500052 RDMA bytes rec:          0
CYCLE:   1385500052 RDMA total latency:          0
CYCLE:   1385500052 WDMA bytes sent:          0
CYCLE:   1385500052 WDMA total latency:          0
CYCLE:   1386000052 Utilization ld q (incomplete):  0
CYCLE:   1386000052 RDMA bytes rec:          0
CYCLE:   1386000052 Utilization st q:  0
CYCLE:   1386000052 Utilization ld q:  0
CYCLE:   1386000052 Utilization:  0
CYCLE:   1386000052 Utilization ld q:  0
CYCLE:   1386000052 Utilization st q:  0
CYCLE:   1386000052 RDMA total latency:          0
CYCLE:   1386000052 Utilization st q (incomplete):  0
CYCLE:   1386000052 WDMA bytes sent:          0
CYCLE:   1386000052 Utilization ex q:  0
CYCLE:   1386000052 Utilization ex q (incomplete):  0
CYCLE:   1386000052 Utilization st q (incomplete):  0
CYCLE:   1386000052 Utilization ld q (incomplete):  0
CYCLE:   1386000052 WDMA total latency:          0
CYCLE:   1386000052 Utilization ex q:  0
CYCLE:   1386000052 Utilization:  0
CYCLE:   1386000052 Utilization ex q (incomplete):  0
CYCLE:   1386500052 RDMA bytes rec:          0
CYCLE:   1386500052 RDMA total latency:          0
CYCLE:   1386500052 WDMA bytes sent:          0
CYCLE:   1386500052 WDMA total latency:          0
CYCLE:   1387000052 RDMA bytes rec:          0
CYCLE:   1387000052 RDMA total latency:          0
CYCLE:   1387000052 WDMA bytes sent:          0
CYCLE:   1387000052 WDMA total latency:          0
CYCLE:   1387500052 RDMA bytes rec:          0
CYCLE:   1387500052 RDMA total latency:          0
CYCLE:   1387500052 WDMA bytes sent:          0
CYCLE:   1387500052 WDMA total latency:          0
CYCLE:   1388000052 Utilization ld q (incomplete):  0
CYCLE:   1388000052 RDMA bytes rec:          0
CYCLE:   1388000052 Utilization st q:  0
CYCLE:   1388000052 Utilization ld q:  0
CYCLE:   1388000052 Utilization:  0
CYCLE:   1388000052 Utilization ld q:  0
CYCLE:   1388000052 Utilization st q:  0
CYCLE:   1388000052 RDMA total latency:          0
CYCLE:   1388000052 Utilization st q (incomplete):  0
CYCLE:   1388000052 WDMA bytes sent:          0
CYCLE:   1388000052 Utilization ex q:  0
CYCLE:   1388000052 Utilization ex q (incomplete):  0
CYCLE:   1388000052 Utilization st q (incomplete):  0
CYCLE:   1388000052 Utilization ld q (incomplete):  0
CYCLE:   1388000052 WDMA total latency:          0
CYCLE:   1388000052 Utilization ex q:  0
CYCLE:   1388000052 Utilization:  0
CYCLE:   1388000052 Utilization ex q (incomplete):  0
CYCLE:   1388500052 RDMA bytes rec:          0
CYCLE:   1388500052 RDMA total latency:          0
CYCLE:   1388500052 WDMA bytes sent:          0
CYCLE:   1388500052 WDMA total latency:          0
CYCLE:   1389000052 RDMA bytes rec:          0
CYCLE:   1389000052 RDMA total latency:          0
CYCLE:   1389000052 WDMA bytes sent:          0
CYCLE:   1389000052 WDMA total latency:          0
CYCLE:   1389500052 RDMA bytes rec:          0
CYCLE:   1389500052 RDMA total latency:          0
CYCLE:   1389500052 WDMA bytes sent:          0
CYCLE:   1389500052 WDMA total latency:          0
CYCLE:   1390000052 Utilization ld q (incomplete):  0
CYCLE:   1390000052 RDMA bytes rec:          0
CYCLE:   1390000052 Utilization st q:  0
CYCLE:   1390000052 Utilization ld q:  0
CYCLE:   1390000052 Utilization:  0
CYCLE:   1390000052 Utilization ld q:  0
CYCLE:   1390000052 Utilization st q:  0
CYCLE:   1390000052 RDMA total latency:          0
CYCLE:   1390000052 Utilization st q (incomplete):  0
CYCLE:   1390000052 WDMA bytes sent:          0
CYCLE:   1390000052 Utilization ex q:  0
CYCLE:   1390000052 Utilization ex q (incomplete):  0
CYCLE:   1390000052 Utilization st q (incomplete):  0
CYCLE:   1390000052 Utilization ld q (incomplete):  0
CYCLE:   1390000052 WDMA total latency:          0
CYCLE:   1390000052 Utilization ex q:  0
CYCLE:   1390000052 Utilization:  0
CYCLE:   1390000052 Utilization ex q (incomplete):  0
CYCLE:   1390500052 RDMA bytes rec:          0
CYCLE:   1390500052 RDMA total latency:          0
CYCLE:   1390500052 WDMA bytes sent:          0
CYCLE:   1390500052 WDMA total latency:          0
CYCLE:   1391000052 RDMA bytes rec:          0
CYCLE:   1391000052 RDMA total latency:          0
CYCLE:   1391000052 WDMA bytes sent:          0
CYCLE:   1391000052 WDMA total latency:          0
CYCLE:   1391500052 RDMA bytes rec:          0
CYCLE:   1391500052 RDMA total latency:          0
CYCLE:   1391500052 WDMA bytes sent:          0
CYCLE:   1391500052 WDMA total latency:          0
CYCLE:   1392000052 Utilization ld q (incomplete):  0
CYCLE:   1392000052 RDMA bytes rec:          0
CYCLE:   1392000052 Utilization st q:  0
CYCLE:   1392000052 Utilization ld q:  0
CYCLE:   1392000052 Utilization:  0
CYCLE:   1392000052 Utilization ld q:  0
CYCLE:   1392000052 Utilization st q:  0
CYCLE:   1392000052 RDMA total latency:          0
CYCLE:   1392000052 Utilization st q (incomplete):  0
CYCLE:   1392000052 WDMA bytes sent:          0
CYCLE:   1392000052 Utilization ex q:  0
CYCLE:   1392000052 Utilization ex q (incomplete):  0
CYCLE:   1392000052 Utilization st q (incomplete):  0
CYCLE:   1392000052 Utilization ld q (incomplete):  0
CYCLE:   1392000052 WDMA total latency:          0
CYCLE:   1392000052 Utilization ex q:  0
CYCLE:   1392000052 Utilization:  0
CYCLE:   1392000052 Utilization ex q (incomplete):  0
CYCLE:   1392500052 RDMA bytes rec:          0
CYCLE:   1392500052 RDMA total latency:          0
CYCLE:   1392500052 WDMA bytes sent:          0
CYCLE:   1392500052 WDMA total latency:          0
CYCLE:   1393000052 RDMA bytes rec:          0
CYCLE:   1393000052 RDMA total latency:          0
CYCLE:   1393000052 WDMA bytes sent:          0
CYCLE:   1393000052 WDMA total latency:          0
CYCLE:   1393500052 RDMA bytes rec:          0
CYCLE:   1393500052 RDMA total latency:          0
CYCLE:   1393500052 WDMA bytes sent:          0
CYCLE:   1393500052 WDMA total latency:          0
CYCLE:   1394000052 Utilization ld q (incomplete):  0
CYCLE:   1394000052 RDMA bytes rec:          0
CYCLE:   1394000052 Utilization st q:  0
CYCLE:   1394000052 Utilization ld q:  0
CYCLE:   1394000052 Utilization:  0
CYCLE:   1394000052 Utilization ld q:  0
CYCLE:   1394000052 Utilization st q:  0
CYCLE:   1394000052 RDMA total latency:          0
CYCLE:   1394000052 Utilization st q (incomplete):  0
CYCLE:   1394000052 WDMA bytes sent:          0
CYCLE:   1394000052 Utilization ex q:  0
CYCLE:   1394000052 Utilization ex q (incomplete):  0
CYCLE:   1394000052 Utilization st q (incomplete):  0
CYCLE:   1394000052 Utilization ld q (incomplete):  0
CYCLE:   1394000052 WDMA total latency:          0
CYCLE:   1394000052 Utilization ex q:  0
CYCLE:   1394000052 Utilization:  0
CYCLE:   1394000052 Utilization ex q (incomplete):  0
CYCLE:   1394500052 RDMA bytes rec:          0
CYCLE:   1394500052 RDMA total latency:          0
CYCLE:   1394500052 WDMA bytes sent:          0
CYCLE:   1394500052 WDMA total latency:          0
CYCLE:   1395000052 RDMA bytes rec:          0
CYCLE:   1395000052 RDMA total latency:          0
CYCLE:   1395000052 WDMA bytes sent:          0
CYCLE:   1395000052 WDMA total latency:          0
CYCLE:   1395500052 RDMA bytes rec:          0
CYCLE:   1395500052 RDMA total latency:          0
CYCLE:   1395500052 WDMA bytes sent:          0
CYCLE:   1395500052 WDMA total latency:          0
CYCLE:   1396000052 Utilization ld q (incomplete):  0
CYCLE:   1396000052 RDMA bytes rec:          0
CYCLE:   1396000052 Utilization st q:  0
CYCLE:   1396000052 Utilization ld q:  0
CYCLE:   1396000052 Utilization:  0
CYCLE:   1396000052 Utilization ld q:  0
CYCLE:   1396000052 Utilization st q:  0
CYCLE:   1396000052 RDMA total latency:          0
CYCLE:   1396000052 Utilization st q (incomplete):  0
CYCLE:   1396000052 WDMA bytes sent:          0
CYCLE:   1396000052 Utilization ex q:  0
CYCLE:   1396000052 Utilization ex q (incomplete):  0
CYCLE:   1396000052 Utilization st q (incomplete):  0
CYCLE:   1396000052 Utilization ld q (incomplete):  0
CYCLE:   1396000052 WDMA total latency:          0
CYCLE:   1396000052 Utilization ex q:  0
CYCLE:   1396000052 Utilization:  0
CYCLE:   1396000052 Utilization ex q (incomplete):  0
CYCLE:   1396500052 RDMA bytes rec:          0
CYCLE:   1396500052 RDMA total latency:          0
CYCLE:   1396500052 WDMA bytes sent:          0
CYCLE:   1396500052 WDMA total latency:          0
CYCLE:   1397000052 RDMA bytes rec:          0
CYCLE:   1397000052 RDMA total latency:          0
CYCLE:   1397000052 WDMA bytes sent:          0
CYCLE:   1397000052 WDMA total latency:          0
CYCLE:   1397500052 RDMA bytes rec:          0
CYCLE:   1397500052 RDMA total latency:          0
CYCLE:   1397500052 WDMA bytes sent:          0
CYCLE:   1397500052 WDMA total latency:          0
CYCLE:   1398000052 Utilization ld q (incomplete):  0
CYCLE:   1398000052 RDMA bytes rec:          0
CYCLE:   1398000052 Utilization st q:  0
CYCLE:   1398000052 Utilization ld q:  0
CYCLE:   1398000052 Utilization:  0
CYCLE:   1398000052 Utilization ld q:  0
CYCLE:   1398000052 Utilization st q:  0
CYCLE:   1398000052 RDMA total latency:          0
CYCLE:   1398000052 Utilization st q (incomplete):  0
CYCLE:   1398000052 WDMA bytes sent:          0
CYCLE:   1398000052 Utilization ex q:  0
CYCLE:   1398000052 Utilization ex q (incomplete):  0
CYCLE:   1398000052 Utilization st q (incomplete):  0
CYCLE:   1398000052 Utilization ld q (incomplete):  0
CYCLE:   1398000052 WDMA total latency:          0
CYCLE:   1398000052 Utilization ex q:  0
CYCLE:   1398000052 Utilization:  0
CYCLE:   1398000052 Utilization ex q (incomplete):  0
CYCLE:   1398500052 RDMA bytes rec:          0
CYCLE:   1398500052 RDMA total latency:          0
CYCLE:   1398500052 WDMA bytes sent:          0
CYCLE:   1398500052 WDMA total latency:          0
CYCLE:   1399000052 RDMA bytes rec:          0
CYCLE:   1399000052 RDMA total latency:          0
CYCLE:   1399000052 WDMA bytes sent:          0
CYCLE:   1399000052 WDMA total latency:          0
CYCLE:   1399500052 RDMA bytes rec:          0
CYCLE:   1399500052 RDMA total latency:          0
CYCLE:   1399500052 WDMA bytes sent:          0
CYCLE:   1399500052 WDMA total latency:          0
CYCLE:   1400000052 Utilization ld q (incomplete):  0
CYCLE:   1400000052 RDMA bytes rec:          0
CYCLE:   1400000052 Utilization st q:  0
CYCLE:   1400000052 Utilization ld q:  0
CYCLE:   1400000052 Utilization:  0
CYCLE:   1400000052 Utilization ld q:  0
CYCLE:   1400000052 Utilization st q:  0
CYCLE:   1400000052 RDMA total latency:          0
CYCLE:   1400000052 Utilization st q (incomplete):  0
CYCLE:   1400000052 WDMA bytes sent:          0
CYCLE:   1400000052 Utilization ex q:  0
CYCLE:   1400000052 Utilization ex q (incomplete):  0
CYCLE:   1400000052 Utilization st q (incomplete):  0
CYCLE:   1400000052 Utilization ld q (incomplete):  0
CYCLE:   1400000052 WDMA total latency:          0
CYCLE:   1400000052 Utilization ex q:  0
CYCLE:   1400000052 Utilization:  0
CYCLE:   1400000052 Utilization ex q (incomplete):  0
CYCLE:   1400500052 RDMA bytes rec:          0
CYCLE:   1400500052 RDMA total latency:          0
CYCLE:   1400500052 WDMA bytes sent:          0
CYCLE:   1400500052 WDMA total latency:          0
CYCLE:   1401000052 RDMA bytes rec:          0
CYCLE:   1401000052 RDMA total latency:          0
CYCLE:   1401000052 WDMA bytes sent:          0
CYCLE:   1401000052 WDMA total latency:          0
CYCLE:   1401500052 RDMA bytes rec:          0
CYCLE:   1401500052 RDMA total latency:          0
CYCLE:   1401500052 WDMA bytes sent:          0
CYCLE:   1401500052 WDMA total latency:          0
CYCLE:   1402000052 Utilization ld q (incomplete):  0
CYCLE:   1402000052 RDMA bytes rec:          0
CYCLE:   1402000052 Utilization st q:  0
CYCLE:   1402000052 Utilization ld q:  0
CYCLE:   1402000052 Utilization:  0
CYCLE:   1402000052 Utilization ld q:  0
CYCLE:   1402000052 Utilization st q:  0
CYCLE:   1402000052 RDMA total latency:          0
CYCLE:   1402000052 Utilization st q (incomplete):  0
CYCLE:   1402000052 WDMA bytes sent:          0
CYCLE:   1402000052 Utilization ex q:  0
CYCLE:   1402000052 Utilization ex q (incomplete):  0
CYCLE:   1402000052 Utilization st q (incomplete):  0
CYCLE:   1402000052 Utilization ld q (incomplete):  0
CYCLE:   1402000052 WDMA total latency:          0
CYCLE:   1402000052 Utilization ex q:  0
CYCLE:   1402000052 Utilization:  0
CYCLE:   1402000052 Utilization ex q (incomplete):  0
CYCLE:   1402500052 RDMA bytes rec:          0
CYCLE:   1402500052 RDMA total latency:          0
CYCLE:   1402500052 WDMA bytes sent:          0
CYCLE:   1402500052 WDMA total latency:          0
CYCLE:   1403000052 RDMA bytes rec:          0
CYCLE:   1403000052 RDMA total latency:          0
CYCLE:   1403000052 WDMA bytes sent:          0
CYCLE:   1403000052 WDMA total latency:          0
CYCLE:   1403500052 RDMA bytes rec:          0
CYCLE:   1403500052 RDMA total latency:          0
CYCLE:   1403500052 WDMA bytes sent:          0
CYCLE:   1403500052 WDMA total latency:          0
CYCLE:   1404000052 Utilization ld q (incomplete):  0
CYCLE:   1404000052 RDMA bytes rec:          0
CYCLE:   1404000052 Utilization st q:  0
CYCLE:   1404000052 Utilization ld q:  0
CYCLE:   1404000052 Utilization:  0
CYCLE:   1404000052 Utilization ld q:  0
CYCLE:   1404000052 Utilization st q:  0
CYCLE:   1404000052 RDMA total latency:          0
CYCLE:   1404000052 Utilization st q (incomplete):  0
CYCLE:   1404000052 WDMA bytes sent:          0
CYCLE:   1404000052 Utilization ex q:  0
CYCLE:   1404000052 Utilization ex q (incomplete):  0
CYCLE:   1404000052 Utilization st q (incomplete):  0
CYCLE:   1404000052 Utilization ld q (incomplete):  0
CYCLE:   1404000052 WDMA total latency:          0
CYCLE:   1404000052 Utilization ex q:  0
CYCLE:   1404000052 Utilization:  0
CYCLE:   1404000052 Utilization ex q (incomplete):  0
CYCLE:   1404500052 RDMA bytes rec:          0
CYCLE:   1404500052 RDMA total latency:          0
CYCLE:   1404500052 WDMA bytes sent:          0
CYCLE:   1404500052 WDMA total latency:          0
CYCLE:   1405000052 RDMA bytes rec:          0
CYCLE:   1405000052 RDMA total latency:          0
CYCLE:   1405000052 WDMA bytes sent:          0
CYCLE:   1405000052 WDMA total latency:          0
CYCLE:   1405500052 RDMA bytes rec:          0
CYCLE:   1405500052 RDMA total latency:          0
CYCLE:   1405500052 WDMA bytes sent:          0
CYCLE:   1405500052 WDMA total latency:          0
CYCLE:   1406000052 Utilization ld q (incomplete):  0
CYCLE:   1406000052 RDMA bytes rec:          0
CYCLE:   1406000052 Utilization st q:  0
CYCLE:   1406000052 Utilization ld q:  0
CYCLE:   1406000052 Utilization:  0
CYCLE:   1406000052 Utilization ld q:  0
CYCLE:   1406000052 Utilization st q:  0
CYCLE:   1406000052 RDMA total latency:          0
CYCLE:   1406000052 Utilization st q (incomplete):  0
CYCLE:   1406000052 WDMA bytes sent:          0
CYCLE:   1406000052 Utilization ex q:  0
CYCLE:   1406000052 Utilization ex q (incomplete):  0
CYCLE:   1406000052 Utilization st q (incomplete):  0
CYCLE:   1406000052 Utilization ld q (incomplete):  0
CYCLE:   1406000052 WDMA total latency:          0
CYCLE:   1406000052 Utilization ex q:  0
CYCLE:   1406000052 Utilization:  0
CYCLE:   1406000052 Utilization ex q (incomplete):  0
CYCLE:   1406500052 RDMA bytes rec:          0
CYCLE:   1406500052 RDMA total latency:          0
CYCLE:   1406500052 WDMA bytes sent:          0
CYCLE:   1406500052 WDMA total latency:          0
CYCLE:   1407000052 RDMA bytes rec:          0
CYCLE:   1407000052 RDMA total latency:          0
CYCLE:   1407000052 WDMA bytes sent:          0
CYCLE:   1407000052 WDMA total latency:          0
CYCLE:   1407500052 RDMA bytes rec:          0
CYCLE:   1407500052 RDMA total latency:          0
CYCLE:   1407500052 WDMA bytes sent:          0
CYCLE:   1407500052 WDMA total latency:          0
CYCLE:   1408000052 Utilization ld q (incomplete):  0
CYCLE:   1408000052 RDMA bytes rec:          0
CYCLE:   1408000052 Utilization st q:  0
CYCLE:   1408000052 Utilization ld q:  0
CYCLE:   1408000052 Utilization:  0
CYCLE:   1408000052 Utilization ld q:  0
CYCLE:   1408000052 Utilization st q:  0
CYCLE:   1408000052 RDMA total latency:          0
CYCLE:   1408000052 Utilization st q (incomplete):  0
CYCLE:   1408000052 WDMA bytes sent:          0
CYCLE:   1408000052 Utilization ex q:  0
CYCLE:   1408000052 Utilization ex q (incomplete):  0
CYCLE:   1408000052 Utilization st q (incomplete):  0
CYCLE:   1408000052 Utilization ld q (incomplete):  0
CYCLE:   1408000052 WDMA total latency:          0
CYCLE:   1408000052 Utilization ex q:  0
CYCLE:   1408000052 Utilization:  0
CYCLE:   1408000052 Utilization ex q (incomplete):  0
CYCLE:   1408500052 RDMA bytes rec:          0
CYCLE:   1408500052 RDMA total latency:          0
CYCLE:   1408500052 WDMA bytes sent:          0
CYCLE:   1408500052 WDMA total latency:          0
CYCLE:   1409000052 RDMA bytes rec:          0
CYCLE:   1409000052 RDMA total latency:          0
CYCLE:   1409000052 WDMA bytes sent:          0
CYCLE:   1409000052 WDMA total latency:          0
CYCLE:   1409500052 RDMA bytes rec:          0
CYCLE:   1409500052 RDMA total latency:          0
CYCLE:   1409500052 WDMA bytes sent:          0
CYCLE:   1409500052 WDMA total latency:          0
CYCLE:   1410000052 Utilization ld q (incomplete):  0
CYCLE:   1410000052 RDMA bytes rec:          0
CYCLE:   1410000052 Utilization st q:  0
CYCLE:   1410000052 Utilization ld q:  0
CYCLE:   1410000052 Utilization:  0
CYCLE:   1410000052 Utilization ld q:  0
CYCLE:   1410000052 Utilization st q:  0
CYCLE:   1410000052 RDMA total latency:          0
CYCLE:   1410000052 Utilization st q (incomplete):  0
CYCLE:   1410000052 WDMA bytes sent:          0
CYCLE:   1410000052 Utilization ex q:  0
CYCLE:   1410000052 Utilization ex q (incomplete):  0
CYCLE:   1410000052 Utilization st q (incomplete):  0
CYCLE:   1410000052 Utilization ld q (incomplete):  0
CYCLE:   1410000052 WDMA total latency:          0
CYCLE:   1410000052 Utilization ex q:  0
CYCLE:   1410000052 Utilization:  0
CYCLE:   1410000052 Utilization ex q (incomplete):  0
CYCLE:   1410500052 RDMA bytes rec:          0
CYCLE:   1410500052 RDMA total latency:          0
CYCLE:   1410500052 WDMA bytes sent:          0
CYCLE:   1410500052 WDMA total latency:          0
CYCLE:   1411000052 RDMA bytes rec:          0
CYCLE:   1411000052 RDMA total latency:          0
CYCLE:   1411000052 WDMA bytes sent:          0
CYCLE:   1411000052 WDMA total latency:          0
CYCLE:   1411500052 RDMA bytes rec:          0
CYCLE:   1411500052 RDMA total latency:          0
CYCLE:   1411500052 WDMA bytes sent:          0
CYCLE:   1411500052 WDMA total latency:          0
CYCLE:   1412000052 Utilization ld q (incomplete):  0
CYCLE:   1412000052 RDMA bytes rec:          0
CYCLE:   1412000052 Utilization st q:  0
CYCLE:   1412000052 Utilization ld q:  0
CYCLE:   1412000052 Utilization:  0
CYCLE:   1412000052 Utilization ld q:  0
CYCLE:   1412000052 Utilization st q:  0
CYCLE:   1412000052 RDMA total latency:          0
CYCLE:   1412000052 Utilization st q (incomplete):  0
CYCLE:   1412000052 WDMA bytes sent:          0
CYCLE:   1412000052 Utilization ex q:  0
CYCLE:   1412000052 Utilization ex q (incomplete):  0
CYCLE:   1412000052 Utilization st q (incomplete):  0
CYCLE:   1412000052 Utilization ld q (incomplete):  0
CYCLE:   1412000052 WDMA total latency:          0
CYCLE:   1412000052 Utilization ex q:  0
CYCLE:   1412000052 Utilization:  0
CYCLE:   1412000052 Utilization ex q (incomplete):  0
CYCLE:   1412500052 RDMA bytes rec:          0
CYCLE:   1412500052 RDMA total latency:          0
CYCLE:   1412500052 WDMA bytes sent:          0
CYCLE:   1412500052 WDMA total latency:          0
CYCLE:   1413000052 RDMA bytes rec:          0
CYCLE:   1413000052 RDMA total latency:          0
CYCLE:   1413000052 WDMA bytes sent:          0
CYCLE:   1413000052 WDMA total latency:          0
CYCLE:   1413500052 RDMA bytes rec:          0
CYCLE:   1413500052 RDMA total latency:          0
CYCLE:   1413500052 WDMA bytes sent:          0
CYCLE:   1413500052 WDMA total latency:          0
CYCLE:   1414000052 Utilization ld q (incomplete):  0
CYCLE:   1414000052 RDMA bytes rec:          0
CYCLE:   1414000052 Utilization st q:  0
CYCLE:   1414000052 Utilization ld q:  0
CYCLE:   1414000052 Utilization:  0
CYCLE:   1414000052 Utilization ld q:  0
CYCLE:   1414000052 Utilization st q:  0
CYCLE:   1414000052 RDMA total latency:          0
CYCLE:   1414000052 Utilization st q (incomplete):  0
CYCLE:   1414000052 WDMA bytes sent:          0
CYCLE:   1414000052 Utilization ex q:  0
CYCLE:   1414000052 Utilization ex q (incomplete):  0
CYCLE:   1414000052 Utilization st q (incomplete):  0
CYCLE:   1414000052 Utilization ld q (incomplete):  0
CYCLE:   1414000052 WDMA total latency:          0
CYCLE:   1414000052 Utilization ex q:  0
CYCLE:   1414000052 Utilization:  0
CYCLE:   1414000052 Utilization ex q (incomplete):  0
CYCLE:   1414500052 RDMA bytes rec:          0
CYCLE:   1414500052 RDMA total latency:          0
CYCLE:   1414500052 WDMA bytes sent:          0
CYCLE:   1414500052 WDMA total latency:          0
CYCLE:   1415000052 RDMA bytes rec:          0
CYCLE:   1415000052 RDMA total latency:          0
CYCLE:   1415000052 WDMA bytes sent:          0
CYCLE:   1415000052 WDMA total latency:          0
CYCLE:   1415500052 RDMA bytes rec:          0
CYCLE:   1415500052 RDMA total latency:          0
CYCLE:   1415500052 WDMA bytes sent:          0
CYCLE:   1415500052 WDMA total latency:          0
CYCLE:   1416000052 Utilization ld q (incomplete):  0
CYCLE:   1416000052 RDMA bytes rec:          0
CYCLE:   1416000052 Utilization st q:  0
CYCLE:   1416000052 Utilization ld q:  0
CYCLE:   1416000052 Utilization:  0
CYCLE:   1416000052 Utilization ld q:  0
CYCLE:   1416000052 Utilization st q:  0
CYCLE:   1416000052 RDMA total latency:          0
CYCLE:   1416000052 Utilization st q (incomplete):  0
CYCLE:   1416000052 WDMA bytes sent:          0
CYCLE:   1416000052 Utilization ex q:  0
CYCLE:   1416000052 Utilization ex q (incomplete):  0
CYCLE:   1416000052 Utilization st q (incomplete):  0
CYCLE:   1416000052 Utilization ld q (incomplete):  0
CYCLE:   1416000052 WDMA total latency:          0
CYCLE:   1416000052 Utilization ex q:  0
CYCLE:   1416000052 Utilization:  0
CYCLE:   1416000052 Utilization ex q (incomplete):  0
CYCLE:   1416500052 RDMA bytes rec:          0
CYCLE:   1416500052 RDMA total latency:          0
CYCLE:   1416500052 WDMA bytes sent:          0
CYCLE:   1416500052 WDMA total latency:          0
CYCLE:   1417000052 RDMA bytes rec:          0
CYCLE:   1417000052 RDMA total latency:          0
CYCLE:   1417000052 WDMA bytes sent:          0
CYCLE:   1417000052 WDMA total latency:          0
CYCLE:   1417500052 RDMA bytes rec:          0
CYCLE:   1417500052 RDMA total latency:          0
CYCLE:   1417500052 WDMA bytes sent:          0
CYCLE:   1417500052 WDMA total latency:          0
CYCLE:   1418000052 Utilization ld q (incomplete):  0
CYCLE:   1418000052 RDMA bytes rec:          0
CYCLE:   1418000052 Utilization st q:  0
CYCLE:   1418000052 Utilization ld q:  0
CYCLE:   1418000052 Utilization:  0
CYCLE:   1418000052 Utilization ld q:  0
CYCLE:   1418000052 Utilization st q:  0
CYCLE:   1418000052 RDMA total latency:          0
CYCLE:   1418000052 Utilization st q (incomplete):  0
CYCLE:   1418000052 WDMA bytes sent:          0
CYCLE:   1418000052 Utilization ex q:  0
CYCLE:   1418000052 Utilization ex q (incomplete):  0
CYCLE:   1418000052 Utilization st q (incomplete):  0
CYCLE:   1418000052 Utilization ld q (incomplete):  0
CYCLE:   1418000052 WDMA total latency:          0
CYCLE:   1418000052 Utilization ex q:  0
CYCLE:   1418000052 Utilization:  0
CYCLE:   1418000052 Utilization ex q (incomplete):  0
CYCLE:   1418500052 RDMA bytes rec:          0
CYCLE:   1418500052 RDMA total latency:          0
CYCLE:   1418500052 WDMA bytes sent:          0
CYCLE:   1418500052 WDMA total latency:          0
CYCLE:   1419000052 RDMA bytes rec:          0
CYCLE:   1419000052 RDMA total latency:          0
CYCLE:   1419000052 WDMA bytes sent:          0
CYCLE:   1419000052 WDMA total latency:          0
CYCLE:   1419500052 RDMA bytes rec:          0
CYCLE:   1419500052 RDMA total latency:          0
CYCLE:   1419500052 WDMA bytes sent:          0
CYCLE:   1419500052 WDMA total latency:          0
CYCLE:   1420000052 Utilization ld q (incomplete):  0
CYCLE:   1420000052 RDMA bytes rec:          0
CYCLE:   1420000052 Utilization st q:  0
CYCLE:   1420000052 Utilization ld q:  0
CYCLE:   1420000052 Utilization:  0
CYCLE:   1420000052 Utilization ld q:  0
CYCLE:   1420000052 Utilization st q:  0
CYCLE:   1420000052 RDMA total latency:          0
CYCLE:   1420000052 Utilization st q (incomplete):  0
CYCLE:   1420000052 WDMA bytes sent:          0
CYCLE:   1420000052 Utilization ex q:  0
CYCLE:   1420000052 Utilization ex q (incomplete):  0
CYCLE:   1420000052 Utilization st q (incomplete):  0
CYCLE:   1420000052 Utilization ld q (incomplete):  0
CYCLE:   1420000052 WDMA total latency:          0
CYCLE:   1420000052 Utilization ex q:  0
CYCLE:   1420000052 Utilization:  0
CYCLE:   1420000052 Utilization ex q (incomplete):  0
CYCLE:   1420500052 RDMA bytes rec:          0
CYCLE:   1420500052 RDMA total latency:          0
CYCLE:   1420500052 WDMA bytes sent:          0
CYCLE:   1420500052 WDMA total latency:          0
CYCLE:   1421000052 RDMA bytes rec:          0
CYCLE:   1421000052 RDMA total latency:          0
CYCLE:   1421000052 WDMA bytes sent:          0
CYCLE:   1421000052 WDMA total latency:          0
CYCLE:   1421500052 RDMA bytes rec:          0
CYCLE:   1421500052 RDMA total latency:          0
CYCLE:   1421500052 WDMA bytes sent:          0
CYCLE:   1421500052 WDMA total latency:          0
CYCLE:   1422000052 Utilization ld q (incomplete):  0
CYCLE:   1422000052 RDMA bytes rec:          0
CYCLE:   1422000052 Utilization st q:  0
CYCLE:   1422000052 Utilization ld q:  0
CYCLE:   1422000052 Utilization:  0
CYCLE:   1422000052 Utilization ld q:  0
CYCLE:   1422000052 Utilization st q:  0
CYCLE:   1422000052 RDMA total latency:          0
CYCLE:   1422000052 Utilization st q (incomplete):  0
CYCLE:   1422000052 WDMA bytes sent:          0
CYCLE:   1422000052 Utilization ex q:  0
CYCLE:   1422000052 Utilization ex q (incomplete):  0
CYCLE:   1422000052 Utilization st q (incomplete):  0
CYCLE:   1422000052 Utilization ld q (incomplete):  0
CYCLE:   1422000052 WDMA total latency:          0
CYCLE:   1422000052 Utilization ex q:  0
CYCLE:   1422000052 Utilization:  0
CYCLE:   1422000052 Utilization ex q (incomplete):  0
CYCLE:   1422500052 RDMA bytes rec:          0
CYCLE:   1422500052 RDMA total latency:          0
CYCLE:   1422500052 WDMA bytes sent:          0
CYCLE:   1422500052 WDMA total latency:          0
CYCLE:   1423000052 RDMA bytes rec:          0
CYCLE:   1423000052 RDMA total latency:          0
CYCLE:   1423000052 WDMA bytes sent:          0
CYCLE:   1423000052 WDMA total latency:          0
CYCLE:   1423500052 RDMA bytes rec:          0
CYCLE:   1423500052 RDMA total latency:          0
CYCLE:   1423500052 WDMA bytes sent:          0
CYCLE:   1423500052 WDMA total latency:          0
CYCLE:   1424000052 Utilization ld q (incomplete):  0
CYCLE:   1424000052 RDMA bytes rec:          0
CYCLE:   1424000052 Utilization st q:  0
CYCLE:   1424000052 Utilization ld q:  0
CYCLE:   1424000052 Utilization:  0
CYCLE:   1424000052 Utilization ld q:  0
CYCLE:   1424000052 Utilization st q:  0
CYCLE:   1424000052 RDMA total latency:          0
CYCLE:   1424000052 Utilization st q (incomplete):  0
CYCLE:   1424000052 WDMA bytes sent:          0
CYCLE:   1424000052 Utilization ex q:  0
CYCLE:   1424000052 Utilization ex q (incomplete):  0
CYCLE:   1424000052 Utilization st q (incomplete):  0
CYCLE:   1424000052 Utilization ld q (incomplete):  0
CYCLE:   1424000052 WDMA total latency:          0
CYCLE:   1424000052 Utilization ex q:  0
CYCLE:   1424000052 Utilization:  0
CYCLE:   1424000052 Utilization ex q (incomplete):  0
CYCLE:   1424500052 RDMA bytes rec:          0
CYCLE:   1424500052 RDMA total latency:          0
CYCLE:   1424500052 WDMA bytes sent:          0
CYCLE:   1424500052 WDMA total latency:          0
CYCLE:   1425000052 RDMA bytes rec:          0
CYCLE:   1425000052 RDMA total latency:          0
CYCLE:   1425000052 WDMA bytes sent:          0
CYCLE:   1425000052 WDMA total latency:          0
CYCLE:   1425500052 RDMA bytes rec:          0
CYCLE:   1425500052 RDMA total latency:          0
CYCLE:   1425500052 WDMA bytes sent:          0
CYCLE:   1425500052 WDMA total latency:          0
CYCLE:   1426000052 Utilization ld q (incomplete):  0
CYCLE:   1426000052 RDMA bytes rec:          0
CYCLE:   1426000052 Utilization st q:  0
CYCLE:   1426000052 Utilization ld q:  0
CYCLE:   1426000052 Utilization:  0
CYCLE:   1426000052 Utilization ld q:  0
CYCLE:   1426000052 Utilization st q:  0
CYCLE:   1426000052 RDMA total latency:          0
CYCLE:   1426000052 Utilization st q (incomplete):  0
CYCLE:   1426000052 WDMA bytes sent:          0
CYCLE:   1426000052 Utilization ex q:  0
CYCLE:   1426000052 Utilization ex q (incomplete):  0
CYCLE:   1426000052 Utilization st q (incomplete):  0
CYCLE:   1426000052 Utilization ld q (incomplete):  0
CYCLE:   1426000052 WDMA total latency:          0
CYCLE:   1426000052 Utilization ex q:  0
CYCLE:   1426000052 Utilization:  0
CYCLE:   1426000052 Utilization ex q (incomplete):  0
CYCLE:   1426500052 RDMA bytes rec:          0
CYCLE:   1426500052 RDMA total latency:          0
CYCLE:   1426500052 WDMA bytes sent:          0
CYCLE:   1426500052 WDMA total latency:          0
CYCLE:   1427000052 RDMA bytes rec:          0
CYCLE:   1427000052 RDMA total latency:          0
CYCLE:   1427000052 WDMA bytes sent:          0
CYCLE:   1427000052 WDMA total latency:          0
CYCLE:   1427500052 RDMA bytes rec:          0
CYCLE:   1427500052 RDMA total latency:          0
CYCLE:   1427500052 WDMA bytes sent:          0
CYCLE:   1427500052 WDMA total latency:          0
CYCLE:   1428000052 Utilization ld q (incomplete):  0
CYCLE:   1428000052 RDMA bytes rec:          0
CYCLE:   1428000052 Utilization st q:  0
CYCLE:   1428000052 Utilization ld q:  0
CYCLE:   1428000052 Utilization:  0
CYCLE:   1428000052 Utilization ld q:  0
CYCLE:   1428000052 Utilization st q:  0
CYCLE:   1428000052 RDMA total latency:          0
CYCLE:   1428000052 Utilization st q (incomplete):  0
CYCLE:   1428000052 WDMA bytes sent:          0
CYCLE:   1428000052 Utilization ex q:  0
CYCLE:   1428000052 Utilization ex q (incomplete):  0
CYCLE:   1428000052 Utilization st q (incomplete):  0
CYCLE:   1428000052 Utilization ld q (incomplete):  0
CYCLE:   1428000052 WDMA total latency:          0
CYCLE:   1428000052 Utilization ex q:  0
CYCLE:   1428000052 Utilization:  0
CYCLE:   1428000052 Utilization ex q (incomplete):  0
CYCLE:   1428500052 RDMA bytes rec:          0
CYCLE:   1428500052 RDMA total latency:          0
CYCLE:   1428500052 WDMA bytes sent:          0
CYCLE:   1428500052 WDMA total latency:          0
CYCLE:   1429000052 RDMA bytes rec:          0
CYCLE:   1429000052 RDMA total latency:          0
CYCLE:   1429000052 WDMA bytes sent:          0
CYCLE:   1429000052 WDMA total latency:          0
CYCLE:   1429500052 RDMA bytes rec:          0
CYCLE:   1429500052 RDMA total latency:          0
CYCLE:   1429500052 WDMA bytes sent:          0
CYCLE:   1429500052 WDMA total latency:          0
CYCLE:   1430000052 Utilization ld q (incomplete):  0
CYCLE:   1430000052 RDMA bytes rec:          0
CYCLE:   1430000052 Utilization st q:  0
CYCLE:   1430000052 Utilization ld q:  0
CYCLE:   1430000052 Utilization:  0
CYCLE:   1430000052 Utilization ld q:  0
CYCLE:   1430000052 Utilization st q:  0
CYCLE:   1430000052 RDMA total latency:          0
CYCLE:   1430000052 Utilization st q (incomplete):  0
CYCLE:   1430000052 WDMA bytes sent:          0
CYCLE:   1430000052 Utilization ex q:  0
CYCLE:   1430000052 Utilization ex q (incomplete):  0
CYCLE:   1430000052 Utilization st q (incomplete):  0
CYCLE:   1430000052 Utilization ld q (incomplete):  0
CYCLE:   1430000052 WDMA total latency:          0
CYCLE:   1430000052 Utilization ex q:  0
CYCLE:   1430000052 Utilization:  0
CYCLE:   1430000052 Utilization ex q (incomplete):  0
CYCLE:   1430500052 RDMA bytes rec:          0
CYCLE:   1430500052 RDMA total latency:          0
CYCLE:   1430500052 WDMA bytes sent:          0
CYCLE:   1430500052 WDMA total latency:          0
CYCLE:   1431000052 RDMA bytes rec:          0
CYCLE:   1431000052 RDMA total latency:          0
CYCLE:   1431000052 WDMA bytes sent:          0
CYCLE:   1431000052 WDMA total latency:          0
CYCLE:   1431500052 RDMA bytes rec:          0
CYCLE:   1431500052 RDMA total latency:          0
CYCLE:   1431500052 WDMA bytes sent:          0
CYCLE:   1431500052 WDMA total latency:          0
CYCLE:   1432000052 Utilization ld q (incomplete):  0
CYCLE:   1432000052 RDMA bytes rec:          0
CYCLE:   1432000052 Utilization st q:  0
CYCLE:   1432000052 Utilization ld q:  0
CYCLE:   1432000052 Utilization:  0
CYCLE:   1432000052 Utilization ld q:  0
CYCLE:   1432000052 Utilization st q:  0
CYCLE:   1432000052 RDMA total latency:          0
CYCLE:   1432000052 Utilization st q (incomplete):  0
CYCLE:   1432000052 WDMA bytes sent:          0
CYCLE:   1432000052 Utilization ex q:  0
CYCLE:   1432000052 Utilization ex q (incomplete):  0
CYCLE:   1432000052 Utilization st q (incomplete):  0
CYCLE:   1432000052 Utilization ld q (incomplete):  0
CYCLE:   1432000052 WDMA total latency:          0
CYCLE:   1432000052 Utilization ex q:  0
CYCLE:   1432000052 Utilization:  0
CYCLE:   1432000052 Utilization ex q (incomplete):  0
CYCLE:   1432500052 RDMA bytes rec:          0
CYCLE:   1432500052 RDMA total latency:          0
CYCLE:   1432500052 WDMA bytes sent:          0
CYCLE:   1432500052 WDMA total latency:          0
CYCLE:   1433000052 RDMA bytes rec:          0
CYCLE:   1433000052 RDMA total latency:          0
CYCLE:   1433000052 WDMA bytes sent:          0
CYCLE:   1433000052 WDMA total latency:          0
CYCLE:   1433500052 RDMA bytes rec:          0
CYCLE:   1433500052 RDMA total latency:          0
CYCLE:   1433500052 WDMA bytes sent:          0
CYCLE:   1433500052 WDMA total latency:          0
CYCLE:   1434000052 Utilization ld q (incomplete):  0
CYCLE:   1434000052 RDMA bytes rec:          0
CYCLE:   1434000052 Utilization st q:  0
CYCLE:   1434000052 Utilization ld q:  0
CYCLE:   1434000052 Utilization:  0
CYCLE:   1434000052 Utilization ld q:  0
CYCLE:   1434000052 Utilization st q:  0
CYCLE:   1434000052 RDMA total latency:          0
CYCLE:   1434000052 Utilization st q (incomplete):  0
CYCLE:   1434000052 WDMA bytes sent:          0
CYCLE:   1434000052 Utilization ex q:  0
CYCLE:   1434000052 Utilization ex q (incomplete):  0
CYCLE:   1434000052 Utilization st q (incomplete):  0
CYCLE:   1434000052 Utilization ld q (incomplete):  0
CYCLE:   1434000052 WDMA total latency:          0
CYCLE:   1434000052 Utilization ex q:  0
CYCLE:   1434000052 Utilization:  0
CYCLE:   1434000052 Utilization ex q (incomplete):  0
CYCLE:   1434500052 RDMA bytes rec:          0
CYCLE:   1434500052 RDMA total latency:          0
CYCLE:   1434500052 WDMA bytes sent:          0
CYCLE:   1434500052 WDMA total latency:          0
CYCLE:   1435000052 RDMA bytes rec:          0
CYCLE:   1435000052 RDMA total latency:          0
CYCLE:   1435000052 WDMA bytes sent:          0
CYCLE:   1435000052 WDMA total latency:          0
CYCLE:   1435500052 RDMA bytes rec:          0
CYCLE:   1435500052 RDMA total latency:          0
CYCLE:   1435500052 WDMA bytes sent:          0
CYCLE:   1435500052 WDMA total latency:          0
CYCLE:   1436000052 Utilization ld q (incomplete):  0
CYCLE:   1436000052 RDMA bytes rec:          0
CYCLE:   1436000052 Utilization st q:  0
CYCLE:   1436000052 Utilization ld q:  0
CYCLE:   1436000052 Utilization:  0
CYCLE:   1436000052 Utilization ld q:  0
CYCLE:   1436000052 Utilization st q:  0
CYCLE:   1436000052 RDMA total latency:          0
CYCLE:   1436000052 Utilization st q (incomplete):  0
CYCLE:   1436000052 WDMA bytes sent:          0
CYCLE:   1436000052 Utilization ex q:  0
CYCLE:   1436000052 Utilization ex q (incomplete):  0
CYCLE:   1436000052 Utilization st q (incomplete):  0
CYCLE:   1436000052 Utilization ld q (incomplete):  0
CYCLE:   1436000052 WDMA total latency:          0
CYCLE:   1436000052 Utilization ex q:  0
CYCLE:   1436000052 Utilization:  0
CYCLE:   1436000052 Utilization ex q (incomplete):  0
CYCLE:   1436500052 RDMA bytes rec:          0
CYCLE:   1436500052 RDMA total latency:          0
CYCLE:   1436500052 WDMA bytes sent:          0
CYCLE:   1436500052 WDMA total latency:          0
CYCLE:   1437000052 RDMA bytes rec:          0
CYCLE:   1437000052 RDMA total latency:          0
CYCLE:   1437000052 WDMA bytes sent:          0
CYCLE:   1437000052 WDMA total latency:          0
CYCLE:   1437500052 RDMA bytes rec:          0
CYCLE:   1437500052 RDMA total latency:          0
CYCLE:   1437500052 WDMA bytes sent:          0
CYCLE:   1437500052 WDMA total latency:          0
CYCLE:   1438000052 Utilization ld q (incomplete):  0
CYCLE:   1438000052 RDMA bytes rec:          0
CYCLE:   1438000052 Utilization st q:  0
CYCLE:   1438000052 Utilization ld q:  0
CYCLE:   1438000052 Utilization:  0
CYCLE:   1438000052 Utilization ld q:  0
CYCLE:   1438000052 Utilization st q:  0
CYCLE:   1438000052 RDMA total latency:          0
CYCLE:   1438000052 Utilization st q (incomplete):  0
CYCLE:   1438000052 WDMA bytes sent:          0
CYCLE:   1438000052 Utilization ex q:  0
CYCLE:   1438000052 Utilization ex q (incomplete):  0
CYCLE:   1438000052 Utilization st q (incomplete):  0
CYCLE:   1438000052 Utilization ld q (incomplete):  0
CYCLE:   1438000052 WDMA total latency:          0
CYCLE:   1438000052 Utilization ex q:  0
CYCLE:   1438000052 Utilization:  0
CYCLE:   1438000052 Utilization ex q (incomplete):  0
CYCLE:   1438500052 RDMA bytes rec:          0
CYCLE:   1438500052 RDMA total latency:          0
CYCLE:   1438500052 WDMA bytes sent:          0
CYCLE:   1438500052 WDMA total latency:          0
CYCLE:   1439000052 RDMA bytes rec:          0
CYCLE:   1439000052 RDMA total latency:          0
CYCLE:   1439000052 WDMA bytes sent:          0
CYCLE:   1439000052 WDMA total latency:          0
CYCLE:   1439500052 RDMA bytes rec:          0
CYCLE:   1439500052 RDMA total latency:          0
CYCLE:   1439500052 WDMA bytes sent:          0
CYCLE:   1439500052 WDMA total latency:          0
CYCLE:   1440000052 Utilization ld q (incomplete):  0
CYCLE:   1440000052 RDMA bytes rec:          0
CYCLE:   1440000052 Utilization st q:  0
CYCLE:   1440000052 Utilization ld q:  0
CYCLE:   1440000052 Utilization:  0
CYCLE:   1440000052 Utilization ld q:  0
CYCLE:   1440000052 Utilization st q:  0
CYCLE:   1440000052 RDMA total latency:          0
CYCLE:   1440000052 Utilization st q (incomplete):  0
CYCLE:   1440000052 WDMA bytes sent:          0
CYCLE:   1440000052 Utilization ex q:  0
CYCLE:   1440000052 Utilization ex q (incomplete):  0
CYCLE:   1440000052 Utilization st q (incomplete):  0
CYCLE:   1440000052 Utilization ld q (incomplete):  0
CYCLE:   1440000052 WDMA total latency:          0
CYCLE:   1440000052 Utilization ex q:  0
CYCLE:   1440000052 Utilization:  0
CYCLE:   1440000052 Utilization ex q (incomplete):  0
CYCLE:   1440500052 RDMA bytes rec:          0
CYCLE:   1440500052 RDMA total latency:          0
CYCLE:   1440500052 WDMA bytes sent:          0
CYCLE:   1440500052 WDMA total latency:          0
CYCLE:   1441000052 RDMA bytes rec:          0
CYCLE:   1441000052 RDMA total latency:          0
CYCLE:   1441000052 WDMA bytes sent:          0
CYCLE:   1441000052 WDMA total latency:          0
CYCLE:   1441500052 RDMA bytes rec:          0
CYCLE:   1441500052 RDMA total latency:          0
CYCLE:   1441500052 WDMA bytes sent:          0
CYCLE:   1441500052 WDMA total latency:          0
CYCLE:   1442000052 Utilization ld q (incomplete):  0
CYCLE:   1442000052 RDMA bytes rec:          0
CYCLE:   1442000052 Utilization st q:  0
CYCLE:   1442000052 Utilization ld q:  0
CYCLE:   1442000052 Utilization:  0
CYCLE:   1442000052 Utilization ld q:  0
CYCLE:   1442000052 Utilization st q:  0
CYCLE:   1442000052 RDMA total latency:          0
CYCLE:   1442000052 Utilization st q (incomplete):  0
CYCLE:   1442000052 WDMA bytes sent:          0
CYCLE:   1442000052 Utilization ex q:  0
CYCLE:   1442000052 Utilization ex q (incomplete):  0
CYCLE:   1442000052 Utilization st q (incomplete):  0
CYCLE:   1442000052 Utilization ld q (incomplete):  0
CYCLE:   1442000052 WDMA total latency:          0
CYCLE:   1442000052 Utilization ex q:  0
CYCLE:   1442000052 Utilization:  0
CYCLE:   1442000052 Utilization ex q (incomplete):  0
CYCLE:   1442500052 RDMA bytes rec:          0
CYCLE:   1442500052 RDMA total latency:          0
CYCLE:   1442500052 WDMA bytes sent:          0
CYCLE:   1442500052 WDMA total latency:          0
CYCLE:   1443000052 RDMA bytes rec:          0
CYCLE:   1443000052 RDMA total latency:          0
CYCLE:   1443000052 WDMA bytes sent:          0
CYCLE:   1443000052 WDMA total latency:          0
CYCLE:   1443500052 RDMA bytes rec:          0
CYCLE:   1443500052 RDMA total latency:          0
CYCLE:   1443500052 WDMA bytes sent:          0
CYCLE:   1443500052 WDMA total latency:          0
CYCLE:   1444000052 Utilization ld q (incomplete):  0
CYCLE:   1444000052 RDMA bytes rec:          0
CYCLE:   1444000052 Utilization st q:  0
CYCLE:   1444000052 Utilization ld q:  0
CYCLE:   1444000052 Utilization:  0
CYCLE:   1444000052 Utilization ld q:  0
CYCLE:   1444000052 Utilization st q:  0
CYCLE:   1444000052 RDMA total latency:          0
CYCLE:   1444000052 Utilization st q (incomplete):  0
CYCLE:   1444000052 WDMA bytes sent:          0
CYCLE:   1444000052 Utilization ex q:  0
CYCLE:   1444000052 Utilization ex q (incomplete):  0
CYCLE:   1444000052 Utilization st q (incomplete):  0
CYCLE:   1444000052 Utilization ld q (incomplete):  0
CYCLE:   1444000052 WDMA total latency:          0
CYCLE:   1444000052 Utilization ex q:  0
CYCLE:   1444000052 Utilization:  0
CYCLE:   1444000052 Utilization ex q (incomplete):  0
CYCLE:   1444500052 RDMA bytes rec:          0
CYCLE:   1444500052 RDMA total latency:          0
CYCLE:   1444500052 WDMA bytes sent:          0
CYCLE:   1444500052 WDMA total latency:          0
CYCLE:   1445000052 RDMA bytes rec:          0
CYCLE:   1445000052 RDMA total latency:          0
CYCLE:   1445000052 WDMA bytes sent:          0
CYCLE:   1445000052 WDMA total latency:          0
CYCLE:   1445500052 RDMA bytes rec:          0
CYCLE:   1445500052 RDMA total latency:          0
CYCLE:   1445500052 WDMA bytes sent:          0
CYCLE:   1445500052 WDMA total latency:          0
CYCLE:   1446000052 Utilization ld q (incomplete):  0
CYCLE:   1446000052 RDMA bytes rec:          0
CYCLE:   1446000052 Utilization st q:  0
CYCLE:   1446000052 Utilization ld q:  0
CYCLE:   1446000052 Utilization:  0
CYCLE:   1446000052 Utilization ld q:  0
CYCLE:   1446000052 Utilization st q:  0
CYCLE:   1446000052 RDMA total latency:          0
CYCLE:   1446000052 Utilization st q (incomplete):  0
CYCLE:   1446000052 WDMA bytes sent:          0
CYCLE:   1446000052 Utilization ex q:  0
CYCLE:   1446000052 Utilization ex q (incomplete):  0
CYCLE:   1446000052 Utilization st q (incomplete):  0
CYCLE:   1446000052 Utilization ld q (incomplete):  0
CYCLE:   1446000052 WDMA total latency:          0
CYCLE:   1446000052 Utilization ex q:  0
CYCLE:   1446000052 Utilization:  0
CYCLE:   1446000052 Utilization ex q (incomplete):  0
CYCLE:   1446500052 RDMA bytes rec:          0
CYCLE:   1446500052 RDMA total latency:          0
CYCLE:   1446500052 WDMA bytes sent:          0
CYCLE:   1446500052 WDMA total latency:          0
CYCLE:   1447000052 RDMA bytes rec:          0
CYCLE:   1447000052 RDMA total latency:          0
CYCLE:   1447000052 WDMA bytes sent:          0
CYCLE:   1447000052 WDMA total latency:          0
CYCLE:   1447500052 RDMA bytes rec:          0
CYCLE:   1447500052 RDMA total latency:          0
CYCLE:   1447500052 WDMA bytes sent:          0
CYCLE:   1447500052 WDMA total latency:          0
CYCLE:   1448000052 Utilization ld q (incomplete):  0
CYCLE:   1448000052 RDMA bytes rec:          0
CYCLE:   1448000052 Utilization st q:  0
CYCLE:   1448000052 Utilization ld q:  0
CYCLE:   1448000052 Utilization:  0
CYCLE:   1448000052 Utilization ld q:  0
CYCLE:   1448000052 Utilization st q:  0
CYCLE:   1448000052 RDMA total latency:          0
CYCLE:   1448000052 Utilization st q (incomplete):  0
CYCLE:   1448000052 WDMA bytes sent:          0
CYCLE:   1448000052 Utilization ex q:  0
CYCLE:   1448000052 Utilization ex q (incomplete):  0
CYCLE:   1448000052 Utilization st q (incomplete):  0
CYCLE:   1448000052 Utilization ld q (incomplete):  0
CYCLE:   1448000052 WDMA total latency:          0
CYCLE:   1448000052 Utilization ex q:  0
CYCLE:   1448000052 Utilization:  0
CYCLE:   1448000052 Utilization ex q (incomplete):  0
CYCLE:   1448500052 RDMA bytes rec:          0
CYCLE:   1448500052 RDMA total latency:          0
CYCLE:   1448500052 WDMA bytes sent:          0
CYCLE:   1448500052 WDMA total latency:          0
CYCLE:   1449000052 RDMA bytes rec:          0
CYCLE:   1449000052 RDMA total latency:          0
CYCLE:   1449000052 WDMA bytes sent:          0
CYCLE:   1449000052 WDMA total latency:          0
CYCLE:   1449500052 RDMA bytes rec:          0
CYCLE:   1449500052 RDMA total latency:          0
CYCLE:   1449500052 WDMA bytes sent:          0
CYCLE:   1449500052 WDMA total latency:          0
CYCLE:   1450000052 Utilization ld q (incomplete):  0
CYCLE:   1450000052 RDMA bytes rec:          0
CYCLE:   1450000052 Utilization st q:  0
CYCLE:   1450000052 Utilization ld q:  0
CYCLE:   1450000052 Utilization:  0
CYCLE:   1450000052 Utilization ld q:  0
CYCLE:   1450000052 Utilization st q:  0
CYCLE:   1450000052 RDMA total latency:          0
CYCLE:   1450000052 Utilization st q (incomplete):  0
CYCLE:   1450000052 WDMA bytes sent:          0
CYCLE:   1450000052 Utilization ex q:  0
CYCLE:   1450000052 Utilization ex q (incomplete):  0
CYCLE:   1450000052 Utilization st q (incomplete):  0
CYCLE:   1450000052 Utilization ld q (incomplete):  0
CYCLE:   1450000052 WDMA total latency:          0
CYCLE:   1450000052 Utilization ex q:  0
CYCLE:   1450000052 Utilization:  0
CYCLE:   1450000052 Utilization ex q (incomplete):  0
CYCLE:   1450500052 RDMA bytes rec:          0
CYCLE:   1450500052 RDMA total latency:          0
CYCLE:   1450500052 WDMA bytes sent:          0
CYCLE:   1450500052 WDMA total latency:          0
CYCLE:   1451000052 RDMA bytes rec:          0
CYCLE:   1451000052 RDMA total latency:          0
CYCLE:   1451000052 WDMA bytes sent:          0
CYCLE:   1451000052 WDMA total latency:          0
CYCLE:   1451500052 RDMA bytes rec:          0
CYCLE:   1451500052 RDMA total latency:          0
CYCLE:   1451500052 WDMA bytes sent:          0
CYCLE:   1451500052 WDMA total latency:          0
CYCLE:   1452000052 Utilization ld q (incomplete):  0
CYCLE:   1452000052 RDMA bytes rec:          0
CYCLE:   1452000052 Utilization st q:  0
CYCLE:   1452000052 Utilization ld q:  0
CYCLE:   1452000052 Utilization:  0
CYCLE:   1452000052 Utilization ld q:  0
CYCLE:   1452000052 Utilization st q:  0
CYCLE:   1452000052 RDMA total latency:          0
CYCLE:   1452000052 Utilization st q (incomplete):  0
CYCLE:   1452000052 WDMA bytes sent:          0
CYCLE:   1452000052 Utilization ex q:  0
CYCLE:   1452000052 Utilization ex q (incomplete):  0
CYCLE:   1452000052 Utilization st q (incomplete):  0
CYCLE:   1452000052 Utilization ld q (incomplete):  0
CYCLE:   1452000052 WDMA total latency:          0
CYCLE:   1452000052 Utilization ex q:  0
CYCLE:   1452000052 Utilization:  0
CYCLE:   1452000052 Utilization ex q (incomplete):  0
CYCLE:   1452500052 RDMA bytes rec:          0
CYCLE:   1452500052 RDMA total latency:          0
CYCLE:   1452500052 WDMA bytes sent:          0
CYCLE:   1452500052 WDMA total latency:          0
CYCLE:   1453000052 RDMA bytes rec:          0
CYCLE:   1453000052 RDMA total latency:          0
CYCLE:   1453000052 WDMA bytes sent:          0
CYCLE:   1453000052 WDMA total latency:          0
CYCLE:   1453500052 RDMA bytes rec:          0
CYCLE:   1453500052 RDMA total latency:          0
CYCLE:   1453500052 WDMA bytes sent:          0
CYCLE:   1453500052 WDMA total latency:          0
CYCLE:   1454000052 Utilization ld q (incomplete):  0
CYCLE:   1454000052 RDMA bytes rec:          0
CYCLE:   1454000052 Utilization st q:  0
CYCLE:   1454000052 Utilization ld q:  0
CYCLE:   1454000052 Utilization:  0
CYCLE:   1454000052 Utilization ld q:  0
CYCLE:   1454000052 Utilization st q:  0
CYCLE:   1454000052 RDMA total latency:          0
CYCLE:   1454000052 Utilization st q (incomplete):  0
CYCLE:   1454000052 WDMA bytes sent:          0
CYCLE:   1454000052 Utilization ex q:  0
CYCLE:   1454000052 Utilization ex q (incomplete):  0
CYCLE:   1454000052 Utilization st q (incomplete):  0
CYCLE:   1454000052 Utilization ld q (incomplete):  0
CYCLE:   1454000052 WDMA total latency:          0
CYCLE:   1454000052 Utilization ex q:  0
CYCLE:   1454000052 Utilization:  0
CYCLE:   1454000052 Utilization ex q (incomplete):  0
CYCLE:   1454500052 RDMA bytes rec:          0
CYCLE:   1454500052 RDMA total latency:          0
CYCLE:   1454500052 WDMA bytes sent:          0
CYCLE:   1454500052 WDMA total latency:          0
CYCLE:   1455000052 RDMA bytes rec:          0
CYCLE:   1455000052 RDMA total latency:          0
CYCLE:   1455000052 WDMA bytes sent:          0
CYCLE:   1455000052 WDMA total latency:          0
CYCLE:   1455500052 RDMA bytes rec:          0
CYCLE:   1455500052 RDMA total latency:          0
CYCLE:   1455500052 WDMA bytes sent:          0
CYCLE:   1455500052 WDMA total latency:          0
CYCLE:   1456000052 Utilization ld q (incomplete):  0
CYCLE:   1456000052 RDMA bytes rec:          0
CYCLE:   1456000052 Utilization st q:  0
CYCLE:   1456000052 Utilization ld q:  0
CYCLE:   1456000052 Utilization:  0
CYCLE:   1456000052 Utilization ld q:  0
CYCLE:   1456000052 Utilization st q:  0
CYCLE:   1456000052 RDMA total latency:          0
CYCLE:   1456000052 Utilization st q (incomplete):  0
CYCLE:   1456000052 WDMA bytes sent:          0
CYCLE:   1456000052 Utilization ex q:  0
CYCLE:   1456000052 Utilization ex q (incomplete):  0
CYCLE:   1456000052 Utilization st q (incomplete):  0
CYCLE:   1456000052 Utilization ld q (incomplete):  0
CYCLE:   1456000052 WDMA total latency:          0
CYCLE:   1456000052 Utilization ex q:  0
CYCLE:   1456000052 Utilization:  0
CYCLE:   1456000052 Utilization ex q (incomplete):  0
CYCLE:   1456500052 RDMA bytes rec:          0
CYCLE:   1456500052 RDMA total latency:          0
CYCLE:   1456500052 WDMA bytes sent:          0
CYCLE:   1456500052 WDMA total latency:          0
CYCLE:   1457000052 RDMA bytes rec:          0
CYCLE:   1457000052 RDMA total latency:          0
CYCLE:   1457000052 WDMA bytes sent:          0
CYCLE:   1457000052 WDMA total latency:          0
CYCLE:   1457500052 RDMA bytes rec:          0
CYCLE:   1457500052 RDMA total latency:          0
CYCLE:   1457500052 WDMA bytes sent:          0
CYCLE:   1457500052 WDMA total latency:          0
CYCLE:   1458000052 Utilization ld q (incomplete):  0
CYCLE:   1458000052 RDMA bytes rec:          0
CYCLE:   1458000052 Utilization st q:  0
CYCLE:   1458000052 Utilization ld q:  0
CYCLE:   1458000052 Utilization:  0
CYCLE:   1458000052 Utilization ld q:  0
CYCLE:   1458000052 Utilization st q:  0
CYCLE:   1458000052 RDMA total latency:          0
CYCLE:   1458000052 Utilization st q (incomplete):  0
CYCLE:   1458000052 WDMA bytes sent:          0
CYCLE:   1458000052 Utilization ex q:  0
CYCLE:   1458000052 Utilization ex q (incomplete):  0
CYCLE:   1458000052 Utilization st q (incomplete):  0
CYCLE:   1458000052 Utilization ld q (incomplete):  0
CYCLE:   1458000052 WDMA total latency:          0
CYCLE:   1458000052 Utilization ex q:  0
CYCLE:   1458000052 Utilization:  0
CYCLE:   1458000052 Utilization ex q (incomplete):  0
CYCLE:   1458500052 RDMA bytes rec:          0
CYCLE:   1458500052 RDMA total latency:          0
CYCLE:   1458500052 WDMA bytes sent:          0
CYCLE:   1458500052 WDMA total latency:          0
CYCLE:   1459000052 RDMA bytes rec:          0
CYCLE:   1459000052 RDMA total latency:          0
CYCLE:   1459000052 WDMA bytes sent:          0
CYCLE:   1459000052 WDMA total latency:          0
CYCLE:   1459500052 RDMA bytes rec:          0
CYCLE:   1459500052 RDMA total latency:          0
CYCLE:   1459500052 WDMA bytes sent:          0
CYCLE:   1459500052 WDMA total latency:          0
CYCLE:   1460000052 Utilization ld q (incomplete):  0
CYCLE:   1460000052 RDMA bytes rec:          0
CYCLE:   1460000052 Utilization st q:  0
CYCLE:   1460000052 Utilization ld q:  0
CYCLE:   1460000052 Utilization:  0
CYCLE:   1460000052 Utilization ld q:  0
CYCLE:   1460000052 Utilization st q:  0
CYCLE:   1460000052 RDMA total latency:          0
CYCLE:   1460000052 Utilization st q (incomplete):  0
CYCLE:   1460000052 WDMA bytes sent:          0
CYCLE:   1460000052 Utilization ex q:  0
CYCLE:   1460000052 Utilization ex q (incomplete):  0
CYCLE:   1460000052 Utilization st q (incomplete):  0
CYCLE:   1460000052 Utilization ld q (incomplete):  0
CYCLE:   1460000052 WDMA total latency:          0
CYCLE:   1460000052 Utilization ex q:  0
CYCLE:   1460000052 Utilization:  0
CYCLE:   1460000052 Utilization ex q (incomplete):  0
CYCLE:   1460500052 RDMA bytes rec:          0
CYCLE:   1460500052 RDMA total latency:          0
CYCLE:   1460500052 WDMA bytes sent:          0
CYCLE:   1460500052 WDMA total latency:          0
CYCLE:   1461000052 RDMA bytes rec:          0
CYCLE:   1461000052 RDMA total latency:          0
CYCLE:   1461000052 WDMA bytes sent:          0
CYCLE:   1461000052 WDMA total latency:          0
CYCLE:   1461500052 RDMA bytes rec:          0
CYCLE:   1461500052 RDMA total latency:          0
CYCLE:   1461500052 WDMA bytes sent:          0
CYCLE:   1461500052 WDMA total latency:          0
CYCLE:   1462000052 Utilization ld q (incomplete):  0
CYCLE:   1462000052 RDMA bytes rec:          0
CYCLE:   1462000052 Utilization st q:  0
CYCLE:   1462000052 Utilization ld q:  0
CYCLE:   1462000052 Utilization:  0
CYCLE:   1462000052 Utilization ld q:  0
CYCLE:   1462000052 Utilization st q:  0
CYCLE:   1462000052 RDMA total latency:          0
CYCLE:   1462000052 Utilization st q (incomplete):  0
CYCLE:   1462000052 WDMA bytes sent:          0
CYCLE:   1462000052 Utilization ex q:  0
CYCLE:   1462000052 Utilization ex q (incomplete):  0
CYCLE:   1462000052 Utilization st q (incomplete):  0
CYCLE:   1462000052 Utilization ld q (incomplete):  0
CYCLE:   1462000052 WDMA total latency:          0
CYCLE:   1462000052 Utilization ex q:  0
CYCLE:   1462000052 Utilization:  0
CYCLE:   1462000052 Utilization ex q (incomplete):  0
CYCLE:   1462500052 RDMA bytes rec:          0
CYCLE:   1462500052 RDMA total latency:          0
CYCLE:   1462500052 WDMA bytes sent:          0
CYCLE:   1462500052 WDMA total latency:          0
CYCLE:   1463000052 RDMA bytes rec:          0
CYCLE:   1463000052 RDMA total latency:          0
CYCLE:   1463000052 WDMA bytes sent:          0
CYCLE:   1463000052 WDMA total latency:          0
CYCLE:   1463500052 RDMA bytes rec:          0
CYCLE:   1463500052 RDMA total latency:          0
CYCLE:   1463500052 WDMA bytes sent:          0
CYCLE:   1463500052 WDMA total latency:          0
CYCLE:   1464000052 Utilization ld q (incomplete):  0
CYCLE:   1464000052 RDMA bytes rec:          0
CYCLE:   1464000052 Utilization st q:  0
CYCLE:   1464000052 Utilization ld q:  0
CYCLE:   1464000052 Utilization:  0
CYCLE:   1464000052 Utilization ld q:  0
CYCLE:   1464000052 Utilization st q:  0
CYCLE:   1464000052 RDMA total latency:          0
CYCLE:   1464000052 Utilization st q (incomplete):  0
CYCLE:   1464000052 WDMA bytes sent:          0
CYCLE:   1464000052 Utilization ex q:  0
CYCLE:   1464000052 Utilization ex q (incomplete):  0
CYCLE:   1464000052 Utilization st q (incomplete):  0
CYCLE:   1464000052 Utilization ld q (incomplete):  0
CYCLE:   1464000052 WDMA total latency:          0
CYCLE:   1464000052 Utilization ex q:  0
CYCLE:   1464000052 Utilization:  0
CYCLE:   1464000052 Utilization ex q (incomplete):  0
CYCLE:   1464500052 RDMA bytes rec:          0
CYCLE:   1464500052 RDMA total latency:          0
CYCLE:   1464500052 WDMA bytes sent:          0
CYCLE:   1464500052 WDMA total latency:          0
CYCLE:   1465000052 RDMA bytes rec:          0
CYCLE:   1465000052 RDMA total latency:          0
CYCLE:   1465000052 WDMA bytes sent:          0
CYCLE:   1465000052 WDMA total latency:          0
CYCLE:   1465500052 RDMA bytes rec:          0
CYCLE:   1465500052 RDMA total latency:          0
CYCLE:   1465500052 WDMA bytes sent:          0
CYCLE:   1465500052 WDMA total latency:          0
CYCLE:   1466000052 Utilization ld q (incomplete):  0
CYCLE:   1466000052 RDMA bytes rec:          0
CYCLE:   1466000052 Utilization st q:  0
CYCLE:   1466000052 Utilization ld q:  0
CYCLE:   1466000052 Utilization:  0
CYCLE:   1466000052 Utilization ld q:  0
CYCLE:   1466000052 Utilization st q:  0
CYCLE:   1466000052 RDMA total latency:          0
CYCLE:   1466000052 Utilization st q (incomplete):  0
CYCLE:   1466000052 WDMA bytes sent:          0
CYCLE:   1466000052 Utilization ex q:  0
CYCLE:   1466000052 Utilization ex q (incomplete):  0
CYCLE:   1466000052 Utilization st q (incomplete):  0
CYCLE:   1466000052 Utilization ld q (incomplete):  0
CYCLE:   1466000052 WDMA total latency:          0
CYCLE:   1466000052 Utilization ex q:  0
CYCLE:   1466000052 Utilization:  0
CYCLE:   1466000052 Utilization ex q (incomplete):  0
CYCLE:   1466500052 RDMA bytes rec:          0
CYCLE:   1466500052 RDMA total latency:          0
CYCLE:   1466500052 WDMA bytes sent:          0
CYCLE:   1466500052 WDMA total latency:          0
CYCLE:   1467000052 RDMA bytes rec:          0
CYCLE:   1467000052 RDMA total latency:          0
CYCLE:   1467000052 WDMA bytes sent:          0
CYCLE:   1467000052 WDMA total latency:          0
CYCLE:   1467500052 RDMA bytes rec:          0
CYCLE:   1467500052 RDMA total latency:          0
CYCLE:   1467500052 WDMA bytes sent:          0
CYCLE:   1467500052 WDMA total latency:          0
CYCLE:   1468000052 Utilization ld q (incomplete):  0
CYCLE:   1468000052 RDMA bytes rec:          0
CYCLE:   1468000052 Utilization st q:  0
CYCLE:   1468000052 Utilization ld q:  0
CYCLE:   1468000052 Utilization:  0
CYCLE:   1468000052 Utilization ld q:  0
CYCLE:   1468000052 Utilization st q:  0
CYCLE:   1468000052 RDMA total latency:          0
CYCLE:   1468000052 Utilization st q (incomplete):  0
CYCLE:   1468000052 WDMA bytes sent:          0
CYCLE:   1468000052 Utilization ex q:  0
CYCLE:   1468000052 Utilization ex q (incomplete):  0
CYCLE:   1468000052 Utilization st q (incomplete):  0
CYCLE:   1468000052 Utilization ld q (incomplete):  0
CYCLE:   1468000052 WDMA total latency:          0
CYCLE:   1468000052 Utilization ex q:  0
CYCLE:   1468000052 Utilization:  0
CYCLE:   1468000052 Utilization ex q (incomplete):  0
CYCLE:   1468500052 RDMA bytes rec:          0
CYCLE:   1468500052 RDMA total latency:          0
CYCLE:   1468500052 WDMA bytes sent:          0
CYCLE:   1468500052 WDMA total latency:          0
CYCLE:   1469000052 RDMA bytes rec:          0
CYCLE:   1469000052 RDMA total latency:          0
CYCLE:   1469000052 WDMA bytes sent:          0
CYCLE:   1469000052 WDMA total latency:          0
CYCLE:   1469500052 RDMA bytes rec:          0
CYCLE:   1469500052 RDMA total latency:          0
CYCLE:   1469500052 WDMA bytes sent:          0
CYCLE:   1469500052 WDMA total latency:          0
CYCLE:   1470000052 Utilization ld q (incomplete):  0
CYCLE:   1470000052 RDMA bytes rec:          0
CYCLE:   1470000052 Utilization st q:  0
CYCLE:   1470000052 Utilization ld q:  0
CYCLE:   1470000052 Utilization:  0
CYCLE:   1470000052 Utilization ld q:  0
CYCLE:   1470000052 Utilization st q:  0
CYCLE:   1470000052 RDMA total latency:          0
CYCLE:   1470000052 Utilization st q (incomplete):  0
CYCLE:   1470000052 WDMA bytes sent:          0
CYCLE:   1470000052 Utilization ex q:  0
CYCLE:   1470000052 Utilization ex q (incomplete):  0
CYCLE:   1470000052 Utilization st q (incomplete):  0
CYCLE:   1470000052 Utilization ld q (incomplete):  0
CYCLE:   1470000052 WDMA total latency:          0
CYCLE:   1470000052 Utilization ex q:  0
CYCLE:   1470000052 Utilization:  0
CYCLE:   1470000052 Utilization ex q (incomplete):  0
CYCLE:   1470500052 RDMA bytes rec:          0
CYCLE:   1470500052 RDMA total latency:          0
CYCLE:   1470500052 WDMA bytes sent:          0
CYCLE:   1470500052 WDMA total latency:          0
CYCLE:   1471000052 RDMA bytes rec:          0
CYCLE:   1471000052 RDMA total latency:          0
CYCLE:   1471000052 WDMA bytes sent:          0
CYCLE:   1471000052 WDMA total latency:          0
CYCLE:   1471500052 RDMA bytes rec:          0
CYCLE:   1471500052 RDMA total latency:          0
CYCLE:   1471500052 WDMA bytes sent:          0
CYCLE:   1471500052 WDMA total latency:          0
CYCLE:   1472000052 Utilization ld q (incomplete):  0
CYCLE:   1472000052 RDMA bytes rec:          0
CYCLE:   1472000052 Utilization st q:  0
CYCLE:   1472000052 Utilization ld q:  0
CYCLE:   1472000052 Utilization:  0
CYCLE:   1472000052 Utilization ld q:  0
CYCLE:   1472000052 Utilization st q:  0
CYCLE:   1472000052 RDMA total latency:          0
CYCLE:   1472000052 Utilization st q (incomplete):  0
CYCLE:   1472000052 WDMA bytes sent:          0
CYCLE:   1472000052 Utilization ex q:  0
CYCLE:   1472000052 Utilization ex q (incomplete):  0
CYCLE:   1472000052 Utilization st q (incomplete):  0
CYCLE:   1472000052 Utilization ld q (incomplete):  0
CYCLE:   1472000052 WDMA total latency:          0
CYCLE:   1472000052 Utilization ex q:  0
CYCLE:   1472000052 Utilization:  0
CYCLE:   1472000052 Utilization ex q (incomplete):  0
CYCLE:   1472500052 RDMA bytes rec:          0
CYCLE:   1472500052 RDMA total latency:          0
CYCLE:   1472500052 WDMA bytes sent:          0
CYCLE:   1472500052 WDMA total latency:          0
CYCLE:   1473000052 RDMA bytes rec:          0
CYCLE:   1473000052 RDMA total latency:          0
CYCLE:   1473000052 WDMA bytes sent:          0
CYCLE:   1473000052 WDMA total latency:          0
CYCLE:   1473500052 RDMA bytes rec:          0
CYCLE:   1473500052 RDMA total latency:          0
CYCLE:   1473500052 WDMA bytes sent:          0
CYCLE:   1473500052 WDMA total latency:          0
CYCLE:   1474000052 Utilization ld q (incomplete):  0
CYCLE:   1474000052 RDMA bytes rec:          0
CYCLE:   1474000052 Utilization st q:  0
CYCLE:   1474000052 Utilization ld q:  0
CYCLE:   1474000052 Utilization:  0
CYCLE:   1474000052 Utilization ld q:  0
CYCLE:   1474000052 Utilization st q:  0
CYCLE:   1474000052 RDMA total latency:          0
CYCLE:   1474000052 Utilization st q (incomplete):  0
CYCLE:   1474000052 WDMA bytes sent:          0
CYCLE:   1474000052 Utilization ex q:  0
CYCLE:   1474000052 Utilization ex q (incomplete):  0
CYCLE:   1474000052 Utilization st q (incomplete):  0
CYCLE:   1474000052 Utilization ld q (incomplete):  0
CYCLE:   1474000052 WDMA total latency:          0
CYCLE:   1474000052 Utilization ex q:  0
CYCLE:   1474000052 Utilization:  0
CYCLE:   1474000052 Utilization ex q (incomplete):  0
CYCLE:   1474500052 RDMA bytes rec:          0
CYCLE:   1474500052 RDMA total latency:          0
CYCLE:   1474500052 WDMA bytes sent:          0
CYCLE:   1474500052 WDMA total latency:          0
CYCLE:   1475000052 RDMA bytes rec:          0
CYCLE:   1475000052 RDMA total latency:          0
CYCLE:   1475000052 WDMA bytes sent:          0
CYCLE:   1475000052 WDMA total latency:          0
CYCLE:   1475500052 RDMA bytes rec:          0
CYCLE:   1475500052 RDMA total latency:          0
CYCLE:   1475500052 WDMA bytes sent:          0
CYCLE:   1475500052 WDMA total latency:          0
CYCLE:   1476000052 Utilization ld q (incomplete):  0
CYCLE:   1476000052 RDMA bytes rec:          0
CYCLE:   1476000052 Utilization st q:  0
CYCLE:   1476000052 Utilization ld q:  0
CYCLE:   1476000052 Utilization:  0
CYCLE:   1476000052 Utilization ld q:  0
CYCLE:   1476000052 Utilization st q:  0
CYCLE:   1476000052 RDMA total latency:          0
CYCLE:   1476000052 Utilization st q (incomplete):  0
CYCLE:   1476000052 WDMA bytes sent:          0
CYCLE:   1476000052 Utilization ex q:  0
CYCLE:   1476000052 Utilization ex q (incomplete):  0
CYCLE:   1476000052 Utilization st q (incomplete):  0
CYCLE:   1476000052 Utilization ld q (incomplete):  0
CYCLE:   1476000052 WDMA total latency:          0
CYCLE:   1476000052 Utilization ex q:  0
CYCLE:   1476000052 Utilization:  0
CYCLE:   1476000052 Utilization ex q (incomplete):  0
CYCLE:   1476500052 RDMA bytes rec:          0
CYCLE:   1476500052 RDMA total latency:          0
CYCLE:   1476500052 WDMA bytes sent:          0
CYCLE:   1476500052 WDMA total latency:          0
CYCLE:   1477000052 RDMA bytes rec:          0
CYCLE:   1477000052 RDMA total latency:          0
CYCLE:   1477000052 WDMA bytes sent:          0
CYCLE:   1477000052 WDMA total latency:          0
CYCLE:   1477500052 RDMA bytes rec:          0
CYCLE:   1477500052 RDMA total latency:          0
CYCLE:   1477500052 WDMA bytes sent:          0
CYCLE:   1477500052 WDMA total latency:          0
CYCLE:   1478000052 Utilization ld q (incomplete):  0
CYCLE:   1478000052 RDMA bytes rec:          0
CYCLE:   1478000052 Utilization st q:  0
CYCLE:   1478000052 Utilization ld q:  0
CYCLE:   1478000052 Utilization:  0
CYCLE:   1478000052 Utilization ld q:  0
CYCLE:   1478000052 Utilization st q:  0
CYCLE:   1478000052 RDMA total latency:          0
CYCLE:   1478000052 Utilization st q (incomplete):  0
CYCLE:   1478000052 WDMA bytes sent:          0
CYCLE:   1478000052 Utilization ex q:  0
CYCLE:   1478000052 Utilization ex q (incomplete):  0
CYCLE:   1478000052 Utilization st q (incomplete):  0
CYCLE:   1478000052 Utilization ld q (incomplete):  0
CYCLE:   1478000052 WDMA total latency:          0
CYCLE:   1478000052 Utilization ex q:  0
CYCLE:   1478000052 Utilization:  0
CYCLE:   1478000052 Utilization ex q (incomplete):  0
CYCLE:   1478500052 RDMA bytes rec:          0
CYCLE:   1478500052 RDMA total latency:          0
CYCLE:   1478500052 WDMA bytes sent:          0
CYCLE:   1478500052 WDMA total latency:          0
CYCLE:   1479000052 RDMA bytes rec:          0
CYCLE:   1479000052 RDMA total latency:          0
CYCLE:   1479000052 WDMA bytes sent:          0
CYCLE:   1479000052 WDMA total latency:          0
CYCLE:   1479500052 RDMA bytes rec:          0
CYCLE:   1479500052 RDMA total latency:          0
CYCLE:   1479500052 WDMA bytes sent:          0
CYCLE:   1479500052 WDMA total latency:          0
CYCLE:   1480000052 Utilization ld q (incomplete):  0
CYCLE:   1480000052 RDMA bytes rec:          0
CYCLE:   1480000052 Utilization st q:  0
CYCLE:   1480000052 Utilization ld q:  0
CYCLE:   1480000052 Utilization:  0
CYCLE:   1480000052 Utilization ld q:  0
CYCLE:   1480000052 Utilization st q:  0
CYCLE:   1480000052 RDMA total latency:          0
CYCLE:   1480000052 Utilization st q (incomplete):  0
CYCLE:   1480000052 WDMA bytes sent:          0
CYCLE:   1480000052 Utilization ex q:  0
CYCLE:   1480000052 Utilization ex q (incomplete):  0
CYCLE:   1480000052 Utilization st q (incomplete):  0
CYCLE:   1480000052 Utilization ld q (incomplete):  0
CYCLE:   1480000052 WDMA total latency:          0
CYCLE:   1480000052 Utilization ex q:  0
CYCLE:   1480000052 Utilization:  0
CYCLE:   1480000052 Utilization ex q (incomplete):  0
CYCLE:   1480500052 RDMA bytes rec:          0
CYCLE:   1480500052 RDMA total latency:          0
CYCLE:   1480500052 WDMA bytes sent:          0
CYCLE:   1480500052 WDMA total latency:          0
CYCLE:   1481000052 RDMA bytes rec:          0
CYCLE:   1481000052 RDMA total latency:          0
CYCLE:   1481000052 WDMA bytes sent:          0
CYCLE:   1481000052 WDMA total latency:          0
CYCLE:   1481500052 RDMA bytes rec:          0
CYCLE:   1481500052 RDMA total latency:          0
CYCLE:   1481500052 WDMA bytes sent:          0
CYCLE:   1481500052 WDMA total latency:          0
CYCLE:   1482000052 Utilization ld q (incomplete):  0
CYCLE:   1482000052 RDMA bytes rec:          0
CYCLE:   1482000052 Utilization st q:  0
CYCLE:   1482000052 Utilization ld q:  0
CYCLE:   1482000052 Utilization:  0
CYCLE:   1482000052 Utilization ld q:  0
CYCLE:   1482000052 Utilization st q:  0
CYCLE:   1482000052 RDMA total latency:          0
CYCLE:   1482000052 Utilization st q (incomplete):  0
CYCLE:   1482000052 WDMA bytes sent:          0
CYCLE:   1482000052 Utilization ex q:  0
CYCLE:   1482000052 Utilization ex q (incomplete):  0
CYCLE:   1482000052 Utilization st q (incomplete):  0
CYCLE:   1482000052 Utilization ld q (incomplete):  0
CYCLE:   1482000052 WDMA total latency:          0
CYCLE:   1482000052 Utilization ex q:  0
CYCLE:   1482000052 Utilization:  0
CYCLE:   1482000052 Utilization ex q (incomplete):  0
CYCLE:   1482500052 RDMA bytes rec:          0
CYCLE:   1482500052 RDMA total latency:          0
CYCLE:   1482500052 WDMA bytes sent:          0
CYCLE:   1482500052 WDMA total latency:          0
CYCLE:   1483000052 RDMA bytes rec:          0
CYCLE:   1483000052 RDMA total latency:          0
CYCLE:   1483000052 WDMA bytes sent:          0
CYCLE:   1483000052 WDMA total latency:          0
CYCLE:   1483500052 RDMA bytes rec:          0
CYCLE:   1483500052 RDMA total latency:          0
CYCLE:   1483500052 WDMA bytes sent:          0
CYCLE:   1483500052 WDMA total latency:          0
CYCLE:   1484000052 Utilization ld q (incomplete):  0
CYCLE:   1484000052 RDMA bytes rec:          0
CYCLE:   1484000052 Utilization st q:  0
CYCLE:   1484000052 Utilization ld q:  0
CYCLE:   1484000052 Utilization:  0
CYCLE:   1484000052 Utilization ld q:  0
CYCLE:   1484000052 Utilization st q:  0
CYCLE:   1484000052 RDMA total latency:          0
CYCLE:   1484000052 Utilization st q (incomplete):  0
CYCLE:   1484000052 WDMA bytes sent:          0
CYCLE:   1484000052 Utilization ex q:  0
CYCLE:   1484000052 Utilization ex q (incomplete):  0
CYCLE:   1484000052 Utilization st q (incomplete):  0
CYCLE:   1484000052 Utilization ld q (incomplete):  0
CYCLE:   1484000052 WDMA total latency:          0
CYCLE:   1484000052 Utilization ex q:  0
CYCLE:   1484000052 Utilization:  0
CYCLE:   1484000052 Utilization ex q (incomplete):  0
CYCLE:   1484500052 RDMA bytes rec:          0
CYCLE:   1484500052 RDMA total latency:          0
CYCLE:   1484500052 WDMA bytes sent:          0
CYCLE:   1484500052 WDMA total latency:          0
CYCLE:   1485000052 RDMA bytes rec:          0
CYCLE:   1485000052 RDMA total latency:          0
CYCLE:   1485000052 WDMA bytes sent:          0
CYCLE:   1485000052 WDMA total latency:          0
CYCLE:   1485500052 RDMA bytes rec:          0
CYCLE:   1485500052 RDMA total latency:          0
CYCLE:   1485500052 WDMA bytes sent:          0
CYCLE:   1485500052 WDMA total latency:          0
CYCLE:   1486000052 Utilization ld q (incomplete):  0
CYCLE:   1486000052 RDMA bytes rec:          0
CYCLE:   1486000052 Utilization st q:  0
CYCLE:   1486000052 Utilization ld q:  0
CYCLE:   1486000052 Utilization:  0
CYCLE:   1486000052 Utilization ld q:  0
CYCLE:   1486000052 Utilization st q:  0
CYCLE:   1486000052 RDMA total latency:          0
CYCLE:   1486000052 Utilization st q (incomplete):  0
CYCLE:   1486000052 WDMA bytes sent:          0
CYCLE:   1486000052 Utilization ex q:  0
CYCLE:   1486000052 Utilization ex q (incomplete):  0
CYCLE:   1486000052 Utilization st q (incomplete):  0
CYCLE:   1486000052 Utilization ld q (incomplete):  0
CYCLE:   1486000052 WDMA total latency:          0
CYCLE:   1486000052 Utilization ex q:  0
CYCLE:   1486000052 Utilization:  0
CYCLE:   1486000052 Utilization ex q (incomplete):  0
CYCLE:   1486500052 RDMA bytes rec:          0
CYCLE:   1486500052 RDMA total latency:          0
CYCLE:   1486500052 WDMA bytes sent:          0
CYCLE:   1486500052 WDMA total latency:          0
CYCLE:   1487000052 RDMA bytes rec:          0
CYCLE:   1487000052 RDMA total latency:          0
CYCLE:   1487000052 WDMA bytes sent:          0
CYCLE:   1487000052 WDMA total latency:          0
CYCLE:   1487500052 RDMA bytes rec:          0
CYCLE:   1487500052 RDMA total latency:          0
CYCLE:   1487500052 WDMA bytes sent:          0
CYCLE:   1487500052 WDMA total latency:          0
CYCLE:   1488000052 Utilization ld q (incomplete):  0
CYCLE:   1488000052 RDMA bytes rec:          0
CYCLE:   1488000052 Utilization st q:  0
CYCLE:   1488000052 Utilization ld q:  0
CYCLE:   1488000052 Utilization:  0
CYCLE:   1488000052 Utilization ld q:  0
CYCLE:   1488000052 Utilization st q:  0
CYCLE:   1488000052 RDMA total latency:          0
CYCLE:   1488000052 Utilization st q (incomplete):  0
CYCLE:   1488000052 WDMA bytes sent:          0
CYCLE:   1488000052 Utilization ex q:  0
CYCLE:   1488000052 Utilization ex q (incomplete):  0
CYCLE:   1488000052 Utilization st q (incomplete):  0
CYCLE:   1488000052 Utilization ld q (incomplete):  0
CYCLE:   1488000052 WDMA total latency:          0
CYCLE:   1488000052 Utilization ex q:  0
CYCLE:   1488000052 Utilization:  0
CYCLE:   1488000052 Utilization ex q (incomplete):  0
CYCLE:   1488500052 RDMA bytes rec:          0
CYCLE:   1488500052 RDMA total latency:          0
CYCLE:   1488500052 WDMA bytes sent:          0
CYCLE:   1488500052 WDMA total latency:          0
CYCLE:   1489000052 RDMA bytes rec:          0
CYCLE:   1489000052 RDMA total latency:          0
CYCLE:   1489000052 WDMA bytes sent:          0
CYCLE:   1489000052 WDMA total latency:          0
CYCLE:   1489500052 RDMA bytes rec:          0
CYCLE:   1489500052 RDMA total latency:          0
CYCLE:   1489500052 WDMA bytes sent:          0
CYCLE:   1489500052 WDMA total latency:          0
CYCLE:   1490000052 Utilization ld q (incomplete):  0
CYCLE:   1490000052 RDMA bytes rec:          0
CYCLE:   1490000052 Utilization st q:  0
CYCLE:   1490000052 Utilization ld q:  0
CYCLE:   1490000052 Utilization:  0
CYCLE:   1490000052 Utilization ld q:  0
CYCLE:   1490000052 Utilization st q:  0
CYCLE:   1490000052 RDMA total latency:          0
CYCLE:   1490000052 Utilization st q (incomplete):  0
CYCLE:   1490000052 WDMA bytes sent:          0
CYCLE:   1490000052 Utilization ex q:  0
CYCLE:   1490000052 Utilization ex q (incomplete):  0
CYCLE:   1490000052 Utilization st q (incomplete):  0
CYCLE:   1490000052 Utilization ld q (incomplete):  0
CYCLE:   1490000052 WDMA total latency:          0
CYCLE:   1490000052 Utilization ex q:  0
CYCLE:   1490000052 Utilization:  0
CYCLE:   1490000052 Utilization ex q (incomplete):  0
CYCLE:   1490500052 RDMA bytes rec:          0
CYCLE:   1490500052 RDMA total latency:          0
CYCLE:   1490500052 WDMA bytes sent:          0
CYCLE:   1490500052 WDMA total latency:          0
CYCLE:   1491000052 RDMA bytes rec:          0
CYCLE:   1491000052 RDMA total latency:          0
CYCLE:   1491000052 WDMA bytes sent:          0
CYCLE:   1491000052 WDMA total latency:          0
CYCLE:   1491500052 RDMA bytes rec:          0
CYCLE:   1491500052 RDMA total latency:          0
CYCLE:   1491500052 WDMA bytes sent:          0
CYCLE:   1491500052 WDMA total latency:          0
CYCLE:   1492000052 Utilization ld q (incomplete):  0
CYCLE:   1492000052 RDMA bytes rec:          0
CYCLE:   1492000052 Utilization st q:  0
CYCLE:   1492000052 Utilization ld q:  0
CYCLE:   1492000052 Utilization:  0
CYCLE:   1492000052 Utilization ld q:  0
CYCLE:   1492000052 Utilization st q:  0
CYCLE:   1492000052 RDMA total latency:          0
CYCLE:   1492000052 Utilization st q (incomplete):  0
CYCLE:   1492000052 WDMA bytes sent:          0
CYCLE:   1492000052 Utilization ex q:  0
CYCLE:   1492000052 Utilization ex q (incomplete):  0
CYCLE:   1492000052 Utilization st q (incomplete):  0
CYCLE:   1492000052 Utilization ld q (incomplete):  0
CYCLE:   1492000052 WDMA total latency:          0
CYCLE:   1492000052 Utilization ex q:  0
CYCLE:   1492000052 Utilization:  0
CYCLE:   1492000052 Utilization ex q (incomplete):  0
CYCLE:   1492500052 RDMA bytes rec:          0
CYCLE:   1492500052 RDMA total latency:          0
CYCLE:   1492500052 WDMA bytes sent:          0
CYCLE:   1492500052 WDMA total latency:          0
CYCLE:   1493000052 RDMA bytes rec:          0
CYCLE:   1493000052 RDMA total latency:          0
CYCLE:   1493000052 WDMA bytes sent:          0
CYCLE:   1493000052 WDMA total latency:          0
CYCLE:   1493500052 RDMA bytes rec:          0
CYCLE:   1493500052 RDMA total latency:          0
CYCLE:   1493500052 WDMA bytes sent:          0
CYCLE:   1493500052 WDMA total latency:          0
CYCLE:   1494000052 Utilization ld q (incomplete):  0
CYCLE:   1494000052 RDMA bytes rec:          0
CYCLE:   1494000052 Utilization st q:  0
CYCLE:   1494000052 Utilization ld q:  0
CYCLE:   1494000052 Utilization:  0
CYCLE:   1494000052 Utilization ld q:  0
CYCLE:   1494000052 Utilization st q:  0
CYCLE:   1494000052 RDMA total latency:          0
CYCLE:   1494000052 Utilization st q (incomplete):  0
CYCLE:   1494000052 WDMA bytes sent:          0
CYCLE:   1494000052 Utilization ex q:  0
CYCLE:   1494000052 Utilization ex q (incomplete):  0
CYCLE:   1494000052 Utilization st q (incomplete):  0
CYCLE:   1494000052 Utilization ld q (incomplete):  0
CYCLE:   1494000052 WDMA total latency:          0
CYCLE:   1494000052 Utilization ex q:  0
CYCLE:   1494000052 Utilization:  0
CYCLE:   1494000052 Utilization ex q (incomplete):  0
CYCLE:   1494500052 RDMA bytes rec:          0
CYCLE:   1494500052 RDMA total latency:          0
CYCLE:   1494500052 WDMA bytes sent:          0
CYCLE:   1494500052 WDMA total latency:          0
CYCLE:   1495000052 RDMA bytes rec:          0
CYCLE:   1495000052 RDMA total latency:          0
CYCLE:   1495000052 WDMA bytes sent:          0
CYCLE:   1495000052 WDMA total latency:          0
CYCLE:   1495500052 RDMA bytes rec:          0
CYCLE:   1495500052 RDMA total latency:          0
CYCLE:   1495500052 WDMA bytes sent:          0
CYCLE:   1495500052 WDMA total latency:          0
CYCLE:   1496000052 Utilization ld q (incomplete):  0
CYCLE:   1496000052 RDMA bytes rec:          0
CYCLE:   1496000052 Utilization st q:  0
CYCLE:   1496000052 Utilization ld q:  0
CYCLE:   1496000052 Utilization:  0
CYCLE:   1496000052 Utilization ld q:  0
CYCLE:   1496000052 Utilization st q:  0
CYCLE:   1496000052 RDMA total latency:          0
CYCLE:   1496000052 Utilization st q (incomplete):  0
CYCLE:   1496000052 WDMA bytes sent:          0
CYCLE:   1496000052 Utilization ex q:  0
CYCLE:   1496000052 Utilization ex q (incomplete):  0
CYCLE:   1496000052 Utilization st q (incomplete):  0
CYCLE:   1496000052 Utilization ld q (incomplete):  0
CYCLE:   1496000052 WDMA total latency:          0
CYCLE:   1496000052 Utilization ex q:  0
CYCLE:   1496000052 Utilization:  0
CYCLE:   1496000052 Utilization ex q (incomplete):  0
CYCLE:   1496500052 RDMA bytes rec:          0
CYCLE:   1496500052 RDMA total latency:          0
CYCLE:   1496500052 WDMA bytes sent:          0
CYCLE:   1496500052 WDMA total latency:          0
CYCLE:   1497000052 RDMA bytes rec:          0
CYCLE:   1497000052 RDMA total latency:          0
CYCLE:   1497000052 WDMA bytes sent:          0
CYCLE:   1497000052 WDMA total latency:          0
CYCLE:   1497500052 RDMA bytes rec:          0
CYCLE:   1497500052 RDMA total latency:          0
CYCLE:   1497500052 WDMA bytes sent:          0
CYCLE:   1497500052 WDMA total latency:          0
CYCLE:   1498000052 Utilization ld q (incomplete):  0
CYCLE:   1498000052 RDMA bytes rec:          0
CYCLE:   1498000052 Utilization st q:  0
CYCLE:   1498000052 Utilization ld q:  0
CYCLE:   1498000052 Utilization:  0
CYCLE:   1498000052 Utilization ld q:  0
CYCLE:   1498000052 Utilization st q:  0
CYCLE:   1498000052 RDMA total latency:          0
CYCLE:   1498000052 Utilization st q (incomplete):  0
CYCLE:   1498000052 WDMA bytes sent:          0
CYCLE:   1498000052 Utilization ex q:  0
CYCLE:   1498000052 Utilization ex q (incomplete):  0
CYCLE:   1498000052 Utilization st q (incomplete):  0
CYCLE:   1498000052 Utilization ld q (incomplete):  0
CYCLE:   1498000052 WDMA total latency:          0
CYCLE:   1498000052 Utilization ex q:  0
CYCLE:   1498000052 Utilization:  0
CYCLE:   1498000052 Utilization ex q (incomplete):  0
CYCLE:   1498500052 RDMA bytes rec:          0
CYCLE:   1498500052 RDMA total latency:          0
CYCLE:   1498500052 WDMA bytes sent:          0
CYCLE:   1498500052 WDMA total latency:          0
CYCLE:   1499000052 RDMA bytes rec:          0
CYCLE:   1499000052 RDMA total latency:          0
CYCLE:   1499000052 WDMA bytes sent:          0
CYCLE:   1499000052 WDMA total latency:          0
CYCLE:   1499500052 RDMA bytes rec:          0
CYCLE:   1499500052 RDMA total latency:          0
CYCLE:   1499500052 WDMA bytes sent:          0
CYCLE:   1499500052 WDMA total latency:          0
CYCLE:   1500000052 Utilization ld q (incomplete):  0
CYCLE:   1500000052 RDMA bytes rec:          0
CYCLE:   1500000052 Utilization st q:  0
CYCLE:   1500000052 Utilization ld q:  0
CYCLE:   1500000052 Utilization:  0
CYCLE:   1500000052 Utilization ld q:  0
CYCLE:   1500000052 Utilization st q:  0
CYCLE:   1500000052 RDMA total latency:          0
CYCLE:   1500000052 Utilization st q (incomplete):  0
CYCLE:   1500000052 WDMA bytes sent:          0
CYCLE:   1500000052 Utilization ex q:  0
CYCLE:   1500000052 Utilization ex q (incomplete):  0
CYCLE:   1500000052 Utilization st q (incomplete):  0
CYCLE:   1500000052 Utilization ld q (incomplete):  0
CYCLE:   1500000052 WDMA total latency:          0
CYCLE:   1500000052 Utilization ex q:  0
CYCLE:   1500000052 Utilization:  0
CYCLE:   1500000052 Utilization ex q (incomplete):  0
CYCLE:   1500500052 RDMA bytes rec:          0
CYCLE:   1500500052 RDMA total latency:          0
CYCLE:   1500500052 WDMA bytes sent:          0
CYCLE:   1500500052 WDMA total latency:          0
CYCLE:   1501000052 RDMA bytes rec:          0
CYCLE:   1501000052 RDMA total latency:          0
CYCLE:   1501000052 WDMA bytes sent:          0
CYCLE:   1501000052 WDMA total latency:          0
CYCLE:   1501500052 RDMA bytes rec:          0
CYCLE:   1501500052 RDMA total latency:          0
CYCLE:   1501500052 WDMA bytes sent:          0
CYCLE:   1501500052 WDMA total latency:          0
CYCLE:   1502000052 Utilization ld q (incomplete):  0
CYCLE:   1502000052 RDMA bytes rec:          0
CYCLE:   1502000052 Utilization st q:  0
CYCLE:   1502000052 Utilization ld q:  0
CYCLE:   1502000052 Utilization:  0
CYCLE:   1502000052 Utilization ld q:  0
CYCLE:   1502000052 Utilization st q:  0
CYCLE:   1502000052 RDMA total latency:          0
CYCLE:   1502000052 Utilization st q (incomplete):  0
CYCLE:   1502000052 WDMA bytes sent:          0
CYCLE:   1502000052 Utilization ex q:  0
CYCLE:   1502000052 Utilization ex q (incomplete):  0
CYCLE:   1502000052 Utilization st q (incomplete):  0
CYCLE:   1502000052 Utilization ld q (incomplete):  0
CYCLE:   1502000052 WDMA total latency:          0
CYCLE:   1502000052 Utilization ex q:  0
CYCLE:   1502000052 Utilization:  0
CYCLE:   1502000052 Utilization ex q (incomplete):  0
CYCLE:   1502500052 RDMA bytes rec:          0
CYCLE:   1502500052 RDMA total latency:          0
CYCLE:   1502500052 WDMA bytes sent:          0
CYCLE:   1502500052 WDMA total latency:          0
CYCLE:   1503000052 RDMA bytes rec:          0
CYCLE:   1503000052 RDMA total latency:          0
CYCLE:   1503000052 WDMA bytes sent:          0
CYCLE:   1503000052 WDMA total latency:          0
CYCLE:   1503500052 RDMA bytes rec:          0
CYCLE:   1503500052 RDMA total latency:          0
CYCLE:   1503500052 WDMA bytes sent:          0
CYCLE:   1503500052 WDMA total latency:          0
CYCLE:   1504000052 Utilization ld q (incomplete):  0
CYCLE:   1504000052 RDMA bytes rec:          0
CYCLE:   1504000052 Utilization st q:  0
CYCLE:   1504000052 Utilization ld q:  0
CYCLE:   1504000052 Utilization:  0
CYCLE:   1504000052 Utilization ld q:  0
CYCLE:   1504000052 Utilization st q:  0
CYCLE:   1504000052 RDMA total latency:          0
CYCLE:   1504000052 Utilization st q (incomplete):  0
CYCLE:   1504000052 WDMA bytes sent:          0
CYCLE:   1504000052 Utilization ex q:  0
CYCLE:   1504000052 Utilization ex q (incomplete):  0
CYCLE:   1504000052 Utilization st q (incomplete):  0
CYCLE:   1504000052 Utilization ld q (incomplete):  0
CYCLE:   1504000052 WDMA total latency:          0
CYCLE:   1504000052 Utilization ex q:  0
CYCLE:   1504000052 Utilization:  0
CYCLE:   1504000052 Utilization ex q (incomplete):  0
CYCLE:   1504500052 RDMA bytes rec:          0
CYCLE:   1504500052 RDMA total latency:          0
CYCLE:   1504500052 WDMA bytes sent:          0
CYCLE:   1504500052 WDMA total latency:          0
CYCLE:   1505000052 RDMA bytes rec:          0
CYCLE:   1505000052 RDMA total latency:          0
CYCLE:   1505000052 WDMA bytes sent:          0
CYCLE:   1505000052 WDMA total latency:          0
CYCLE:   1505500052 RDMA bytes rec:          0
CYCLE:   1505500052 RDMA total latency:          0
CYCLE:   1505500052 WDMA bytes sent:          0
CYCLE:   1505500052 WDMA total latency:          0
CYCLE:   1506000052 Utilization ld q (incomplete):  0
CYCLE:   1506000052 RDMA bytes rec:          0
CYCLE:   1506000052 Utilization st q:  0
CYCLE:   1506000052 Utilization ld q:  0
CYCLE:   1506000052 Utilization:  0
CYCLE:   1506000052 Utilization ld q:  0
CYCLE:   1506000052 Utilization st q:  0
CYCLE:   1506000052 RDMA total latency:          0
CYCLE:   1506000052 Utilization st q (incomplete):  0
CYCLE:   1506000052 WDMA bytes sent:          0
CYCLE:   1506000052 Utilization ex q:  0
CYCLE:   1506000052 Utilization ex q (incomplete):  0
CYCLE:   1506000052 Utilization st q (incomplete):  0
CYCLE:   1506000052 Utilization ld q (incomplete):  0
CYCLE:   1506000052 WDMA total latency:          0
CYCLE:   1506000052 Utilization ex q:  0
CYCLE:   1506000052 Utilization:  0
CYCLE:   1506000052 Utilization ex q (incomplete):  0
CYCLE:   1506500052 RDMA bytes rec:          0
CYCLE:   1506500052 RDMA total latency:          0
CYCLE:   1506500052 WDMA bytes sent:          0
CYCLE:   1506500052 WDMA total latency:          0
CYCLE:   1507000052 RDMA bytes rec:          0
CYCLE:   1507000052 RDMA total latency:          0
CYCLE:   1507000052 WDMA bytes sent:          0
CYCLE:   1507000052 WDMA total latency:          0
CYCLE:   1507500052 RDMA bytes rec:          0
CYCLE:   1507500052 RDMA total latency:          0
CYCLE:   1507500052 WDMA bytes sent:          0
CYCLE:   1507500052 WDMA total latency:          0
CYCLE:   1508000052 Utilization ld q (incomplete):  0
CYCLE:   1508000052 RDMA bytes rec:          0
CYCLE:   1508000052 Utilization st q:  0
CYCLE:   1508000052 Utilization ld q:  0
CYCLE:   1508000052 Utilization:  0
CYCLE:   1508000052 Utilization ld q:  0
CYCLE:   1508000052 Utilization st q:  0
CYCLE:   1508000052 RDMA total latency:          0
CYCLE:   1508000052 Utilization st q (incomplete):  0
CYCLE:   1508000052 WDMA bytes sent:          0
CYCLE:   1508000052 Utilization ex q:  0
CYCLE:   1508000052 Utilization ex q (incomplete):  0
CYCLE:   1508000052 Utilization st q (incomplete):  0
CYCLE:   1508000052 Utilization ld q (incomplete):  0
CYCLE:   1508000052 WDMA total latency:          0
CYCLE:   1508000052 Utilization ex q:  0
CYCLE:   1508000052 Utilization:  0
CYCLE:   1508000052 Utilization ex q (incomplete):  0
CYCLE:   1508500052 RDMA bytes rec:          0
CYCLE:   1508500052 RDMA total latency:          0
CYCLE:   1508500052 WDMA bytes sent:          0
CYCLE:   1508500052 WDMA total latency:          0
CYCLE:   1509000052 RDMA bytes rec:          0
CYCLE:   1509000052 RDMA total latency:          0
CYCLE:   1509000052 WDMA bytes sent:          0
CYCLE:   1509000052 WDMA total latency:          0
CYCLE:   1509500052 RDMA bytes rec:          0
CYCLE:   1509500052 RDMA total latency:          0
CYCLE:   1509500052 WDMA bytes sent:          0
CYCLE:   1509500052 WDMA total latency:          0
CYCLE:   1510000052 Utilization ld q (incomplete):  0
CYCLE:   1510000052 RDMA bytes rec:          0
CYCLE:   1510000052 Utilization st q:  0
CYCLE:   1510000052 Utilization ld q:  0
CYCLE:   1510000052 Utilization:  0
CYCLE:   1510000052 Utilization ld q:  0
CYCLE:   1510000052 Utilization st q:  0
CYCLE:   1510000052 RDMA total latency:          0
CYCLE:   1510000052 Utilization st q (incomplete):  0
CYCLE:   1510000052 WDMA bytes sent:          0
CYCLE:   1510000052 Utilization ex q:  0
CYCLE:   1510000052 Utilization ex q (incomplete):  0
CYCLE:   1510000052 Utilization st q (incomplete):  0
CYCLE:   1510000052 Utilization ld q (incomplete):  0
CYCLE:   1510000052 WDMA total latency:          0
CYCLE:   1510000052 Utilization ex q:  0
CYCLE:   1510000052 Utilization:  0
CYCLE:   1510000052 Utilization ex q (incomplete):  0
CYCLE:   1510500052 RDMA bytes rec:          0
CYCLE:   1510500052 RDMA total latency:          0
CYCLE:   1510500052 WDMA bytes sent:          0
CYCLE:   1510500052 WDMA total latency:          0
CYCLE:   1511000052 RDMA bytes rec:          0
CYCLE:   1511000052 RDMA total latency:          0
CYCLE:   1511000052 WDMA bytes sent:          0
CYCLE:   1511000052 WDMA total latency:          0
CYCLE:   1511500052 RDMA bytes rec:          0
CYCLE:   1511500052 RDMA total latency:          0
CYCLE:   1511500052 WDMA bytes sent:          0
CYCLE:   1511500052 WDMA total latency:          0
CYCLE:   1512000052 Utilization ld q (incomplete):  0
CYCLE:   1512000052 RDMA bytes rec:          0
CYCLE:   1512000052 Utilization st q:  0
CYCLE:   1512000052 Utilization ld q:  0
CYCLE:   1512000052 Utilization:  0
CYCLE:   1512000052 Utilization ld q:  0
CYCLE:   1512000052 Utilization st q:  0
CYCLE:   1512000052 RDMA total latency:          0
CYCLE:   1512000052 Utilization st q (incomplete):  0
CYCLE:   1512000052 WDMA bytes sent:          0
CYCLE:   1512000052 Utilization ex q:  0
CYCLE:   1512000052 Utilization ex q (incomplete):  0
CYCLE:   1512000052 Utilization st q (incomplete):  0
CYCLE:   1512000052 Utilization ld q (incomplete):  0
CYCLE:   1512000052 WDMA total latency:          0
CYCLE:   1512000052 Utilization ex q:  0
CYCLE:   1512000052 Utilization:  0
CYCLE:   1512000052 Utilization ex q (incomplete):  0
CYCLE:   1512500052 RDMA bytes rec:          0
CYCLE:   1512500052 RDMA total latency:          0
CYCLE:   1512500052 WDMA bytes sent:          0
CYCLE:   1512500052 WDMA total latency:          0
CYCLE:   1513000052 RDMA bytes rec:          0
CYCLE:   1513000052 RDMA total latency:          0
CYCLE:   1513000052 WDMA bytes sent:          0
CYCLE:   1513000052 WDMA total latency:          0
CYCLE:   1513500052 RDMA bytes rec:          0
CYCLE:   1513500052 RDMA total latency:          0
CYCLE:   1513500052 WDMA bytes sent:          0
CYCLE:   1513500052 WDMA total latency:          0
CYCLE:   1514000052 Utilization ld q (incomplete):  0
CYCLE:   1514000052 RDMA bytes rec:          0
CYCLE:   1514000052 Utilization st q:  0
CYCLE:   1514000052 Utilization ld q:  0
CYCLE:   1514000052 Utilization:  0
CYCLE:   1514000052 Utilization ld q:  0
CYCLE:   1514000052 Utilization st q:  0
CYCLE:   1514000052 RDMA total latency:          0
CYCLE:   1514000052 Utilization st q (incomplete):  0
CYCLE:   1514000052 WDMA bytes sent:          0
CYCLE:   1514000052 Utilization ex q:  0
CYCLE:   1514000052 Utilization ex q (incomplete):  0
CYCLE:   1514000052 Utilization st q (incomplete):  0
CYCLE:   1514000052 Utilization ld q (incomplete):  0
CYCLE:   1514000052 WDMA total latency:          0
CYCLE:   1514000052 Utilization ex q:  0
CYCLE:   1514000052 Utilization:  0
CYCLE:   1514000052 Utilization ex q (incomplete):  0
CYCLE:   1514500052 RDMA bytes rec:          0
CYCLE:   1514500052 RDMA total latency:          0
CYCLE:   1514500052 WDMA bytes sent:          0
CYCLE:   1514500052 WDMA total latency:          0
CYCLE:   1515000052 RDMA bytes rec:          0
CYCLE:   1515000052 RDMA total latency:          0
CYCLE:   1515000052 WDMA bytes sent:          0
CYCLE:   1515000052 WDMA total latency:          0
CYCLE:   1515500052 RDMA bytes rec:          0
CYCLE:   1515500052 RDMA total latency:          0
CYCLE:   1515500052 WDMA bytes sent:          0
CYCLE:   1515500052 WDMA total latency:          0
CYCLE:   1516000052 Utilization ld q (incomplete):  0
CYCLE:   1516000052 RDMA bytes rec:          0
CYCLE:   1516000052 Utilization st q:  0
CYCLE:   1516000052 Utilization ld q:  0
CYCLE:   1516000052 Utilization:  0
CYCLE:   1516000052 Utilization ld q:  0
CYCLE:   1516000052 Utilization st q:  0
CYCLE:   1516000052 RDMA total latency:          0
CYCLE:   1516000052 Utilization st q (incomplete):  0
CYCLE:   1516000052 WDMA bytes sent:          0
CYCLE:   1516000052 Utilization ex q:  0
CYCLE:   1516000052 Utilization ex q (incomplete):  0
CYCLE:   1516000052 Utilization st q (incomplete):  0
CYCLE:   1516000052 Utilization ld q (incomplete):  0
CYCLE:   1516000052 WDMA total latency:          0
CYCLE:   1516000052 Utilization ex q:  0
CYCLE:   1516000052 Utilization:  0
CYCLE:   1516000052 Utilization ex q (incomplete):  0
CYCLE:   1516500052 RDMA bytes rec:          0
CYCLE:   1516500052 RDMA total latency:          0
CYCLE:   1516500052 WDMA bytes sent:          0
CYCLE:   1516500052 WDMA total latency:          0
CYCLE:   1517000052 RDMA bytes rec:          0
CYCLE:   1517000052 RDMA total latency:          0
CYCLE:   1517000052 WDMA bytes sent:          0
CYCLE:   1517000052 WDMA total latency:          0
CYCLE:   1517500052 RDMA bytes rec:          0
CYCLE:   1517500052 RDMA total latency:          0
CYCLE:   1517500052 WDMA bytes sent:          0
CYCLE:   1517500052 WDMA total latency:          0
CYCLE:   1518000052 Utilization ld q (incomplete):  0
CYCLE:   1518000052 RDMA bytes rec:          0
CYCLE:   1518000052 Utilization st q:  0
CYCLE:   1518000052 Utilization ld q:  0
CYCLE:   1518000052 Utilization:  0
CYCLE:   1518000052 Utilization ld q:  0
CYCLE:   1518000052 Utilization st q:  0
CYCLE:   1518000052 RDMA total latency:          0
CYCLE:   1518000052 Utilization st q (incomplete):  0
CYCLE:   1518000052 WDMA bytes sent:          0
CYCLE:   1518000052 Utilization ex q:  0
CYCLE:   1518000052 Utilization ex q (incomplete):  0
CYCLE:   1518000052 Utilization st q (incomplete):  0
CYCLE:   1518000052 Utilization ld q (incomplete):  0
CYCLE:   1518000052 WDMA total latency:          0
CYCLE:   1518000052 Utilization ex q:  0
CYCLE:   1518000052 Utilization:  0
CYCLE:   1518000052 Utilization ex q (incomplete):  0
CYCLE:   1518500052 RDMA bytes rec:          0
CYCLE:   1518500052 RDMA total latency:          0
CYCLE:   1518500052 WDMA bytes sent:          0
CYCLE:   1518500052 WDMA total latency:          0
CYCLE:   1519000052 RDMA bytes rec:          0
CYCLE:   1519000052 RDMA total latency:          0
CYCLE:   1519000052 WDMA bytes sent:          0
CYCLE:   1519000052 WDMA total latency:          0
CYCLE:   1519500052 RDMA bytes rec:          0
CYCLE:   1519500052 RDMA total latency:          0
CYCLE:   1519500052 WDMA bytes sent:          0
CYCLE:   1519500052 WDMA total latency:          0
CYCLE:   1520000052 Utilization ld q (incomplete):  0
CYCLE:   1520000052 RDMA bytes rec:          0
CYCLE:   1520000052 Utilization st q:  0
CYCLE:   1520000052 Utilization ld q:  0
CYCLE:   1520000052 Utilization:  0
CYCLE:   1520000052 Utilization ld q:  0
CYCLE:   1520000052 Utilization st q:  0
CYCLE:   1520000052 RDMA total latency:          0
CYCLE:   1520000052 Utilization st q (incomplete):  0
CYCLE:   1520000052 WDMA bytes sent:          0
CYCLE:   1520000052 Utilization ex q:  0
CYCLE:   1520000052 Utilization ex q (incomplete):  0
CYCLE:   1520000052 Utilization st q (incomplete):  0
CYCLE:   1520000052 Utilization ld q (incomplete):  0
CYCLE:   1520000052 WDMA total latency:          0
CYCLE:   1520000052 Utilization ex q:  0
CYCLE:   1520000052 Utilization:  0
CYCLE:   1520000052 Utilization ex q (incomplete):  0
CYCLE:   1520500052 RDMA bytes rec:          0
CYCLE:   1520500052 RDMA total latency:          0
CYCLE:   1520500052 WDMA bytes sent:          0
CYCLE:   1520500052 WDMA total latency:          0
CYCLE:   1521000052 RDMA bytes rec:          0
CYCLE:   1521000052 RDMA total latency:          0
CYCLE:   1521000052 WDMA bytes sent:          0
CYCLE:   1521000052 WDMA total latency:          0
CYCLE:   1521500052 RDMA bytes rec:          0
CYCLE:   1521500052 RDMA total latency:          0
CYCLE:   1521500052 WDMA bytes sent:          0
CYCLE:   1521500052 WDMA total latency:          0
CYCLE:   1522000052 Utilization ld q (incomplete):  0
CYCLE:   1522000052 RDMA bytes rec:          0
CYCLE:   1522000052 Utilization st q:  0
CYCLE:   1522000052 Utilization ld q:  0
CYCLE:   1522000052 Utilization:  0
CYCLE:   1522000052 Utilization ld q:  0
CYCLE:   1522000052 Utilization st q:  0
CYCLE:   1522000052 RDMA total latency:          0
CYCLE:   1522000052 Utilization st q (incomplete):  0
CYCLE:   1522000052 WDMA bytes sent:          0
CYCLE:   1522000052 Utilization ex q:  0
CYCLE:   1522000052 Utilization ex q (incomplete):  0
CYCLE:   1522000052 Utilization st q (incomplete):  0
CYCLE:   1522000052 Utilization ld q (incomplete):  0
CYCLE:   1522000052 WDMA total latency:          0
CYCLE:   1522000052 Utilization ex q:  0
CYCLE:   1522000052 Utilization:  0
CYCLE:   1522000052 Utilization ex q (incomplete):  0
CYCLE:   1522500052 RDMA bytes rec:          0
CYCLE:   1522500052 RDMA total latency:          0
CYCLE:   1522500052 WDMA bytes sent:          0
CYCLE:   1522500052 WDMA total latency:          0
CYCLE:   1523000052 RDMA bytes rec:          0
CYCLE:   1523000052 RDMA total latency:          0
CYCLE:   1523000052 WDMA bytes sent:          0
CYCLE:   1523000052 WDMA total latency:          0
CYCLE:   1523500052 RDMA bytes rec:          0
CYCLE:   1523500052 RDMA total latency:          0
CYCLE:   1523500052 WDMA bytes sent:          0
CYCLE:   1523500052 WDMA total latency:          0
CYCLE:   1524000052 Utilization ld q (incomplete):  0
CYCLE:   1524000052 RDMA bytes rec:          0
CYCLE:   1524000052 Utilization st q:  0
CYCLE:   1524000052 Utilization ld q:  0
CYCLE:   1524000052 Utilization:  0
CYCLE:   1524000052 Utilization ld q:  0
CYCLE:   1524000052 Utilization st q:  0
CYCLE:   1524000052 RDMA total latency:          0
CYCLE:   1524000052 Utilization st q (incomplete):  0
CYCLE:   1524000052 WDMA bytes sent:          0
CYCLE:   1524000052 Utilization ex q:  0
CYCLE:   1524000052 Utilization ex q (incomplete):  0
CYCLE:   1524000052 Utilization st q (incomplete):  0
CYCLE:   1524000052 Utilization ld q (incomplete):  0
CYCLE:   1524000052 WDMA total latency:          0
CYCLE:   1524000052 Utilization ex q:  0
CYCLE:   1524000052 Utilization:  0
CYCLE:   1524000052 Utilization ex q (incomplete):  0
CYCLE:   1524500052 RDMA bytes rec:          0
CYCLE:   1524500052 RDMA total latency:          0
CYCLE:   1524500052 WDMA bytes sent:          0
CYCLE:   1524500052 WDMA total latency:          0
CYCLE:   1525000052 RDMA bytes rec:          0
CYCLE:   1525000052 RDMA total latency:          0
CYCLE:   1525000052 WDMA bytes sent:          0
CYCLE:   1525000052 WDMA total latency:          0
CYCLE:   1525500052 RDMA bytes rec:          0
CYCLE:   1525500052 RDMA total latency:          0
CYCLE:   1525500052 WDMA bytes sent:          0
CYCLE:   1525500052 WDMA total latency:          0
CYCLE:   1526000052 Utilization ld q (incomplete):  0
CYCLE:   1526000052 RDMA bytes rec:          0
CYCLE:   1526000052 Utilization st q:  0
CYCLE:   1526000052 Utilization ld q:  0
CYCLE:   1526000052 Utilization:  0
CYCLE:   1526000052 Utilization ld q:  0
CYCLE:   1526000052 Utilization st q:  0
CYCLE:   1526000052 RDMA total latency:          0
CYCLE:   1526000052 Utilization st q (incomplete):  0
CYCLE:   1526000052 WDMA bytes sent:          0
CYCLE:   1526000052 Utilization ex q:  0
CYCLE:   1526000052 Utilization ex q (incomplete):  0
CYCLE:   1526000052 Utilization st q (incomplete):  0
CYCLE:   1526000052 Utilization ld q (incomplete):  0
CYCLE:   1526000052 WDMA total latency:          0
CYCLE:   1526000052 Utilization ex q:  0
CYCLE:   1526000052 Utilization:  0
CYCLE:   1526000052 Utilization ex q (incomplete):  0
CYCLE:   1526500052 RDMA bytes rec:          0
CYCLE:   1526500052 RDMA total latency:          0
CYCLE:   1526500052 WDMA bytes sent:          0
CYCLE:   1526500052 WDMA total latency:          0
CYCLE:   1527000052 RDMA bytes rec:          0
CYCLE:   1527000052 RDMA total latency:          0
CYCLE:   1527000052 WDMA bytes sent:          0
CYCLE:   1527000052 WDMA total latency:          0
CYCLE:   1527500052 RDMA bytes rec:          0
CYCLE:   1527500052 RDMA total latency:          0
CYCLE:   1527500052 WDMA bytes sent:          0
CYCLE:   1527500052 WDMA total latency:          0
CYCLE:   1528000052 Utilization ld q (incomplete):  0
CYCLE:   1528000052 RDMA bytes rec:          0
CYCLE:   1528000052 Utilization st q:  0
CYCLE:   1528000052 Utilization ld q:  0
CYCLE:   1528000052 Utilization:  0
CYCLE:   1528000052 Utilization ld q:  0
CYCLE:   1528000052 Utilization st q:  0
CYCLE:   1528000052 RDMA total latency:          0
CYCLE:   1528000052 Utilization st q (incomplete):  0
CYCLE:   1528000052 WDMA bytes sent:          0
CYCLE:   1528000052 Utilization ex q:  0
CYCLE:   1528000052 Utilization ex q (incomplete):  0
CYCLE:   1528000052 Utilization st q (incomplete):  0
CYCLE:   1528000052 Utilization ld q (incomplete):  0
CYCLE:   1528000052 WDMA total latency:          0
CYCLE:   1528000052 Utilization ex q:  0
CYCLE:   1528000052 Utilization:  0
CYCLE:   1528000052 Utilization ex q (incomplete):  0
CYCLE:   1528500052 RDMA bytes rec:          0
CYCLE:   1528500052 RDMA total latency:          0
CYCLE:   1528500052 WDMA bytes sent:          0
CYCLE:   1528500052 WDMA total latency:          0
CYCLE:   1529000052 RDMA bytes rec:          0
CYCLE:   1529000052 RDMA total latency:          0
CYCLE:   1529000052 WDMA bytes sent:          0
CYCLE:   1529000052 WDMA total latency:          0
CYCLE:   1529500052 RDMA bytes rec:          0
CYCLE:   1529500052 RDMA total latency:          0
CYCLE:   1529500052 WDMA bytes sent:          0
CYCLE:   1529500052 WDMA total latency:          0
CYCLE:   1530000052 Utilization ld q (incomplete):  0
CYCLE:   1530000052 RDMA bytes rec:          0
CYCLE:   1530000052 Utilization st q:  0
CYCLE:   1530000052 Utilization ld q:  0
CYCLE:   1530000052 Utilization:  0
CYCLE:   1530000052 Utilization ld q:  0
CYCLE:   1530000052 Utilization st q:  0
CYCLE:   1530000052 RDMA total latency:          0
CYCLE:   1530000052 Utilization st q (incomplete):  0
CYCLE:   1530000052 WDMA bytes sent:          0
CYCLE:   1530000052 Utilization ex q:  0
CYCLE:   1530000052 Utilization ex q (incomplete):  0
CYCLE:   1530000052 Utilization st q (incomplete):  0
CYCLE:   1530000052 Utilization ld q (incomplete):  0
CYCLE:   1530000052 WDMA total latency:          0
CYCLE:   1530000052 Utilization ex q:  0
CYCLE:   1530000052 Utilization:  0
CYCLE:   1530000052 Utilization ex q (incomplete):  0
CYCLE:   1530500052 RDMA bytes rec:          0
CYCLE:   1530500052 RDMA total latency:          0
CYCLE:   1530500052 WDMA bytes sent:          0
CYCLE:   1530500052 WDMA total latency:          0
CYCLE:   1531000052 RDMA bytes rec:          0
CYCLE:   1531000052 RDMA total latency:          0
CYCLE:   1531000052 WDMA bytes sent:          0
CYCLE:   1531000052 WDMA total latency:          0
CYCLE:   1531500052 RDMA bytes rec:          0
CYCLE:   1531500052 RDMA total latency:          0
CYCLE:   1531500052 WDMA bytes sent:          0
CYCLE:   1531500052 WDMA total latency:          0
CYCLE:   1532000052 Utilization ld q (incomplete):  0
CYCLE:   1532000052 RDMA bytes rec:          0
CYCLE:   1532000052 Utilization st q:  0
CYCLE:   1532000052 Utilization ld q:  0
CYCLE:   1532000052 Utilization:  0
CYCLE:   1532000052 Utilization ld q:  0
CYCLE:   1532000052 Utilization st q:  0
CYCLE:   1532000052 RDMA total latency:          0
CYCLE:   1532000052 Utilization st q (incomplete):  0
CYCLE:   1532000052 WDMA bytes sent:          0
CYCLE:   1532000052 Utilization ex q:  0
CYCLE:   1532000052 Utilization ex q (incomplete):  0
CYCLE:   1532000052 Utilization st q (incomplete):  0
CYCLE:   1532000052 Utilization ld q (incomplete):  0
CYCLE:   1532000052 WDMA total latency:          0
CYCLE:   1532000052 Utilization ex q:  0
CYCLE:   1532000052 Utilization:  0
CYCLE:   1532000052 Utilization ex q (incomplete):  0
CYCLE:   1532500052 RDMA bytes rec:          0
CYCLE:   1532500052 RDMA total latency:          0
CYCLE:   1532500052 WDMA bytes sent:          0
CYCLE:   1532500052 WDMA total latency:          0
CYCLE:   1533000052 RDMA bytes rec:          0
CYCLE:   1533000052 RDMA total latency:          0
CYCLE:   1533000052 WDMA bytes sent:          0
CYCLE:   1533000052 WDMA total latency:          0
CYCLE:   1533500052 RDMA bytes rec:          0
CYCLE:   1533500052 RDMA total latency:          0
CYCLE:   1533500052 WDMA bytes sent:          0
CYCLE:   1533500052 WDMA total latency:          0
CYCLE:   1534000052 Utilization ld q (incomplete):  0
CYCLE:   1534000052 RDMA bytes rec:          0
CYCLE:   1534000052 Utilization st q:  0
CYCLE:   1534000052 Utilization ld q:  0
CYCLE:   1534000052 Utilization:  0
CYCLE:   1534000052 Utilization ld q:  0
CYCLE:   1534000052 Utilization st q:  0
CYCLE:   1534000052 RDMA total latency:          0
CYCLE:   1534000052 Utilization st q (incomplete):  0
CYCLE:   1534000052 WDMA bytes sent:          0
CYCLE:   1534000052 Utilization ex q:  0
CYCLE:   1534000052 Utilization ex q (incomplete):  0
CYCLE:   1534000052 Utilization st q (incomplete):  0
CYCLE:   1534000052 Utilization ld q (incomplete):  0
CYCLE:   1534000052 WDMA total latency:          0
CYCLE:   1534000052 Utilization ex q:  0
CYCLE:   1534000052 Utilization:  0
CYCLE:   1534000052 Utilization ex q (incomplete):  0
CYCLE:   1534500052 RDMA bytes rec:          0
CYCLE:   1534500052 RDMA total latency:          0
CYCLE:   1534500052 WDMA bytes sent:          0
CYCLE:   1534500052 WDMA total latency:          0
CYCLE:   1535000052 RDMA bytes rec:          0
CYCLE:   1535000052 RDMA total latency:          0
CYCLE:   1535000052 WDMA bytes sent:          0
CYCLE:   1535000052 WDMA total latency:          0
CYCLE:   1535500052 RDMA bytes rec:          0
CYCLE:   1535500052 RDMA total latency:          0
CYCLE:   1535500052 WDMA bytes sent:          0
CYCLE:   1535500052 WDMA total latency:          0
CYCLE:   1536000052 Utilization ld q (incomplete):  0
CYCLE:   1536000052 RDMA bytes rec:          0
CYCLE:   1536000052 Utilization st q:  0
CYCLE:   1536000052 Utilization ld q:  0
CYCLE:   1536000052 Utilization:  0
CYCLE:   1536000052 Utilization ld q:  0
CYCLE:   1536000052 Utilization st q:  0
CYCLE:   1536000052 RDMA total latency:          0
CYCLE:   1536000052 Utilization st q (incomplete):  0
CYCLE:   1536000052 WDMA bytes sent:          0
CYCLE:   1536000052 Utilization ex q:  0
CYCLE:   1536000052 Utilization ex q (incomplete):  0
CYCLE:   1536000052 Utilization st q (incomplete):  0
CYCLE:   1536000052 Utilization ld q (incomplete):  0
CYCLE:   1536000052 WDMA total latency:          0
CYCLE:   1536000052 Utilization ex q:  0
CYCLE:   1536000052 Utilization:  0
CYCLE:   1536000052 Utilization ex q (incomplete):  0
CYCLE:   1536500052 RDMA bytes rec:          0
CYCLE:   1536500052 RDMA total latency:          0
CYCLE:   1536500052 WDMA bytes sent:          0
CYCLE:   1536500052 WDMA total latency:          0
CYCLE:   1537000052 RDMA bytes rec:          0
CYCLE:   1537000052 RDMA total latency:          0
CYCLE:   1537000052 WDMA bytes sent:          0
CYCLE:   1537000052 WDMA total latency:          0
CYCLE:   1537500052 RDMA bytes rec:          0
CYCLE:   1537500052 RDMA total latency:          0
CYCLE:   1537500052 WDMA bytes sent:          0
CYCLE:   1537500052 WDMA total latency:          0
CYCLE:   1538000052 Utilization ld q (incomplete):  0
CYCLE:   1538000052 RDMA bytes rec:          0
CYCLE:   1538000052 Utilization st q:  0
CYCLE:   1538000052 Utilization ld q:  0
CYCLE:   1538000052 Utilization:  0
CYCLE:   1538000052 Utilization ld q:  0
CYCLE:   1538000052 Utilization st q:  0
CYCLE:   1538000052 RDMA total latency:          0
CYCLE:   1538000052 Utilization st q (incomplete):  0
CYCLE:   1538000052 WDMA bytes sent:          0
CYCLE:   1538000052 Utilization ex q:  0
CYCLE:   1538000052 Utilization ex q (incomplete):  0
CYCLE:   1538000052 Utilization st q (incomplete):  0
CYCLE:   1538000052 Utilization ld q (incomplete):  0
CYCLE:   1538000052 WDMA total latency:          0
CYCLE:   1538000052 Utilization ex q:  0
CYCLE:   1538000052 Utilization:  0
CYCLE:   1538000052 Utilization ex q (incomplete):  0
CYCLE:   1538500052 RDMA bytes rec:          0
CYCLE:   1538500052 RDMA total latency:          0
CYCLE:   1538500052 WDMA bytes sent:          0
CYCLE:   1538500052 WDMA total latency:          0
CYCLE:   1539000052 RDMA bytes rec:          0
CYCLE:   1539000052 RDMA total latency:          0
CYCLE:   1539000052 WDMA bytes sent:          0
CYCLE:   1539000052 WDMA total latency:          0
CYCLE:   1539500052 RDMA bytes rec:          0
CYCLE:   1539500052 RDMA total latency:          0
CYCLE:   1539500052 WDMA bytes sent:          0
CYCLE:   1539500052 WDMA total latency:          0
CYCLE:   1540000052 Utilization ld q (incomplete):  0
CYCLE:   1540000052 RDMA bytes rec:          0
CYCLE:   1540000052 Utilization st q:  0
CYCLE:   1540000052 Utilization ld q:  0
CYCLE:   1540000052 Utilization:  0
CYCLE:   1540000052 Utilization ld q:  0
CYCLE:   1540000052 Utilization st q:  0
CYCLE:   1540000052 RDMA total latency:          0
CYCLE:   1540000052 Utilization st q (incomplete):  0
CYCLE:   1540000052 WDMA bytes sent:          0
CYCLE:   1540000052 Utilization ex q:  0
CYCLE:   1540000052 Utilization ex q (incomplete):  0
CYCLE:   1540000052 Utilization st q (incomplete):  0
CYCLE:   1540000052 Utilization ld q (incomplete):  0
CYCLE:   1540000052 WDMA total latency:          0
CYCLE:   1540000052 Utilization ex q:  0
CYCLE:   1540000052 Utilization:  0
CYCLE:   1540000052 Utilization ex q (incomplete):  0
CYCLE:   1540500052 RDMA bytes rec:          0
CYCLE:   1540500052 RDMA total latency:          0
CYCLE:   1540500052 WDMA bytes sent:          0
CYCLE:   1540500052 WDMA total latency:          0
CYCLE:   1541000052 RDMA bytes rec:          0
CYCLE:   1541000052 RDMA total latency:          0
CYCLE:   1541000052 WDMA bytes sent:          0
CYCLE:   1541000052 WDMA total latency:          0
CYCLE:   1541500052 RDMA bytes rec:          0
CYCLE:   1541500052 RDMA total latency:          0
CYCLE:   1541500052 WDMA bytes sent:          0
CYCLE:   1541500052 WDMA total latency:          0
CYCLE:   1542000052 Utilization ld q (incomplete):  0
CYCLE:   1542000052 RDMA bytes rec:          0
CYCLE:   1542000052 Utilization st q:  0
CYCLE:   1542000052 Utilization ld q:  0
CYCLE:   1542000052 Utilization:  0
CYCLE:   1542000052 Utilization ld q:  0
CYCLE:   1542000052 Utilization st q:  0
CYCLE:   1542000052 RDMA total latency:          0
CYCLE:   1542000052 Utilization st q (incomplete):  0
CYCLE:   1542000052 WDMA bytes sent:          0
CYCLE:   1542000052 Utilization ex q:  0
CYCLE:   1542000052 Utilization ex q (incomplete):  0
CYCLE:   1542000052 Utilization st q (incomplete):  0
CYCLE:   1542000052 Utilization ld q (incomplete):  0
CYCLE:   1542000052 WDMA total latency:          0
CYCLE:   1542000052 Utilization ex q:  0
CYCLE:   1542000052 Utilization:  0
CYCLE:   1542000052 Utilization ex q (incomplete):  0
CYCLE:   1542500052 RDMA bytes rec:          0
CYCLE:   1542500052 RDMA total latency:          0
CYCLE:   1542500052 WDMA bytes sent:          0
CYCLE:   1542500052 WDMA total latency:          0
CYCLE:   1543000052 RDMA bytes rec:          0
CYCLE:   1543000052 RDMA total latency:          0
CYCLE:   1543000052 WDMA bytes sent:          0
CYCLE:   1543000052 WDMA total latency:          0
CYCLE:   1543500052 RDMA bytes rec:          0
CYCLE:   1543500052 RDMA total latency:          0
CYCLE:   1543500052 WDMA bytes sent:          0
CYCLE:   1543500052 WDMA total latency:          0
CYCLE:   1544000052 Utilization ld q (incomplete):  0
CYCLE:   1544000052 RDMA bytes rec:          0
CYCLE:   1544000052 Utilization st q:  0
CYCLE:   1544000052 Utilization ld q:  0
CYCLE:   1544000052 Utilization:  0
CYCLE:   1544000052 Utilization ld q:  0
CYCLE:   1544000052 Utilization st q:  0
CYCLE:   1544000052 RDMA total latency:          0
CYCLE:   1544000052 Utilization st q (incomplete):  0
CYCLE:   1544000052 WDMA bytes sent:          0
CYCLE:   1544000052 Utilization ex q:  0
CYCLE:   1544000052 Utilization ex q (incomplete):  0
CYCLE:   1544000052 Utilization st q (incomplete):  0
CYCLE:   1544000052 Utilization ld q (incomplete):  0
CYCLE:   1544000052 WDMA total latency:          0
CYCLE:   1544000052 Utilization ex q:  0
CYCLE:   1544000052 Utilization:  0
CYCLE:   1544000052 Utilization ex q (incomplete):  0
CYCLE:   1544500052 RDMA bytes rec:          0
CYCLE:   1544500052 RDMA total latency:          0
CYCLE:   1544500052 WDMA bytes sent:          0
CYCLE:   1544500052 WDMA total latency:          0
CYCLE:   1545000052 RDMA bytes rec:          0
CYCLE:   1545000052 RDMA total latency:          0
CYCLE:   1545000052 WDMA bytes sent:          0
CYCLE:   1545000052 WDMA total latency:          0
CYCLE:   1545500052 RDMA bytes rec:          0
CYCLE:   1545500052 RDMA total latency:          0
CYCLE:   1545500052 WDMA bytes sent:          0
CYCLE:   1545500052 WDMA total latency:          0
CYCLE:   1546000052 Utilization ld q (incomplete):  0
CYCLE:   1546000052 RDMA bytes rec:          0
CYCLE:   1546000052 Utilization st q:  0
CYCLE:   1546000052 Utilization ld q:  0
CYCLE:   1546000052 Utilization:  0
CYCLE:   1546000052 Utilization ld q:  0
CYCLE:   1546000052 Utilization st q:  0
CYCLE:   1546000052 RDMA total latency:          0
CYCLE:   1546000052 Utilization st q (incomplete):  0
CYCLE:   1546000052 WDMA bytes sent:          0
CYCLE:   1546000052 Utilization ex q:  0
CYCLE:   1546000052 Utilization ex q (incomplete):  0
CYCLE:   1546000052 Utilization st q (incomplete):  0
CYCLE:   1546000052 Utilization ld q (incomplete):  0
CYCLE:   1546000052 WDMA total latency:          0
CYCLE:   1546000052 Utilization ex q:  0
CYCLE:   1546000052 Utilization:  0
CYCLE:   1546000052 Utilization ex q (incomplete):  0
CYCLE:   1546500052 RDMA bytes rec:          0
CYCLE:   1546500052 RDMA total latency:          0
CYCLE:   1546500052 WDMA bytes sent:          0
CYCLE:   1546500052 WDMA total latency:          0
CYCLE:   1547000052 RDMA bytes rec:          0
CYCLE:   1547000052 RDMA total latency:          0
CYCLE:   1547000052 WDMA bytes sent:          0
CYCLE:   1547000052 WDMA total latency:          0
CYCLE:   1547500052 RDMA bytes rec:          0
CYCLE:   1547500052 RDMA total latency:          0
CYCLE:   1547500052 WDMA bytes sent:          0
CYCLE:   1547500052 WDMA total latency:          0
CYCLE:   1548000052 Utilization ld q (incomplete):  0
CYCLE:   1548000052 RDMA bytes rec:          0
CYCLE:   1548000052 Utilization st q:  0
CYCLE:   1548000052 Utilization ld q:  0
CYCLE:   1548000052 Utilization:  0
CYCLE:   1548000052 Utilization ld q:  0
CYCLE:   1548000052 Utilization st q:  0
CYCLE:   1548000052 RDMA total latency:          0
CYCLE:   1548000052 Utilization st q (incomplete):  0
CYCLE:   1548000052 WDMA bytes sent:          0
CYCLE:   1548000052 Utilization ex q:  0
CYCLE:   1548000052 Utilization ex q (incomplete):  0
CYCLE:   1548000052 Utilization st q (incomplete):  0
CYCLE:   1548000052 Utilization ld q (incomplete):  0
CYCLE:   1548000052 WDMA total latency:          0
CYCLE:   1548000052 Utilization ex q:  0
CYCLE:   1548000052 Utilization:  0
CYCLE:   1548000052 Utilization ex q (incomplete):  0
CYCLE:   1548500052 RDMA bytes rec:          0
CYCLE:   1548500052 RDMA total latency:          0
CYCLE:   1548500052 WDMA bytes sent:          0
CYCLE:   1548500052 WDMA total latency:          0
CYCLE:   1549000052 RDMA bytes rec:          0
CYCLE:   1549000052 RDMA total latency:          0
CYCLE:   1549000052 WDMA bytes sent:          0
CYCLE:   1549000052 WDMA total latency:          0
CYCLE:   1549500052 RDMA bytes rec:          0
CYCLE:   1549500052 RDMA total latency:          0
CYCLE:   1549500052 WDMA bytes sent:          0
CYCLE:   1549500052 WDMA total latency:          0
CYCLE:   1550000052 Utilization ld q (incomplete):  0
CYCLE:   1550000052 RDMA bytes rec:          0
CYCLE:   1550000052 Utilization st q:  0
CYCLE:   1550000052 Utilization ld q:  0
CYCLE:   1550000052 Utilization:  0
CYCLE:   1550000052 Utilization ld q:  0
CYCLE:   1550000052 Utilization st q:  0
CYCLE:   1550000052 RDMA total latency:          0
CYCLE:   1550000052 Utilization st q (incomplete):  0
CYCLE:   1550000052 WDMA bytes sent:          0
CYCLE:   1550000052 Utilization ex q:  0
CYCLE:   1550000052 Utilization ex q (incomplete):  0
CYCLE:   1550000052 Utilization st q (incomplete):  0
CYCLE:   1550000052 Utilization ld q (incomplete):  0
CYCLE:   1550000052 WDMA total latency:          0
CYCLE:   1550000052 Utilization ex q:  0
CYCLE:   1550000052 Utilization:  0
CYCLE:   1550000052 Utilization ex q (incomplete):  0
CYCLE:   1550500052 RDMA bytes rec:          0
CYCLE:   1550500052 RDMA total latency:          0
CYCLE:   1550500052 WDMA bytes sent:          0
CYCLE:   1550500052 WDMA total latency:          0
CYCLE:   1551000052 RDMA bytes rec:          0
CYCLE:   1551000052 RDMA total latency:          0
CYCLE:   1551000052 WDMA bytes sent:          0
CYCLE:   1551000052 WDMA total latency:          0
CYCLE:   1551500052 RDMA bytes rec:          0
CYCLE:   1551500052 RDMA total latency:          0
CYCLE:   1551500052 WDMA bytes sent:          0
CYCLE:   1551500052 WDMA total latency:          0
CYCLE:   1552000052 Utilization ld q (incomplete):  0
CYCLE:   1552000052 RDMA bytes rec:          0
CYCLE:   1552000052 Utilization st q:  0
CYCLE:   1552000052 Utilization ld q:  0
CYCLE:   1552000052 Utilization:  0
CYCLE:   1552000052 Utilization ld q:  0
CYCLE:   1552000052 Utilization st q:  0
CYCLE:   1552000052 RDMA total latency:          0
CYCLE:   1552000052 Utilization st q (incomplete):  0
CYCLE:   1552000052 WDMA bytes sent:          0
CYCLE:   1552000052 Utilization ex q:  0
CYCLE:   1552000052 Utilization ex q (incomplete):  0
CYCLE:   1552000052 Utilization st q (incomplete):  0
CYCLE:   1552000052 Utilization ld q (incomplete):  0
CYCLE:   1552000052 WDMA total latency:          0
CYCLE:   1552000052 Utilization ex q:  0
CYCLE:   1552000052 Utilization:  0
CYCLE:   1552000052 Utilization ex q (incomplete):  0
CYCLE:   1552500052 RDMA bytes rec:          0
CYCLE:   1552500052 RDMA total latency:          0
CYCLE:   1552500052 WDMA bytes sent:          0
CYCLE:   1552500052 WDMA total latency:          0
CYCLE:   1553000052 RDMA bytes rec:          0
CYCLE:   1553000052 RDMA total latency:          0
CYCLE:   1553000052 WDMA bytes sent:          0
CYCLE:   1553000052 WDMA total latency:          0
CYCLE:   1553500052 RDMA bytes rec:          0
CYCLE:   1553500052 RDMA total latency:          0
CYCLE:   1553500052 WDMA bytes sent:          0
CYCLE:   1553500052 WDMA total latency:          0
CYCLE:   1554000052 Utilization ld q (incomplete):  0
CYCLE:   1554000052 RDMA bytes rec:          0
CYCLE:   1554000052 Utilization st q:  0
CYCLE:   1554000052 Utilization ld q:  0
CYCLE:   1554000052 Utilization:  0
CYCLE:   1554000052 Utilization ld q:  0
CYCLE:   1554000052 Utilization st q:  0
CYCLE:   1554000052 RDMA total latency:          0
CYCLE:   1554000052 Utilization st q (incomplete):  0
CYCLE:   1554000052 WDMA bytes sent:          0
CYCLE:   1554000052 Utilization ex q:  0
CYCLE:   1554000052 Utilization ex q (incomplete):  0
CYCLE:   1554000052 Utilization st q (incomplete):  0
CYCLE:   1554000052 Utilization ld q (incomplete):  0
CYCLE:   1554000052 WDMA total latency:          0
CYCLE:   1554000052 Utilization ex q:  0
CYCLE:   1554000052 Utilization:  0
CYCLE:   1554000052 Utilization ex q (incomplete):  0
CYCLE:   1554500052 RDMA bytes rec:          0
CYCLE:   1554500052 RDMA total latency:          0
CYCLE:   1554500052 WDMA bytes sent:          0
CYCLE:   1554500052 WDMA total latency:          0
CYCLE:   1555000052 RDMA bytes rec:          0
CYCLE:   1555000052 RDMA total latency:          0
CYCLE:   1555000052 WDMA bytes sent:          0
CYCLE:   1555000052 WDMA total latency:          0
CYCLE:   1555500052 RDMA bytes rec:          0
CYCLE:   1555500052 RDMA total latency:          0
CYCLE:   1555500052 WDMA bytes sent:          0
CYCLE:   1555500052 WDMA total latency:          0
CYCLE:   1556000052 Utilization ld q (incomplete):  0
CYCLE:   1556000052 RDMA bytes rec:          0
CYCLE:   1556000052 Utilization st q:  0
CYCLE:   1556000052 Utilization ld q:  0
CYCLE:   1556000052 Utilization:  0
CYCLE:   1556000052 Utilization ld q:  0
CYCLE:   1556000052 Utilization st q:  0
CYCLE:   1556000052 RDMA total latency:          0
CYCLE:   1556000052 Utilization st q (incomplete):  0
CYCLE:   1556000052 WDMA bytes sent:          0
CYCLE:   1556000052 Utilization ex q:  0
CYCLE:   1556000052 Utilization ex q (incomplete):  0
CYCLE:   1556000052 Utilization st q (incomplete):  0
CYCLE:   1556000052 Utilization ld q (incomplete):  0
CYCLE:   1556000052 WDMA total latency:          0
CYCLE:   1556000052 Utilization ex q:  0
CYCLE:   1556000052 Utilization:  0
CYCLE:   1556000052 Utilization ex q (incomplete):  0
CYCLE:   1556500052 RDMA bytes rec:          0
CYCLE:   1556500052 RDMA total latency:          0
CYCLE:   1556500052 WDMA bytes sent:          0
CYCLE:   1556500052 WDMA total latency:          0
CYCLE:   1557000052 RDMA bytes rec:          0
CYCLE:   1557000052 RDMA total latency:          0
CYCLE:   1557000052 WDMA bytes sent:          0
CYCLE:   1557000052 WDMA total latency:          0
CYCLE:   1557500052 RDMA bytes rec:          0
CYCLE:   1557500052 RDMA total latency:          0
CYCLE:   1557500052 WDMA bytes sent:          0
CYCLE:   1557500052 WDMA total latency:          0
CYCLE:   1558000052 Utilization ld q (incomplete):  0
CYCLE:   1558000052 RDMA bytes rec:          0
CYCLE:   1558000052 Utilization st q:  0
CYCLE:   1558000052 Utilization ld q:  0
CYCLE:   1558000052 Utilization:  0
CYCLE:   1558000052 Utilization ld q:  0
CYCLE:   1558000052 Utilization st q:  0
CYCLE:   1558000052 RDMA total latency:          0
CYCLE:   1558000052 Utilization st q (incomplete):  0
CYCLE:   1558000052 WDMA bytes sent:          0
CYCLE:   1558000052 Utilization ex q:  0
CYCLE:   1558000052 Utilization ex q (incomplete):  0
CYCLE:   1558000052 Utilization st q (incomplete):  0
CYCLE:   1558000052 Utilization ld q (incomplete):  0
CYCLE:   1558000052 WDMA total latency:          0
CYCLE:   1558000052 Utilization ex q:  0
CYCLE:   1558000052 Utilization:  0
CYCLE:   1558000052 Utilization ex q (incomplete):  0
CYCLE:   1558500052 RDMA bytes rec:          0
CYCLE:   1558500052 RDMA total latency:          0
CYCLE:   1558500052 WDMA bytes sent:          0
CYCLE:   1558500052 WDMA total latency:          0
CYCLE:   1559000052 RDMA bytes rec:          0
CYCLE:   1559000052 RDMA total latency:          0
CYCLE:   1559000052 WDMA bytes sent:          0
CYCLE:   1559000052 WDMA total latency:          0
CYCLE:   1559500052 RDMA bytes rec:          0
CYCLE:   1559500052 RDMA total latency:          0
CYCLE:   1559500052 WDMA bytes sent:          0
CYCLE:   1559500052 WDMA total latency:          0
CYCLE:   1560000052 Utilization ld q (incomplete):  0
CYCLE:   1560000052 RDMA bytes rec:          0
CYCLE:   1560000052 Utilization st q:  0
CYCLE:   1560000052 Utilization ld q:  0
CYCLE:   1560000052 Utilization:  0
CYCLE:   1560000052 Utilization ld q:  0
CYCLE:   1560000052 Utilization st q:  0
CYCLE:   1560000052 RDMA total latency:          0
CYCLE:   1560000052 Utilization st q (incomplete):  0
CYCLE:   1560000052 WDMA bytes sent:          0
CYCLE:   1560000052 Utilization ex q:  0
CYCLE:   1560000052 Utilization ex q (incomplete):  0
CYCLE:   1560000052 Utilization st q (incomplete):  0
CYCLE:   1560000052 Utilization ld q (incomplete):  0
CYCLE:   1560000052 WDMA total latency:          0
CYCLE:   1560000052 Utilization ex q:  0
CYCLE:   1560000052 Utilization:  0
CYCLE:   1560000052 Utilization ex q (incomplete):  0
CYCLE:   1560500052 RDMA bytes rec:          0
CYCLE:   1560500052 RDMA total latency:          0
CYCLE:   1560500052 WDMA bytes sent:          0
CYCLE:   1560500052 WDMA total latency:          0
CYCLE:   1561000052 RDMA bytes rec:          0
CYCLE:   1561000052 RDMA total latency:          0
CYCLE:   1561000052 WDMA bytes sent:          0
CYCLE:   1561000052 WDMA total latency:          0
CYCLE:   1561500052 RDMA bytes rec:          0
CYCLE:   1561500052 RDMA total latency:          0
CYCLE:   1561500052 WDMA bytes sent:          0
CYCLE:   1561500052 WDMA total latency:          0
CYCLE:   1562000052 Utilization ld q (incomplete):  0
CYCLE:   1562000052 RDMA bytes rec:          0
CYCLE:   1562000052 Utilization st q:  0
CYCLE:   1562000052 Utilization ld q:  0
CYCLE:   1562000052 Utilization:  0
CYCLE:   1562000052 Utilization ld q:  0
CYCLE:   1562000052 Utilization st q:  0
CYCLE:   1562000052 RDMA total latency:          0
CYCLE:   1562000052 Utilization st q (incomplete):  0
CYCLE:   1562000052 WDMA bytes sent:          0
CYCLE:   1562000052 Utilization ex q:  0
CYCLE:   1562000052 Utilization ex q (incomplete):  0
CYCLE:   1562000052 Utilization st q (incomplete):  0
CYCLE:   1562000052 Utilization ld q (incomplete):  0
CYCLE:   1562000052 WDMA total latency:          0
CYCLE:   1562000052 Utilization ex q:  0
CYCLE:   1562000052 Utilization:  0
CYCLE:   1562000052 Utilization ex q (incomplete):  0
CYCLE:   1562500052 RDMA bytes rec:          0
CYCLE:   1562500052 RDMA total latency:          0
CYCLE:   1562500052 WDMA bytes sent:          0
CYCLE:   1562500052 WDMA total latency:          0
CYCLE:   1563000052 RDMA bytes rec:          0
CYCLE:   1563000052 RDMA total latency:          0
CYCLE:   1563000052 WDMA bytes sent:          0
CYCLE:   1563000052 WDMA total latency:          0
CYCLE:   1563500052 RDMA bytes rec:          0
CYCLE:   1563500052 RDMA total latency:          0
CYCLE:   1563500052 WDMA bytes sent:          0
CYCLE:   1563500052 WDMA total latency:          0
CYCLE:   1564000052 Utilization ld q (incomplete):  0
CYCLE:   1564000052 RDMA bytes rec:          0
CYCLE:   1564000052 Utilization st q:  0
CYCLE:   1564000052 Utilization ld q:  0
CYCLE:   1564000052 Utilization:  0
CYCLE:   1564000052 Utilization ld q:  0
CYCLE:   1564000052 Utilization st q:  0
CYCLE:   1564000052 RDMA total latency:          0
CYCLE:   1564000052 Utilization st q (incomplete):  0
CYCLE:   1564000052 WDMA bytes sent:          0
CYCLE:   1564000052 Utilization ex q:  0
CYCLE:   1564000052 Utilization ex q (incomplete):  0
CYCLE:   1564000052 Utilization st q (incomplete):  0
CYCLE:   1564000052 Utilization ld q (incomplete):  0
CYCLE:   1564000052 WDMA total latency:          0
CYCLE:   1564000052 Utilization ex q:  0
CYCLE:   1564000052 Utilization:  0
CYCLE:   1564000052 Utilization ex q (incomplete):  0
CYCLE:   1564500052 RDMA bytes rec:          0
CYCLE:   1564500052 RDMA total latency:          0
CYCLE:   1564500052 WDMA bytes sent:          0
CYCLE:   1564500052 WDMA total latency:          0
CYCLE:   1565000052 RDMA bytes rec:          0
CYCLE:   1565000052 RDMA total latency:          0
CYCLE:   1565000052 WDMA bytes sent:          0
CYCLE:   1565000052 WDMA total latency:          0
CYCLE:   1565500052 RDMA bytes rec:          0
CYCLE:   1565500052 RDMA total latency:          0
CYCLE:   1565500052 WDMA bytes sent:          0
CYCLE:   1565500052 WDMA total latency:          0
CYCLE:   1566000052 Utilization ld q (incomplete):  0
CYCLE:   1566000052 RDMA bytes rec:          0
CYCLE:   1566000052 Utilization st q:  0
CYCLE:   1566000052 Utilization ld q:  0
CYCLE:   1566000052 Utilization:  0
CYCLE:   1566000052 Utilization ld q:  0
CYCLE:   1566000052 Utilization st q:  0
CYCLE:   1566000052 RDMA total latency:          0
CYCLE:   1566000052 Utilization st q (incomplete):  0
CYCLE:   1566000052 WDMA bytes sent:          0
CYCLE:   1566000052 Utilization ex q:  0
CYCLE:   1566000052 Utilization ex q (incomplete):  0
CYCLE:   1566000052 Utilization st q (incomplete):  0
CYCLE:   1566000052 Utilization ld q (incomplete):  0
CYCLE:   1566000052 WDMA total latency:          0
CYCLE:   1566000052 Utilization ex q:  0
CYCLE:   1566000052 Utilization:  0
CYCLE:   1566000052 Utilization ex q (incomplete):  0
CYCLE:   1566500052 RDMA bytes rec:          0
CYCLE:   1566500052 RDMA total latency:          0
CYCLE:   1566500052 WDMA bytes sent:          0
CYCLE:   1566500052 WDMA total latency:          0
CYCLE:   1567000052 RDMA bytes rec:          0
CYCLE:   1567000052 RDMA total latency:          0
CYCLE:   1567000052 WDMA bytes sent:          0
CYCLE:   1567000052 WDMA total latency:          0
CYCLE:   1567500052 RDMA bytes rec:          0
CYCLE:   1567500052 RDMA total latency:          0
CYCLE:   1567500052 WDMA bytes sent:          0
CYCLE:   1567500052 WDMA total latency:          0
CYCLE:   1568000052 Utilization ld q (incomplete):  0
CYCLE:   1568000052 RDMA bytes rec:          0
CYCLE:   1568000052 Utilization st q:  0
CYCLE:   1568000052 Utilization ld q:  0
CYCLE:   1568000052 Utilization:  0
CYCLE:   1568000052 Utilization ld q:  0
CYCLE:   1568000052 Utilization st q:  0
CYCLE:   1568000052 RDMA total latency:          0
CYCLE:   1568000052 Utilization st q (incomplete):  0
CYCLE:   1568000052 WDMA bytes sent:          0
CYCLE:   1568000052 Utilization ex q:  0
CYCLE:   1568000052 Utilization ex q (incomplete):  0
CYCLE:   1568000052 Utilization st q (incomplete):  0
CYCLE:   1568000052 Utilization ld q (incomplete):  0
CYCLE:   1568000052 WDMA total latency:          0
CYCLE:   1568000052 Utilization ex q:  0
CYCLE:   1568000052 Utilization:  0
CYCLE:   1568000052 Utilization ex q (incomplete):  0
CYCLE:   1568500052 RDMA bytes rec:          0
CYCLE:   1568500052 RDMA total latency:          0
CYCLE:   1568500052 WDMA bytes sent:          0
CYCLE:   1568500052 WDMA total latency:          0
CYCLE:   1569000052 RDMA bytes rec:          0
CYCLE:   1569000052 RDMA total latency:          0
CYCLE:   1569000052 WDMA bytes sent:          0
CYCLE:   1569000052 WDMA total latency:          0
CYCLE:   1569500052 RDMA bytes rec:          0
CYCLE:   1569500052 RDMA total latency:          0
CYCLE:   1569500052 WDMA bytes sent:          0
CYCLE:   1569500052 WDMA total latency:          0
CYCLE:   1570000052 Utilization ld q (incomplete):  0
CYCLE:   1570000052 RDMA bytes rec:          0
CYCLE:   1570000052 Utilization st q:  0
CYCLE:   1570000052 Utilization ld q:  0
CYCLE:   1570000052 Utilization:  0
CYCLE:   1570000052 Utilization ld q:  0
CYCLE:   1570000052 Utilization st q:  0
CYCLE:   1570000052 RDMA total latency:          0
CYCLE:   1570000052 Utilization st q (incomplete):  0
CYCLE:   1570000052 WDMA bytes sent:          0
CYCLE:   1570000052 Utilization ex q:  0
CYCLE:   1570000052 Utilization ex q (incomplete):  0
CYCLE:   1570000052 Utilization st q (incomplete):  0
CYCLE:   1570000052 Utilization ld q (incomplete):  0
CYCLE:   1570000052 WDMA total latency:          0
CYCLE:   1570000052 Utilization ex q:  0
CYCLE:   1570000052 Utilization:  0
CYCLE:   1570000052 Utilization ex q (incomplete):  0
CYCLE:   1570500052 RDMA bytes rec:          0
CYCLE:   1570500052 RDMA total latency:          0
CYCLE:   1570500052 WDMA bytes sent:          0
CYCLE:   1570500052 WDMA total latency:          0
CYCLE:   1571000052 RDMA bytes rec:          0
CYCLE:   1571000052 RDMA total latency:          0
CYCLE:   1571000052 WDMA bytes sent:          0
CYCLE:   1571000052 WDMA total latency:          0
CYCLE:   1571500052 RDMA bytes rec:          0
CYCLE:   1571500052 RDMA total latency:          0
CYCLE:   1571500052 WDMA bytes sent:          0
CYCLE:   1571500052 WDMA total latency:          0
CYCLE:   1572000052 Utilization ld q (incomplete):  0
CYCLE:   1572000052 RDMA bytes rec:          0
CYCLE:   1572000052 Utilization st q:  0
CYCLE:   1572000052 Utilization ld q:  0
CYCLE:   1572000052 Utilization:  0
CYCLE:   1572000052 Utilization ld q:  0
CYCLE:   1572000052 Utilization st q:  0
CYCLE:   1572000052 RDMA total latency:          0
CYCLE:   1572000052 Utilization st q (incomplete):  0
CYCLE:   1572000052 WDMA bytes sent:          0
CYCLE:   1572000052 Utilization ex q:  0
CYCLE:   1572000052 Utilization ex q (incomplete):  0
CYCLE:   1572000052 Utilization st q (incomplete):  0
CYCLE:   1572000052 Utilization ld q (incomplete):  0
CYCLE:   1572000052 WDMA total latency:          0
CYCLE:   1572000052 Utilization ex q:  0
CYCLE:   1572000052 Utilization:  0
CYCLE:   1572000052 Utilization ex q (incomplete):  0
CYCLE:   1572500052 RDMA bytes rec:          0
CYCLE:   1572500052 RDMA total latency:          0
CYCLE:   1572500052 WDMA bytes sent:          0
CYCLE:   1572500052 WDMA total latency:          0
CYCLE:   1573000052 RDMA bytes rec:          0
CYCLE:   1573000052 RDMA total latency:          0
CYCLE:   1573000052 WDMA bytes sent:          0
CYCLE:   1573000052 WDMA total latency:          0
CYCLE:   1573500052 RDMA bytes rec:          0
CYCLE:   1573500052 RDMA total latency:          0
CYCLE:   1573500052 WDMA bytes sent:          0
CYCLE:   1573500052 WDMA total latency:          0
CYCLE:   1574000052 Utilization ld q (incomplete):  0
CYCLE:   1574000052 RDMA bytes rec:          0
CYCLE:   1574000052 Utilization st q:  0
CYCLE:   1574000052 Utilization ld q:  0
CYCLE:   1574000052 Utilization:  0
CYCLE:   1574000052 Utilization ld q:  0
CYCLE:   1574000052 Utilization st q:  0
CYCLE:   1574000052 RDMA total latency:          0
CYCLE:   1574000052 Utilization st q (incomplete):  0
CYCLE:   1574000052 WDMA bytes sent:          0
CYCLE:   1574000052 Utilization ex q:  0
CYCLE:   1574000052 Utilization ex q (incomplete):  0
CYCLE:   1574000052 Utilization st q (incomplete):  0
CYCLE:   1574000052 Utilization ld q (incomplete):  0
CYCLE:   1574000052 WDMA total latency:          0
CYCLE:   1574000052 Utilization ex q:  0
CYCLE:   1574000052 Utilization:  0
CYCLE:   1574000052 Utilization ex q (incomplete):  0
CYCLE:   1574500052 RDMA bytes rec:          0
CYCLE:   1574500052 RDMA total latency:          0
CYCLE:   1574500052 WDMA bytes sent:          0
CYCLE:   1574500052 WDMA total latency:          0
CYCLE:   1575000052 RDMA bytes rec:          0
CYCLE:   1575000052 RDMA total latency:          0
CYCLE:   1575000052 WDMA bytes sent:          0
CYCLE:   1575000052 WDMA total latency:          0
CYCLE:   1575500052 RDMA bytes rec:          0
CYCLE:   1575500052 RDMA total latency:          0
CYCLE:   1575500052 WDMA bytes sent:          0
CYCLE:   1575500052 WDMA total latency:          0
CYCLE:   1576000052 Utilization ld q (incomplete):  0
CYCLE:   1576000052 RDMA bytes rec:          0
CYCLE:   1576000052 Utilization st q:  0
CYCLE:   1576000052 Utilization ld q:  0
CYCLE:   1576000052 Utilization:  0
CYCLE:   1576000052 Utilization ld q:  0
CYCLE:   1576000052 Utilization st q:  0
CYCLE:   1576000052 RDMA total latency:          0
CYCLE:   1576000052 Utilization st q (incomplete):  0
CYCLE:   1576000052 WDMA bytes sent:          0
CYCLE:   1576000052 Utilization ex q:  0
CYCLE:   1576000052 Utilization ex q (incomplete):  0
CYCLE:   1576000052 Utilization st q (incomplete):  0
CYCLE:   1576000052 Utilization ld q (incomplete):  0
CYCLE:   1576000052 WDMA total latency:          0
CYCLE:   1576000052 Utilization ex q:  0
CYCLE:   1576000052 Utilization:  0
CYCLE:   1576000052 Utilization ex q (incomplete):  0
CYCLE:   1576500052 RDMA bytes rec:          0
CYCLE:   1576500052 RDMA total latency:          0
CYCLE:   1576500052 WDMA bytes sent:          0
CYCLE:   1576500052 WDMA total latency:          0
CYCLE:   1577000052 RDMA bytes rec:          0
CYCLE:   1577000052 RDMA total latency:          0
CYCLE:   1577000052 WDMA bytes sent:          0
CYCLE:   1577000052 WDMA total latency:          0
CYCLE:   1577500052 RDMA bytes rec:          0
CYCLE:   1577500052 RDMA total latency:          0
CYCLE:   1577500052 WDMA bytes sent:          0
CYCLE:   1577500052 WDMA total latency:          0
CYCLE:   1578000052 Utilization ld q (incomplete):  0
CYCLE:   1578000052 RDMA bytes rec:          0
CYCLE:   1578000052 Utilization st q:  0
CYCLE:   1578000052 Utilization ld q:  0
CYCLE:   1578000052 Utilization:  0
CYCLE:   1578000052 Utilization ld q:  0
CYCLE:   1578000052 Utilization st q:  0
CYCLE:   1578000052 RDMA total latency:          0
CYCLE:   1578000052 Utilization st q (incomplete):  0
CYCLE:   1578000052 WDMA bytes sent:          0
CYCLE:   1578000052 Utilization ex q:  0
CYCLE:   1578000052 Utilization ex q (incomplete):  0
CYCLE:   1578000052 Utilization st q (incomplete):  0
CYCLE:   1578000052 Utilization ld q (incomplete):  0
CYCLE:   1578000052 WDMA total latency:          0
CYCLE:   1578000052 Utilization ex q:  0
CYCLE:   1578000052 Utilization:  0
CYCLE:   1578000052 Utilization ex q (incomplete):  0
CYCLE:   1578500052 RDMA bytes rec:          0
CYCLE:   1578500052 RDMA total latency:          0
CYCLE:   1578500052 WDMA bytes sent:          0
CYCLE:   1578500052 WDMA total latency:          0
CYCLE:   1579000052 RDMA bytes rec:          0
CYCLE:   1579000052 RDMA total latency:          0
CYCLE:   1579000052 WDMA bytes sent:          0
CYCLE:   1579000052 WDMA total latency:          0
CYCLE:   1579500052 RDMA bytes rec:          0
CYCLE:   1579500052 RDMA total latency:          0
CYCLE:   1579500052 WDMA bytes sent:          0
CYCLE:   1579500052 WDMA total latency:          0
CYCLE:   1580000052 Utilization ld q (incomplete):  0
CYCLE:   1580000052 RDMA bytes rec:          0
CYCLE:   1580000052 Utilization st q:  0
CYCLE:   1580000052 Utilization ld q:  0
CYCLE:   1580000052 Utilization:  0
CYCLE:   1580000052 Utilization ld q:  0
CYCLE:   1580000052 Utilization st q:  0
CYCLE:   1580000052 RDMA total latency:          0
CYCLE:   1580000052 Utilization st q (incomplete):  0
CYCLE:   1580000052 WDMA bytes sent:          0
CYCLE:   1580000052 Utilization ex q:  0
CYCLE:   1580000052 Utilization ex q (incomplete):  0
CYCLE:   1580000052 Utilization st q (incomplete):  0
CYCLE:   1580000052 Utilization ld q (incomplete):  0
CYCLE:   1580000052 WDMA total latency:          0
CYCLE:   1580000052 Utilization ex q:  0
CYCLE:   1580000052 Utilization:  0
CYCLE:   1580000052 Utilization ex q (incomplete):  0
CYCLE:   1580500052 RDMA bytes rec:          0
CYCLE:   1580500052 RDMA total latency:          0
CYCLE:   1580500052 WDMA bytes sent:          0
CYCLE:   1580500052 WDMA total latency:          0
CYCLE:   1581000052 RDMA bytes rec:          0
CYCLE:   1581000052 RDMA total latency:          0
CYCLE:   1581000052 WDMA bytes sent:          0
CYCLE:   1581000052 WDMA total latency:          0
CYCLE:   1581500052 RDMA bytes rec:          0
CYCLE:   1581500052 RDMA total latency:          0
CYCLE:   1581500052 WDMA bytes sent:          0
CYCLE:   1581500052 WDMA total latency:          0
CYCLE:   1582000052 Utilization ld q (incomplete):  0
CYCLE:   1582000052 RDMA bytes rec:          0
CYCLE:   1582000052 Utilization st q:  0
CYCLE:   1582000052 Utilization ld q:  0
CYCLE:   1582000052 Utilization:  0
CYCLE:   1582000052 Utilization ld q:  0
CYCLE:   1582000052 Utilization st q:  0
CYCLE:   1582000052 RDMA total latency:          0
CYCLE:   1582000052 Utilization st q (incomplete):  0
CYCLE:   1582000052 WDMA bytes sent:          0
CYCLE:   1582000052 Utilization ex q:  0
CYCLE:   1582000052 Utilization ex q (incomplete):  0
CYCLE:   1582000052 Utilization st q (incomplete):  0
CYCLE:   1582000052 Utilization ld q (incomplete):  0
CYCLE:   1582000052 WDMA total latency:          0
CYCLE:   1582000052 Utilization ex q:  0
CYCLE:   1582000052 Utilization:  0
CYCLE:   1582000052 Utilization ex q (incomplete):  0
CYCLE:   1582500052 RDMA bytes rec:          0
CYCLE:   1582500052 RDMA total latency:          0
CYCLE:   1582500052 WDMA bytes sent:          0
CYCLE:   1582500052 WDMA total latency:          0
CYCLE:   1583000052 RDMA bytes rec:          0
CYCLE:   1583000052 RDMA total latency:          0
CYCLE:   1583000052 WDMA bytes sent:          0
CYCLE:   1583000052 WDMA total latency:          0
CYCLE:   1583500052 RDMA bytes rec:          0
CYCLE:   1583500052 RDMA total latency:          0
CYCLE:   1583500052 WDMA bytes sent:          0
CYCLE:   1583500052 WDMA total latency:          0
CYCLE:   1584000052 Utilization ld q (incomplete):  0
CYCLE:   1584000052 RDMA bytes rec:          0
CYCLE:   1584000052 Utilization st q:  0
CYCLE:   1584000052 Utilization ld q:  0
CYCLE:   1584000052 Utilization:  0
CYCLE:   1584000052 Utilization ld q:  0
CYCLE:   1584000052 Utilization st q:  0
CYCLE:   1584000052 RDMA total latency:          0
CYCLE:   1584000052 Utilization st q (incomplete):  0
CYCLE:   1584000052 WDMA bytes sent:          0
CYCLE:   1584000052 Utilization ex q:  0
CYCLE:   1584000052 Utilization ex q (incomplete):  0
CYCLE:   1584000052 Utilization st q (incomplete):  0
CYCLE:   1584000052 Utilization ld q (incomplete):  0
CYCLE:   1584000052 WDMA total latency:          0
CYCLE:   1584000052 Utilization ex q:  0
CYCLE:   1584000052 Utilization:  0
CYCLE:   1584000052 Utilization ex q (incomplete):  0
CYCLE:   1584500052 RDMA bytes rec:          0
CYCLE:   1584500052 RDMA total latency:          0
CYCLE:   1584500052 WDMA bytes sent:          0
CYCLE:   1584500052 WDMA total latency:          0
CYCLE:   1585000052 RDMA bytes rec:          0
CYCLE:   1585000052 RDMA total latency:          0
CYCLE:   1585000052 WDMA bytes sent:          0
CYCLE:   1585000052 WDMA total latency:          0
CYCLE:   1585500052 RDMA bytes rec:          0
CYCLE:   1585500052 RDMA total latency:          0
CYCLE:   1585500052 WDMA bytes sent:          0
CYCLE:   1585500052 WDMA total latency:          0
CYCLE:   1586000052 Utilization ld q (incomplete):  0
CYCLE:   1586000052 RDMA bytes rec:          0
CYCLE:   1586000052 Utilization st q:  0
CYCLE:   1586000052 Utilization ld q:  0
CYCLE:   1586000052 Utilization:  0
CYCLE:   1586000052 Utilization ld q:  0
CYCLE:   1586000052 Utilization st q:  0
CYCLE:   1586000052 RDMA total latency:          0
CYCLE:   1586000052 Utilization st q (incomplete):  0
CYCLE:   1586000052 WDMA bytes sent:          0
CYCLE:   1586000052 Utilization ex q:  0
CYCLE:   1586000052 Utilization ex q (incomplete):  0
CYCLE:   1586000052 Utilization st q (incomplete):  0
CYCLE:   1586000052 Utilization ld q (incomplete):  0
CYCLE:   1586000052 WDMA total latency:          0
CYCLE:   1586000052 Utilization ex q:  0
CYCLE:   1586000052 Utilization:  0
CYCLE:   1586000052 Utilization ex q (incomplete):  0
CYCLE:   1586500052 RDMA bytes rec:          0
CYCLE:   1586500052 RDMA total latency:          0
CYCLE:   1586500052 WDMA bytes sent:          0
CYCLE:   1586500052 WDMA total latency:          0
CYCLE:   1587000052 RDMA bytes rec:          0
CYCLE:   1587000052 RDMA total latency:          0
CYCLE:   1587000052 WDMA bytes sent:          0
CYCLE:   1587000052 WDMA total latency:          0
CYCLE:   1587500052 RDMA bytes rec:          0
CYCLE:   1587500052 RDMA total latency:          0
CYCLE:   1587500052 WDMA bytes sent:          0
CYCLE:   1587500052 WDMA total latency:          0
CYCLE:   1588000052 Utilization ld q (incomplete):  0
CYCLE:   1588000052 RDMA bytes rec:          0
CYCLE:   1588000052 Utilization st q:  0
CYCLE:   1588000052 Utilization ld q:  0
CYCLE:   1588000052 Utilization:  0
CYCLE:   1588000052 Utilization ld q:  0
CYCLE:   1588000052 Utilization st q:  0
CYCLE:   1588000052 RDMA total latency:          0
CYCLE:   1588000052 Utilization st q (incomplete):  0
CYCLE:   1588000052 WDMA bytes sent:          0
CYCLE:   1588000052 Utilization ex q:  0
CYCLE:   1588000052 Utilization ex q (incomplete):  0
CYCLE:   1588000052 Utilization st q (incomplete):  0
CYCLE:   1588000052 Utilization ld q (incomplete):  0
CYCLE:   1588000052 WDMA total latency:          0
CYCLE:   1588000052 Utilization ex q:  0
CYCLE:   1588000052 Utilization:  0
CYCLE:   1588000052 Utilization ex q (incomplete):  0
CYCLE:   1588500052 RDMA bytes rec:          0
CYCLE:   1588500052 RDMA total latency:          0
CYCLE:   1588500052 WDMA bytes sent:          0
CYCLE:   1588500052 WDMA total latency:          0
CYCLE:   1589000052 RDMA bytes rec:          0
CYCLE:   1589000052 RDMA total latency:          0
CYCLE:   1589000052 WDMA bytes sent:          0
CYCLE:   1589000052 WDMA total latency:          0
CYCLE:   1589500052 RDMA bytes rec:          0
CYCLE:   1589500052 RDMA total latency:          0
CYCLE:   1589500052 WDMA bytes sent:          0
CYCLE:   1589500052 WDMA total latency:          0
CYCLE:   1590000052 Utilization ld q (incomplete):  0
CYCLE:   1590000052 RDMA bytes rec:          0
CYCLE:   1590000052 Utilization st q:  0
CYCLE:   1590000052 Utilization ld q:  0
CYCLE:   1590000052 Utilization:  0
CYCLE:   1590000052 Utilization ld q:  0
CYCLE:   1590000052 Utilization st q:  0
CYCLE:   1590000052 RDMA total latency:          0
CYCLE:   1590000052 Utilization st q (incomplete):  0
CYCLE:   1590000052 WDMA bytes sent:          0
CYCLE:   1590000052 Utilization ex q:  0
CYCLE:   1590000052 Utilization ex q (incomplete):  0
CYCLE:   1590000052 Utilization st q (incomplete):  0
CYCLE:   1590000052 Utilization ld q (incomplete):  0
CYCLE:   1590000052 WDMA total latency:          0
CYCLE:   1590000052 Utilization ex q:  0
CYCLE:   1590000052 Utilization:  0
CYCLE:   1590000052 Utilization ex q (incomplete):  0
CYCLE:   1590500052 RDMA bytes rec:          0
CYCLE:   1590500052 RDMA total latency:          0
CYCLE:   1590500052 WDMA bytes sent:          0
CYCLE:   1590500052 WDMA total latency:          0
CYCLE:   1591000052 RDMA bytes rec:          0
CYCLE:   1591000052 RDMA total latency:          0
CYCLE:   1591000052 WDMA bytes sent:          0
CYCLE:   1591000052 WDMA total latency:          0
CYCLE:   1591500052 RDMA bytes rec:          0
CYCLE:   1591500052 RDMA total latency:          0
CYCLE:   1591500052 WDMA bytes sent:          0
CYCLE:   1591500052 WDMA total latency:          0
CYCLE:   1592000052 Utilization ld q (incomplete):  0
CYCLE:   1592000052 RDMA bytes rec:          0
CYCLE:   1592000052 Utilization st q:  0
CYCLE:   1592000052 Utilization ld q:  0
CYCLE:   1592000052 Utilization:  0
CYCLE:   1592000052 Utilization ld q:  0
CYCLE:   1592000052 Utilization st q:  0
CYCLE:   1592000052 RDMA total latency:          0
CYCLE:   1592000052 Utilization st q (incomplete):  0
CYCLE:   1592000052 WDMA bytes sent:          0
CYCLE:   1592000052 Utilization ex q:  0
CYCLE:   1592000052 Utilization ex q (incomplete):  0
CYCLE:   1592000052 Utilization st q (incomplete):  0
CYCLE:   1592000052 Utilization ld q (incomplete):  0
CYCLE:   1592000052 WDMA total latency:          0
CYCLE:   1592000052 Utilization ex q:  0
CYCLE:   1592000052 Utilization:  0
CYCLE:   1592000052 Utilization ex q (incomplete):  0
CYCLE:   1592500052 RDMA bytes rec:          0
CYCLE:   1592500052 RDMA total latency:          0
CYCLE:   1592500052 WDMA bytes sent:          0
CYCLE:   1592500052 WDMA total latency:          0
CYCLE:   1593000052 RDMA bytes rec:          0
CYCLE:   1593000052 RDMA total latency:          0
CYCLE:   1593000052 WDMA bytes sent:          0
CYCLE:   1593000052 WDMA total latency:          0
CYCLE:   1593500052 RDMA bytes rec:          0
CYCLE:   1593500052 RDMA total latency:          0
CYCLE:   1593500052 WDMA bytes sent:          0
CYCLE:   1593500052 WDMA total latency:          0
CYCLE:   1594000052 Utilization ld q (incomplete):  0
CYCLE:   1594000052 RDMA bytes rec:          0
CYCLE:   1594000052 Utilization st q:  0
CYCLE:   1594000052 Utilization ld q:  0
CYCLE:   1594000052 Utilization:  0
CYCLE:   1594000052 Utilization ld q:  0
CYCLE:   1594000052 Utilization st q:  0
CYCLE:   1594000052 RDMA total latency:          0
CYCLE:   1594000052 Utilization st q (incomplete):  0
CYCLE:   1594000052 WDMA bytes sent:          0
CYCLE:   1594000052 Utilization ex q:  0
CYCLE:   1594000052 Utilization ex q (incomplete):  0
CYCLE:   1594000052 Utilization st q (incomplete):  0
CYCLE:   1594000052 Utilization ld q (incomplete):  0
CYCLE:   1594000052 WDMA total latency:          0
CYCLE:   1594000052 Utilization ex q:  0
CYCLE:   1594000052 Utilization:  0
CYCLE:   1594000052 Utilization ex q (incomplete):  0
CYCLE:   1594500052 RDMA bytes rec:          0
CYCLE:   1594500052 RDMA total latency:          0
CYCLE:   1594500052 WDMA bytes sent:          0
CYCLE:   1594500052 WDMA total latency:          0
CYCLE:   1595000052 RDMA bytes rec:          0
CYCLE:   1595000052 RDMA total latency:          0
CYCLE:   1595000052 WDMA bytes sent:          0
CYCLE:   1595000052 WDMA total latency:          0
CYCLE:   1595500052 RDMA bytes rec:          0
CYCLE:   1595500052 RDMA total latency:          0
CYCLE:   1595500052 WDMA bytes sent:          0
CYCLE:   1595500052 WDMA total latency:          0
CYCLE:   1596000052 Utilization ld q (incomplete):  0
CYCLE:   1596000052 RDMA bytes rec:          0
CYCLE:   1596000052 Utilization st q:  0
CYCLE:   1596000052 Utilization ld q:  0
CYCLE:   1596000052 Utilization:  0
CYCLE:   1596000052 Utilization ld q:  0
CYCLE:   1596000052 Utilization st q:  0
CYCLE:   1596000052 RDMA total latency:          0
CYCLE:   1596000052 Utilization st q (incomplete):  0
CYCLE:   1596000052 WDMA bytes sent:          0
CYCLE:   1596000052 Utilization ex q:  0
CYCLE:   1596000052 Utilization ex q (incomplete):  0
CYCLE:   1596000052 Utilization st q (incomplete):  0
CYCLE:   1596000052 Utilization ld q (incomplete):  0
CYCLE:   1596000052 WDMA total latency:          0
CYCLE:   1596000052 Utilization ex q:  0
CYCLE:   1596000052 Utilization:  0
CYCLE:   1596000052 Utilization ex q (incomplete):  0
CYCLE:   1596500052 RDMA bytes rec:          0
CYCLE:   1596500052 RDMA total latency:          0
CYCLE:   1596500052 WDMA bytes sent:          0
CYCLE:   1596500052 WDMA total latency:          0
CYCLE:   1597000052 RDMA bytes rec:          0
CYCLE:   1597000052 RDMA total latency:          0
CYCLE:   1597000052 WDMA bytes sent:          0
CYCLE:   1597000052 WDMA total latency:          0
CYCLE:   1597500052 RDMA bytes rec:          0
CYCLE:   1597500052 RDMA total latency:          0
CYCLE:   1597500052 WDMA bytes sent:          0
CYCLE:   1597500052 WDMA total latency:          0
CYCLE:   1598000052 Utilization ld q (incomplete):  0
CYCLE:   1598000052 RDMA bytes rec:          0
CYCLE:   1598000052 Utilization st q:  0
CYCLE:   1598000052 Utilization ld q:  0
CYCLE:   1598000052 Utilization:  0
CYCLE:   1598000052 Utilization ld q:  0
CYCLE:   1598000052 Utilization st q:  0
CYCLE:   1598000052 RDMA total latency:          0
CYCLE:   1598000052 Utilization st q (incomplete):  0
CYCLE:   1598000052 WDMA bytes sent:          0
CYCLE:   1598000052 Utilization ex q:  0
CYCLE:   1598000052 Utilization ex q (incomplete):  0
CYCLE:   1598000052 Utilization st q (incomplete):  0
CYCLE:   1598000052 Utilization ld q (incomplete):  0
CYCLE:   1598000052 WDMA total latency:          0
CYCLE:   1598000052 Utilization ex q:  0
CYCLE:   1598000052 Utilization:  0
CYCLE:   1598000052 Utilization ex q (incomplete):  0
CYCLE:   1598500052 RDMA bytes rec:          0
CYCLE:   1598500052 RDMA total latency:          0
CYCLE:   1598500052 WDMA bytes sent:          0
CYCLE:   1598500052 WDMA total latency:          0
CYCLE:   1599000052 RDMA bytes rec:          0
CYCLE:   1599000052 RDMA total latency:          0
CYCLE:   1599000052 WDMA bytes sent:          0
CYCLE:   1599000052 WDMA total latency:          0
CYCLE:   1599500052 RDMA bytes rec:          0
CYCLE:   1599500052 RDMA total latency:          0
CYCLE:   1599500052 WDMA bytes sent:          0
CYCLE:   1599500052 WDMA total latency:          0
CYCLE:   1600000052 Utilization ld q (incomplete):  0
CYCLE:   1600000052 RDMA bytes rec:          0
CYCLE:   1600000052 Utilization st q:  0
CYCLE:   1600000052 Utilization ld q:  0
CYCLE:   1600000052 Utilization:  0
CYCLE:   1600000052 Utilization ld q:  0
CYCLE:   1600000052 Utilization st q:  0
CYCLE:   1600000052 RDMA total latency:          0
CYCLE:   1600000052 Utilization st q (incomplete):  0
CYCLE:   1600000052 WDMA bytes sent:          0
CYCLE:   1600000052 Utilization ex q:  0
CYCLE:   1600000052 Utilization ex q (incomplete):  0
CYCLE:   1600000052 Utilization st q (incomplete):  0
CYCLE:   1600000052 Utilization ld q (incomplete):  0
CYCLE:   1600000052 WDMA total latency:          0
CYCLE:   1600000052 Utilization ex q:  0
CYCLE:   1600000052 Utilization:  0
CYCLE:   1600000052 Utilization ex q (incomplete):  0
CYCLE:   1600500052 RDMA bytes rec:          0
CYCLE:   1600500052 RDMA total latency:          0
CYCLE:   1600500052 WDMA bytes sent:          0
CYCLE:   1600500052 WDMA total latency:          0
CYCLE:   1601000052 RDMA bytes rec:          0
CYCLE:   1601000052 RDMA total latency:          0
CYCLE:   1601000052 WDMA bytes sent:          0
CYCLE:   1601000052 WDMA total latency:          0
CYCLE:   1601500052 RDMA bytes rec:          0
CYCLE:   1601500052 RDMA total latency:          0
CYCLE:   1601500052 WDMA bytes sent:          0
CYCLE:   1601500052 WDMA total latency:          0
CYCLE:   1602000052 Utilization ld q (incomplete):  0
CYCLE:   1602000052 RDMA bytes rec:          0
CYCLE:   1602000052 Utilization st q:  0
CYCLE:   1602000052 Utilization ld q:  0
CYCLE:   1602000052 Utilization:  0
CYCLE:   1602000052 Utilization ld q:  0
CYCLE:   1602000052 Utilization st q:  0
CYCLE:   1602000052 RDMA total latency:          0
CYCLE:   1602000052 Utilization st q (incomplete):  0
CYCLE:   1602000052 WDMA bytes sent:          0
CYCLE:   1602000052 Utilization ex q:  0
CYCLE:   1602000052 Utilization ex q (incomplete):  0
CYCLE:   1602000052 Utilization st q (incomplete):  0
CYCLE:   1602000052 Utilization ld q (incomplete):  0
CYCLE:   1602000052 WDMA total latency:          0
CYCLE:   1602000052 Utilization ex q:  0
CYCLE:   1602000052 Utilization:  0
CYCLE:   1602000052 Utilization ex q (incomplete):  0
CYCLE:   1602500052 RDMA bytes rec:          0
CYCLE:   1602500052 RDMA total latency:          0
CYCLE:   1602500052 WDMA bytes sent:          0
CYCLE:   1602500052 WDMA total latency:          0
CYCLE:   1603000052 RDMA bytes rec:          0
CYCLE:   1603000052 RDMA total latency:          0
CYCLE:   1603000052 WDMA bytes sent:          0
CYCLE:   1603000052 WDMA total latency:          0
CYCLE:   1603500052 RDMA bytes rec:          0
CYCLE:   1603500052 RDMA total latency:          0
CYCLE:   1603500052 WDMA bytes sent:          0
CYCLE:   1603500052 WDMA total latency:          0
CYCLE:   1604000052 Utilization ld q (incomplete):  0
CYCLE:   1604000052 RDMA bytes rec:          0
CYCLE:   1604000052 Utilization st q:  0
CYCLE:   1604000052 Utilization ld q:  0
CYCLE:   1604000052 Utilization:  0
CYCLE:   1604000052 Utilization ld q:  0
CYCLE:   1604000052 Utilization st q:  0
CYCLE:   1604000052 RDMA total latency:          0
CYCLE:   1604000052 Utilization st q (incomplete):  0
CYCLE:   1604000052 WDMA bytes sent:          0
CYCLE:   1604000052 Utilization ex q:  0
CYCLE:   1604000052 Utilization ex q (incomplete):  0
CYCLE:   1604000052 Utilization st q (incomplete):  0
CYCLE:   1604000052 Utilization ld q (incomplete):  0
CYCLE:   1604000052 WDMA total latency:          0
CYCLE:   1604000052 Utilization ex q:  0
CYCLE:   1604000052 Utilization:  0
CYCLE:   1604000052 Utilization ex q (incomplete):  0
CYCLE:   1604500052 RDMA bytes rec:          0
CYCLE:   1604500052 RDMA total latency:          0
CYCLE:   1604500052 WDMA bytes sent:          0
CYCLE:   1604500052 WDMA total latency:          0
CYCLE:   1605000052 RDMA bytes rec:          0
CYCLE:   1605000052 RDMA total latency:          0
CYCLE:   1605000052 WDMA bytes sent:          0
CYCLE:   1605000052 WDMA total latency:          0
CYCLE:   1605500052 RDMA bytes rec:          0
CYCLE:   1605500052 RDMA total latency:          0
CYCLE:   1605500052 WDMA bytes sent:          0
CYCLE:   1605500052 WDMA total latency:          0
CYCLE:   1606000052 Utilization ld q (incomplete):  0
CYCLE:   1606000052 RDMA bytes rec:          0
CYCLE:   1606000052 Utilization st q:  0
CYCLE:   1606000052 Utilization ld q:  0
CYCLE:   1606000052 Utilization:  0
CYCLE:   1606000052 Utilization ld q:  0
CYCLE:   1606000052 Utilization st q:  0
CYCLE:   1606000052 RDMA total latency:          0
CYCLE:   1606000052 Utilization st q (incomplete):  0
CYCLE:   1606000052 WDMA bytes sent:          0
CYCLE:   1606000052 Utilization ex q:  0
CYCLE:   1606000052 Utilization ex q (incomplete):  0
CYCLE:   1606000052 Utilization st q (incomplete):  0
CYCLE:   1606000052 Utilization ld q (incomplete):  0
CYCLE:   1606000052 WDMA total latency:          0
CYCLE:   1606000052 Utilization ex q:  0
CYCLE:   1606000052 Utilization:  0
CYCLE:   1606000052 Utilization ex q (incomplete):  0
CYCLE:   1606500052 RDMA bytes rec:          0
CYCLE:   1606500052 RDMA total latency:          0
CYCLE:   1606500052 WDMA bytes sent:          0
CYCLE:   1606500052 WDMA total latency:          0
CYCLE:   1607000052 RDMA bytes rec:          0
CYCLE:   1607000052 RDMA total latency:          0
CYCLE:   1607000052 WDMA bytes sent:          0
CYCLE:   1607000052 WDMA total latency:          0
CYCLE:   1607500052 RDMA bytes rec:          0
CYCLE:   1607500052 RDMA total latency:          0
CYCLE:   1607500052 WDMA bytes sent:          0
CYCLE:   1607500052 WDMA total latency:          0
CYCLE:   1608000052 Utilization ld q (incomplete):  0
CYCLE:   1608000052 RDMA bytes rec:          0
CYCLE:   1608000052 Utilization st q:  0
CYCLE:   1608000052 Utilization ld q:  0
CYCLE:   1608000052 Utilization:  0
CYCLE:   1608000052 Utilization ld q:  0
CYCLE:   1608000052 Utilization st q:  0
CYCLE:   1608000052 RDMA total latency:          0
CYCLE:   1608000052 Utilization st q (incomplete):  0
CYCLE:   1608000052 WDMA bytes sent:          0
CYCLE:   1608000052 Utilization ex q:  0
CYCLE:   1608000052 Utilization ex q (incomplete):  0
CYCLE:   1608000052 Utilization st q (incomplete):  0
CYCLE:   1608000052 Utilization ld q (incomplete):  0
CYCLE:   1608000052 WDMA total latency:          0
CYCLE:   1608000052 Utilization ex q:  0
CYCLE:   1608000052 Utilization:  0
CYCLE:   1608000052 Utilization ex q (incomplete):  0
CYCLE:   1608500052 RDMA bytes rec:          0
CYCLE:   1608500052 RDMA total latency:          0
CYCLE:   1608500052 WDMA bytes sent:          0
CYCLE:   1608500052 WDMA total latency:          0
CYCLE:   1609000052 RDMA bytes rec:          0
CYCLE:   1609000052 RDMA total latency:          0
CYCLE:   1609000052 WDMA bytes sent:          0
CYCLE:   1609000052 WDMA total latency:          0
CYCLE:   1609500052 RDMA bytes rec:          0
CYCLE:   1609500052 RDMA total latency:          0
CYCLE:   1609500052 WDMA bytes sent:          0
CYCLE:   1609500052 WDMA total latency:          0
CYCLE:   1610000052 Utilization ld q (incomplete):  0
CYCLE:   1610000052 RDMA bytes rec:          0
CYCLE:   1610000052 Utilization st q:  0
CYCLE:   1610000052 Utilization ld q:  0
CYCLE:   1610000052 Utilization:  0
CYCLE:   1610000052 Utilization ld q:  0
CYCLE:   1610000052 Utilization st q:  0
CYCLE:   1610000052 RDMA total latency:          0
CYCLE:   1610000052 Utilization st q (incomplete):  0
CYCLE:   1610000052 WDMA bytes sent:          0
CYCLE:   1610000052 Utilization ex q:  0
CYCLE:   1610000052 Utilization ex q (incomplete):  0
CYCLE:   1610000052 Utilization st q (incomplete):  0
CYCLE:   1610000052 Utilization ld q (incomplete):  0
CYCLE:   1610000052 WDMA total latency:          0
CYCLE:   1610000052 Utilization ex q:  0
CYCLE:   1610000052 Utilization:  0
CYCLE:   1610000052 Utilization ex q (incomplete):  0
CYCLE:   1610500052 RDMA bytes rec:          0
CYCLE:   1610500052 RDMA total latency:          0
CYCLE:   1610500052 WDMA bytes sent:          0
CYCLE:   1610500052 WDMA total latency:          0
CYCLE:   1611000052 RDMA bytes rec:          0
CYCLE:   1611000052 RDMA total latency:          0
CYCLE:   1611000052 WDMA bytes sent:          0
CYCLE:   1611000052 WDMA total latency:          0
CYCLE:   1611500052 RDMA bytes rec:          0
CYCLE:   1611500052 RDMA total latency:          0
CYCLE:   1611500052 WDMA bytes sent:          0
CYCLE:   1611500052 WDMA total latency:          0
CYCLE:   1612000052 Utilization ld q (incomplete):  0
CYCLE:   1612000052 RDMA bytes rec:          0
CYCLE:   1612000052 Utilization st q:  0
CYCLE:   1612000052 Utilization ld q:  0
CYCLE:   1612000052 Utilization:  0
CYCLE:   1612000052 Utilization ld q:  0
CYCLE:   1612000052 Utilization st q:  0
CYCLE:   1612000052 RDMA total latency:          0
CYCLE:   1612000052 Utilization st q (incomplete):  0
CYCLE:   1612000052 WDMA bytes sent:          0
CYCLE:   1612000052 Utilization ex q:  0
CYCLE:   1612000052 Utilization ex q (incomplete):  0
CYCLE:   1612000052 Utilization st q (incomplete):  0
CYCLE:   1612000052 Utilization ld q (incomplete):  0
CYCLE:   1612000052 WDMA total latency:          0
CYCLE:   1612000052 Utilization ex q:  0
CYCLE:   1612000052 Utilization:  0
CYCLE:   1612000052 Utilization ex q (incomplete):  0
CYCLE:   1612500052 RDMA bytes rec:          0
CYCLE:   1612500052 RDMA total latency:          0
CYCLE:   1612500052 WDMA bytes sent:          0
CYCLE:   1612500052 WDMA total latency:          0
CYCLE:   1613000052 RDMA bytes rec:          0
CYCLE:   1613000052 RDMA total latency:          0
CYCLE:   1613000052 WDMA bytes sent:          0
CYCLE:   1613000052 WDMA total latency:          0
CYCLE:   1613500052 RDMA bytes rec:          0
CYCLE:   1613500052 RDMA total latency:          0
CYCLE:   1613500052 WDMA bytes sent:          0
CYCLE:   1613500052 WDMA total latency:          0
CYCLE:   1614000052 Utilization ld q (incomplete):  0
CYCLE:   1614000052 RDMA bytes rec:          0
CYCLE:   1614000052 Utilization st q:  0
CYCLE:   1614000052 Utilization ld q:  0
CYCLE:   1614000052 Utilization:  0
CYCLE:   1614000052 Utilization ld q:  0
CYCLE:   1614000052 Utilization st q:  0
CYCLE:   1614000052 RDMA total latency:          0
CYCLE:   1614000052 Utilization st q (incomplete):  0
CYCLE:   1614000052 WDMA bytes sent:          0
CYCLE:   1614000052 Utilization ex q:  0
CYCLE:   1614000052 Utilization ex q (incomplete):  0
CYCLE:   1614000052 Utilization st q (incomplete):  0
CYCLE:   1614000052 Utilization ld q (incomplete):  0
CYCLE:   1614000052 WDMA total latency:          0
CYCLE:   1614000052 Utilization ex q:  0
CYCLE:   1614000052 Utilization:  0
CYCLE:   1614000052 Utilization ex q (incomplete):  0
CYCLE:   1614500052 RDMA bytes rec:          0
CYCLE:   1614500052 RDMA total latency:          0
CYCLE:   1614500052 WDMA bytes sent:          0
CYCLE:   1614500052 WDMA total latency:          0
CYCLE:   1615000052 RDMA bytes rec:          0
CYCLE:   1615000052 RDMA total latency:          0
CYCLE:   1615000052 WDMA bytes sent:          0
CYCLE:   1615000052 WDMA total latency:          0
CYCLE:   1615500052 RDMA bytes rec:          0
CYCLE:   1615500052 RDMA total latency:          0
CYCLE:   1615500052 WDMA bytes sent:          0
CYCLE:   1615500052 WDMA total latency:          0
CYCLE:   1616000052 Utilization ld q (incomplete):  0
CYCLE:   1616000052 RDMA bytes rec:          0
CYCLE:   1616000052 Utilization st q:  0
CYCLE:   1616000052 Utilization ld q:  0
CYCLE:   1616000052 Utilization:  0
CYCLE:   1616000052 Utilization ld q:  0
CYCLE:   1616000052 Utilization st q:  0
CYCLE:   1616000052 RDMA total latency:          0
CYCLE:   1616000052 Utilization st q (incomplete):  0
CYCLE:   1616000052 WDMA bytes sent:          0
CYCLE:   1616000052 Utilization ex q:  0
CYCLE:   1616000052 Utilization ex q (incomplete):  0
CYCLE:   1616000052 Utilization st q (incomplete):  0
CYCLE:   1616000052 Utilization ld q (incomplete):  0
CYCLE:   1616000052 WDMA total latency:          0
CYCLE:   1616000052 Utilization ex q:  0
CYCLE:   1616000052 Utilization:  0
CYCLE:   1616000052 Utilization ex q (incomplete):  0
CYCLE:   1616500052 RDMA bytes rec:          0
CYCLE:   1616500052 RDMA total latency:          0
CYCLE:   1616500052 WDMA bytes sent:          0
CYCLE:   1616500052 WDMA total latency:          0
CYCLE:   1617000052 RDMA bytes rec:          0
CYCLE:   1617000052 RDMA total latency:          0
CYCLE:   1617000052 WDMA bytes sent:          0
CYCLE:   1617000052 WDMA total latency:          0
CYCLE:   1617500052 RDMA bytes rec:          0
CYCLE:   1617500052 RDMA total latency:          0
CYCLE:   1617500052 WDMA bytes sent:          0
CYCLE:   1617500052 WDMA total latency:          0
CYCLE:   1618000052 Utilization ld q (incomplete):  0
CYCLE:   1618000052 RDMA bytes rec:          0
CYCLE:   1618000052 Utilization st q:  0
CYCLE:   1618000052 Utilization ld q:  0
CYCLE:   1618000052 Utilization:  0
CYCLE:   1618000052 Utilization ld q:  0
CYCLE:   1618000052 Utilization st q:  0
CYCLE:   1618000052 RDMA total latency:          0
CYCLE:   1618000052 Utilization st q (incomplete):  0
CYCLE:   1618000052 WDMA bytes sent:          0
CYCLE:   1618000052 Utilization ex q:  0
CYCLE:   1618000052 Utilization ex q (incomplete):  0
CYCLE:   1618000052 Utilization st q (incomplete):  0
CYCLE:   1618000052 Utilization ld q (incomplete):  0
CYCLE:   1618000052 WDMA total latency:          0
CYCLE:   1618000052 Utilization ex q:  0
CYCLE:   1618000052 Utilization:  0
CYCLE:   1618000052 Utilization ex q (incomplete):  0
CYCLE:   1618500052 RDMA bytes rec:          0
CYCLE:   1618500052 RDMA total latency:          0
CYCLE:   1618500052 WDMA bytes sent:          0
CYCLE:   1618500052 WDMA total latency:          0
CYCLE:   1619000052 RDMA bytes rec:          0
CYCLE:   1619000052 RDMA total latency:          0
CYCLE:   1619000052 WDMA bytes sent:          0
CYCLE:   1619000052 WDMA total latency:          0
CYCLE:   1619500052 RDMA bytes rec:          0
CYCLE:   1619500052 RDMA total latency:          0
CYCLE:   1619500052 WDMA bytes sent:          0
CYCLE:   1619500052 WDMA total latency:          0
CYCLE:   1620000052 Utilization ld q (incomplete):  0
CYCLE:   1620000052 RDMA bytes rec:          0
CYCLE:   1620000052 Utilization st q:  0
CYCLE:   1620000052 Utilization ld q:  0
CYCLE:   1620000052 Utilization:  0
CYCLE:   1620000052 Utilization ld q:  0
CYCLE:   1620000052 Utilization st q:  0
CYCLE:   1620000052 RDMA total latency:          0
CYCLE:   1620000052 Utilization st q (incomplete):  0
CYCLE:   1620000052 WDMA bytes sent:          0
CYCLE:   1620000052 Utilization ex q:  0
CYCLE:   1620000052 Utilization ex q (incomplete):  0
CYCLE:   1620000052 Utilization st q (incomplete):  0
CYCLE:   1620000052 Utilization ld q (incomplete):  0
CYCLE:   1620000052 WDMA total latency:          0
CYCLE:   1620000052 Utilization ex q:  0
CYCLE:   1620000052 Utilization:  0
CYCLE:   1620000052 Utilization ex q (incomplete):  0
CYCLE:   1620500052 RDMA bytes rec:          0
CYCLE:   1620500052 RDMA total latency:          0
CYCLE:   1620500052 WDMA bytes sent:          0
CYCLE:   1620500052 WDMA total latency:          0
CYCLE:   1621000052 RDMA bytes rec:          0
CYCLE:   1621000052 RDMA total latency:          0
CYCLE:   1621000052 WDMA bytes sent:          0
CYCLE:   1621000052 WDMA total latency:          0
CYCLE:   1621500052 RDMA bytes rec:          0
CYCLE:   1621500052 RDMA total latency:          0
CYCLE:   1621500052 WDMA bytes sent:          0
CYCLE:   1621500052 WDMA total latency:          0
CYCLE:   1622000052 Utilization ld q (incomplete):  0
CYCLE:   1622000052 RDMA bytes rec:          0
CYCLE:   1622000052 Utilization st q:  0
CYCLE:   1622000052 Utilization ld q:  0
CYCLE:   1622000052 Utilization:  0
CYCLE:   1622000052 Utilization ld q:  0
CYCLE:   1622000052 Utilization st q:  0
CYCLE:   1622000052 RDMA total latency:          0
CYCLE:   1622000052 Utilization st q (incomplete):  0
CYCLE:   1622000052 WDMA bytes sent:          0
CYCLE:   1622000052 Utilization ex q:  0
CYCLE:   1622000052 Utilization ex q (incomplete):  0
CYCLE:   1622000052 Utilization st q (incomplete):  0
CYCLE:   1622000052 Utilization ld q (incomplete):  0
CYCLE:   1622000052 WDMA total latency:          0
CYCLE:   1622000052 Utilization ex q:  0
CYCLE:   1622000052 Utilization:  0
CYCLE:   1622000052 Utilization ex q (incomplete):  0
CYCLE:   1622500052 RDMA bytes rec:          0
CYCLE:   1622500052 RDMA total latency:          0
CYCLE:   1622500052 WDMA bytes sent:          0
CYCLE:   1622500052 WDMA total latency:          0
CYCLE:   1623000052 RDMA bytes rec:          0
CYCLE:   1623000052 RDMA total latency:          0
CYCLE:   1623000052 WDMA bytes sent:          0
CYCLE:   1623000052 WDMA total latency:          0
CYCLE:   1623500052 RDMA bytes rec:          0
CYCLE:   1623500052 RDMA total latency:          0
CYCLE:   1623500052 WDMA bytes sent:          0
CYCLE:   1623500052 WDMA total latency:          0
CYCLE:   1624000052 Utilization ld q (incomplete):  0
CYCLE:   1624000052 RDMA bytes rec:          0
CYCLE:   1624000052 Utilization st q:  0
CYCLE:   1624000052 Utilization ld q:  0
CYCLE:   1624000052 Utilization:  0
CYCLE:   1624000052 Utilization ld q:  0
CYCLE:   1624000052 Utilization st q:  0
CYCLE:   1624000052 RDMA total latency:          0
CYCLE:   1624000052 Utilization st q (incomplete):  0
CYCLE:   1624000052 WDMA bytes sent:          0
CYCLE:   1624000052 Utilization ex q:  0
CYCLE:   1624000052 Utilization ex q (incomplete):  0
CYCLE:   1624000052 Utilization st q (incomplete):  0
CYCLE:   1624000052 Utilization ld q (incomplete):  0
CYCLE:   1624000052 WDMA total latency:          0
CYCLE:   1624000052 Utilization ex q:  0
CYCLE:   1624000052 Utilization:  0
CYCLE:   1624000052 Utilization ex q (incomplete):  0
CYCLE:   1624500052 RDMA bytes rec:          0
CYCLE:   1624500052 RDMA total latency:          0
CYCLE:   1624500052 WDMA bytes sent:          0
CYCLE:   1624500052 WDMA total latency:          0
CYCLE:   1625000052 RDMA bytes rec:          0
CYCLE:   1625000052 RDMA total latency:          0
CYCLE:   1625000052 WDMA bytes sent:          0
CYCLE:   1625000052 WDMA total latency:          0
CYCLE:   1625500052 RDMA bytes rec:          0
CYCLE:   1625500052 RDMA total latency:          0
CYCLE:   1625500052 WDMA bytes sent:          0
CYCLE:   1625500052 WDMA total latency:          0
CYCLE:   1626000052 Utilization ld q (incomplete):  0
CYCLE:   1626000052 RDMA bytes rec:          0
CYCLE:   1626000052 Utilization st q:  0
CYCLE:   1626000052 Utilization ld q:  0
CYCLE:   1626000052 Utilization:  0
CYCLE:   1626000052 Utilization ld q:  0
CYCLE:   1626000052 Utilization st q:  0
CYCLE:   1626000052 RDMA total latency:          0
CYCLE:   1626000052 Utilization st q (incomplete):  0
CYCLE:   1626000052 WDMA bytes sent:          0
CYCLE:   1626000052 Utilization ex q:  0
CYCLE:   1626000052 Utilization ex q (incomplete):  0
CYCLE:   1626000052 Utilization st q (incomplete):  0
CYCLE:   1626000052 Utilization ld q (incomplete):  0
CYCLE:   1626000052 WDMA total latency:          0
CYCLE:   1626000052 Utilization ex q:  0
CYCLE:   1626000052 Utilization:  0
CYCLE:   1626000052 Utilization ex q (incomplete):  0
CYCLE:   1626500052 RDMA bytes rec:          0
CYCLE:   1626500052 RDMA total latency:          0
CYCLE:   1626500052 WDMA bytes sent:          0
CYCLE:   1626500052 WDMA total latency:          0
CYCLE:   1627000052 RDMA bytes rec:          0
CYCLE:   1627000052 RDMA total latency:          0
CYCLE:   1627000052 WDMA bytes sent:          0
CYCLE:   1627000052 WDMA total latency:          0
CYCLE:   1627500052 RDMA bytes rec:          0
CYCLE:   1627500052 RDMA total latency:          0
CYCLE:   1627500052 WDMA bytes sent:          0
CYCLE:   1627500052 WDMA total latency:          0
CYCLE:   1628000052 Utilization ld q (incomplete):  0
CYCLE:   1628000052 RDMA bytes rec:          0
CYCLE:   1628000052 Utilization st q:  0
CYCLE:   1628000052 Utilization ld q:  0
CYCLE:   1628000052 Utilization:  0
CYCLE:   1628000052 Utilization ld q:  0
CYCLE:   1628000052 Utilization st q:  0
CYCLE:   1628000052 RDMA total latency:          0
CYCLE:   1628000052 Utilization st q (incomplete):  0
CYCLE:   1628000052 WDMA bytes sent:          0
CYCLE:   1628000052 Utilization ex q:  0
CYCLE:   1628000052 Utilization ex q (incomplete):  0
CYCLE:   1628000052 Utilization st q (incomplete):  0
CYCLE:   1628000052 Utilization ld q (incomplete):  0
CYCLE:   1628000052 WDMA total latency:          0
CYCLE:   1628000052 Utilization ex q:  0
CYCLE:   1628000052 Utilization:  0
CYCLE:   1628000052 Utilization ex q (incomplete):  0
CYCLE:   1628500052 RDMA bytes rec:          0
CYCLE:   1628500052 RDMA total latency:          0
CYCLE:   1628500052 WDMA bytes sent:          0
CYCLE:   1628500052 WDMA total latency:          0
CYCLE:   1629000052 RDMA bytes rec:          0
CYCLE:   1629000052 RDMA total latency:          0
CYCLE:   1629000052 WDMA bytes sent:          0
CYCLE:   1629000052 WDMA total latency:          0
CYCLE:   1629500052 RDMA bytes rec:          0
CYCLE:   1629500052 RDMA total latency:          0
CYCLE:   1629500052 WDMA bytes sent:          0
CYCLE:   1629500052 WDMA total latency:          0
CYCLE:   1630000052 Utilization ld q (incomplete):  0
CYCLE:   1630000052 RDMA bytes rec:          0
CYCLE:   1630000052 Utilization st q:  0
CYCLE:   1630000052 Utilization ld q:  0
CYCLE:   1630000052 Utilization:  0
CYCLE:   1630000052 Utilization ld q:  0
CYCLE:   1630000052 Utilization st q:  0
CYCLE:   1630000052 RDMA total latency:          0
CYCLE:   1630000052 Utilization st q (incomplete):  0
CYCLE:   1630000052 WDMA bytes sent:          0
CYCLE:   1630000052 Utilization ex q:  0
CYCLE:   1630000052 Utilization ex q (incomplete):  0
CYCLE:   1630000052 Utilization st q (incomplete):  0
CYCLE:   1630000052 Utilization ld q (incomplete):  0
CYCLE:   1630000052 WDMA total latency:          0
CYCLE:   1630000052 Utilization ex q:  0
CYCLE:   1630000052 Utilization:  0
CYCLE:   1630000052 Utilization ex q (incomplete):  0
CYCLE:   1630500052 RDMA bytes rec:          0
CYCLE:   1630500052 RDMA total latency:          0
CYCLE:   1630500052 WDMA bytes sent:          0
CYCLE:   1630500052 WDMA total latency:          0
CYCLE:   1631000052 RDMA bytes rec:          0
CYCLE:   1631000052 RDMA total latency:          0
CYCLE:   1631000052 WDMA bytes sent:          0
CYCLE:   1631000052 WDMA total latency:          0
CYCLE:   1631500052 RDMA bytes rec:          0
CYCLE:   1631500052 RDMA total latency:          0
CYCLE:   1631500052 WDMA bytes sent:          0
CYCLE:   1631500052 WDMA total latency:          0
CYCLE:   1632000052 Utilization ld q (incomplete):  0
CYCLE:   1632000052 RDMA bytes rec:          0
CYCLE:   1632000052 Utilization st q:  0
CYCLE:   1632000052 Utilization ld q:  0
CYCLE:   1632000052 Utilization:  0
CYCLE:   1632000052 Utilization ld q:  0
CYCLE:   1632000052 Utilization st q:  0
CYCLE:   1632000052 RDMA total latency:          0
CYCLE:   1632000052 Utilization st q (incomplete):  0
CYCLE:   1632000052 WDMA bytes sent:          0
CYCLE:   1632000052 Utilization ex q:  0
CYCLE:   1632000052 Utilization ex q (incomplete):  0
CYCLE:   1632000052 Utilization st q (incomplete):  0
CYCLE:   1632000052 Utilization ld q (incomplete):  0
CYCLE:   1632000052 WDMA total latency:          0
CYCLE:   1632000052 Utilization ex q:  0
CYCLE:   1632000052 Utilization:  0
CYCLE:   1632000052 Utilization ex q (incomplete):  0
CYCLE:   1632500052 RDMA bytes rec:          0
CYCLE:   1632500052 RDMA total latency:          0
CYCLE:   1632500052 WDMA bytes sent:          0
CYCLE:   1632500052 WDMA total latency:          0
CYCLE:   1633000052 RDMA bytes rec:          0
CYCLE:   1633000052 RDMA total latency:          0
CYCLE:   1633000052 WDMA bytes sent:          0
CYCLE:   1633000052 WDMA total latency:          0
CYCLE:   1633500052 RDMA bytes rec:          0
CYCLE:   1633500052 RDMA total latency:          0
CYCLE:   1633500052 WDMA bytes sent:          0
CYCLE:   1633500052 WDMA total latency:          0
CYCLE:   1634000052 Utilization ld q (incomplete):  0
CYCLE:   1634000052 RDMA bytes rec:          0
CYCLE:   1634000052 Utilization st q:  0
CYCLE:   1634000052 Utilization ld q:  0
CYCLE:   1634000052 Utilization:  0
CYCLE:   1634000052 Utilization ld q:  0
CYCLE:   1634000052 Utilization st q:  0
CYCLE:   1634000052 RDMA total latency:          0
CYCLE:   1634000052 Utilization st q (incomplete):  0
CYCLE:   1634000052 WDMA bytes sent:          0
CYCLE:   1634000052 Utilization ex q:  0
CYCLE:   1634000052 Utilization ex q (incomplete):  0
CYCLE:   1634000052 Utilization st q (incomplete):  0
CYCLE:   1634000052 Utilization ld q (incomplete):  0
CYCLE:   1634000052 WDMA total latency:          0
CYCLE:   1634000052 Utilization ex q:  0
CYCLE:   1634000052 Utilization:  0
CYCLE:   1634000052 Utilization ex q (incomplete):  0
CYCLE:   1634500052 RDMA bytes rec:          0
CYCLE:   1634500052 RDMA total latency:          0
CYCLE:   1634500052 WDMA bytes sent:          0
CYCLE:   1634500052 WDMA total latency:          0
CYCLE:   1635000052 RDMA bytes rec:          0
CYCLE:   1635000052 RDMA total latency:          0
CYCLE:   1635000052 WDMA bytes sent:          0
CYCLE:   1635000052 WDMA total latency:          0
CYCLE:   1635500052 RDMA bytes rec:          0
CYCLE:   1635500052 RDMA total latency:          0
CYCLE:   1635500052 WDMA bytes sent:          0
CYCLE:   1635500052 WDMA total latency:          0
CYCLE:   1636000052 Utilization ld q (incomplete):  0
CYCLE:   1636000052 RDMA bytes rec:          0
CYCLE:   1636000052 Utilization st q:  0
CYCLE:   1636000052 Utilization ld q:  0
CYCLE:   1636000052 Utilization:  0
CYCLE:   1636000052 Utilization ld q:  0
CYCLE:   1636000052 Utilization st q:  0
CYCLE:   1636000052 RDMA total latency:          0
CYCLE:   1636000052 Utilization st q (incomplete):  0
CYCLE:   1636000052 WDMA bytes sent:          0
CYCLE:   1636000052 Utilization ex q:  0
CYCLE:   1636000052 Utilization ex q (incomplete):  0
CYCLE:   1636000052 Utilization st q (incomplete):  0
CYCLE:   1636000052 Utilization ld q (incomplete):  0
CYCLE:   1636000052 WDMA total latency:          0
CYCLE:   1636000052 Utilization ex q:  0
CYCLE:   1636000052 Utilization:  0
CYCLE:   1636000052 Utilization ex q (incomplete):  0
CYCLE:   1636500052 RDMA bytes rec:          0
CYCLE:   1636500052 RDMA total latency:          0
CYCLE:   1636500052 WDMA bytes sent:          0
CYCLE:   1636500052 WDMA total latency:          0
CYCLE:   1637000052 RDMA bytes rec:          0
CYCLE:   1637000052 RDMA total latency:          0
CYCLE:   1637000052 WDMA bytes sent:          0
CYCLE:   1637000052 WDMA total latency:          0
CYCLE:   1637500052 RDMA bytes rec:          0
CYCLE:   1637500052 RDMA total latency:          0
CYCLE:   1637500052 WDMA bytes sent:          0
CYCLE:   1637500052 WDMA total latency:          0
CYCLE:   1638000052 Utilization ld q (incomplete):  0
CYCLE:   1638000052 RDMA bytes rec:          0
CYCLE:   1638000052 Utilization st q:  0
CYCLE:   1638000052 Utilization ld q:  0
CYCLE:   1638000052 Utilization:  0
CYCLE:   1638000052 Utilization ld q:  0
CYCLE:   1638000052 Utilization st q:  0
CYCLE:   1638000052 RDMA total latency:          0
CYCLE:   1638000052 Utilization st q (incomplete):  0
CYCLE:   1638000052 WDMA bytes sent:          0
CYCLE:   1638000052 Utilization ex q:  0
CYCLE:   1638000052 Utilization ex q (incomplete):  0
CYCLE:   1638000052 Utilization st q (incomplete):  0
CYCLE:   1638000052 Utilization ld q (incomplete):  0
CYCLE:   1638000052 WDMA total latency:          0
CYCLE:   1638000052 Utilization ex q:  0
CYCLE:   1638000052 Utilization:  0
CYCLE:   1638000052 Utilization ex q (incomplete):  0
CYCLE:   1638500052 RDMA bytes rec:          0
CYCLE:   1638500052 RDMA total latency:          0
CYCLE:   1638500052 WDMA bytes sent:          0
CYCLE:   1638500052 WDMA total latency:          0
CYCLE:   1639000052 RDMA bytes rec:          0
CYCLE:   1639000052 RDMA total latency:          0
CYCLE:   1639000052 WDMA bytes sent:          0
CYCLE:   1639000052 WDMA total latency:          0
CYCLE:   1639500052 RDMA bytes rec:          0
CYCLE:   1639500052 RDMA total latency:          0
CYCLE:   1639500052 WDMA bytes sent:          0
CYCLE:   1639500052 WDMA total latency:          0
CYCLE:   1640000052 Utilization ld q (incomplete):  0
CYCLE:   1640000052 RDMA bytes rec:          0
CYCLE:   1640000052 Utilization st q:  0
CYCLE:   1640000052 Utilization ld q:  0
CYCLE:   1640000052 Utilization:  0
CYCLE:   1640000052 Utilization ld q:  0
CYCLE:   1640000052 Utilization st q:  0
CYCLE:   1640000052 RDMA total latency:          0
CYCLE:   1640000052 Utilization st q (incomplete):  0
CYCLE:   1640000052 WDMA bytes sent:          0
CYCLE:   1640000052 Utilization ex q:  0
CYCLE:   1640000052 Utilization ex q (incomplete):  0
CYCLE:   1640000052 Utilization st q (incomplete):  0
CYCLE:   1640000052 Utilization ld q (incomplete):  0
CYCLE:   1640000052 WDMA total latency:          0
CYCLE:   1640000052 Utilization ex q:  0
CYCLE:   1640000052 Utilization:  0
CYCLE:   1640000052 Utilization ex q (incomplete):  0
CYCLE:   1640500052 RDMA bytes rec:          0
CYCLE:   1640500052 RDMA total latency:          0
CYCLE:   1640500052 WDMA bytes sent:          0
CYCLE:   1640500052 WDMA total latency:          0
CYCLE:   1641000052 RDMA bytes rec:          0
CYCLE:   1641000052 RDMA total latency:          0
CYCLE:   1641000052 WDMA bytes sent:          0
CYCLE:   1641000052 WDMA total latency:          0
CYCLE:   1641500052 RDMA bytes rec:          0
CYCLE:   1641500052 RDMA total latency:          0
CYCLE:   1641500052 WDMA bytes sent:          0
CYCLE:   1641500052 WDMA total latency:          0
CYCLE:   1642000052 Utilization ld q (incomplete):  0
CYCLE:   1642000052 RDMA bytes rec:          0
CYCLE:   1642000052 Utilization st q:  0
CYCLE:   1642000052 Utilization ld q:  0
CYCLE:   1642000052 Utilization:  0
CYCLE:   1642000052 Utilization ld q:  0
CYCLE:   1642000052 Utilization st q:  0
CYCLE:   1642000052 RDMA total latency:          0
CYCLE:   1642000052 Utilization st q (incomplete):  0
CYCLE:   1642000052 WDMA bytes sent:          0
CYCLE:   1642000052 Utilization ex q:  0
CYCLE:   1642000052 Utilization ex q (incomplete):  0
CYCLE:   1642000052 Utilization st q (incomplete):  0
CYCLE:   1642000052 Utilization ld q (incomplete):  0
CYCLE:   1642000052 WDMA total latency:          0
CYCLE:   1642000052 Utilization ex q:  0
CYCLE:   1642000052 Utilization:  0
CYCLE:   1642000052 Utilization ex q (incomplete):  0
CYCLE:   1642500052 RDMA bytes rec:          0
CYCLE:   1642500052 RDMA total latency:          0
CYCLE:   1642500052 WDMA bytes sent:          0
CYCLE:   1642500052 WDMA total latency:          0
CYCLE:   1643000052 RDMA bytes rec:          0
CYCLE:   1643000052 RDMA total latency:          0
CYCLE:   1643000052 WDMA bytes sent:          0
CYCLE:   1643000052 WDMA total latency:          0
CYCLE:   1643500052 RDMA bytes rec:          0
CYCLE:   1643500052 RDMA total latency:          0
CYCLE:   1643500052 WDMA bytes sent:          0
CYCLE:   1643500052 WDMA total latency:          0
CYCLE:   1644000052 Utilization ld q (incomplete):  0
CYCLE:   1644000052 RDMA bytes rec:          0
CYCLE:   1644000052 Utilization st q:  0
CYCLE:   1644000052 Utilization ld q:  0
CYCLE:   1644000052 Utilization:  0
CYCLE:   1644000052 Utilization ld q:  0
CYCLE:   1644000052 Utilization st q:  0
CYCLE:   1644000052 RDMA total latency:          0
CYCLE:   1644000052 Utilization st q (incomplete):  0
CYCLE:   1644000052 WDMA bytes sent:          0
CYCLE:   1644000052 Utilization ex q:  0
CYCLE:   1644000052 Utilization ex q (incomplete):  0
CYCLE:   1644000052 Utilization st q (incomplete):  0
CYCLE:   1644000052 Utilization ld q (incomplete):  0
CYCLE:   1644000052 WDMA total latency:          0
CYCLE:   1644000052 Utilization ex q:  0
CYCLE:   1644000052 Utilization:  0
CYCLE:   1644000052 Utilization ex q (incomplete):  0
CYCLE:   1644500052 RDMA bytes rec:          0
CYCLE:   1644500052 RDMA total latency:          0
CYCLE:   1644500052 WDMA bytes sent:          0
CYCLE:   1644500052 WDMA total latency:          0
CYCLE:   1645000052 RDMA bytes rec:          0
CYCLE:   1645000052 RDMA total latency:          0
CYCLE:   1645000052 WDMA bytes sent:          0
CYCLE:   1645000052 WDMA total latency:          0
CYCLE:   1645500052 RDMA bytes rec:          0
CYCLE:   1645500052 RDMA total latency:          0
CYCLE:   1645500052 WDMA bytes sent:          0
CYCLE:   1645500052 WDMA total latency:          0
CYCLE:   1646000052 Utilization ld q (incomplete):  0
CYCLE:   1646000052 RDMA bytes rec:          0
CYCLE:   1646000052 Utilization st q:  0
CYCLE:   1646000052 Utilization ld q:  0
CYCLE:   1646000052 Utilization:  0
CYCLE:   1646000052 Utilization ld q:  0
CYCLE:   1646000052 Utilization st q:  0
CYCLE:   1646000052 RDMA total latency:          0
CYCLE:   1646000052 Utilization st q (incomplete):  0
CYCLE:   1646000052 WDMA bytes sent:          0
CYCLE:   1646000052 Utilization ex q:  0
CYCLE:   1646000052 Utilization ex q (incomplete):  0
CYCLE:   1646000052 Utilization st q (incomplete):  0
CYCLE:   1646000052 Utilization ld q (incomplete):  0
CYCLE:   1646000052 WDMA total latency:          0
CYCLE:   1646000052 Utilization ex q:  0
CYCLE:   1646000052 Utilization:  0
CYCLE:   1646000052 Utilization ex q (incomplete):  0
CYCLE:   1646500052 RDMA bytes rec:          0
CYCLE:   1646500052 RDMA total latency:          0
CYCLE:   1646500052 WDMA bytes sent:          0
CYCLE:   1646500052 WDMA total latency:          0
CYCLE:   1647000052 RDMA bytes rec:          0
CYCLE:   1647000052 RDMA total latency:          0
CYCLE:   1647000052 WDMA bytes sent:          0
CYCLE:   1647000052 WDMA total latency:          0
CYCLE:   1647500052 RDMA bytes rec:          0
CYCLE:   1647500052 RDMA total latency:          0
CYCLE:   1647500052 WDMA bytes sent:          0
CYCLE:   1647500052 WDMA total latency:          0
CYCLE:   1648000052 Utilization ld q (incomplete):  0
CYCLE:   1648000052 RDMA bytes rec:          0
CYCLE:   1648000052 Utilization st q:  0
CYCLE:   1648000052 Utilization ld q:  0
CYCLE:   1648000052 Utilization:  0
CYCLE:   1648000052 Utilization ld q:  0
CYCLE:   1648000052 Utilization st q:  0
CYCLE:   1648000052 RDMA total latency:          0
CYCLE:   1648000052 Utilization st q (incomplete):  0
CYCLE:   1648000052 WDMA bytes sent:          0
CYCLE:   1648000052 Utilization ex q:  0
CYCLE:   1648000052 Utilization ex q (incomplete):  0
CYCLE:   1648000052 Utilization st q (incomplete):  0
CYCLE:   1648000052 Utilization ld q (incomplete):  0
CYCLE:   1648000052 WDMA total latency:          0
CYCLE:   1648000052 Utilization ex q:  0
CYCLE:   1648000052 Utilization:  0
CYCLE:   1648000052 Utilization ex q (incomplete):  0
CYCLE:   1648500052 RDMA bytes rec:          0
CYCLE:   1648500052 RDMA total latency:          0
CYCLE:   1648500052 WDMA bytes sent:          0
CYCLE:   1648500052 WDMA total latency:          0
CYCLE:   1649000052 RDMA bytes rec:          0
CYCLE:   1649000052 RDMA total latency:          0
CYCLE:   1649000052 WDMA bytes sent:          0
CYCLE:   1649000052 WDMA total latency:          0
CYCLE:   1649500052 RDMA bytes rec:          0
CYCLE:   1649500052 RDMA total latency:          0
CYCLE:   1649500052 WDMA bytes sent:          0
CYCLE:   1649500052 WDMA total latency:          0
CYCLE:   1650000052 Utilization ld q (incomplete):  0
CYCLE:   1650000052 RDMA bytes rec:          0
CYCLE:   1650000052 Utilization st q:  0
CYCLE:   1650000052 Utilization ld q:  0
CYCLE:   1650000052 Utilization:  0
CYCLE:   1650000052 Utilization ld q:  0
CYCLE:   1650000052 Utilization st q:  0
CYCLE:   1650000052 RDMA total latency:          0
CYCLE:   1650000052 Utilization st q (incomplete):  0
CYCLE:   1650000052 WDMA bytes sent:          0
CYCLE:   1650000052 Utilization ex q:  0
CYCLE:   1650000052 Utilization ex q (incomplete):  0
CYCLE:   1650000052 Utilization st q (incomplete):  0
CYCLE:   1650000052 Utilization ld q (incomplete):  0
CYCLE:   1650000052 WDMA total latency:          0
CYCLE:   1650000052 Utilization ex q:  0
CYCLE:   1650000052 Utilization:  0
CYCLE:   1650000052 Utilization ex q (incomplete):  0
CYCLE:   1650500052 RDMA bytes rec:          0
CYCLE:   1650500052 RDMA total latency:          0
CYCLE:   1650500052 WDMA bytes sent:          0
CYCLE:   1650500052 WDMA total latency:          0
CYCLE:   1651000052 RDMA bytes rec:          0
CYCLE:   1651000052 RDMA total latency:          0
CYCLE:   1651000052 WDMA bytes sent:          0
CYCLE:   1651000052 WDMA total latency:          0
CYCLE:   1651500052 RDMA bytes rec:          0
CYCLE:   1651500052 RDMA total latency:          0
CYCLE:   1651500052 WDMA bytes sent:          0
CYCLE:   1651500052 WDMA total latency:          0
CYCLE:   1652000052 Utilization ld q (incomplete):  0
CYCLE:   1652000052 RDMA bytes rec:          0
CYCLE:   1652000052 Utilization st q:  0
CYCLE:   1652000052 Utilization ld q:  0
CYCLE:   1652000052 Utilization:  0
CYCLE:   1652000052 Utilization ld q:  0
CYCLE:   1652000052 Utilization st q:  0
CYCLE:   1652000052 RDMA total latency:          0
CYCLE:   1652000052 Utilization st q (incomplete):  0
CYCLE:   1652000052 WDMA bytes sent:          0
CYCLE:   1652000052 Utilization ex q:  0
CYCLE:   1652000052 Utilization ex q (incomplete):  0
CYCLE:   1652000052 Utilization st q (incomplete):  0
CYCLE:   1652000052 Utilization ld q (incomplete):  0
CYCLE:   1652000052 WDMA total latency:          0
CYCLE:   1652000052 Utilization ex q:  0
CYCLE:   1652000052 Utilization:  0
CYCLE:   1652000052 Utilization ex q (incomplete):  0
CYCLE:   1652500052 RDMA bytes rec:          0
CYCLE:   1652500052 RDMA total latency:          0
CYCLE:   1652500052 WDMA bytes sent:          0
CYCLE:   1652500052 WDMA total latency:          0
CYCLE:   1653000052 RDMA bytes rec:          0
CYCLE:   1653000052 RDMA total latency:          0
CYCLE:   1653000052 WDMA bytes sent:          0
CYCLE:   1653000052 WDMA total latency:          0
CYCLE:   1653500052 RDMA bytes rec:          0
CYCLE:   1653500052 RDMA total latency:          0
CYCLE:   1653500052 WDMA bytes sent:          0
CYCLE:   1653500052 WDMA total latency:          0
CYCLE:   1654000052 Utilization ld q (incomplete):  0
CYCLE:   1654000052 RDMA bytes rec:          0
CYCLE:   1654000052 Utilization st q:  0
CYCLE:   1654000052 Utilization ld q:  0
CYCLE:   1654000052 Utilization:  0
CYCLE:   1654000052 Utilization ld q:  0
CYCLE:   1654000052 Utilization st q:  0
CYCLE:   1654000052 RDMA total latency:          0
CYCLE:   1654000052 Utilization st q (incomplete):  0
CYCLE:   1654000052 WDMA bytes sent:          0
CYCLE:   1654000052 Utilization ex q:  0
CYCLE:   1654000052 Utilization ex q (incomplete):  0
CYCLE:   1654000052 Utilization st q (incomplete):  0
CYCLE:   1654000052 Utilization ld q (incomplete):  0
CYCLE:   1654000052 WDMA total latency:          0
CYCLE:   1654000052 Utilization ex q:  0
CYCLE:   1654000052 Utilization:  0
CYCLE:   1654000052 Utilization ex q (incomplete):  0
CYCLE:   1654500052 RDMA bytes rec:          0
CYCLE:   1654500052 RDMA total latency:          0
CYCLE:   1654500052 WDMA bytes sent:          0
CYCLE:   1654500052 WDMA total latency:          0
CYCLE:   1655000052 RDMA bytes rec:          0
CYCLE:   1655000052 RDMA total latency:          0
CYCLE:   1655000052 WDMA bytes sent:          0
CYCLE:   1655000052 WDMA total latency:          0
CYCLE:   1655500052 RDMA bytes rec:          0
CYCLE:   1655500052 RDMA total latency:          0
CYCLE:   1655500052 WDMA bytes sent:          0
CYCLE:   1655500052 WDMA total latency:          0
CYCLE:   1656000052 Utilization ld q (incomplete):  0
CYCLE:   1656000052 RDMA bytes rec:          0
CYCLE:   1656000052 Utilization st q:  0
CYCLE:   1656000052 Utilization ld q:  0
CYCLE:   1656000052 Utilization:  0
CYCLE:   1656000052 Utilization ld q:  0
CYCLE:   1656000052 Utilization st q:  0
CYCLE:   1656000052 RDMA total latency:          0
CYCLE:   1656000052 Utilization st q (incomplete):  0
CYCLE:   1656000052 WDMA bytes sent:          0
CYCLE:   1656000052 Utilization ex q:  0
CYCLE:   1656000052 Utilization ex q (incomplete):  0
CYCLE:   1656000052 Utilization st q (incomplete):  0
CYCLE:   1656000052 Utilization ld q (incomplete):  0
CYCLE:   1656000052 WDMA total latency:          0
CYCLE:   1656000052 Utilization ex q:  0
CYCLE:   1656000052 Utilization:  0
CYCLE:   1656000052 Utilization ex q (incomplete):  0
CYCLE:   1656500052 RDMA bytes rec:          0
CYCLE:   1656500052 RDMA total latency:          0
CYCLE:   1656500052 WDMA bytes sent:          0
CYCLE:   1656500052 WDMA total latency:          0
CYCLE:   1657000052 RDMA bytes rec:          0
CYCLE:   1657000052 RDMA total latency:          0
CYCLE:   1657000052 WDMA bytes sent:          0
CYCLE:   1657000052 WDMA total latency:          0
CYCLE:   1657500052 RDMA bytes rec:          0
CYCLE:   1657500052 RDMA total latency:          0
CYCLE:   1657500052 WDMA bytes sent:          0
CYCLE:   1657500052 WDMA total latency:          0
CYCLE:   1658000052 Utilization ld q (incomplete):  0
CYCLE:   1658000052 RDMA bytes rec:          0
CYCLE:   1658000052 Utilization st q:  0
CYCLE:   1658000052 Utilization ld q:  0
CYCLE:   1658000052 Utilization:  0
CYCLE:   1658000052 Utilization ld q:  0
CYCLE:   1658000052 Utilization st q:  0
CYCLE:   1658000052 RDMA total latency:          0
CYCLE:   1658000052 Utilization st q (incomplete):  0
CYCLE:   1658000052 WDMA bytes sent:          0
CYCLE:   1658000052 Utilization ex q:  0
CYCLE:   1658000052 Utilization ex q (incomplete):  0
CYCLE:   1658000052 Utilization st q (incomplete):  0
CYCLE:   1658000052 Utilization ld q (incomplete):  0
CYCLE:   1658000052 WDMA total latency:          0
CYCLE:   1658000052 Utilization ex q:  0
CYCLE:   1658000052 Utilization:  0
CYCLE:   1658000052 Utilization ex q (incomplete):  0
CYCLE:   1658500052 RDMA bytes rec:          0
CYCLE:   1658500052 RDMA total latency:          0
CYCLE:   1658500052 WDMA bytes sent:          0
CYCLE:   1658500052 WDMA total latency:          0
CYCLE:   1659000052 RDMA bytes rec:          0
CYCLE:   1659000052 RDMA total latency:          0
CYCLE:   1659000052 WDMA bytes sent:          0
CYCLE:   1659000052 WDMA total latency:          0
CYCLE:   1659500052 RDMA bytes rec:          0
CYCLE:   1659500052 RDMA total latency:          0
CYCLE:   1659500052 WDMA bytes sent:          0
CYCLE:   1659500052 WDMA total latency:          0
CYCLE:   1660000052 Utilization ld q (incomplete):  0
CYCLE:   1660000052 RDMA bytes rec:          0
CYCLE:   1660000052 Utilization st q:  0
CYCLE:   1660000052 Utilization ld q:  0
CYCLE:   1660000052 Utilization:  0
CYCLE:   1660000052 Utilization ld q:  0
CYCLE:   1660000052 Utilization st q:  0
CYCLE:   1660000052 RDMA total latency:          0
CYCLE:   1660000052 Utilization st q (incomplete):  0
CYCLE:   1660000052 WDMA bytes sent:          0
CYCLE:   1660000052 Utilization ex q:  0
CYCLE:   1660000052 Utilization ex q (incomplete):  0
CYCLE:   1660000052 Utilization st q (incomplete):  0
CYCLE:   1660000052 Utilization ld q (incomplete):  0
CYCLE:   1660000052 WDMA total latency:          0
CYCLE:   1660000052 Utilization ex q:  0
CYCLE:   1660000052 Utilization:  0
CYCLE:   1660000052 Utilization ex q (incomplete):  0
CYCLE:   1660500052 RDMA bytes rec:          0
CYCLE:   1660500052 RDMA total latency:          0
CYCLE:   1660500052 WDMA bytes sent:          0
CYCLE:   1660500052 WDMA total latency:          0
CYCLE:   1661000052 RDMA bytes rec:          0
CYCLE:   1661000052 RDMA total latency:          0
CYCLE:   1661000052 WDMA bytes sent:          0
CYCLE:   1661000052 WDMA total latency:          0
CYCLE:   1661500052 RDMA bytes rec:          0
CYCLE:   1661500052 RDMA total latency:          0
CYCLE:   1661500052 WDMA bytes sent:          0
CYCLE:   1661500052 WDMA total latency:          0
CYCLE:   1662000052 Utilization ld q (incomplete):  0
CYCLE:   1662000052 RDMA bytes rec:          0
CYCLE:   1662000052 Utilization st q:  0
CYCLE:   1662000052 Utilization ld q:  0
CYCLE:   1662000052 Utilization:  0
CYCLE:   1662000052 Utilization ld q:  0
CYCLE:   1662000052 Utilization st q:  0
CYCLE:   1662000052 RDMA total latency:          0
CYCLE:   1662000052 Utilization st q (incomplete):  0
CYCLE:   1662000052 WDMA bytes sent:          0
CYCLE:   1662000052 Utilization ex q:  0
CYCLE:   1662000052 Utilization ex q (incomplete):  0
CYCLE:   1662000052 Utilization st q (incomplete):  0
CYCLE:   1662000052 Utilization ld q (incomplete):  0
CYCLE:   1662000052 WDMA total latency:          0
CYCLE:   1662000052 Utilization ex q:  0
CYCLE:   1662000052 Utilization:  0
CYCLE:   1662000052 Utilization ex q (incomplete):  0
CYCLE:   1662500052 RDMA bytes rec:          0
CYCLE:   1662500052 RDMA total latency:          0
CYCLE:   1662500052 WDMA bytes sent:          0
CYCLE:   1662500052 WDMA total latency:          0
CYCLE:   1663000052 RDMA bytes rec:          0
CYCLE:   1663000052 RDMA total latency:          0
CYCLE:   1663000052 WDMA bytes sent:          0
CYCLE:   1663000052 WDMA total latency:          0
CYCLE:   1663500052 RDMA bytes rec:          0
CYCLE:   1663500052 RDMA total latency:          0
CYCLE:   1663500052 WDMA bytes sent:          0
CYCLE:   1663500052 WDMA total latency:          0
CYCLE:   1664000052 Utilization ld q (incomplete):  0
CYCLE:   1664000052 RDMA bytes rec:          0
CYCLE:   1664000052 Utilization st q:  0
CYCLE:   1664000052 Utilization ld q:  0
CYCLE:   1664000052 Utilization:  0
CYCLE:   1664000052 Utilization ld q:  0
CYCLE:   1664000052 Utilization st q:  0
CYCLE:   1664000052 RDMA total latency:          0
CYCLE:   1664000052 Utilization st q (incomplete):  0
CYCLE:   1664000052 WDMA bytes sent:          0
CYCLE:   1664000052 Utilization ex q:  0
CYCLE:   1664000052 Utilization ex q (incomplete):  0
CYCLE:   1664000052 Utilization st q (incomplete):  0
CYCLE:   1664000052 Utilization ld q (incomplete):  0
CYCLE:   1664000052 WDMA total latency:          0
CYCLE:   1664000052 Utilization ex q:  0
CYCLE:   1664000052 Utilization:  0
CYCLE:   1664000052 Utilization ex q (incomplete):  0
CYCLE:   1664500052 RDMA bytes rec:          0
CYCLE:   1664500052 RDMA total latency:          0
CYCLE:   1664500052 WDMA bytes sent:          0
CYCLE:   1664500052 WDMA total latency:          0
CYCLE:   1665000052 RDMA bytes rec:          0
CYCLE:   1665000052 RDMA total latency:          0
CYCLE:   1665000052 WDMA bytes sent:          0
CYCLE:   1665000052 WDMA total latency:          0
CYCLE:   1665500052 RDMA bytes rec:          0
CYCLE:   1665500052 RDMA total latency:          0
CYCLE:   1665500052 WDMA bytes sent:          0
CYCLE:   1665500052 WDMA total latency:          0
CYCLE:   1666000052 Utilization ld q (incomplete):  0
CYCLE:   1666000052 RDMA bytes rec:          0
CYCLE:   1666000052 Utilization st q:  0
CYCLE:   1666000052 Utilization ld q:  0
CYCLE:   1666000052 Utilization:  0
CYCLE:   1666000052 Utilization ld q:  0
CYCLE:   1666000052 Utilization st q:  0
CYCLE:   1666000052 RDMA total latency:          0
CYCLE:   1666000052 Utilization st q (incomplete):  0
CYCLE:   1666000052 WDMA bytes sent:          0
CYCLE:   1666000052 Utilization ex q:  0
CYCLE:   1666000052 Utilization ex q (incomplete):  0
CYCLE:   1666000052 Utilization st q (incomplete):  0
CYCLE:   1666000052 Utilization ld q (incomplete):  0
CYCLE:   1666000052 WDMA total latency:          0
CYCLE:   1666000052 Utilization ex q:  0
CYCLE:   1666000052 Utilization:  0
CYCLE:   1666000052 Utilization ex q (incomplete):  0
CYCLE:   1666500052 RDMA bytes rec:          0
CYCLE:   1666500052 RDMA total latency:          0
CYCLE:   1666500052 WDMA bytes sent:          0
CYCLE:   1666500052 WDMA total latency:          0
CYCLE:   1667000052 RDMA bytes rec:          0
CYCLE:   1667000052 RDMA total latency:          0
CYCLE:   1667000052 WDMA bytes sent:          0
CYCLE:   1667000052 WDMA total latency:          0
CYCLE:   1667500052 RDMA bytes rec:          0
CYCLE:   1667500052 RDMA total latency:          0
CYCLE:   1667500052 WDMA bytes sent:          0
CYCLE:   1667500052 WDMA total latency:          0
CYCLE:   1668000052 Utilization ld q (incomplete):  0
CYCLE:   1668000052 RDMA bytes rec:          0
CYCLE:   1668000052 Utilization st q:  0
CYCLE:   1668000052 Utilization ld q:  0
CYCLE:   1668000052 Utilization:  0
CYCLE:   1668000052 Utilization ld q:  0
CYCLE:   1668000052 Utilization st q:  0
CYCLE:   1668000052 RDMA total latency:          0
CYCLE:   1668000052 Utilization st q (incomplete):  0
CYCLE:   1668000052 WDMA bytes sent:          0
CYCLE:   1668000052 Utilization ex q:  0
CYCLE:   1668000052 Utilization ex q (incomplete):  0
CYCLE:   1668000052 Utilization st q (incomplete):  0
CYCLE:   1668000052 Utilization ld q (incomplete):  0
CYCLE:   1668000052 WDMA total latency:          0
CYCLE:   1668000052 Utilization ex q:  0
CYCLE:   1668000052 Utilization:  0
CYCLE:   1668000052 Utilization ex q (incomplete):  0
CYCLE:   1668500052 RDMA bytes rec:          0
CYCLE:   1668500052 RDMA total latency:          0
CYCLE:   1668500052 WDMA bytes sent:          0
CYCLE:   1668500052 WDMA total latency:          0
CYCLE:   1669000052 RDMA bytes rec:          0
CYCLE:   1669000052 RDMA total latency:          0
CYCLE:   1669000052 WDMA bytes sent:          0
CYCLE:   1669000052 WDMA total latency:          0
CYCLE:   1669500052 RDMA bytes rec:          0
CYCLE:   1669500052 RDMA total latency:          0
CYCLE:   1669500052 WDMA bytes sent:          0
CYCLE:   1669500052 WDMA total latency:          0
CYCLE:   1670000052 Utilization ld q (incomplete):  0
CYCLE:   1670000052 RDMA bytes rec:          0
CYCLE:   1670000052 Utilization st q:  0
CYCLE:   1670000052 Utilization ld q:  0
CYCLE:   1670000052 Utilization:  0
CYCLE:   1670000052 Utilization ld q:  0
CYCLE:   1670000052 Utilization st q:  0
CYCLE:   1670000052 RDMA total latency:          0
CYCLE:   1670000052 Utilization st q (incomplete):  0
CYCLE:   1670000052 WDMA bytes sent:          0
CYCLE:   1670000052 Utilization ex q:  0
CYCLE:   1670000052 Utilization ex q (incomplete):  0
CYCLE:   1670000052 Utilization st q (incomplete):  0
CYCLE:   1670000052 Utilization ld q (incomplete):  0
CYCLE:   1670000052 WDMA total latency:          0
CYCLE:   1670000052 Utilization ex q:  0
CYCLE:   1670000052 Utilization:  0
CYCLE:   1670000052 Utilization ex q (incomplete):  0
CYCLE:   1670500052 RDMA bytes rec:          0
CYCLE:   1670500052 RDMA total latency:          0
CYCLE:   1670500052 WDMA bytes sent:          0
CYCLE:   1670500052 WDMA total latency:          0
CYCLE:   1671000052 RDMA bytes rec:          0
CYCLE:   1671000052 RDMA total latency:          0
CYCLE:   1671000052 WDMA bytes sent:          0
CYCLE:   1671000052 WDMA total latency:          0
CYCLE:   1671500052 RDMA bytes rec:          0
CYCLE:   1671500052 RDMA total latency:          0
CYCLE:   1671500052 WDMA bytes sent:          0
CYCLE:   1671500052 WDMA total latency:          0
CYCLE:   1672000052 Utilization ld q (incomplete):  0
CYCLE:   1672000052 RDMA bytes rec:          0
CYCLE:   1672000052 Utilization st q:  0
CYCLE:   1672000052 Utilization ld q:  0
CYCLE:   1672000052 Utilization:  0
CYCLE:   1672000052 Utilization ld q:  0
CYCLE:   1672000052 Utilization st q:  0
CYCLE:   1672000052 RDMA total latency:          0
CYCLE:   1672000052 Utilization st q (incomplete):  0
CYCLE:   1672000052 WDMA bytes sent:          0
CYCLE:   1672000052 Utilization ex q:  0
CYCLE:   1672000052 Utilization ex q (incomplete):  0
CYCLE:   1672000052 Utilization st q (incomplete):  0
CYCLE:   1672000052 Utilization ld q (incomplete):  0
CYCLE:   1672000052 WDMA total latency:          0
CYCLE:   1672000052 Utilization ex q:  0
CYCLE:   1672000052 Utilization:  0
CYCLE:   1672000052 Utilization ex q (incomplete):  0
CYCLE:   1672500052 RDMA bytes rec:          0
CYCLE:   1672500052 RDMA total latency:          0
CYCLE:   1672500052 WDMA bytes sent:          0
CYCLE:   1672500052 WDMA total latency:          0
CYCLE:   1673000052 RDMA bytes rec:          0
CYCLE:   1673000052 RDMA total latency:          0
CYCLE:   1673000052 WDMA bytes sent:          0
CYCLE:   1673000052 WDMA total latency:          0
CYCLE:   1673500052 RDMA bytes rec:          0
CYCLE:   1673500052 RDMA total latency:          0
CYCLE:   1673500052 WDMA bytes sent:          0
CYCLE:   1673500052 WDMA total latency:          0
CYCLE:   1674000052 Utilization ld q (incomplete):  0
CYCLE:   1674000052 RDMA bytes rec:          0
CYCLE:   1674000052 Utilization st q:  0
CYCLE:   1674000052 Utilization ld q:  0
CYCLE:   1674000052 Utilization:  0
CYCLE:   1674000052 Utilization ld q:  0
CYCLE:   1674000052 Utilization st q:  0
CYCLE:   1674000052 RDMA total latency:          0
CYCLE:   1674000052 Utilization st q (incomplete):  0
CYCLE:   1674000052 WDMA bytes sent:          0
CYCLE:   1674000052 Utilization ex q:  0
CYCLE:   1674000052 Utilization ex q (incomplete):  0
CYCLE:   1674000052 Utilization st q (incomplete):  0
CYCLE:   1674000052 Utilization ld q (incomplete):  0
CYCLE:   1674000052 WDMA total latency:          0
CYCLE:   1674000052 Utilization ex q:  0
CYCLE:   1674000052 Utilization:  0
CYCLE:   1674000052 Utilization ex q (incomplete):  0
CYCLE:   1674500052 RDMA bytes rec:          0
CYCLE:   1674500052 RDMA total latency:          0
CYCLE:   1674500052 WDMA bytes sent:          0
CYCLE:   1674500052 WDMA total latency:          0
CYCLE:   1675000052 RDMA bytes rec:          0
CYCLE:   1675000052 RDMA total latency:          0
CYCLE:   1675000052 WDMA bytes sent:          0
CYCLE:   1675000052 WDMA total latency:          0
CYCLE:   1675500052 RDMA bytes rec:          0
CYCLE:   1675500052 RDMA total latency:          0
CYCLE:   1675500052 WDMA bytes sent:          0
CYCLE:   1675500052 WDMA total latency:          0
CYCLE:   1676000052 Utilization ld q (incomplete):  0
CYCLE:   1676000052 RDMA bytes rec:          0
CYCLE:   1676000052 Utilization st q:  0
CYCLE:   1676000052 Utilization ld q:  0
CYCLE:   1676000052 Utilization:  0
CYCLE:   1676000052 Utilization ld q:  0
CYCLE:   1676000052 Utilization st q:  0
CYCLE:   1676000052 RDMA total latency:          0
CYCLE:   1676000052 Utilization st q (incomplete):  0
CYCLE:   1676000052 WDMA bytes sent:          0
CYCLE:   1676000052 Utilization ex q:  0
CYCLE:   1676000052 Utilization ex q (incomplete):  0
CYCLE:   1676000052 Utilization st q (incomplete):  0
CYCLE:   1676000052 Utilization ld q (incomplete):  0
CYCLE:   1676000052 WDMA total latency:          0
CYCLE:   1676000052 Utilization ex q:  0
CYCLE:   1676000052 Utilization:  0
CYCLE:   1676000052 Utilization ex q (incomplete):  0
CYCLE:   1676500052 RDMA bytes rec:          0
CYCLE:   1676500052 RDMA total latency:          0
CYCLE:   1676500052 WDMA bytes sent:          0
CYCLE:   1676500052 WDMA total latency:          0
CYCLE:   1677000052 RDMA bytes rec:          0
CYCLE:   1677000052 RDMA total latency:          0
CYCLE:   1677000052 WDMA bytes sent:          0
CYCLE:   1677000052 WDMA total latency:          0
CYCLE:   1677500052 RDMA bytes rec:          0
CYCLE:   1677500052 RDMA total latency:          0
CYCLE:   1677500052 WDMA bytes sent:          0
CYCLE:   1677500052 WDMA total latency:          0
CYCLE:   1678000052 Utilization ld q (incomplete):  0
CYCLE:   1678000052 RDMA bytes rec:          0
CYCLE:   1678000052 Utilization st q:  0
CYCLE:   1678000052 Utilization ld q:  0
CYCLE:   1678000052 Utilization:  0
CYCLE:   1678000052 Utilization ld q:  0
CYCLE:   1678000052 Utilization st q:  0
CYCLE:   1678000052 RDMA total latency:          0
CYCLE:   1678000052 Utilization st q (incomplete):  0
CYCLE:   1678000052 WDMA bytes sent:          0
CYCLE:   1678000052 Utilization ex q:  0
CYCLE:   1678000052 Utilization ex q (incomplete):  0
CYCLE:   1678000052 Utilization st q (incomplete):  0
CYCLE:   1678000052 Utilization ld q (incomplete):  0
CYCLE:   1678000052 WDMA total latency:          0
CYCLE:   1678000052 Utilization ex q:  0
CYCLE:   1678000052 Utilization:  0
CYCLE:   1678000052 Utilization ex q (incomplete):  0
CYCLE:   1678500052 RDMA bytes rec:          0
CYCLE:   1678500052 RDMA total latency:          0
CYCLE:   1678500052 WDMA bytes sent:          0
CYCLE:   1678500052 WDMA total latency:          0
CYCLE:   1679000052 RDMA bytes rec:          0
CYCLE:   1679000052 RDMA total latency:          0
CYCLE:   1679000052 WDMA bytes sent:          0
CYCLE:   1679000052 WDMA total latency:          0
CYCLE:   1679500052 RDMA bytes rec:          0
CYCLE:   1679500052 RDMA total latency:          0
CYCLE:   1679500052 WDMA bytes sent:          0
CYCLE:   1679500052 WDMA total latency:          0
CYCLE:   1680000052 Utilization ld q (incomplete):  0
CYCLE:   1680000052 RDMA bytes rec:          0
CYCLE:   1680000052 Utilization st q:  0
CYCLE:   1680000052 Utilization ld q:  0
CYCLE:   1680000052 Utilization:  0
CYCLE:   1680000052 Utilization ld q:  0
CYCLE:   1680000052 Utilization st q:  0
CYCLE:   1680000052 RDMA total latency:          0
CYCLE:   1680000052 Utilization st q (incomplete):  0
CYCLE:   1680000052 WDMA bytes sent:          0
CYCLE:   1680000052 Utilization ex q:  0
CYCLE:   1680000052 Utilization ex q (incomplete):  0
CYCLE:   1680000052 Utilization st q (incomplete):  0
CYCLE:   1680000052 Utilization ld q (incomplete):  0
CYCLE:   1680000052 WDMA total latency:          0
CYCLE:   1680000052 Utilization ex q:  0
CYCLE:   1680000052 Utilization:  0
CYCLE:   1680000052 Utilization ex q (incomplete):  0
CYCLE:   1680500052 RDMA bytes rec:          0
CYCLE:   1680500052 RDMA total latency:          0
CYCLE:   1680500052 WDMA bytes sent:          0
CYCLE:   1680500052 WDMA total latency:          0
CYCLE:   1681000052 RDMA bytes rec:          0
CYCLE:   1681000052 RDMA total latency:          0
CYCLE:   1681000052 WDMA bytes sent:          0
CYCLE:   1681000052 WDMA total latency:          0
CYCLE:   1681500052 RDMA bytes rec:          0
CYCLE:   1681500052 RDMA total latency:          0
CYCLE:   1681500052 WDMA bytes sent:          0
CYCLE:   1681500052 WDMA total latency:          0
CYCLE:   1682000052 Utilization ld q (incomplete):  0
CYCLE:   1682000052 RDMA bytes rec:          0
CYCLE:   1682000052 Utilization st q:  0
CYCLE:   1682000052 Utilization ld q:  0
CYCLE:   1682000052 Utilization:  0
CYCLE:   1682000052 Utilization ld q:  0
CYCLE:   1682000052 Utilization st q:  0
CYCLE:   1682000052 RDMA total latency:          0
CYCLE:   1682000052 Utilization st q (incomplete):  0
CYCLE:   1682000052 WDMA bytes sent:          0
CYCLE:   1682000052 Utilization ex q:  0
CYCLE:   1682000052 Utilization ex q (incomplete):  0
CYCLE:   1682000052 Utilization st q (incomplete):  0
CYCLE:   1682000052 Utilization ld q (incomplete):  0
CYCLE:   1682000052 WDMA total latency:          0
CYCLE:   1682000052 Utilization ex q:  0
CYCLE:   1682000052 Utilization:  0
CYCLE:   1682000052 Utilization ex q (incomplete):  0
CYCLE:   1682500052 RDMA bytes rec:          0
CYCLE:   1682500052 RDMA total latency:          0
CYCLE:   1682500052 WDMA bytes sent:          0
CYCLE:   1682500052 WDMA total latency:          0
CYCLE:   1683000052 RDMA bytes rec:          0
CYCLE:   1683000052 RDMA total latency:          0
CYCLE:   1683000052 WDMA bytes sent:          0
CYCLE:   1683000052 WDMA total latency:          0
CYCLE:   1683500052 RDMA bytes rec:          0
CYCLE:   1683500052 RDMA total latency:          0
CYCLE:   1683500052 WDMA bytes sent:          0
CYCLE:   1683500052 WDMA total latency:          0
CYCLE:   1684000052 Utilization ld q (incomplete):  0
CYCLE:   1684000052 RDMA bytes rec:          0
CYCLE:   1684000052 Utilization st q:  0
CYCLE:   1684000052 Utilization ld q:  0
CYCLE:   1684000052 Utilization:  0
CYCLE:   1684000052 Utilization ld q:  0
CYCLE:   1684000052 Utilization st q:  0
CYCLE:   1684000052 RDMA total latency:          0
CYCLE:   1684000052 Utilization st q (incomplete):  0
CYCLE:   1684000052 WDMA bytes sent:          0
CYCLE:   1684000052 Utilization ex q:  0
CYCLE:   1684000052 Utilization ex q (incomplete):  0
CYCLE:   1684000052 Utilization st q (incomplete):  0
CYCLE:   1684000052 Utilization ld q (incomplete):  0
CYCLE:   1684000052 WDMA total latency:          0
CYCLE:   1684000052 Utilization ex q:  0
CYCLE:   1684000052 Utilization:  0
CYCLE:   1684000052 Utilization ex q (incomplete):  0
CYCLE:   1684500052 RDMA bytes rec:          0
CYCLE:   1684500052 RDMA total latency:          0
CYCLE:   1684500052 WDMA bytes sent:          0
CYCLE:   1684500052 WDMA total latency:          0
CYCLE:   1685000052 RDMA bytes rec:          0
CYCLE:   1685000052 RDMA total latency:          0
CYCLE:   1685000052 WDMA bytes sent:          0
CYCLE:   1685000052 WDMA total latency:          0
CYCLE:   1685500052 RDMA bytes rec:          0
CYCLE:   1685500052 RDMA total latency:          0
CYCLE:   1685500052 WDMA bytes sent:          0
CYCLE:   1685500052 WDMA total latency:          0
CYCLE:   1686000052 Utilization ld q (incomplete):  0
CYCLE:   1686000052 RDMA bytes rec:          0
CYCLE:   1686000052 Utilization st q:  0
CYCLE:   1686000052 Utilization ld q:  0
CYCLE:   1686000052 Utilization:  0
CYCLE:   1686000052 Utilization ld q:  0
CYCLE:   1686000052 Utilization st q:  0
CYCLE:   1686000052 RDMA total latency:          0
CYCLE:   1686000052 Utilization st q (incomplete):  0
CYCLE:   1686000052 WDMA bytes sent:          0
CYCLE:   1686000052 Utilization ex q:  0
CYCLE:   1686000052 Utilization ex q (incomplete):  0
CYCLE:   1686000052 Utilization st q (incomplete):  0
CYCLE:   1686000052 Utilization ld q (incomplete):  0
CYCLE:   1686000052 WDMA total latency:          0
CYCLE:   1686000052 Utilization ex q:  0
CYCLE:   1686000052 Utilization:  0
CYCLE:   1686000052 Utilization ex q (incomplete):  0
CYCLE:   1686500052 RDMA bytes rec:          0
CYCLE:   1686500052 RDMA total latency:          0
CYCLE:   1686500052 WDMA bytes sent:          0
CYCLE:   1686500052 WDMA total latency:          0
CYCLE:   1687000052 RDMA bytes rec:          0
CYCLE:   1687000052 RDMA total latency:          0
CYCLE:   1687000052 WDMA bytes sent:          0
CYCLE:   1687000052 WDMA total latency:          0
CYCLE:   1687500052 RDMA bytes rec:          0
CYCLE:   1687500052 RDMA total latency:          0
CYCLE:   1687500052 WDMA bytes sent:          0
CYCLE:   1687500052 WDMA total latency:          0
CYCLE:   1688000052 Utilization ld q (incomplete):  0
CYCLE:   1688000052 RDMA bytes rec:          0
CYCLE:   1688000052 Utilization st q:  0
CYCLE:   1688000052 Utilization ld q:  0
CYCLE:   1688000052 Utilization:  0
CYCLE:   1688000052 Utilization ld q:  0
CYCLE:   1688000052 Utilization st q:  0
CYCLE:   1688000052 RDMA total latency:          0
CYCLE:   1688000052 Utilization st q (incomplete):  0
CYCLE:   1688000052 WDMA bytes sent:          0
CYCLE:   1688000052 Utilization ex q:  0
CYCLE:   1688000052 Utilization ex q (incomplete):  0
CYCLE:   1688000052 Utilization st q (incomplete):  0
CYCLE:   1688000052 Utilization ld q (incomplete):  0
CYCLE:   1688000052 WDMA total latency:          0
CYCLE:   1688000052 Utilization ex q:  0
CYCLE:   1688000052 Utilization:  0
CYCLE:   1688000052 Utilization ex q (incomplete):  0
CYCLE:   1688500052 RDMA bytes rec:          0
CYCLE:   1688500052 RDMA total latency:          0
CYCLE:   1688500052 WDMA bytes sent:          0
CYCLE:   1688500052 WDMA total latency:          0
CYCLE:   1689000052 RDMA bytes rec:          0
CYCLE:   1689000052 RDMA total latency:          0
CYCLE:   1689000052 WDMA bytes sent:          0
CYCLE:   1689000052 WDMA total latency:          0
CYCLE:   1689500052 RDMA bytes rec:          0
CYCLE:   1689500052 RDMA total latency:          0
CYCLE:   1689500052 WDMA bytes sent:          0
CYCLE:   1689500052 WDMA total latency:          0
CYCLE:   1690000052 Utilization ld q (incomplete):  0
CYCLE:   1690000052 RDMA bytes rec:          0
CYCLE:   1690000052 Utilization st q:  0
CYCLE:   1690000052 Utilization ld q:  0
CYCLE:   1690000052 Utilization:  0
CYCLE:   1690000052 Utilization ld q:  0
CYCLE:   1690000052 Utilization st q:  0
CYCLE:   1690000052 RDMA total latency:          0
CYCLE:   1690000052 Utilization st q (incomplete):  0
CYCLE:   1690000052 WDMA bytes sent:          0
CYCLE:   1690000052 Utilization ex q:  0
CYCLE:   1690000052 Utilization ex q (incomplete):  0
CYCLE:   1690000052 Utilization st q (incomplete):  0
CYCLE:   1690000052 Utilization ld q (incomplete):  0
CYCLE:   1690000052 WDMA total latency:          0
CYCLE:   1690000052 Utilization ex q:  0
CYCLE:   1690000052 Utilization:  0
CYCLE:   1690000052 Utilization ex q (incomplete):  0
CYCLE:   1690500052 RDMA bytes rec:          0
CYCLE:   1690500052 RDMA total latency:          0
CYCLE:   1690500052 WDMA bytes sent:          0
CYCLE:   1690500052 WDMA total latency:          0
CYCLE:   1691000052 RDMA bytes rec:          0
CYCLE:   1691000052 RDMA total latency:          0
CYCLE:   1691000052 WDMA bytes sent:          0
CYCLE:   1691000052 WDMA total latency:          0
CYCLE:   1691500052 RDMA bytes rec:          0
CYCLE:   1691500052 RDMA total latency:          0
CYCLE:   1691500052 WDMA bytes sent:          0
CYCLE:   1691500052 WDMA total latency:          0
CYCLE:   1692000052 Utilization ld q (incomplete):  0
CYCLE:   1692000052 RDMA bytes rec:          0
CYCLE:   1692000052 Utilization st q:  0
CYCLE:   1692000052 Utilization ld q:  0
CYCLE:   1692000052 Utilization:  0
CYCLE:   1692000052 Utilization ld q:  0
CYCLE:   1692000052 Utilization st q:  0
CYCLE:   1692000052 RDMA total latency:          0
CYCLE:   1692000052 Utilization st q (incomplete):  0
CYCLE:   1692000052 WDMA bytes sent:          0
CYCLE:   1692000052 Utilization ex q:  0
CYCLE:   1692000052 Utilization ex q (incomplete):  0
CYCLE:   1692000052 Utilization st q (incomplete):  0
CYCLE:   1692000052 Utilization ld q (incomplete):  0
CYCLE:   1692000052 WDMA total latency:          0
CYCLE:   1692000052 Utilization ex q:  0
CYCLE:   1692000052 Utilization:  0
CYCLE:   1692000052 Utilization ex q (incomplete):  0
CYCLE:   1692500052 RDMA bytes rec:          0
CYCLE:   1692500052 RDMA total latency:          0
CYCLE:   1692500052 WDMA bytes sent:          0
CYCLE:   1692500052 WDMA total latency:          0
CYCLE:   1693000052 RDMA bytes rec:          0
CYCLE:   1693000052 RDMA total latency:          0
CYCLE:   1693000052 WDMA bytes sent:          0
CYCLE:   1693000052 WDMA total latency:          0
CYCLE:   1693500052 RDMA bytes rec:          0
CYCLE:   1693500052 RDMA total latency:          0
CYCLE:   1693500052 WDMA bytes sent:          0
CYCLE:   1693500052 WDMA total latency:          0
CYCLE:   1694000052 Utilization ld q (incomplete):  0
CYCLE:   1694000052 RDMA bytes rec:          0
CYCLE:   1694000052 Utilization st q:  0
CYCLE:   1694000052 Utilization ld q:  0
CYCLE:   1694000052 Utilization:  0
CYCLE:   1694000052 Utilization ld q:  0
CYCLE:   1694000052 Utilization st q:  0
CYCLE:   1694000052 RDMA total latency:          0
CYCLE:   1694000052 Utilization st q (incomplete):  0
CYCLE:   1694000052 WDMA bytes sent:          0
CYCLE:   1694000052 Utilization ex q:  0
CYCLE:   1694000052 Utilization ex q (incomplete):  0
CYCLE:   1694000052 Utilization st q (incomplete):  0
CYCLE:   1694000052 Utilization ld q (incomplete):  0
CYCLE:   1694000052 WDMA total latency:          0
CYCLE:   1694000052 Utilization ex q:  0
CYCLE:   1694000052 Utilization:  0
CYCLE:   1694000052 Utilization ex q (incomplete):  0
CYCLE:   1694500052 RDMA bytes rec:          0
CYCLE:   1694500052 RDMA total latency:          0
CYCLE:   1694500052 WDMA bytes sent:          0
CYCLE:   1694500052 WDMA total latency:          0
CYCLE:   1695000052 RDMA bytes rec:          0
CYCLE:   1695000052 RDMA total latency:          0
CYCLE:   1695000052 WDMA bytes sent:          0
CYCLE:   1695000052 WDMA total latency:          0
CYCLE:   1695500052 RDMA bytes rec:          0
CYCLE:   1695500052 RDMA total latency:          0
CYCLE:   1695500052 WDMA bytes sent:          0
CYCLE:   1695500052 WDMA total latency:          0
CYCLE:   1696000052 Utilization ld q (incomplete):  0
CYCLE:   1696000052 RDMA bytes rec:          0
CYCLE:   1696000052 Utilization st q:  0
CYCLE:   1696000052 Utilization ld q:  0
CYCLE:   1696000052 Utilization:  0
CYCLE:   1696000052 Utilization ld q:  0
CYCLE:   1696000052 Utilization st q:  0
CYCLE:   1696000052 RDMA total latency:          0
CYCLE:   1696000052 Utilization st q (incomplete):  0
CYCLE:   1696000052 WDMA bytes sent:          0
CYCLE:   1696000052 Utilization ex q:  0
CYCLE:   1696000052 Utilization ex q (incomplete):  0
CYCLE:   1696000052 Utilization st q (incomplete):  0
CYCLE:   1696000052 Utilization ld q (incomplete):  0
CYCLE:   1696000052 WDMA total latency:          0
CYCLE:   1696000052 Utilization ex q:  0
CYCLE:   1696000052 Utilization:  0
CYCLE:   1696000052 Utilization ex q (incomplete):  0
CYCLE:   1696500052 RDMA bytes rec:          0
CYCLE:   1696500052 RDMA total latency:          0
CYCLE:   1696500052 WDMA bytes sent:          0
CYCLE:   1696500052 WDMA total latency:          0
CYCLE:   1697000052 RDMA bytes rec:          0
CYCLE:   1697000052 RDMA total latency:          0
CYCLE:   1697000052 WDMA bytes sent:          0
CYCLE:   1697000052 WDMA total latency:          0
CYCLE:   1697500052 RDMA bytes rec:          0
CYCLE:   1697500052 RDMA total latency:          0
CYCLE:   1697500052 WDMA bytes sent:          0
CYCLE:   1697500052 WDMA total latency:          0
CYCLE:   1698000052 Utilization ld q (incomplete):  0
CYCLE:   1698000052 RDMA bytes rec:          0
CYCLE:   1698000052 Utilization st q:  0
CYCLE:   1698000052 Utilization ld q:  0
CYCLE:   1698000052 Utilization:  0
CYCLE:   1698000052 Utilization ld q:  0
CYCLE:   1698000052 Utilization st q:  0
CYCLE:   1698000052 RDMA total latency:          0
CYCLE:   1698000052 Utilization st q (incomplete):  0
CYCLE:   1698000052 WDMA bytes sent:          0
CYCLE:   1698000052 Utilization ex q:  0
CYCLE:   1698000052 Utilization ex q (incomplete):  0
CYCLE:   1698000052 Utilization st q (incomplete):  0
CYCLE:   1698000052 Utilization ld q (incomplete):  0
CYCLE:   1698000052 WDMA total latency:          0
CYCLE:   1698000052 Utilization ex q:  0
CYCLE:   1698000052 Utilization:  0
CYCLE:   1698000052 Utilization ex q (incomplete):  0
CYCLE:   1698500052 RDMA bytes rec:          0
CYCLE:   1698500052 RDMA total latency:          0
CYCLE:   1698500052 WDMA bytes sent:          0
CYCLE:   1698500052 WDMA total latency:          0
CYCLE:   1699000052 RDMA bytes rec:          0
CYCLE:   1699000052 RDMA total latency:          0
CYCLE:   1699000052 WDMA bytes sent:          0
CYCLE:   1699000052 WDMA total latency:          0
CYCLE:   1699500052 RDMA bytes rec:          0
CYCLE:   1699500052 RDMA total latency:          0
CYCLE:   1699500052 WDMA bytes sent:          0
CYCLE:   1699500052 WDMA total latency:          0
CYCLE:   1700000052 Utilization ld q (incomplete):  0
CYCLE:   1700000052 RDMA bytes rec:          0
CYCLE:   1700000052 Utilization st q:  0
CYCLE:   1700000052 Utilization ld q:  0
CYCLE:   1700000052 Utilization:  0
CYCLE:   1700000052 Utilization ld q:  0
CYCLE:   1700000052 Utilization st q:  0
CYCLE:   1700000052 RDMA total latency:          0
CYCLE:   1700000052 Utilization st q (incomplete):  0
CYCLE:   1700000052 WDMA bytes sent:          0
CYCLE:   1700000052 Utilization ex q:  0
CYCLE:   1700000052 Utilization ex q (incomplete):  0
CYCLE:   1700000052 Utilization st q (incomplete):  0
CYCLE:   1700000052 Utilization ld q (incomplete):  0
CYCLE:   1700000052 WDMA total latency:          0
CYCLE:   1700000052 Utilization ex q:  0
CYCLE:   1700000052 Utilization:  0
CYCLE:   1700000052 Utilization ex q (incomplete):  0
CYCLE:   1700500052 RDMA bytes rec:          0
CYCLE:   1700500052 RDMA total latency:          0
CYCLE:   1700500052 WDMA bytes sent:          0
CYCLE:   1700500052 WDMA total latency:          0
CYCLE:   1701000052 RDMA bytes rec:          0
CYCLE:   1701000052 RDMA total latency:          0
CYCLE:   1701000052 WDMA bytes sent:          0
CYCLE:   1701000052 WDMA total latency:          0
CYCLE:   1701500052 RDMA bytes rec:          0
CYCLE:   1701500052 RDMA total latency:          0
CYCLE:   1701500052 WDMA bytes sent:          0
CYCLE:   1701500052 WDMA total latency:          0
CYCLE:   1702000052 Utilization ld q (incomplete):  0
CYCLE:   1702000052 RDMA bytes rec:          0
CYCLE:   1702000052 Utilization st q:  0
CYCLE:   1702000052 Utilization ld q:  0
CYCLE:   1702000052 Utilization:  0
CYCLE:   1702000052 Utilization ld q:  0
CYCLE:   1702000052 Utilization st q:  0
CYCLE:   1702000052 RDMA total latency:          0
CYCLE:   1702000052 Utilization st q (incomplete):  0
CYCLE:   1702000052 WDMA bytes sent:          0
CYCLE:   1702000052 Utilization ex q:  0
CYCLE:   1702000052 Utilization ex q (incomplete):  0
CYCLE:   1702000052 Utilization st q (incomplete):  0
CYCLE:   1702000052 Utilization ld q (incomplete):  0
CYCLE:   1702000052 WDMA total latency:          0
CYCLE:   1702000052 Utilization ex q:  0
CYCLE:   1702000052 Utilization:  0
CYCLE:   1702000052 Utilization ex q (incomplete):  0
CYCLE:   1702500052 RDMA bytes rec:          0
CYCLE:   1702500052 RDMA total latency:          0
CYCLE:   1702500052 WDMA bytes sent:          0
CYCLE:   1702500052 WDMA total latency:          0
CYCLE:   1703000052 RDMA bytes rec:          0
CYCLE:   1703000052 RDMA total latency:          0
CYCLE:   1703000052 WDMA bytes sent:          0
CYCLE:   1703000052 WDMA total latency:          0
CYCLE:   1703500052 RDMA bytes rec:          0
CYCLE:   1703500052 RDMA total latency:          0
CYCLE:   1703500052 WDMA bytes sent:          0
CYCLE:   1703500052 WDMA total latency:          0
CYCLE:   1704000052 Utilization ld q (incomplete):  0
CYCLE:   1704000052 RDMA bytes rec:          0
CYCLE:   1704000052 Utilization st q:  0
CYCLE:   1704000052 Utilization ld q:  0
CYCLE:   1704000052 Utilization:  0
CYCLE:   1704000052 Utilization ld q:  0
CYCLE:   1704000052 Utilization st q:  0
CYCLE:   1704000052 RDMA total latency:          0
CYCLE:   1704000052 Utilization st q (incomplete):  0
CYCLE:   1704000052 WDMA bytes sent:          0
CYCLE:   1704000052 Utilization ex q:  0
CYCLE:   1704000052 Utilization ex q (incomplete):  0
CYCLE:   1704000052 Utilization st q (incomplete):  0
CYCLE:   1704000052 Utilization ld q (incomplete):  0
CYCLE:   1704000052 WDMA total latency:          0
CYCLE:   1704000052 Utilization ex q:  0
CYCLE:   1704000052 Utilization:  0
CYCLE:   1704000052 Utilization ex q (incomplete):  0
CYCLE:   1704500052 RDMA bytes rec:          0
CYCLE:   1704500052 RDMA total latency:          0
CYCLE:   1704500052 WDMA bytes sent:          0
CYCLE:   1704500052 WDMA total latency:          0
CYCLE:   1705000052 RDMA bytes rec:          0
CYCLE:   1705000052 RDMA total latency:          0
CYCLE:   1705000052 WDMA bytes sent:          0
CYCLE:   1705000052 WDMA total latency:          0
CYCLE:   1705500052 RDMA bytes rec:          0
CYCLE:   1705500052 RDMA total latency:          0
CYCLE:   1705500052 WDMA bytes sent:          0
CYCLE:   1705500052 WDMA total latency:          0
CYCLE:   1706000052 Utilization ld q (incomplete):  0
CYCLE:   1706000052 RDMA bytes rec:          0
CYCLE:   1706000052 Utilization st q:  0
CYCLE:   1706000052 Utilization ld q:  0
CYCLE:   1706000052 Utilization:  0
CYCLE:   1706000052 Utilization ld q:  0
CYCLE:   1706000052 Utilization st q:  0
CYCLE:   1706000052 RDMA total latency:          0
CYCLE:   1706000052 Utilization st q (incomplete):  0
CYCLE:   1706000052 WDMA bytes sent:          0
CYCLE:   1706000052 Utilization ex q:  0
CYCLE:   1706000052 Utilization ex q (incomplete):  0
CYCLE:   1706000052 Utilization st q (incomplete):  0
CYCLE:   1706000052 Utilization ld q (incomplete):  0
CYCLE:   1706000052 WDMA total latency:          0
CYCLE:   1706000052 Utilization ex q:  0
CYCLE:   1706000052 Utilization:  0
CYCLE:   1706000052 Utilization ex q (incomplete):  0
CYCLE:   1706500052 RDMA bytes rec:          0
CYCLE:   1706500052 RDMA total latency:          0
CYCLE:   1706500052 WDMA bytes sent:          0
CYCLE:   1706500052 WDMA total latency:          0
CYCLE:   1707000052 RDMA bytes rec:          0
CYCLE:   1707000052 RDMA total latency:          0
CYCLE:   1707000052 WDMA bytes sent:          0
CYCLE:   1707000052 WDMA total latency:          0
CYCLE:   1707500052 RDMA bytes rec:          0
CYCLE:   1707500052 RDMA total latency:          0
CYCLE:   1707500052 WDMA bytes sent:          0
CYCLE:   1707500052 WDMA total latency:          0
CYCLE:   1708000052 Utilization ld q (incomplete):  0
CYCLE:   1708000052 RDMA bytes rec:          0
CYCLE:   1708000052 Utilization st q:  0
CYCLE:   1708000052 Utilization ld q:  0
CYCLE:   1708000052 Utilization:  0
CYCLE:   1708000052 Utilization ld q:  0
CYCLE:   1708000052 Utilization st q:  0
CYCLE:   1708000052 RDMA total latency:          0
CYCLE:   1708000052 Utilization st q (incomplete):  0
CYCLE:   1708000052 WDMA bytes sent:          0
CYCLE:   1708000052 Utilization ex q:  0
CYCLE:   1708000052 Utilization ex q (incomplete):  0
CYCLE:   1708000052 Utilization st q (incomplete):  0
CYCLE:   1708000052 Utilization ld q (incomplete):  0
CYCLE:   1708000052 WDMA total latency:          0
CYCLE:   1708000052 Utilization ex q:  0
CYCLE:   1708000052 Utilization:  0
CYCLE:   1708000052 Utilization ex q (incomplete):  0
CYCLE:   1708500052 RDMA bytes rec:          0
CYCLE:   1708500052 RDMA total latency:          0
CYCLE:   1708500052 WDMA bytes sent:          0
CYCLE:   1708500052 WDMA total latency:          0
CYCLE:   1709000052 RDMA bytes rec:          0
CYCLE:   1709000052 RDMA total latency:          0
CYCLE:   1709000052 WDMA bytes sent:          0
CYCLE:   1709000052 WDMA total latency:          0
CYCLE:   1709500052 RDMA bytes rec:          0
CYCLE:   1709500052 RDMA total latency:          0
CYCLE:   1709500052 WDMA bytes sent:          0
CYCLE:   1709500052 WDMA total latency:          0
CYCLE:   1710000052 Utilization ld q (incomplete):  0
CYCLE:   1710000052 RDMA bytes rec:          0
CYCLE:   1710000052 Utilization st q:  0
CYCLE:   1710000052 Utilization ld q:  0
CYCLE:   1710000052 Utilization:  0
CYCLE:   1710000052 Utilization ld q:  0
CYCLE:   1710000052 Utilization st q:  0
CYCLE:   1710000052 RDMA total latency:          0
CYCLE:   1710000052 Utilization st q (incomplete):  0
CYCLE:   1710000052 WDMA bytes sent:          0
CYCLE:   1710000052 Utilization ex q:  0
CYCLE:   1710000052 Utilization ex q (incomplete):  0
CYCLE:   1710000052 Utilization st q (incomplete):  0
CYCLE:   1710000052 Utilization ld q (incomplete):  0
CYCLE:   1710000052 WDMA total latency:          0
CYCLE:   1710000052 Utilization ex q:  0
CYCLE:   1710000052 Utilization:  0
CYCLE:   1710000052 Utilization ex q (incomplete):  0
CYCLE:   1710500052 RDMA bytes rec:          0
CYCLE:   1710500052 RDMA total latency:          0
CYCLE:   1710500052 WDMA bytes sent:          0
CYCLE:   1710500052 WDMA total latency:          0
CYCLE:   1711000052 RDMA bytes rec:          0
CYCLE:   1711000052 RDMA total latency:          0
CYCLE:   1711000052 WDMA bytes sent:          0
CYCLE:   1711000052 WDMA total latency:          0
CYCLE:   1711500052 RDMA bytes rec:          0
CYCLE:   1711500052 RDMA total latency:          0
CYCLE:   1711500052 WDMA bytes sent:          0
CYCLE:   1711500052 WDMA total latency:          0
CYCLE:   1712000052 Utilization ld q (incomplete):  0
CYCLE:   1712000052 RDMA bytes rec:          0
CYCLE:   1712000052 Utilization st q:  0
CYCLE:   1712000052 Utilization ld q:  0
CYCLE:   1712000052 Utilization:  0
CYCLE:   1712000052 Utilization ld q:  0
CYCLE:   1712000052 Utilization st q:  0
CYCLE:   1712000052 RDMA total latency:          0
CYCLE:   1712000052 Utilization st q (incomplete):  0
CYCLE:   1712000052 WDMA bytes sent:          0
CYCLE:   1712000052 Utilization ex q:  0
CYCLE:   1712000052 Utilization ex q (incomplete):  0
CYCLE:   1712000052 Utilization st q (incomplete):  0
CYCLE:   1712000052 Utilization ld q (incomplete):  0
CYCLE:   1712000052 WDMA total latency:          0
CYCLE:   1712000052 Utilization ex q:  0
CYCLE:   1712000052 Utilization:  0
CYCLE:   1712000052 Utilization ex q (incomplete):  0
CYCLE:   1712500052 RDMA bytes rec:          0
CYCLE:   1712500052 RDMA total latency:          0
CYCLE:   1712500052 WDMA bytes sent:          0
CYCLE:   1712500052 WDMA total latency:          0
CYCLE:   1713000052 RDMA bytes rec:          0
CYCLE:   1713000052 RDMA total latency:          0
CYCLE:   1713000052 WDMA bytes sent:          0
CYCLE:   1713000052 WDMA total latency:          0
CYCLE:   1713500052 RDMA bytes rec:          0
CYCLE:   1713500052 RDMA total latency:          0
CYCLE:   1713500052 WDMA bytes sent:          0
CYCLE:   1713500052 WDMA total latency:          0
CYCLE:   1714000052 Utilization ld q (incomplete):  0
CYCLE:   1714000052 RDMA bytes rec:          0
CYCLE:   1714000052 Utilization st q:  0
CYCLE:   1714000052 Utilization ld q:  0
CYCLE:   1714000052 Utilization:  0
CYCLE:   1714000052 Utilization ld q:  0
CYCLE:   1714000052 Utilization st q:  0
CYCLE:   1714000052 RDMA total latency:          0
CYCLE:   1714000052 Utilization st q (incomplete):  0
CYCLE:   1714000052 WDMA bytes sent:          0
CYCLE:   1714000052 Utilization ex q:  0
CYCLE:   1714000052 Utilization ex q (incomplete):  0
CYCLE:   1714000052 Utilization st q (incomplete):  0
CYCLE:   1714000052 Utilization ld q (incomplete):  0
CYCLE:   1714000052 WDMA total latency:          0
CYCLE:   1714000052 Utilization ex q:  0
CYCLE:   1714000052 Utilization:  0
CYCLE:   1714000052 Utilization ex q (incomplete):  0
CYCLE:   1714500052 RDMA bytes rec:          0
CYCLE:   1714500052 RDMA total latency:          0
CYCLE:   1714500052 WDMA bytes sent:          0
CYCLE:   1714500052 WDMA total latency:          0
CYCLE:   1715000052 RDMA bytes rec:          0
CYCLE:   1715000052 RDMA total latency:          0
CYCLE:   1715000052 WDMA bytes sent:          0
CYCLE:   1715000052 WDMA total latency:          0
CYCLE:   1715500052 RDMA bytes rec:          0
CYCLE:   1715500052 RDMA total latency:          0
CYCLE:   1715500052 WDMA bytes sent:          0
CYCLE:   1715500052 WDMA total latency:          0
CYCLE:   1716000052 Utilization ld q (incomplete):  0
CYCLE:   1716000052 RDMA bytes rec:          0
CYCLE:   1716000052 Utilization st q:  0
CYCLE:   1716000052 Utilization ld q:  0
CYCLE:   1716000052 Utilization:  0
CYCLE:   1716000052 Utilization ld q:  0
CYCLE:   1716000052 Utilization st q:  0
CYCLE:   1716000052 RDMA total latency:          0
CYCLE:   1716000052 Utilization st q (incomplete):  0
CYCLE:   1716000052 WDMA bytes sent:          0
CYCLE:   1716000052 Utilization ex q:  0
CYCLE:   1716000052 Utilization ex q (incomplete):  0
CYCLE:   1716000052 Utilization st q (incomplete):  0
CYCLE:   1716000052 Utilization ld q (incomplete):  0
CYCLE:   1716000052 WDMA total latency:          0
CYCLE:   1716000052 Utilization ex q:  0
CYCLE:   1716000052 Utilization:  0
CYCLE:   1716000052 Utilization ex q (incomplete):  0
CYCLE:   1716500052 RDMA bytes rec:          0
CYCLE:   1716500052 RDMA total latency:          0
CYCLE:   1716500052 WDMA bytes sent:          0
CYCLE:   1716500052 WDMA total latency:          0
CYCLE:   1717000052 RDMA bytes rec:          0
CYCLE:   1717000052 RDMA total latency:          0
CYCLE:   1717000052 WDMA bytes sent:          0
CYCLE:   1717000052 WDMA total latency:          0
CYCLE:   1717500052 RDMA bytes rec:          0
CYCLE:   1717500052 RDMA total latency:          0
CYCLE:   1717500052 WDMA bytes sent:          0
CYCLE:   1717500052 WDMA total latency:          0
CYCLE:   1718000052 Utilization ld q (incomplete):  0
CYCLE:   1718000052 RDMA bytes rec:          0
CYCLE:   1718000052 Utilization st q:  0
CYCLE:   1718000052 Utilization ld q:  0
CYCLE:   1718000052 Utilization:  0
CYCLE:   1718000052 Utilization ld q:  0
CYCLE:   1718000052 Utilization st q:  0
CYCLE:   1718000052 RDMA total latency:          0
CYCLE:   1718000052 Utilization st q (incomplete):  0
CYCLE:   1718000052 WDMA bytes sent:          0
CYCLE:   1718000052 Utilization ex q:  0
CYCLE:   1718000052 Utilization ex q (incomplete):  0
CYCLE:   1718000052 Utilization st q (incomplete):  0
CYCLE:   1718000052 Utilization ld q (incomplete):  0
CYCLE:   1718000052 WDMA total latency:          0
CYCLE:   1718000052 Utilization ex q:  0
CYCLE:   1718000052 Utilization:  0
CYCLE:   1718000052 Utilization ex q (incomplete):  0
CYCLE:   1718500052 RDMA bytes rec:          0
CYCLE:   1718500052 RDMA total latency:          0
CYCLE:   1718500052 WDMA bytes sent:          0
CYCLE:   1718500052 WDMA total latency:          0
CYCLE:   1719000052 RDMA bytes rec:          0
CYCLE:   1719000052 RDMA total latency:          0
CYCLE:   1719000052 WDMA bytes sent:          0
CYCLE:   1719000052 WDMA total latency:          0
CYCLE:   1719500052 RDMA bytes rec:          0
CYCLE:   1719500052 RDMA total latency:          0
CYCLE:   1719500052 WDMA bytes sent:          0
CYCLE:   1719500052 WDMA total latency:          0
CYCLE:   1720000052 Utilization ld q (incomplete):  0
CYCLE:   1720000052 RDMA bytes rec:          0
CYCLE:   1720000052 Utilization st q:  0
CYCLE:   1720000052 Utilization ld q:  0
CYCLE:   1720000052 Utilization:  0
CYCLE:   1720000052 Utilization ld q:  0
CYCLE:   1720000052 Utilization st q:  0
CYCLE:   1720000052 RDMA total latency:          0
CYCLE:   1720000052 Utilization st q (incomplete):  0
CYCLE:   1720000052 WDMA bytes sent:          0
CYCLE:   1720000052 Utilization ex q:  0
CYCLE:   1720000052 Utilization ex q (incomplete):  0
CYCLE:   1720000052 Utilization st q (incomplete):  0
CYCLE:   1720000052 Utilization ld q (incomplete):  0
CYCLE:   1720000052 WDMA total latency:          0
CYCLE:   1720000052 Utilization ex q:  0
CYCLE:   1720000052 Utilization:  0
CYCLE:   1720000052 Utilization ex q (incomplete):  0
CYCLE:   1720500052 RDMA bytes rec:          0
CYCLE:   1720500052 RDMA total latency:          0
CYCLE:   1720500052 WDMA bytes sent:          0
CYCLE:   1720500052 WDMA total latency:          0
CYCLE:   1721000052 RDMA bytes rec:          0
CYCLE:   1721000052 RDMA total latency:          0
CYCLE:   1721000052 WDMA bytes sent:          0
CYCLE:   1721000052 WDMA total latency:          0
CYCLE:   1721500052 RDMA bytes rec:          0
CYCLE:   1721500052 RDMA total latency:          0
CYCLE:   1721500052 WDMA bytes sent:          0
CYCLE:   1721500052 WDMA total latency:          0
CYCLE:   1722000052 Utilization ld q (incomplete):  0
CYCLE:   1722000052 RDMA bytes rec:          0
CYCLE:   1722000052 Utilization st q:  0
CYCLE:   1722000052 Utilization ld q:  0
CYCLE:   1722000052 Utilization:  0
CYCLE:   1722000052 Utilization ld q:  0
CYCLE:   1722000052 Utilization st q:  0
CYCLE:   1722000052 RDMA total latency:          0
CYCLE:   1722000052 Utilization st q (incomplete):  0
CYCLE:   1722000052 WDMA bytes sent:          0
CYCLE:   1722000052 Utilization ex q:  0
CYCLE:   1722000052 Utilization ex q (incomplete):  0
CYCLE:   1722000052 Utilization st q (incomplete):  0
CYCLE:   1722000052 Utilization ld q (incomplete):  0
CYCLE:   1722000052 WDMA total latency:          0
CYCLE:   1722000052 Utilization ex q:  0
CYCLE:   1722000052 Utilization:  0
CYCLE:   1722000052 Utilization ex q (incomplete):  0
CYCLE:   1722500052 RDMA bytes rec:          0
CYCLE:   1722500052 RDMA total latency:          0
CYCLE:   1722500052 WDMA bytes sent:          0
CYCLE:   1722500052 WDMA total latency:          0
CYCLE:   1723000052 RDMA bytes rec:          0
CYCLE:   1723000052 RDMA total latency:          0
CYCLE:   1723000052 WDMA bytes sent:          0
CYCLE:   1723000052 WDMA total latency:          0
CYCLE:   1723500052 RDMA bytes rec:          0
CYCLE:   1723500052 RDMA total latency:          0
CYCLE:   1723500052 WDMA bytes sent:          0
CYCLE:   1723500052 WDMA total latency:          0
CYCLE:   1724000052 Utilization ld q (incomplete):  0
CYCLE:   1724000052 RDMA bytes rec:          0
CYCLE:   1724000052 Utilization st q:  0
CYCLE:   1724000052 Utilization ld q:  0
CYCLE:   1724000052 Utilization:  0
CYCLE:   1724000052 Utilization ld q:  0
CYCLE:   1724000052 Utilization st q:  0
CYCLE:   1724000052 RDMA total latency:          0
CYCLE:   1724000052 Utilization st q (incomplete):  0
CYCLE:   1724000052 WDMA bytes sent:          0
CYCLE:   1724000052 Utilization ex q:  0
CYCLE:   1724000052 Utilization ex q (incomplete):  0
CYCLE:   1724000052 Utilization st q (incomplete):  0
CYCLE:   1724000052 Utilization ld q (incomplete):  0
CYCLE:   1724000052 WDMA total latency:          0
CYCLE:   1724000052 Utilization ex q:  0
CYCLE:   1724000052 Utilization:  0
CYCLE:   1724000052 Utilization ex q (incomplete):  0
CYCLE:   1724500052 RDMA bytes rec:          0
CYCLE:   1724500052 RDMA total latency:          0
CYCLE:   1724500052 WDMA bytes sent:          0
CYCLE:   1724500052 WDMA total latency:          0
CYCLE:   1725000052 RDMA bytes rec:          0
CYCLE:   1725000052 RDMA total latency:          0
CYCLE:   1725000052 WDMA bytes sent:          0
CYCLE:   1725000052 WDMA total latency:          0
CYCLE:   1725500052 RDMA bytes rec:          0
CYCLE:   1725500052 RDMA total latency:          0
CYCLE:   1725500052 WDMA bytes sent:          0
CYCLE:   1725500052 WDMA total latency:          0
CYCLE:   1726000052 Utilization ld q (incomplete):  0
CYCLE:   1726000052 RDMA bytes rec:          0
CYCLE:   1726000052 Utilization st q:  0
CYCLE:   1726000052 Utilization ld q:  0
CYCLE:   1726000052 Utilization:  0
CYCLE:   1726000052 Utilization ld q:  0
CYCLE:   1726000052 Utilization st q:  0
CYCLE:   1726000052 RDMA total latency:          0
CYCLE:   1726000052 Utilization st q (incomplete):  0
CYCLE:   1726000052 WDMA bytes sent:          0
CYCLE:   1726000052 Utilization ex q:  0
CYCLE:   1726000052 Utilization ex q (incomplete):  0
CYCLE:   1726000052 Utilization st q (incomplete):  0
CYCLE:   1726000052 Utilization ld q (incomplete):  0
CYCLE:   1726000052 WDMA total latency:          0
CYCLE:   1726000052 Utilization ex q:  0
CYCLE:   1726000052 Utilization:  0
CYCLE:   1726000052 Utilization ex q (incomplete):  0
CYCLE:   1726500052 RDMA bytes rec:          0
CYCLE:   1726500052 RDMA total latency:          0
CYCLE:   1726500052 WDMA bytes sent:          0
CYCLE:   1726500052 WDMA total latency:          0
CYCLE:   1727000052 RDMA bytes rec:          0
CYCLE:   1727000052 RDMA total latency:          0
CYCLE:   1727000052 WDMA bytes sent:          0
CYCLE:   1727000052 WDMA total latency:          0
CYCLE:   1727500052 RDMA bytes rec:          0
CYCLE:   1727500052 RDMA total latency:          0
CYCLE:   1727500052 WDMA bytes sent:          0
CYCLE:   1727500052 WDMA total latency:          0
CYCLE:   1728000052 Utilization ld q (incomplete):  0
CYCLE:   1728000052 RDMA bytes rec:          0
CYCLE:   1728000052 Utilization st q:  0
CYCLE:   1728000052 Utilization ld q:  0
CYCLE:   1728000052 Utilization:  0
CYCLE:   1728000052 Utilization ld q:  0
CYCLE:   1728000052 Utilization st q:  0
CYCLE:   1728000052 RDMA total latency:          0
CYCLE:   1728000052 Utilization st q (incomplete):  0
CYCLE:   1728000052 WDMA bytes sent:          0
CYCLE:   1728000052 Utilization ex q:  0
CYCLE:   1728000052 Utilization ex q (incomplete):  0
CYCLE:   1728000052 Utilization st q (incomplete):  0
CYCLE:   1728000052 Utilization ld q (incomplete):  0
CYCLE:   1728000052 WDMA total latency:          0
CYCLE:   1728000052 Utilization ex q:  0
CYCLE:   1728000052 Utilization:  0
CYCLE:   1728000052 Utilization ex q (incomplete):  0
CYCLE:   1728500052 RDMA bytes rec:          0
CYCLE:   1728500052 RDMA total latency:          0
CYCLE:   1728500052 WDMA bytes sent:          0
CYCLE:   1728500052 WDMA total latency:          0
CYCLE:   1729000052 RDMA bytes rec:          0
CYCLE:   1729000052 RDMA total latency:          0
CYCLE:   1729000052 WDMA bytes sent:          0
CYCLE:   1729000052 WDMA total latency:          0
CYCLE:   1729500052 RDMA bytes rec:          0
CYCLE:   1729500052 RDMA total latency:          0
CYCLE:   1729500052 WDMA bytes sent:          0
CYCLE:   1729500052 WDMA total latency:          0
CYCLE:   1730000052 Utilization ld q (incomplete):  0
CYCLE:   1730000052 RDMA bytes rec:          0
CYCLE:   1730000052 Utilization st q:  0
CYCLE:   1730000052 Utilization ld q:  0
CYCLE:   1730000052 Utilization:  0
CYCLE:   1730000052 Utilization ld q:  0
CYCLE:   1730000052 Utilization st q:  0
CYCLE:   1730000052 RDMA total latency:          0
CYCLE:   1730000052 Utilization st q (incomplete):  0
CYCLE:   1730000052 WDMA bytes sent:          0
CYCLE:   1730000052 Utilization ex q:  0
CYCLE:   1730000052 Utilization ex q (incomplete):  0
CYCLE:   1730000052 Utilization st q (incomplete):  0
CYCLE:   1730000052 Utilization ld q (incomplete):  0
CYCLE:   1730000052 WDMA total latency:          0
CYCLE:   1730000052 Utilization ex q:  0
CYCLE:   1730000052 Utilization:  0
CYCLE:   1730000052 Utilization ex q (incomplete):  0
CYCLE:   1730500052 RDMA bytes rec:          0
CYCLE:   1730500052 RDMA total latency:          0
CYCLE:   1730500052 WDMA bytes sent:          0
CYCLE:   1730500052 WDMA total latency:          0
CYCLE:   1731000052 RDMA bytes rec:          0
CYCLE:   1731000052 RDMA total latency:          0
CYCLE:   1731000052 WDMA bytes sent:          0
CYCLE:   1731000052 WDMA total latency:          0
CYCLE:   1731500052 RDMA bytes rec:          0
CYCLE:   1731500052 RDMA total latency:          0
CYCLE:   1731500052 WDMA bytes sent:          0
CYCLE:   1731500052 WDMA total latency:          0
CYCLE:   1732000052 Utilization ld q (incomplete):  0
CYCLE:   1732000052 RDMA bytes rec:          0
CYCLE:   1732000052 Utilization st q:  0
CYCLE:   1732000052 Utilization ld q:  0
CYCLE:   1732000052 Utilization:  0
CYCLE:   1732000052 Utilization ld q:  0
CYCLE:   1732000052 Utilization st q:  0
CYCLE:   1732000052 RDMA total latency:          0
CYCLE:   1732000052 Utilization st q (incomplete):  0
CYCLE:   1732000052 WDMA bytes sent:          0
CYCLE:   1732000052 Utilization ex q:  0
CYCLE:   1732000052 Utilization ex q (incomplete):  0
CYCLE:   1732000052 Utilization st q (incomplete):  0
CYCLE:   1732000052 Utilization ld q (incomplete):  0
CYCLE:   1732000052 WDMA total latency:          0
CYCLE:   1732000052 Utilization ex q:  0
CYCLE:   1732000052 Utilization:  0
CYCLE:   1732000052 Utilization ex q (incomplete):  0
CYCLE:   1732500052 RDMA bytes rec:          0
CYCLE:   1732500052 RDMA total latency:          0
CYCLE:   1732500052 WDMA bytes sent:          0
CYCLE:   1732500052 WDMA total latency:          0
CYCLE:   1733000052 RDMA bytes rec:          0
CYCLE:   1733000052 RDMA total latency:          0
CYCLE:   1733000052 WDMA bytes sent:          0
CYCLE:   1733000052 WDMA total latency:          0
CYCLE:   1733500052 RDMA bytes rec:          0
CYCLE:   1733500052 RDMA total latency:          0
CYCLE:   1733500052 WDMA bytes sent:          0
CYCLE:   1733500052 WDMA total latency:          0
CYCLE:   1734000052 Utilization ld q (incomplete):  0
CYCLE:   1734000052 RDMA bytes rec:          0
CYCLE:   1734000052 Utilization st q:  0
CYCLE:   1734000052 Utilization ld q:  0
CYCLE:   1734000052 Utilization:  0
CYCLE:   1734000052 Utilization ld q:  0
CYCLE:   1734000052 Utilization st q:  0
CYCLE:   1734000052 RDMA total latency:          0
CYCLE:   1734000052 Utilization st q (incomplete):  0
CYCLE:   1734000052 WDMA bytes sent:          0
CYCLE:   1734000052 Utilization ex q:  0
CYCLE:   1734000052 Utilization ex q (incomplete):  0
CYCLE:   1734000052 Utilization st q (incomplete):  0
CYCLE:   1734000052 Utilization ld q (incomplete):  0
CYCLE:   1734000052 WDMA total latency:          0
CYCLE:   1734000052 Utilization ex q:  0
CYCLE:   1734000052 Utilization:  0
CYCLE:   1734000052 Utilization ex q (incomplete):  0
CYCLE:   1734500052 RDMA bytes rec:          0
CYCLE:   1734500052 RDMA total latency:          0
CYCLE:   1734500052 WDMA bytes sent:          0
CYCLE:   1734500052 WDMA total latency:          0
CYCLE:   1735000052 RDMA bytes rec:          0
CYCLE:   1735000052 RDMA total latency:          0
CYCLE:   1735000052 WDMA bytes sent:          0
CYCLE:   1735000052 WDMA total latency:          0
CYCLE:   1735500052 RDMA bytes rec:          0
CYCLE:   1735500052 RDMA total latency:          0
CYCLE:   1735500052 WDMA bytes sent:          0
CYCLE:   1735500052 WDMA total latency:          0
CYCLE:   1736000052 Utilization ld q (incomplete):  0
CYCLE:   1736000052 RDMA bytes rec:          0
CYCLE:   1736000052 Utilization st q:  0
CYCLE:   1736000052 Utilization ld q:  0
CYCLE:   1736000052 Utilization:  0
CYCLE:   1736000052 Utilization ld q:  0
CYCLE:   1736000052 Utilization st q:  0
CYCLE:   1736000052 RDMA total latency:          0
CYCLE:   1736000052 Utilization st q (incomplete):  0
CYCLE:   1736000052 WDMA bytes sent:          0
CYCLE:   1736000052 Utilization ex q:  0
CYCLE:   1736000052 Utilization ex q (incomplete):  0
CYCLE:   1736000052 Utilization st q (incomplete):  0
CYCLE:   1736000052 Utilization ld q (incomplete):  0
CYCLE:   1736000052 WDMA total latency:          0
CYCLE:   1736000052 Utilization ex q:  0
CYCLE:   1736000052 Utilization:  0
CYCLE:   1736000052 Utilization ex q (incomplete):  0
CYCLE:   1736500052 RDMA bytes rec:          0
CYCLE:   1736500052 RDMA total latency:          0
CYCLE:   1736500052 WDMA bytes sent:          0
CYCLE:   1736500052 WDMA total latency:          0
CYCLE:   1737000052 RDMA bytes rec:          0
CYCLE:   1737000052 RDMA total latency:          0
CYCLE:   1737000052 WDMA bytes sent:          0
CYCLE:   1737000052 WDMA total latency:          0
CYCLE:   1737500052 RDMA bytes rec:          0
CYCLE:   1737500052 RDMA total latency:          0
CYCLE:   1737500052 WDMA bytes sent:          0
CYCLE:   1737500052 WDMA total latency:          0
CYCLE:   1738000052 Utilization ld q (incomplete):  0
CYCLE:   1738000052 RDMA bytes rec:          0
CYCLE:   1738000052 Utilization st q:  0
CYCLE:   1738000052 Utilization ld q:  0
CYCLE:   1738000052 Utilization:  0
CYCLE:   1738000052 Utilization ld q:  0
CYCLE:   1738000052 Utilization st q:  0
CYCLE:   1738000052 RDMA total latency:          0
CYCLE:   1738000052 Utilization st q (incomplete):  0
CYCLE:   1738000052 WDMA bytes sent:          0
CYCLE:   1738000052 Utilization ex q:  0
CYCLE:   1738000052 Utilization ex q (incomplete):  0
CYCLE:   1738000052 Utilization st q (incomplete):  0
CYCLE:   1738000052 Utilization ld q (incomplete):  0
CYCLE:   1738000052 WDMA total latency:          0
CYCLE:   1738000052 Utilization ex q:  0
CYCLE:   1738000052 Utilization:  0
CYCLE:   1738000052 Utilization ex q (incomplete):  0
CYCLE:   1738500052 RDMA bytes rec:          0
CYCLE:   1738500052 RDMA total latency:          0
CYCLE:   1738500052 WDMA bytes sent:          0
CYCLE:   1738500052 WDMA total latency:          0
CYCLE:   1739000052 RDMA bytes rec:          0
CYCLE:   1739000052 RDMA total latency:          0
CYCLE:   1739000052 WDMA bytes sent:          0
CYCLE:   1739000052 WDMA total latency:          0
CYCLE:   1739500052 RDMA bytes rec:          0
CYCLE:   1739500052 RDMA total latency:          0
CYCLE:   1739500052 WDMA bytes sent:          0
CYCLE:   1739500052 WDMA total latency:          0
CYCLE:   1740000052 Utilization ld q (incomplete):  0
CYCLE:   1740000052 RDMA bytes rec:          0
CYCLE:   1740000052 Utilization st q:  0
CYCLE:   1740000052 Utilization ld q:  0
CYCLE:   1740000052 Utilization:  0
CYCLE:   1740000052 Utilization ld q:  0
CYCLE:   1740000052 Utilization st q:  0
CYCLE:   1740000052 RDMA total latency:          0
CYCLE:   1740000052 Utilization st q (incomplete):  0
CYCLE:   1740000052 WDMA bytes sent:          0
CYCLE:   1740000052 Utilization ex q:  0
CYCLE:   1740000052 Utilization ex q (incomplete):  0
CYCLE:   1740000052 Utilization st q (incomplete):  0
CYCLE:   1740000052 Utilization ld q (incomplete):  0
CYCLE:   1740000052 WDMA total latency:          0
CYCLE:   1740000052 Utilization ex q:  0
CYCLE:   1740000052 Utilization:  0
CYCLE:   1740000052 Utilization ex q (incomplete):  0
CYCLE:   1740500052 RDMA bytes rec:          0
CYCLE:   1740500052 RDMA total latency:          0
CYCLE:   1740500052 WDMA bytes sent:          0
CYCLE:   1740500052 WDMA total latency:          0
CYCLE:   1741000052 RDMA bytes rec:          0
CYCLE:   1741000052 RDMA total latency:          0
CYCLE:   1741000052 WDMA bytes sent:          0
CYCLE:   1741000052 WDMA total latency:          0
CYCLE:   1741500052 RDMA bytes rec:          0
CYCLE:   1741500052 RDMA total latency:          0
CYCLE:   1741500052 WDMA bytes sent:          0
CYCLE:   1741500052 WDMA total latency:          0
CYCLE:   1742000052 Utilization ld q (incomplete):  0
CYCLE:   1742000052 RDMA bytes rec:          0
CYCLE:   1742000052 Utilization st q:  0
CYCLE:   1742000052 Utilization ld q:  0
CYCLE:   1742000052 Utilization:  0
CYCLE:   1742000052 Utilization ld q:  0
CYCLE:   1742000052 Utilization st q:  0
CYCLE:   1742000052 RDMA total latency:          0
CYCLE:   1742000052 Utilization st q (incomplete):  0
CYCLE:   1742000052 WDMA bytes sent:          0
CYCLE:   1742000052 Utilization ex q:  0
CYCLE:   1742000052 Utilization ex q (incomplete):  0
CYCLE:   1742000052 Utilization st q (incomplete):  0
CYCLE:   1742000052 Utilization ld q (incomplete):  0
CYCLE:   1742000052 WDMA total latency:          0
CYCLE:   1742000052 Utilization ex q:  0
CYCLE:   1742000052 Utilization:  0
CYCLE:   1742000052 Utilization ex q (incomplete):  0
CYCLE:   1742500052 RDMA bytes rec:          0
CYCLE:   1742500052 RDMA total latency:          0
CYCLE:   1742500052 WDMA bytes sent:          0
CYCLE:   1742500052 WDMA total latency:          0
CYCLE:   1743000052 RDMA bytes rec:          0
CYCLE:   1743000052 RDMA total latency:          0
CYCLE:   1743000052 WDMA bytes sent:          0
CYCLE:   1743000052 WDMA total latency:          0
CYCLE:   1743500052 RDMA bytes rec:          0
CYCLE:   1743500052 RDMA total latency:          0
CYCLE:   1743500052 WDMA bytes sent:          0
CYCLE:   1743500052 WDMA total latency:          0
CYCLE:   1744000052 Utilization ld q (incomplete):  0
CYCLE:   1744000052 RDMA bytes rec:          0
CYCLE:   1744000052 Utilization st q:  0
CYCLE:   1744000052 Utilization ld q:  0
CYCLE:   1744000052 Utilization:  0
CYCLE:   1744000052 Utilization ld q:  0
CYCLE:   1744000052 Utilization st q:  0
CYCLE:   1744000052 RDMA total latency:          0
CYCLE:   1744000052 Utilization st q (incomplete):  0
CYCLE:   1744000052 WDMA bytes sent:          0
CYCLE:   1744000052 Utilization ex q:  0
CYCLE:   1744000052 Utilization ex q (incomplete):  0
CYCLE:   1744000052 Utilization st q (incomplete):  0
CYCLE:   1744000052 Utilization ld q (incomplete):  0
CYCLE:   1744000052 WDMA total latency:          0
CYCLE:   1744000052 Utilization ex q:  0
CYCLE:   1744000052 Utilization:  0
CYCLE:   1744000052 Utilization ex q (incomplete):  0
CYCLE:   1744500052 RDMA bytes rec:          0
CYCLE:   1744500052 RDMA total latency:          0
CYCLE:   1744500052 WDMA bytes sent:          0
CYCLE:   1744500052 WDMA total latency:          0
CYCLE:   1745000052 RDMA bytes rec:          0
CYCLE:   1745000052 RDMA total latency:          0
CYCLE:   1745000052 WDMA bytes sent:          0
CYCLE:   1745000052 WDMA total latency:          0
CYCLE:   1745500052 RDMA bytes rec:          0
CYCLE:   1745500052 RDMA total latency:          0
CYCLE:   1745500052 WDMA bytes sent:          0
CYCLE:   1745500052 WDMA total latency:          0
CYCLE:   1746000052 Utilization ld q (incomplete):  0
CYCLE:   1746000052 RDMA bytes rec:          0
CYCLE:   1746000052 Utilization st q:  0
CYCLE:   1746000052 Utilization ld q:  0
CYCLE:   1746000052 Utilization:  0
CYCLE:   1746000052 Utilization ld q:  0
CYCLE:   1746000052 Utilization st q:  0
CYCLE:   1746000052 RDMA total latency:          0
CYCLE:   1746000052 Utilization st q (incomplete):  0
CYCLE:   1746000052 WDMA bytes sent:          0
CYCLE:   1746000052 Utilization ex q:  0
CYCLE:   1746000052 Utilization ex q (incomplete):  0
CYCLE:   1746000052 Utilization st q (incomplete):  0
CYCLE:   1746000052 Utilization ld q (incomplete):  0
CYCLE:   1746000052 WDMA total latency:          0
CYCLE:   1746000052 Utilization ex q:  0
CYCLE:   1746000052 Utilization:  0
CYCLE:   1746000052 Utilization ex q (incomplete):  0
CYCLE:   1746500052 RDMA bytes rec:          0
CYCLE:   1746500052 RDMA total latency:          0
CYCLE:   1746500052 WDMA bytes sent:          0
CYCLE:   1746500052 WDMA total latency:          0
CYCLE:   1747000052 RDMA bytes rec:          0
CYCLE:   1747000052 RDMA total latency:          0
CYCLE:   1747000052 WDMA bytes sent:          0
CYCLE:   1747000052 WDMA total latency:          0
CYCLE:   1747500052 RDMA bytes rec:          0
CYCLE:   1747500052 RDMA total latency:          0
CYCLE:   1747500052 WDMA bytes sent:          0
CYCLE:   1747500052 WDMA total latency:          0
CYCLE:   1748000052 Utilization ld q (incomplete):  0
CYCLE:   1748000052 RDMA bytes rec:          0
CYCLE:   1748000052 Utilization st q:  0
CYCLE:   1748000052 Utilization ld q:  0
CYCLE:   1748000052 Utilization:  0
CYCLE:   1748000052 Utilization ld q:  0
CYCLE:   1748000052 Utilization st q:  0
CYCLE:   1748000052 RDMA total latency:          0
CYCLE:   1748000052 Utilization st q (incomplete):  0
CYCLE:   1748000052 WDMA bytes sent:          0
CYCLE:   1748000052 Utilization ex q:  0
CYCLE:   1748000052 Utilization ex q (incomplete):  0
CYCLE:   1748000052 Utilization st q (incomplete):  0
CYCLE:   1748000052 Utilization ld q (incomplete):  0
CYCLE:   1748000052 WDMA total latency:          0
CYCLE:   1748000052 Utilization ex q:  0
CYCLE:   1748000052 Utilization:  0
CYCLE:   1748000052 Utilization ex q (incomplete):  0
CYCLE:   1748500052 RDMA bytes rec:          0
CYCLE:   1748500052 RDMA total latency:          0
CYCLE:   1748500052 WDMA bytes sent:          0
CYCLE:   1748500052 WDMA total latency:          0
CYCLE:   1749000052 RDMA bytes rec:          0
CYCLE:   1749000052 RDMA total latency:          0
CYCLE:   1749000052 WDMA bytes sent:          0
CYCLE:   1749000052 WDMA total latency:          0
CYCLE:   1749500052 RDMA bytes rec:          0
CYCLE:   1749500052 RDMA total latency:          0
CYCLE:   1749500052 WDMA bytes sent:          0
CYCLE:   1749500052 WDMA total latency:          0
CYCLE:   1750000052 Utilization ld q (incomplete):  0
CYCLE:   1750000052 RDMA bytes rec:          0
CYCLE:   1750000052 Utilization st q:  0
CYCLE:   1750000052 Utilization ld q:  0
CYCLE:   1750000052 Utilization:  0
CYCLE:   1750000052 Utilization ld q:  0
CYCLE:   1750000052 Utilization st q:  0
CYCLE:   1750000052 RDMA total latency:          0
CYCLE:   1750000052 Utilization st q (incomplete):  0
CYCLE:   1750000052 WDMA bytes sent:          0
CYCLE:   1750000052 Utilization ex q:  0
CYCLE:   1750000052 Utilization ex q (incomplete):  0
CYCLE:   1750000052 Utilization st q (incomplete):  0
CYCLE:   1750000052 Utilization ld q (incomplete):  0
CYCLE:   1750000052 WDMA total latency:          0
CYCLE:   1750000052 Utilization ex q:  0
CYCLE:   1750000052 Utilization:  0
CYCLE:   1750000052 Utilization ex q (incomplete):  0
CYCLE:   1750500052 RDMA bytes rec:          0
CYCLE:   1750500052 RDMA total latency:          0
CYCLE:   1750500052 WDMA bytes sent:          0
CYCLE:   1750500052 WDMA total latency:          0
CYCLE:   1751000052 RDMA bytes rec:          0
CYCLE:   1751000052 RDMA total latency:          0
CYCLE:   1751000052 WDMA bytes sent:          0
CYCLE:   1751000052 WDMA total latency:          0
CYCLE:   1751500052 RDMA bytes rec:          0
CYCLE:   1751500052 RDMA total latency:          0
CYCLE:   1751500052 WDMA bytes sent:          0
CYCLE:   1751500052 WDMA total latency:          0
CYCLE:   1752000052 Utilization ld q (incomplete):  0
CYCLE:   1752000052 RDMA bytes rec:          0
CYCLE:   1752000052 Utilization st q:  0
CYCLE:   1752000052 Utilization ld q:  0
CYCLE:   1752000052 Utilization:  0
CYCLE:   1752000052 Utilization ld q:  0
CYCLE:   1752000052 Utilization st q:  0
CYCLE:   1752000052 RDMA total latency:          0
CYCLE:   1752000052 Utilization st q (incomplete):  0
CYCLE:   1752000052 WDMA bytes sent:          0
CYCLE:   1752000052 Utilization ex q:  0
CYCLE:   1752000052 Utilization ex q (incomplete):  0
CYCLE:   1752000052 Utilization st q (incomplete):  0
CYCLE:   1752000052 Utilization ld q (incomplete):  0
CYCLE:   1752000052 WDMA total latency:          0
CYCLE:   1752000052 Utilization ex q:  0
CYCLE:   1752000052 Utilization:  0
CYCLE:   1752000052 Utilization ex q (incomplete):  0
CYCLE:   1752500052 RDMA bytes rec:          0
CYCLE:   1752500052 RDMA total latency:          0
CYCLE:   1752500052 WDMA bytes sent:          0
CYCLE:   1752500052 WDMA total latency:          0
CYCLE:   1753000052 RDMA bytes rec:          0
CYCLE:   1753000052 RDMA total latency:          0
CYCLE:   1753000052 WDMA bytes sent:          0
CYCLE:   1753000052 WDMA total latency:          0
CYCLE:   1753500052 RDMA bytes rec:          0
CYCLE:   1753500052 RDMA total latency:          0
CYCLE:   1753500052 WDMA bytes sent:          0
CYCLE:   1753500052 WDMA total latency:          0
CYCLE:   1754000052 Utilization ld q (incomplete):  0
CYCLE:   1754000052 RDMA bytes rec:          0
CYCLE:   1754000052 Utilization st q:  0
CYCLE:   1754000052 Utilization ld q:  0
CYCLE:   1754000052 Utilization:  0
CYCLE:   1754000052 Utilization ld q:  0
CYCLE:   1754000052 Utilization st q:  0
CYCLE:   1754000052 RDMA total latency:          0
CYCLE:   1754000052 Utilization st q (incomplete):  0
CYCLE:   1754000052 WDMA bytes sent:          0
CYCLE:   1754000052 Utilization ex q:  0
CYCLE:   1754000052 Utilization ex q (incomplete):  0
CYCLE:   1754000052 Utilization st q (incomplete):  0
CYCLE:   1754000052 Utilization ld q (incomplete):  0
CYCLE:   1754000052 WDMA total latency:          0
CYCLE:   1754000052 Utilization ex q:  0
CYCLE:   1754000052 Utilization:  0
CYCLE:   1754000052 Utilization ex q (incomplete):  0
CYCLE:   1754500052 RDMA bytes rec:          0
CYCLE:   1754500052 RDMA total latency:          0
CYCLE:   1754500052 WDMA bytes sent:          0
CYCLE:   1754500052 WDMA total latency:          0
CYCLE:   1755000052 RDMA bytes rec:          0
CYCLE:   1755000052 RDMA total latency:          0
CYCLE:   1755000052 WDMA bytes sent:          0
CYCLE:   1755000052 WDMA total latency:          0
CYCLE:   1755500052 RDMA bytes rec:          0
CYCLE:   1755500052 RDMA total latency:          0
CYCLE:   1755500052 WDMA bytes sent:          0
CYCLE:   1755500052 WDMA total latency:          0
CYCLE:   1756000052 Utilization ld q (incomplete):  0
CYCLE:   1756000052 RDMA bytes rec:          0
CYCLE:   1756000052 Utilization st q:  0
CYCLE:   1756000052 Utilization ld q:  0
CYCLE:   1756000052 Utilization:  0
CYCLE:   1756000052 Utilization ld q:  0
CYCLE:   1756000052 Utilization st q:  0
CYCLE:   1756000052 RDMA total latency:          0
CYCLE:   1756000052 Utilization st q (incomplete):  0
CYCLE:   1756000052 WDMA bytes sent:          0
CYCLE:   1756000052 Utilization ex q:  0
CYCLE:   1756000052 Utilization ex q (incomplete):  0
CYCLE:   1756000052 Utilization st q (incomplete):  0
CYCLE:   1756000052 Utilization ld q (incomplete):  0
CYCLE:   1756000052 WDMA total latency:          0
CYCLE:   1756000052 Utilization ex q:  0
CYCLE:   1756000052 Utilization:  0
CYCLE:   1756000052 Utilization ex q (incomplete):  0
CYCLE:   1756500052 RDMA bytes rec:          0
CYCLE:   1756500052 RDMA total latency:          0
CYCLE:   1756500052 WDMA bytes sent:          0
CYCLE:   1756500052 WDMA total latency:          0
CYCLE:   1757000052 RDMA bytes rec:          0
CYCLE:   1757000052 RDMA total latency:          0
CYCLE:   1757000052 WDMA bytes sent:          0
CYCLE:   1757000052 WDMA total latency:          0
CYCLE:   1757500052 RDMA bytes rec:          0
CYCLE:   1757500052 RDMA total latency:          0
CYCLE:   1757500052 WDMA bytes sent:          0
CYCLE:   1757500052 WDMA total latency:          0
CYCLE:   1758000052 Utilization ld q (incomplete):  0
CYCLE:   1758000052 RDMA bytes rec:          0
CYCLE:   1758000052 Utilization st q:  0
CYCLE:   1758000052 Utilization ld q:  0
CYCLE:   1758000052 Utilization:  0
CYCLE:   1758000052 Utilization ld q:  0
CYCLE:   1758000052 Utilization st q:  0
CYCLE:   1758000052 RDMA total latency:          0
CYCLE:   1758000052 Utilization st q (incomplete):  0
CYCLE:   1758000052 WDMA bytes sent:          0
CYCLE:   1758000052 Utilization ex q:  0
CYCLE:   1758000052 Utilization ex q (incomplete):  0
CYCLE:   1758000052 Utilization st q (incomplete):  0
CYCLE:   1758000052 Utilization ld q (incomplete):  0
CYCLE:   1758000052 WDMA total latency:          0
CYCLE:   1758000052 Utilization ex q:  0
CYCLE:   1758000052 Utilization:  0
CYCLE:   1758000052 Utilization ex q (incomplete):  0
CYCLE:   1758500052 RDMA bytes rec:          0
CYCLE:   1758500052 RDMA total latency:          0
CYCLE:   1758500052 WDMA bytes sent:          0
CYCLE:   1758500052 WDMA total latency:          0
CYCLE:   1759000052 RDMA bytes rec:          0
CYCLE:   1759000052 RDMA total latency:          0
CYCLE:   1759000052 WDMA bytes sent:          0
CYCLE:   1759000052 WDMA total latency:          0
CYCLE:   1759500052 RDMA bytes rec:          0
CYCLE:   1759500052 RDMA total latency:          0
CYCLE:   1759500052 WDMA bytes sent:          0
CYCLE:   1759500052 WDMA total latency:          0
CYCLE:   1760000052 Utilization ld q (incomplete):  0
CYCLE:   1760000052 RDMA bytes rec:          0
CYCLE:   1760000052 Utilization st q:  0
CYCLE:   1760000052 Utilization ld q:  0
CYCLE:   1760000052 Utilization:  0
CYCLE:   1760000052 Utilization ld q:  0
CYCLE:   1760000052 Utilization st q:  0
CYCLE:   1760000052 RDMA total latency:          0
CYCLE:   1760000052 Utilization st q (incomplete):  0
CYCLE:   1760000052 WDMA bytes sent:          0
CYCLE:   1760000052 Utilization ex q:  0
CYCLE:   1760000052 Utilization ex q (incomplete):  0
CYCLE:   1760000052 Utilization st q (incomplete):  0
CYCLE:   1760000052 Utilization ld q (incomplete):  0
CYCLE:   1760000052 WDMA total latency:          0
CYCLE:   1760000052 Utilization ex q:  0
CYCLE:   1760000052 Utilization:  0
CYCLE:   1760000052 Utilization ex q (incomplete):  0
CYCLE:   1760500052 RDMA bytes rec:          0
CYCLE:   1760500052 RDMA total latency:          0
CYCLE:   1760500052 WDMA bytes sent:          0
CYCLE:   1760500052 WDMA total latency:          0
CYCLE:   1761000052 RDMA bytes rec:          0
CYCLE:   1761000052 RDMA total latency:          0
CYCLE:   1761000052 WDMA bytes sent:          0
CYCLE:   1761000052 WDMA total latency:          0
CYCLE:   1761500052 RDMA bytes rec:          0
CYCLE:   1761500052 RDMA total latency:          0
CYCLE:   1761500052 WDMA bytes sent:          0
CYCLE:   1761500052 WDMA total latency:          0
CYCLE:   1762000052 Utilization ld q (incomplete):  0
CYCLE:   1762000052 RDMA bytes rec:          0
CYCLE:   1762000052 Utilization st q:  0
CYCLE:   1762000052 Utilization ld q:  0
CYCLE:   1762000052 Utilization:  0
CYCLE:   1762000052 Utilization ld q:  0
CYCLE:   1762000052 Utilization st q:  0
CYCLE:   1762000052 RDMA total latency:          0
CYCLE:   1762000052 Utilization st q (incomplete):  0
CYCLE:   1762000052 WDMA bytes sent:          0
CYCLE:   1762000052 Utilization ex q:  0
CYCLE:   1762000052 Utilization ex q (incomplete):  0
CYCLE:   1762000052 Utilization st q (incomplete):  0
CYCLE:   1762000052 Utilization ld q (incomplete):  0
CYCLE:   1762000052 WDMA total latency:          0
CYCLE:   1762000052 Utilization ex q:  0
CYCLE:   1762000052 Utilization:  0
CYCLE:   1762000052 Utilization ex q (incomplete):  0
CYCLE:   1762500052 RDMA bytes rec:          0
CYCLE:   1762500052 RDMA total latency:          0
CYCLE:   1762500052 WDMA bytes sent:          0
CYCLE:   1762500052 WDMA total latency:          0
CYCLE:   1763000052 RDMA bytes rec:          0
CYCLE:   1763000052 RDMA total latency:          0
CYCLE:   1763000052 WDMA bytes sent:          0
CYCLE:   1763000052 WDMA total latency:          0
CYCLE:   1763500052 RDMA bytes rec:          0
CYCLE:   1763500052 RDMA total latency:          0
CYCLE:   1763500052 WDMA bytes sent:          0
CYCLE:   1763500052 WDMA total latency:          0
CYCLE:   1764000052 Utilization ld q (incomplete):  0
CYCLE:   1764000052 RDMA bytes rec:          0
CYCLE:   1764000052 Utilization st q:  0
CYCLE:   1764000052 Utilization ld q:  0
CYCLE:   1764000052 Utilization:  0
CYCLE:   1764000052 Utilization ld q:  0
CYCLE:   1764000052 Utilization st q:  0
CYCLE:   1764000052 RDMA total latency:          0
CYCLE:   1764000052 Utilization st q (incomplete):  0
CYCLE:   1764000052 WDMA bytes sent:          0
CYCLE:   1764000052 Utilization ex q:  0
CYCLE:   1764000052 Utilization ex q (incomplete):  0
CYCLE:   1764000052 Utilization st q (incomplete):  0
CYCLE:   1764000052 Utilization ld q (incomplete):  0
CYCLE:   1764000052 WDMA total latency:          0
CYCLE:   1764000052 Utilization ex q:  0
CYCLE:   1764000052 Utilization:  0
CYCLE:   1764000052 Utilization ex q (incomplete):  0
CYCLE:   1764500052 RDMA bytes rec:          0
CYCLE:   1764500052 RDMA total latency:          0
CYCLE:   1764500052 WDMA bytes sent:          0
CYCLE:   1764500052 WDMA total latency:          0
CYCLE:   1765000052 RDMA bytes rec:          0
CYCLE:   1765000052 RDMA total latency:          0
CYCLE:   1765000052 WDMA bytes sent:          0
CYCLE:   1765000052 WDMA total latency:          0
CYCLE:   1765500052 RDMA bytes rec:          0
CYCLE:   1765500052 RDMA total latency:          0
CYCLE:   1765500052 WDMA bytes sent:          0
CYCLE:   1765500052 WDMA total latency:          0
CYCLE:   1766000052 Utilization ld q (incomplete):  0
CYCLE:   1766000052 RDMA bytes rec:          0
CYCLE:   1766000052 Utilization st q:  0
CYCLE:   1766000052 Utilization ld q:  0
CYCLE:   1766000052 Utilization:  0
CYCLE:   1766000052 Utilization ld q:  0
CYCLE:   1766000052 Utilization st q:  0
CYCLE:   1766000052 RDMA total latency:          0
CYCLE:   1766000052 Utilization st q (incomplete):  0
CYCLE:   1766000052 WDMA bytes sent:          0
CYCLE:   1766000052 Utilization ex q:  0
CYCLE:   1766000052 Utilization ex q (incomplete):  0
CYCLE:   1766000052 Utilization st q (incomplete):  0
CYCLE:   1766000052 Utilization ld q (incomplete):  0
CYCLE:   1766000052 WDMA total latency:          0
CYCLE:   1766000052 Utilization ex q:  0
CYCLE:   1766000052 Utilization:  0
CYCLE:   1766000052 Utilization ex q (incomplete):  0
CYCLE:   1766500052 RDMA bytes rec:          0
CYCLE:   1766500052 RDMA total latency:          0
CYCLE:   1766500052 WDMA bytes sent:          0
CYCLE:   1766500052 WDMA total latency:          0
CYCLE:   1767000052 RDMA bytes rec:          0
CYCLE:   1767000052 RDMA total latency:          0
CYCLE:   1767000052 WDMA bytes sent:          0
CYCLE:   1767000052 WDMA total latency:          0
CYCLE:   1767500052 RDMA bytes rec:          0
CYCLE:   1767500052 RDMA total latency:          0
CYCLE:   1767500052 WDMA bytes sent:          0
CYCLE:   1767500052 WDMA total latency:          0
CYCLE:   1768000052 Utilization ld q (incomplete):  0
CYCLE:   1768000052 RDMA bytes rec:          0
CYCLE:   1768000052 Utilization st q:  0
CYCLE:   1768000052 Utilization ld q:  0
CYCLE:   1768000052 Utilization:  0
CYCLE:   1768000052 Utilization ld q:  0
CYCLE:   1768000052 Utilization st q:  0
CYCLE:   1768000052 RDMA total latency:          0
CYCLE:   1768000052 Utilization st q (incomplete):  0
CYCLE:   1768000052 WDMA bytes sent:          0
CYCLE:   1768000052 Utilization ex q:  0
CYCLE:   1768000052 Utilization ex q (incomplete):  0
CYCLE:   1768000052 Utilization st q (incomplete):  0
CYCLE:   1768000052 Utilization ld q (incomplete):  0
CYCLE:   1768000052 WDMA total latency:          0
CYCLE:   1768000052 Utilization ex q:  0
CYCLE:   1768000052 Utilization:  0
CYCLE:   1768000052 Utilization ex q (incomplete):  0
CYCLE:   1768500052 RDMA bytes rec:          0
CYCLE:   1768500052 RDMA total latency:          0
CYCLE:   1768500052 WDMA bytes sent:          0
CYCLE:   1768500052 WDMA total latency:          0
CYCLE:   1769000052 RDMA bytes rec:          0
CYCLE:   1769000052 RDMA total latency:          0
CYCLE:   1769000052 WDMA bytes sent:          0
CYCLE:   1769000052 WDMA total latency:          0
CYCLE:   1769500052 RDMA bytes rec:          0
CYCLE:   1769500052 RDMA total latency:          0
CYCLE:   1769500052 WDMA bytes sent:          0
CYCLE:   1769500052 WDMA total latency:          0
CYCLE:   1770000052 Utilization ld q (incomplete):  0
CYCLE:   1770000052 RDMA bytes rec:          0
CYCLE:   1770000052 Utilization st q:  0
CYCLE:   1770000052 Utilization ld q:  0
CYCLE:   1770000052 Utilization:  0
CYCLE:   1770000052 Utilization ld q:  0
CYCLE:   1770000052 Utilization st q:  0
CYCLE:   1770000052 RDMA total latency:          0
CYCLE:   1770000052 Utilization st q (incomplete):  0
CYCLE:   1770000052 WDMA bytes sent:          0
CYCLE:   1770000052 Utilization ex q:  0
CYCLE:   1770000052 Utilization ex q (incomplete):  0
CYCLE:   1770000052 Utilization st q (incomplete):  0
CYCLE:   1770000052 Utilization ld q (incomplete):  0
CYCLE:   1770000052 WDMA total latency:          0
CYCLE:   1770000052 Utilization ex q:  0
CYCLE:   1770000052 Utilization:  0
CYCLE:   1770000052 Utilization ex q (incomplete):  0
CYCLE:   1770500052 RDMA bytes rec:          0
CYCLE:   1770500052 RDMA total latency:          0
CYCLE:   1770500052 WDMA bytes sent:          0
CYCLE:   1770500052 WDMA total latency:          0
CYCLE:   1771000052 RDMA bytes rec:          0
CYCLE:   1771000052 RDMA total latency:          0
CYCLE:   1771000052 WDMA bytes sent:          0
CYCLE:   1771000052 WDMA total latency:          0
CYCLE:   1771500052 RDMA bytes rec:          0
CYCLE:   1771500052 RDMA total latency:          0
CYCLE:   1771500052 WDMA bytes sent:          0
CYCLE:   1771500052 WDMA total latency:          0
CYCLE:   1772000052 Utilization ld q (incomplete):  0
CYCLE:   1772000052 RDMA bytes rec:          0
CYCLE:   1772000052 Utilization st q:  0
CYCLE:   1772000052 Utilization ld q:  0
CYCLE:   1772000052 Utilization:  0
CYCLE:   1772000052 Utilization ld q:  0
CYCLE:   1772000052 Utilization st q:  0
CYCLE:   1772000052 RDMA total latency:          0
CYCLE:   1772000052 Utilization st q (incomplete):  0
CYCLE:   1772000052 WDMA bytes sent:          0
CYCLE:   1772000052 Utilization ex q:  0
CYCLE:   1772000052 Utilization ex q (incomplete):  0
CYCLE:   1772000052 Utilization st q (incomplete):  0
CYCLE:   1772000052 Utilization ld q (incomplete):  0
CYCLE:   1772000052 WDMA total latency:          0
CYCLE:   1772000052 Utilization ex q:  0
CYCLE:   1772000052 Utilization:  0
CYCLE:   1772000052 Utilization ex q (incomplete):  0
CYCLE:   1772500052 RDMA bytes rec:          0
CYCLE:   1772500052 RDMA total latency:          0
CYCLE:   1772500052 WDMA bytes sent:          0
CYCLE:   1772500052 WDMA total latency:          0
CYCLE:   1773000052 RDMA bytes rec:          0
CYCLE:   1773000052 RDMA total latency:          0
CYCLE:   1773000052 WDMA bytes sent:          0
CYCLE:   1773000052 WDMA total latency:          0
CYCLE:   1773500052 RDMA bytes rec:          0
CYCLE:   1773500052 RDMA total latency:          0
CYCLE:   1773500052 WDMA bytes sent:          0
CYCLE:   1773500052 WDMA total latency:          0
CYCLE:   1774000052 Utilization ld q (incomplete):  0
CYCLE:   1774000052 RDMA bytes rec:          0
CYCLE:   1774000052 Utilization st q:  0
CYCLE:   1774000052 Utilization ld q:  0
CYCLE:   1774000052 Utilization:  0
CYCLE:   1774000052 Utilization ld q:  0
CYCLE:   1774000052 Utilization st q:  0
CYCLE:   1774000052 RDMA total latency:          0
CYCLE:   1774000052 Utilization st q (incomplete):  0
CYCLE:   1774000052 WDMA bytes sent:          0
CYCLE:   1774000052 Utilization ex q:  0
CYCLE:   1774000052 Utilization ex q (incomplete):  0
CYCLE:   1774000052 Utilization st q (incomplete):  0
CYCLE:   1774000052 Utilization ld q (incomplete):  0
CYCLE:   1774000052 WDMA total latency:          0
CYCLE:   1774000052 Utilization ex q:  0
CYCLE:   1774000052 Utilization:  0
CYCLE:   1774000052 Utilization ex q (incomplete):  0
CYCLE:   1774500052 RDMA bytes rec:          0
CYCLE:   1774500052 RDMA total latency:          0
CYCLE:   1774500052 WDMA bytes sent:          0
CYCLE:   1774500052 WDMA total latency:          0
CYCLE:   1775000052 RDMA bytes rec:          0
CYCLE:   1775000052 RDMA total latency:          0
CYCLE:   1775000052 WDMA bytes sent:          0
CYCLE:   1775000052 WDMA total latency:          0
CYCLE:   1775500052 RDMA bytes rec:          0
CYCLE:   1775500052 RDMA total latency:          0
CYCLE:   1775500052 WDMA bytes sent:          0
CYCLE:   1775500052 WDMA total latency:          0
CYCLE:   1776000052 Utilization ld q (incomplete):  0
CYCLE:   1776000052 RDMA bytes rec:          0
CYCLE:   1776000052 Utilization st q:  0
CYCLE:   1776000052 Utilization ld q:  0
CYCLE:   1776000052 Utilization:  0
CYCLE:   1776000052 Utilization ld q:  0
CYCLE:   1776000052 Utilization st q:  0
CYCLE:   1776000052 RDMA total latency:          0
CYCLE:   1776000052 Utilization st q (incomplete):  0
CYCLE:   1776000052 WDMA bytes sent:          0
CYCLE:   1776000052 Utilization ex q:  0
CYCLE:   1776000052 Utilization ex q (incomplete):  0
CYCLE:   1776000052 Utilization st q (incomplete):  0
CYCLE:   1776000052 Utilization ld q (incomplete):  0
CYCLE:   1776000052 WDMA total latency:          0
CYCLE:   1776000052 Utilization ex q:  0
CYCLE:   1776000052 Utilization:  0
CYCLE:   1776000052 Utilization ex q (incomplete):  0
CYCLE:   1776500052 RDMA bytes rec:          0
CYCLE:   1776500052 RDMA total latency:          0
CYCLE:   1776500052 WDMA bytes sent:          0
CYCLE:   1776500052 WDMA total latency:          0
CYCLE:   1777000052 RDMA bytes rec:          0
CYCLE:   1777000052 RDMA total latency:          0
CYCLE:   1777000052 WDMA bytes sent:          0
CYCLE:   1777000052 WDMA total latency:          0
CYCLE:   1777500052 RDMA bytes rec:          0
CYCLE:   1777500052 RDMA total latency:          0
CYCLE:   1777500052 WDMA bytes sent:          0
CYCLE:   1777500052 WDMA total latency:          0
CYCLE:   1778000052 Utilization ld q (incomplete):  0
CYCLE:   1778000052 RDMA bytes rec:          0
CYCLE:   1778000052 Utilization st q:  0
CYCLE:   1778000052 Utilization ld q:  0
CYCLE:   1778000052 Utilization:  0
CYCLE:   1778000052 Utilization ld q:  0
CYCLE:   1778000052 Utilization st q:  0
CYCLE:   1778000052 RDMA total latency:          0
CYCLE:   1778000052 Utilization st q (incomplete):  0
CYCLE:   1778000052 WDMA bytes sent:          0
CYCLE:   1778000052 Utilization ex q:  0
CYCLE:   1778000052 Utilization ex q (incomplete):  0
CYCLE:   1778000052 Utilization st q (incomplete):  0
CYCLE:   1778000052 Utilization ld q (incomplete):  0
CYCLE:   1778000052 WDMA total latency:          0
CYCLE:   1778000052 Utilization ex q:  0
CYCLE:   1778000052 Utilization:  0
CYCLE:   1778000052 Utilization ex q (incomplete):  0
CYCLE:   1778500052 RDMA bytes rec:          0
CYCLE:   1778500052 RDMA total latency:          0
CYCLE:   1778500052 WDMA bytes sent:          0
CYCLE:   1778500052 WDMA total latency:          0
CYCLE:   1779000052 RDMA bytes rec:          0
CYCLE:   1779000052 RDMA total latency:          0
CYCLE:   1779000052 WDMA bytes sent:          0
CYCLE:   1779000052 WDMA total latency:          0
CYCLE:   1779500052 RDMA bytes rec:          0
CYCLE:   1779500052 RDMA total latency:          0
CYCLE:   1779500052 WDMA bytes sent:          0
CYCLE:   1779500052 WDMA total latency:          0
CYCLE:   1780000052 Utilization ld q (incomplete):  0
CYCLE:   1780000052 RDMA bytes rec:          0
CYCLE:   1780000052 Utilization st q:  0
CYCLE:   1780000052 Utilization ld q:  0
CYCLE:   1780000052 Utilization:  0
CYCLE:   1780000052 Utilization ld q:  0
CYCLE:   1780000052 Utilization st q:  0
CYCLE:   1780000052 RDMA total latency:          0
CYCLE:   1780000052 Utilization st q (incomplete):  0
CYCLE:   1780000052 WDMA bytes sent:          0
CYCLE:   1780000052 Utilization ex q:  0
CYCLE:   1780000052 Utilization ex q (incomplete):  0
CYCLE:   1780000052 Utilization st q (incomplete):  0
CYCLE:   1780000052 Utilization ld q (incomplete):  0
CYCLE:   1780000052 WDMA total latency:          0
CYCLE:   1780000052 Utilization ex q:  0
CYCLE:   1780000052 Utilization:  0
CYCLE:   1780000052 Utilization ex q (incomplete):  0
CYCLE:   1780500052 RDMA bytes rec:          0
CYCLE:   1780500052 RDMA total latency:          0
CYCLE:   1780500052 WDMA bytes sent:          0
CYCLE:   1780500052 WDMA total latency:          0
CYCLE:   1781000052 RDMA bytes rec:          0
CYCLE:   1781000052 RDMA total latency:          0
CYCLE:   1781000052 WDMA bytes sent:          0
CYCLE:   1781000052 WDMA total latency:          0
CYCLE:   1781500052 RDMA bytes rec:          0
CYCLE:   1781500052 RDMA total latency:          0
CYCLE:   1781500052 WDMA bytes sent:          0
CYCLE:   1781500052 WDMA total latency:          0
CYCLE:   1782000052 Utilization ld q (incomplete):  0
CYCLE:   1782000052 RDMA bytes rec:          0
CYCLE:   1782000052 Utilization st q:  0
CYCLE:   1782000052 Utilization ld q:  0
CYCLE:   1782000052 Utilization:  0
CYCLE:   1782000052 Utilization ld q:  0
CYCLE:   1782000052 Utilization st q:  0
CYCLE:   1782000052 RDMA total latency:          0
CYCLE:   1782000052 Utilization st q (incomplete):  0
CYCLE:   1782000052 WDMA bytes sent:          0
CYCLE:   1782000052 Utilization ex q:  0
CYCLE:   1782000052 Utilization ex q (incomplete):  0
CYCLE:   1782000052 Utilization st q (incomplete):  0
CYCLE:   1782000052 Utilization ld q (incomplete):  0
CYCLE:   1782000052 WDMA total latency:          0
CYCLE:   1782000052 Utilization ex q:  0
CYCLE:   1782000052 Utilization:  0
CYCLE:   1782000052 Utilization ex q (incomplete):  0
CYCLE:   1782500052 RDMA bytes rec:          0
CYCLE:   1782500052 RDMA total latency:          0
CYCLE:   1782500052 WDMA bytes sent:          0
CYCLE:   1782500052 WDMA total latency:          0
CYCLE:   1783000052 RDMA bytes rec:          0
CYCLE:   1783000052 RDMA total latency:          0
CYCLE:   1783000052 WDMA bytes sent:          0
CYCLE:   1783000052 WDMA total latency:          0
CYCLE:   1783500052 RDMA bytes rec:          0
CYCLE:   1783500052 RDMA total latency:          0
CYCLE:   1783500052 WDMA bytes sent:          0
CYCLE:   1783500052 WDMA total latency:          0
CYCLE:   1784000052 Utilization ld q (incomplete):  0
CYCLE:   1784000052 RDMA bytes rec:          0
CYCLE:   1784000052 Utilization st q:  0
CYCLE:   1784000052 Utilization ld q:  0
CYCLE:   1784000052 Utilization:  0
CYCLE:   1784000052 Utilization ld q:  0
CYCLE:   1784000052 Utilization st q:  0
CYCLE:   1784000052 RDMA total latency:          0
CYCLE:   1784000052 Utilization st q (incomplete):  0
CYCLE:   1784000052 WDMA bytes sent:          0
CYCLE:   1784000052 Utilization ex q:  0
CYCLE:   1784000052 Utilization ex q (incomplete):  0
CYCLE:   1784000052 Utilization st q (incomplete):  0
CYCLE:   1784000052 Utilization ld q (incomplete):  0
CYCLE:   1784000052 WDMA total latency:          0
CYCLE:   1784000052 Utilization ex q:  0
CYCLE:   1784000052 Utilization:  0
CYCLE:   1784000052 Utilization ex q (incomplete):  0
CYCLE:   1784500052 RDMA bytes rec:          0
CYCLE:   1784500052 RDMA total latency:          0
CYCLE:   1784500052 WDMA bytes sent:          0
CYCLE:   1784500052 WDMA total latency:          0
CYCLE:   1785000052 RDMA bytes rec:          0
CYCLE:   1785000052 RDMA total latency:          0
CYCLE:   1785000052 WDMA bytes sent:          0
CYCLE:   1785000052 WDMA total latency:          0
CYCLE:   1785500052 RDMA bytes rec:          0
CYCLE:   1785500052 RDMA total latency:          0
CYCLE:   1785500052 WDMA bytes sent:          0
CYCLE:   1785500052 WDMA total latency:          0
CYCLE:   1786000052 Utilization ld q (incomplete):  0
CYCLE:   1786000052 RDMA bytes rec:          0
CYCLE:   1786000052 Utilization st q:  0
CYCLE:   1786000052 Utilization ld q:  0
CYCLE:   1786000052 Utilization:  0
CYCLE:   1786000052 Utilization ld q:  0
CYCLE:   1786000052 Utilization st q:  0
CYCLE:   1786000052 RDMA total latency:          0
CYCLE:   1786000052 Utilization st q (incomplete):  0
CYCLE:   1786000052 WDMA bytes sent:          0
CYCLE:   1786000052 Utilization ex q:  0
CYCLE:   1786000052 Utilization ex q (incomplete):  0
CYCLE:   1786000052 Utilization st q (incomplete):  0
CYCLE:   1786000052 Utilization ld q (incomplete):  0
CYCLE:   1786000052 WDMA total latency:          0
CYCLE:   1786000052 Utilization ex q:  0
CYCLE:   1786000052 Utilization:  0
CYCLE:   1786000052 Utilization ex q (incomplete):  0
CYCLE:   1786500052 RDMA bytes rec:          0
CYCLE:   1786500052 RDMA total latency:          0
CYCLE:   1786500052 WDMA bytes sent:          0
CYCLE:   1786500052 WDMA total latency:          0
CYCLE:   1787000052 RDMA bytes rec:          0
CYCLE:   1787000052 RDMA total latency:          0
CYCLE:   1787000052 WDMA bytes sent:          0
CYCLE:   1787000052 WDMA total latency:          0
CYCLE:   1787500052 RDMA bytes rec:          0
CYCLE:   1787500052 RDMA total latency:          0
CYCLE:   1787500052 WDMA bytes sent:          0
CYCLE:   1787500052 WDMA total latency:          0
CYCLE:   1788000052 Utilization ld q (incomplete):  0
CYCLE:   1788000052 RDMA bytes rec:          0
CYCLE:   1788000052 Utilization st q:  0
CYCLE:   1788000052 Utilization ld q:  0
CYCLE:   1788000052 Utilization:  0
CYCLE:   1788000052 Utilization ld q:  0
CYCLE:   1788000052 Utilization st q:  0
CYCLE:   1788000052 RDMA total latency:          0
CYCLE:   1788000052 Utilization st q (incomplete):  0
CYCLE:   1788000052 WDMA bytes sent:          0
CYCLE:   1788000052 Utilization ex q:  0
CYCLE:   1788000052 Utilization ex q (incomplete):  0
CYCLE:   1788000052 Utilization st q (incomplete):  0
CYCLE:   1788000052 Utilization ld q (incomplete):  0
CYCLE:   1788000052 WDMA total latency:          0
CYCLE:   1788000052 Utilization ex q:  0
CYCLE:   1788000052 Utilization:  0
CYCLE:   1788000052 Utilization ex q (incomplete):  0
CYCLE:   1788500052 RDMA bytes rec:          0
CYCLE:   1788500052 RDMA total latency:          0
CYCLE:   1788500052 WDMA bytes sent:          0
CYCLE:   1788500052 WDMA total latency:          0
CYCLE:   1789000052 RDMA bytes rec:          0
CYCLE:   1789000052 RDMA total latency:          0
CYCLE:   1789000052 WDMA bytes sent:          0
CYCLE:   1789000052 WDMA total latency:          0
CYCLE:   1789500052 RDMA bytes rec:          0
CYCLE:   1789500052 RDMA total latency:          0
CYCLE:   1789500052 WDMA bytes sent:          0
CYCLE:   1789500052 WDMA total latency:          0
CYCLE:   1790000052 Utilization ld q (incomplete):  0
CYCLE:   1790000052 RDMA bytes rec:          0
CYCLE:   1790000052 Utilization st q:  0
CYCLE:   1790000052 Utilization ld q:  0
CYCLE:   1790000052 Utilization:  0
CYCLE:   1790000052 Utilization ld q:  0
CYCLE:   1790000052 Utilization st q:  0
CYCLE:   1790000052 RDMA total latency:          0
CYCLE:   1790000052 Utilization st q (incomplete):  0
CYCLE:   1790000052 WDMA bytes sent:          0
CYCLE:   1790000052 Utilization ex q:  0
CYCLE:   1790000052 Utilization ex q (incomplete):  0
CYCLE:   1790000052 Utilization st q (incomplete):  0
CYCLE:   1790000052 Utilization ld q (incomplete):  0
CYCLE:   1790000052 WDMA total latency:          0
CYCLE:   1790000052 Utilization ex q:  0
CYCLE:   1790000052 Utilization:  0
CYCLE:   1790000052 Utilization ex q (incomplete):  0
CYCLE:   1790500052 RDMA bytes rec:          0
CYCLE:   1790500052 RDMA total latency:          0
CYCLE:   1790500052 WDMA bytes sent:          0
CYCLE:   1790500052 WDMA total latency:          0
CYCLE:   1791000052 RDMA bytes rec:          0
CYCLE:   1791000052 RDMA total latency:          0
CYCLE:   1791000052 WDMA bytes sent:          0
CYCLE:   1791000052 WDMA total latency:          0
CYCLE:   1791500052 RDMA bytes rec:          0
CYCLE:   1791500052 RDMA total latency:          0
CYCLE:   1791500052 WDMA bytes sent:          0
CYCLE:   1791500052 WDMA total latency:          0
CYCLE:   1792000052 Utilization ld q (incomplete):  0
CYCLE:   1792000052 RDMA bytes rec:          0
CYCLE:   1792000052 Utilization st q:  0
CYCLE:   1792000052 Utilization ld q:  0
CYCLE:   1792000052 Utilization:  0
CYCLE:   1792000052 Utilization ld q:  0
CYCLE:   1792000052 Utilization st q:  0
CYCLE:   1792000052 RDMA total latency:          0
CYCLE:   1792000052 Utilization st q (incomplete):  0
CYCLE:   1792000052 WDMA bytes sent:          0
CYCLE:   1792000052 Utilization ex q:  0
CYCLE:   1792000052 Utilization ex q (incomplete):  0
CYCLE:   1792000052 Utilization st q (incomplete):  0
CYCLE:   1792000052 Utilization ld q (incomplete):  0
CYCLE:   1792000052 WDMA total latency:          0
CYCLE:   1792000052 Utilization ex q:  0
CYCLE:   1792000052 Utilization:  0
CYCLE:   1792000052 Utilization ex q (incomplete):  0
CYCLE:   1792500052 RDMA bytes rec:          0
CYCLE:   1792500052 RDMA total latency:          0
CYCLE:   1792500052 WDMA bytes sent:          0
CYCLE:   1792500052 WDMA total latency:          0
CYCLE:   1793000052 RDMA bytes rec:          0
CYCLE:   1793000052 RDMA total latency:          0
CYCLE:   1793000052 WDMA bytes sent:          0
CYCLE:   1793000052 WDMA total latency:          0
CYCLE:   1793500052 RDMA bytes rec:          0
CYCLE:   1793500052 RDMA total latency:          0
CYCLE:   1793500052 WDMA bytes sent:          0
CYCLE:   1793500052 WDMA total latency:          0
CYCLE:   1794000052 Utilization ld q (incomplete):  0
CYCLE:   1794000052 RDMA bytes rec:          0
CYCLE:   1794000052 Utilization st q:  0
CYCLE:   1794000052 Utilization ld q:  0
CYCLE:   1794000052 Utilization:  0
CYCLE:   1794000052 Utilization ld q:  0
CYCLE:   1794000052 Utilization st q:  0
CYCLE:   1794000052 RDMA total latency:          0
CYCLE:   1794000052 Utilization st q (incomplete):  0
CYCLE:   1794000052 WDMA bytes sent:          0
CYCLE:   1794000052 Utilization ex q:  0
CYCLE:   1794000052 Utilization ex q (incomplete):  0
CYCLE:   1794000052 Utilization st q (incomplete):  0
CYCLE:   1794000052 Utilization ld q (incomplete):  0
CYCLE:   1794000052 WDMA total latency:          0
CYCLE:   1794000052 Utilization ex q:  0
CYCLE:   1794000052 Utilization:  0
CYCLE:   1794000052 Utilization ex q (incomplete):  0
CYCLE:   1794500052 RDMA bytes rec:          0
CYCLE:   1794500052 RDMA total latency:          0
CYCLE:   1794500052 WDMA bytes sent:          0
CYCLE:   1794500052 WDMA total latency:          0
CYCLE:   1795000052 RDMA bytes rec:          0
CYCLE:   1795000052 RDMA total latency:          0
CYCLE:   1795000052 WDMA bytes sent:          0
CYCLE:   1795000052 WDMA total latency:          0
CYCLE:   1795500052 RDMA bytes rec:          0
CYCLE:   1795500052 RDMA total latency:          0
CYCLE:   1795500052 WDMA bytes sent:          0
CYCLE:   1795500052 WDMA total latency:          0
CYCLE:   1796000052 Utilization ld q (incomplete):  0
CYCLE:   1796000052 RDMA bytes rec:          0
CYCLE:   1796000052 Utilization st q:  0
CYCLE:   1796000052 Utilization ld q:  0
CYCLE:   1796000052 Utilization:  0
CYCLE:   1796000052 Utilization ld q:  0
CYCLE:   1796000052 Utilization st q:  0
CYCLE:   1796000052 RDMA total latency:          0
CYCLE:   1796000052 Utilization st q (incomplete):  0
CYCLE:   1796000052 WDMA bytes sent:          0
CYCLE:   1796000052 Utilization ex q:  0
CYCLE:   1796000052 Utilization ex q (incomplete):  0
CYCLE:   1796000052 Utilization st q (incomplete):  0
CYCLE:   1796000052 Utilization ld q (incomplete):  0
CYCLE:   1796000052 WDMA total latency:          0
CYCLE:   1796000052 Utilization ex q:  0
CYCLE:   1796000052 Utilization:  0
CYCLE:   1796000052 Utilization ex q (incomplete):  0
CYCLE:   1796500052 RDMA bytes rec:          0
CYCLE:   1796500052 RDMA total latency:          0
CYCLE:   1796500052 WDMA bytes sent:          0
CYCLE:   1796500052 WDMA total latency:          0
CYCLE:   1797000052 RDMA bytes rec:          0
CYCLE:   1797000052 RDMA total latency:          0
CYCLE:   1797000052 WDMA bytes sent:          0
CYCLE:   1797000052 WDMA total latency:          0
CYCLE:   1797500052 RDMA bytes rec:          0
CYCLE:   1797500052 RDMA total latency:          0
CYCLE:   1797500052 WDMA bytes sent:          0
CYCLE:   1797500052 WDMA total latency:          0
CYCLE:   1798000052 Utilization ld q (incomplete):  0
CYCLE:   1798000052 RDMA bytes rec:          0
CYCLE:   1798000052 Utilization st q:  0
CYCLE:   1798000052 Utilization ld q:  0
CYCLE:   1798000052 Utilization:  0
CYCLE:   1798000052 Utilization ld q:  0
CYCLE:   1798000052 Utilization st q:  0
CYCLE:   1798000052 RDMA total latency:          0
CYCLE:   1798000052 Utilization st q (incomplete):  0
CYCLE:   1798000052 WDMA bytes sent:          0
CYCLE:   1798000052 Utilization ex q:  0
CYCLE:   1798000052 Utilization ex q (incomplete):  0
CYCLE:   1798000052 Utilization st q (incomplete):  0
CYCLE:   1798000052 Utilization ld q (incomplete):  0
CYCLE:   1798000052 WDMA total latency:          0
CYCLE:   1798000052 Utilization ex q:  0
CYCLE:   1798000052 Utilization:  0
CYCLE:   1798000052 Utilization ex q (incomplete):  0
CYCLE:   1798500052 RDMA bytes rec:          0
CYCLE:   1798500052 RDMA total latency:          0
CYCLE:   1798500052 WDMA bytes sent:          0
CYCLE:   1798500052 WDMA total latency:          0
CYCLE:   1799000052 RDMA bytes rec:          0
CYCLE:   1799000052 RDMA total latency:          0
CYCLE:   1799000052 WDMA bytes sent:          0
CYCLE:   1799000052 WDMA total latency:          0
CYCLE:   1799500052 RDMA bytes rec:          0
CYCLE:   1799500052 RDMA total latency:          0
CYCLE:   1799500052 WDMA bytes sent:          0
CYCLE:   1799500052 WDMA total latency:          0
CYCLE:   1800000052 Utilization ld q (incomplete):  0
CYCLE:   1800000052 RDMA bytes rec:          0
CYCLE:   1800000052 Utilization st q:  0
CYCLE:   1800000052 Utilization ld q:  0
CYCLE:   1800000052 Utilization:  0
CYCLE:   1800000052 Utilization ld q:  0
CYCLE:   1800000052 Utilization st q:  0
CYCLE:   1800000052 RDMA total latency:          0
CYCLE:   1800000052 Utilization st q (incomplete):  0
CYCLE:   1800000052 WDMA bytes sent:          0
CYCLE:   1800000052 Utilization ex q:  0
CYCLE:   1800000052 Utilization ex q (incomplete):  0
CYCLE:   1800000052 Utilization st q (incomplete):  0
CYCLE:   1800000052 Utilization ld q (incomplete):  0
CYCLE:   1800000052 WDMA total latency:          0
CYCLE:   1800000052 Utilization ex q:  0
CYCLE:   1800000052 Utilization:  0
CYCLE:   1800000052 Utilization ex q (incomplete):  0
CYCLE:   1800500052 RDMA bytes rec:          0
CYCLE:   1800500052 RDMA total latency:          0
CYCLE:   1800500052 WDMA bytes sent:          0
CYCLE:   1800500052 WDMA total latency:          0
CYCLE:   1801000052 RDMA bytes rec:          0
CYCLE:   1801000052 RDMA total latency:          0
CYCLE:   1801000052 WDMA bytes sent:          0
CYCLE:   1801000052 WDMA total latency:          0
CYCLE:   1801500052 RDMA bytes rec:          0
CYCLE:   1801500052 RDMA total latency:          0
CYCLE:   1801500052 WDMA bytes sent:          0
CYCLE:   1801500052 WDMA total latency:          0
CYCLE:   1802000052 Utilization ld q (incomplete):  0
CYCLE:   1802000052 RDMA bytes rec:          0
CYCLE:   1802000052 Utilization st q:  0
CYCLE:   1802000052 Utilization ld q:  0
CYCLE:   1802000052 Utilization:  0
CYCLE:   1802000052 Utilization ld q:  0
CYCLE:   1802000052 Utilization st q:  0
CYCLE:   1802000052 RDMA total latency:          0
CYCLE:   1802000052 Utilization st q (incomplete):  0
CYCLE:   1802000052 WDMA bytes sent:          0
CYCLE:   1802000052 Utilization ex q:  0
CYCLE:   1802000052 Utilization ex q (incomplete):  0
CYCLE:   1802000052 Utilization st q (incomplete):  0
CYCLE:   1802000052 Utilization ld q (incomplete):  0
CYCLE:   1802000052 WDMA total latency:          0
CYCLE:   1802000052 Utilization ex q:  0
CYCLE:   1802000052 Utilization:  0
CYCLE:   1802000052 Utilization ex q (incomplete):  0
CYCLE:   1802500052 RDMA bytes rec:          0
CYCLE:   1802500052 RDMA total latency:          0
CYCLE:   1802500052 WDMA bytes sent:          0
CYCLE:   1802500052 WDMA total latency:          0
CYCLE:   1803000052 RDMA bytes rec:          0
CYCLE:   1803000052 RDMA total latency:          0
CYCLE:   1803000052 WDMA bytes sent:          0
CYCLE:   1803000052 WDMA total latency:          0
CYCLE:   1803500052 RDMA bytes rec:          0
CYCLE:   1803500052 RDMA total latency:          0
CYCLE:   1803500052 WDMA bytes sent:          0
CYCLE:   1803500052 WDMA total latency:          0
CYCLE:   1804000052 Utilization ld q (incomplete):  0
CYCLE:   1804000052 RDMA bytes rec:          0
CYCLE:   1804000052 Utilization st q:  0
CYCLE:   1804000052 Utilization ld q:  0
CYCLE:   1804000052 Utilization:  0
CYCLE:   1804000052 Utilization ld q:  0
CYCLE:   1804000052 Utilization st q:  0
CYCLE:   1804000052 RDMA total latency:          0
CYCLE:   1804000052 Utilization st q (incomplete):  0
CYCLE:   1804000052 WDMA bytes sent:          0
CYCLE:   1804000052 Utilization ex q:  0
CYCLE:   1804000052 Utilization ex q (incomplete):  0
CYCLE:   1804000052 Utilization st q (incomplete):  0
CYCLE:   1804000052 Utilization ld q (incomplete):  0
CYCLE:   1804000052 WDMA total latency:          0
CYCLE:   1804000052 Utilization ex q:  0
CYCLE:   1804000052 Utilization:  0
CYCLE:   1804000052 Utilization ex q (incomplete):  0
CYCLE:   1804500052 RDMA bytes rec:          0
CYCLE:   1804500052 RDMA total latency:          0
CYCLE:   1804500052 WDMA bytes sent:          0
CYCLE:   1804500052 WDMA total latency:          0
CYCLE:   1805000052 RDMA bytes rec:          0
CYCLE:   1805000052 RDMA total latency:          0
CYCLE:   1805000052 WDMA bytes sent:          0
CYCLE:   1805000052 WDMA total latency:          0
CYCLE:   1805500052 RDMA bytes rec:          0
CYCLE:   1805500052 RDMA total latency:          0
CYCLE:   1805500052 WDMA bytes sent:          0
CYCLE:   1805500052 WDMA total latency:          0
CYCLE:   1806000052 Utilization ld q (incomplete):  0
CYCLE:   1806000052 RDMA bytes rec:          0
CYCLE:   1806000052 Utilization st q:  0
CYCLE:   1806000052 Utilization ld q:  0
CYCLE:   1806000052 Utilization:  0
CYCLE:   1806000052 Utilization ld q:  0
CYCLE:   1806000052 Utilization st q:  0
CYCLE:   1806000052 RDMA total latency:          0
CYCLE:   1806000052 Utilization st q (incomplete):  0
CYCLE:   1806000052 WDMA bytes sent:          0
CYCLE:   1806000052 Utilization ex q:  0
CYCLE:   1806000052 Utilization ex q (incomplete):  0
CYCLE:   1806000052 Utilization st q (incomplete):  0
CYCLE:   1806000052 Utilization ld q (incomplete):  0
CYCLE:   1806000052 WDMA total latency:          0
CYCLE:   1806000052 Utilization ex q:  0
CYCLE:   1806000052 Utilization:  0
CYCLE:   1806000052 Utilization ex q (incomplete):  0
CYCLE:   1806500052 RDMA bytes rec:          0
CYCLE:   1806500052 RDMA total latency:          0
CYCLE:   1806500052 WDMA bytes sent:          0
CYCLE:   1806500052 WDMA total latency:          0
CYCLE:   1807000052 RDMA bytes rec:          0
CYCLE:   1807000052 RDMA total latency:          0
CYCLE:   1807000052 WDMA bytes sent:          0
CYCLE:   1807000052 WDMA total latency:          0
CYCLE:   1807500052 RDMA bytes rec:          0
CYCLE:   1807500052 RDMA total latency:          0
CYCLE:   1807500052 WDMA bytes sent:          0
CYCLE:   1807500052 WDMA total latency:          0
CYCLE:   1808000052 Utilization ld q (incomplete):  0
CYCLE:   1808000052 RDMA bytes rec:          0
CYCLE:   1808000052 Utilization st q:  0
CYCLE:   1808000052 Utilization ld q:  0
CYCLE:   1808000052 Utilization:  0
CYCLE:   1808000052 Utilization ld q:  0
CYCLE:   1808000052 Utilization st q:  0
CYCLE:   1808000052 RDMA total latency:          0
CYCLE:   1808000052 Utilization st q (incomplete):  0
CYCLE:   1808000052 WDMA bytes sent:          0
CYCLE:   1808000052 Utilization ex q:  0
CYCLE:   1808000052 Utilization ex q (incomplete):  0
CYCLE:   1808000052 Utilization st q (incomplete):  0
CYCLE:   1808000052 Utilization ld q (incomplete):  0
CYCLE:   1808000052 WDMA total latency:          0
CYCLE:   1808000052 Utilization ex q:  0
CYCLE:   1808000052 Utilization:  0
CYCLE:   1808000052 Utilization ex q (incomplete):  0
CYCLE:   1808500052 RDMA bytes rec:          0
CYCLE:   1808500052 RDMA total latency:          0
CYCLE:   1808500052 WDMA bytes sent:          0
CYCLE:   1808500052 WDMA total latency:          0
CYCLE:   1809000052 RDMA bytes rec:          0
CYCLE:   1809000052 RDMA total latency:          0
CYCLE:   1809000052 WDMA bytes sent:          0
CYCLE:   1809000052 WDMA total latency:          0
CYCLE:   1809500052 RDMA bytes rec:          0
CYCLE:   1809500052 RDMA total latency:          0
CYCLE:   1809500052 WDMA bytes sent:          0
CYCLE:   1809500052 WDMA total latency:          0
CYCLE:   1810000052 Utilization ld q (incomplete):  0
CYCLE:   1810000052 RDMA bytes rec:          0
CYCLE:   1810000052 Utilization st q:  0
CYCLE:   1810000052 Utilization ld q:  0
CYCLE:   1810000052 Utilization:  0
CYCLE:   1810000052 Utilization ld q:  0
CYCLE:   1810000052 Utilization st q:  0
CYCLE:   1810000052 RDMA total latency:          0
CYCLE:   1810000052 Utilization st q (incomplete):  0
CYCLE:   1810000052 WDMA bytes sent:          0
CYCLE:   1810000052 Utilization ex q:  0
CYCLE:   1810000052 Utilization ex q (incomplete):  0
CYCLE:   1810000052 Utilization st q (incomplete):  0
CYCLE:   1810000052 Utilization ld q (incomplete):  0
CYCLE:   1810000052 WDMA total latency:          0
CYCLE:   1810000052 Utilization ex q:  0
CYCLE:   1810000052 Utilization:  0
CYCLE:   1810000052 Utilization ex q (incomplete):  0
CYCLE:   1810500052 RDMA bytes rec:          0
CYCLE:   1810500052 RDMA total latency:          0
CYCLE:   1810500052 WDMA bytes sent:          0
CYCLE:   1810500052 WDMA total latency:          0
CYCLE:   1811000052 RDMA bytes rec:          0
CYCLE:   1811000052 RDMA total latency:          0
CYCLE:   1811000052 WDMA bytes sent:          0
CYCLE:   1811000052 WDMA total latency:          0
CYCLE:   1811500052 RDMA bytes rec:          0
CYCLE:   1811500052 RDMA total latency:          0
CYCLE:   1811500052 WDMA bytes sent:          0
CYCLE:   1811500052 WDMA total latency:          0
CYCLE:   1812000052 Utilization ld q (incomplete):  0
CYCLE:   1812000052 RDMA bytes rec:          0
CYCLE:   1812000052 Utilization st q:  0
CYCLE:   1812000052 Utilization ld q:  0
CYCLE:   1812000052 Utilization:  0
CYCLE:   1812000052 Utilization ld q:  0
CYCLE:   1812000052 Utilization st q:  0
CYCLE:   1812000052 RDMA total latency:          0
CYCLE:   1812000052 Utilization st q (incomplete):  0
CYCLE:   1812000052 WDMA bytes sent:          0
CYCLE:   1812000052 Utilization ex q:  0
CYCLE:   1812000052 Utilization ex q (incomplete):  0
CYCLE:   1812000052 Utilization st q (incomplete):  0
CYCLE:   1812000052 Utilization ld q (incomplete):  0
CYCLE:   1812000052 WDMA total latency:          0
CYCLE:   1812000052 Utilization ex q:  0
CYCLE:   1812000052 Utilization:  0
CYCLE:   1812000052 Utilization ex q (incomplete):  0
CYCLE:   1812500052 RDMA bytes rec:          0
CYCLE:   1812500052 RDMA total latency:          0
CYCLE:   1812500052 WDMA bytes sent:          0
CYCLE:   1812500052 WDMA total latency:          0
CYCLE:   1813000052 RDMA bytes rec:          0
CYCLE:   1813000052 RDMA total latency:          0
CYCLE:   1813000052 WDMA bytes sent:          0
CYCLE:   1813000052 WDMA total latency:          0
CYCLE:   1813500052 RDMA bytes rec:          0
CYCLE:   1813500052 RDMA total latency:          0
CYCLE:   1813500052 WDMA bytes sent:          0
CYCLE:   1813500052 WDMA total latency:          0
CYCLE:   1814000052 Utilization ld q (incomplete):  0
CYCLE:   1814000052 RDMA bytes rec:          0
CYCLE:   1814000052 Utilization st q:  0
CYCLE:   1814000052 Utilization ld q:  0
CYCLE:   1814000052 Utilization:  0
CYCLE:   1814000052 Utilization ld q:  0
CYCLE:   1814000052 Utilization st q:  0
CYCLE:   1814000052 RDMA total latency:          0
CYCLE:   1814000052 Utilization st q (incomplete):  0
CYCLE:   1814000052 WDMA bytes sent:          0
CYCLE:   1814000052 Utilization ex q:  0
CYCLE:   1814000052 Utilization ex q (incomplete):  0
CYCLE:   1814000052 Utilization st q (incomplete):  0
CYCLE:   1814000052 Utilization ld q (incomplete):  0
CYCLE:   1814000052 WDMA total latency:          0
CYCLE:   1814000052 Utilization ex q:  0
CYCLE:   1814000052 Utilization:  0
CYCLE:   1814000052 Utilization ex q (incomplete):  0
CYCLE:   1814500052 RDMA bytes rec:          0
CYCLE:   1814500052 RDMA total latency:          0
CYCLE:   1814500052 WDMA bytes sent:          0
CYCLE:   1814500052 WDMA total latency:          0
CYCLE:   1815000052 RDMA bytes rec:          0
CYCLE:   1815000052 RDMA total latency:          0
CYCLE:   1815000052 WDMA bytes sent:          0
CYCLE:   1815000052 WDMA total latency:          0
CYCLE:   1815500052 RDMA bytes rec:          0
CYCLE:   1815500052 RDMA total latency:          0
CYCLE:   1815500052 WDMA bytes sent:          0
CYCLE:   1815500052 WDMA total latency:          0
CYCLE:   1816000052 Utilization ld q (incomplete):  0
CYCLE:   1816000052 RDMA bytes rec:          0
CYCLE:   1816000052 Utilization st q:  0
CYCLE:   1816000052 Utilization ld q:  0
CYCLE:   1816000052 Utilization:  0
CYCLE:   1816000052 Utilization ld q:  0
CYCLE:   1816000052 Utilization st q:  0
CYCLE:   1816000052 RDMA total latency:          0
CYCLE:   1816000052 Utilization st q (incomplete):  0
CYCLE:   1816000052 WDMA bytes sent:          0
CYCLE:   1816000052 Utilization ex q:  0
CYCLE:   1816000052 Utilization ex q (incomplete):  0
CYCLE:   1816000052 Utilization st q (incomplete):  0
CYCLE:   1816000052 Utilization ld q (incomplete):  0
CYCLE:   1816000052 WDMA total latency:          0
CYCLE:   1816000052 Utilization ex q:  0
CYCLE:   1816000052 Utilization:  0
CYCLE:   1816000052 Utilization ex q (incomplete):  0
CYCLE:   1816500052 RDMA bytes rec:          0
CYCLE:   1816500052 RDMA total latency:          0
CYCLE:   1816500052 WDMA bytes sent:          0
CYCLE:   1816500052 WDMA total latency:          0
CYCLE:   1817000052 RDMA bytes rec:          0
CYCLE:   1817000052 RDMA total latency:          0
CYCLE:   1817000052 WDMA bytes sent:          0
CYCLE:   1817000052 WDMA total latency:          0
CYCLE:   1817500052 RDMA bytes rec:          0
CYCLE:   1817500052 RDMA total latency:          0
CYCLE:   1817500052 WDMA bytes sent:          0
CYCLE:   1817500052 WDMA total latency:          0
CYCLE:   1818000052 Utilization ld q (incomplete):  0
CYCLE:   1818000052 RDMA bytes rec:          0
CYCLE:   1818000052 Utilization st q:  0
CYCLE:   1818000052 Utilization ld q:  0
CYCLE:   1818000052 Utilization:  0
CYCLE:   1818000052 Utilization ld q:  0
CYCLE:   1818000052 Utilization st q:  0
CYCLE:   1818000052 RDMA total latency:          0
CYCLE:   1818000052 Utilization st q (incomplete):  0
CYCLE:   1818000052 WDMA bytes sent:          0
CYCLE:   1818000052 Utilization ex q:  0
CYCLE:   1818000052 Utilization ex q (incomplete):  0
CYCLE:   1818000052 Utilization st q (incomplete):  0
CYCLE:   1818000052 Utilization ld q (incomplete):  0
CYCLE:   1818000052 WDMA total latency:          0
CYCLE:   1818000052 Utilization ex q:  0
CYCLE:   1818000052 Utilization:  0
CYCLE:   1818000052 Utilization ex q (incomplete):  0
CYCLE:   1818500052 RDMA bytes rec:          0
CYCLE:   1818500052 RDMA total latency:          0
CYCLE:   1818500052 WDMA bytes sent:          0
CYCLE:   1818500052 WDMA total latency:          0
CYCLE:   1819000052 RDMA bytes rec:          0
CYCLE:   1819000052 RDMA total latency:          0
CYCLE:   1819000052 WDMA bytes sent:          0
CYCLE:   1819000052 WDMA total latency:          0
CYCLE:   1819500052 RDMA bytes rec:          0
CYCLE:   1819500052 RDMA total latency:          0
CYCLE:   1819500052 WDMA bytes sent:          0
CYCLE:   1819500052 WDMA total latency:          0
CYCLE:   1820000052 Utilization ld q (incomplete):  0
CYCLE:   1820000052 RDMA bytes rec:          0
CYCLE:   1820000052 Utilization st q:  0
CYCLE:   1820000052 Utilization ld q:  0
CYCLE:   1820000052 Utilization:  0
CYCLE:   1820000052 Utilization ld q:  0
CYCLE:   1820000052 Utilization st q:  0
CYCLE:   1820000052 RDMA total latency:          0
CYCLE:   1820000052 Utilization st q (incomplete):  0
CYCLE:   1820000052 WDMA bytes sent:          0
CYCLE:   1820000052 Utilization ex q:  0
CYCLE:   1820000052 Utilization ex q (incomplete):  0
CYCLE:   1820000052 Utilization st q (incomplete):  0
CYCLE:   1820000052 Utilization ld q (incomplete):  0
CYCLE:   1820000052 WDMA total latency:          0
CYCLE:   1820000052 Utilization ex q:  0
CYCLE:   1820000052 Utilization:  0
CYCLE:   1820000052 Utilization ex q (incomplete):  0
CYCLE:   1820500052 RDMA bytes rec:          0
CYCLE:   1820500052 RDMA total latency:          0
CYCLE:   1820500052 WDMA bytes sent:          0
CYCLE:   1820500052 WDMA total latency:          0
CYCLE:   1821000052 RDMA bytes rec:          0
CYCLE:   1821000052 RDMA total latency:          0
CYCLE:   1821000052 WDMA bytes sent:          0
CYCLE:   1821000052 WDMA total latency:          0
CYCLE:   1821500052 RDMA bytes rec:          0
CYCLE:   1821500052 RDMA total latency:          0
CYCLE:   1821500052 WDMA bytes sent:          0
CYCLE:   1821500052 WDMA total latency:          0
CYCLE:   1822000052 Utilization ld q (incomplete):  0
CYCLE:   1822000052 RDMA bytes rec:          0
CYCLE:   1822000052 Utilization st q:  0
CYCLE:   1822000052 Utilization ld q:  0
CYCLE:   1822000052 Utilization:  0
CYCLE:   1822000052 Utilization ld q:  0
CYCLE:   1822000052 Utilization st q:  0
CYCLE:   1822000052 RDMA total latency:          0
CYCLE:   1822000052 Utilization st q (incomplete):  0
CYCLE:   1822000052 WDMA bytes sent:          0
CYCLE:   1822000052 Utilization ex q:  0
CYCLE:   1822000052 Utilization ex q (incomplete):  0
CYCLE:   1822000052 Utilization st q (incomplete):  0
CYCLE:   1822000052 Utilization ld q (incomplete):  0
CYCLE:   1822000052 WDMA total latency:          0
CYCLE:   1822000052 Utilization ex q:  0
CYCLE:   1822000052 Utilization:  0
CYCLE:   1822000052 Utilization ex q (incomplete):  0
CYCLE:   1822500052 RDMA bytes rec:          0
CYCLE:   1822500052 RDMA total latency:          0
CYCLE:   1822500052 WDMA bytes sent:          0
CYCLE:   1822500052 WDMA total latency:          0
CYCLE:   1823000052 RDMA bytes rec:          0
CYCLE:   1823000052 RDMA total latency:          0
CYCLE:   1823000052 WDMA bytes sent:          0
CYCLE:   1823000052 WDMA total latency:          0
CYCLE:   1823500052 RDMA bytes rec:          0
CYCLE:   1823500052 RDMA total latency:          0
CYCLE:   1823500052 WDMA bytes sent:          0
CYCLE:   1823500052 WDMA total latency:          0
CYCLE:   1824000052 Utilization ld q (incomplete):  0
CYCLE:   1824000052 RDMA bytes rec:          0
CYCLE:   1824000052 Utilization st q:  0
CYCLE:   1824000052 Utilization ld q:  0
CYCLE:   1824000052 Utilization:  0
CYCLE:   1824000052 Utilization ld q:  0
CYCLE:   1824000052 Utilization st q:  0
CYCLE:   1824000052 RDMA total latency:          0
CYCLE:   1824000052 Utilization st q (incomplete):  0
CYCLE:   1824000052 WDMA bytes sent:          0
CYCLE:   1824000052 Utilization ex q:  0
CYCLE:   1824000052 Utilization ex q (incomplete):  0
CYCLE:   1824000052 Utilization st q (incomplete):  0
CYCLE:   1824000052 Utilization ld q (incomplete):  0
CYCLE:   1824000052 WDMA total latency:          0
CYCLE:   1824000052 Utilization ex q:  0
CYCLE:   1824000052 Utilization:  0
CYCLE:   1824000052 Utilization ex q (incomplete):  0
CYCLE:   1824500052 RDMA bytes rec:          0
CYCLE:   1824500052 RDMA total latency:          0
CYCLE:   1824500052 WDMA bytes sent:          0
CYCLE:   1824500052 WDMA total latency:          0
CYCLE:   1825000052 RDMA bytes rec:          0
CYCLE:   1825000052 RDMA total latency:          0
CYCLE:   1825000052 WDMA bytes sent:          0
CYCLE:   1825000052 WDMA total latency:          0
CYCLE:   1825500052 RDMA bytes rec:          0
CYCLE:   1825500052 RDMA total latency:          0
CYCLE:   1825500052 WDMA bytes sent:          0
CYCLE:   1825500052 WDMA total latency:          0
CYCLE:   1826000052 Utilization ld q (incomplete):  0
CYCLE:   1826000052 RDMA bytes rec:          0
CYCLE:   1826000052 Utilization st q:  0
CYCLE:   1826000052 Utilization ld q:  0
CYCLE:   1826000052 Utilization:  0
CYCLE:   1826000052 Utilization ld q:  0
CYCLE:   1826000052 Utilization st q:  0
CYCLE:   1826000052 RDMA total latency:          0
CYCLE:   1826000052 Utilization st q (incomplete):  0
CYCLE:   1826000052 WDMA bytes sent:          0
CYCLE:   1826000052 Utilization ex q:  0
CYCLE:   1826000052 Utilization ex q (incomplete):  0
CYCLE:   1826000052 Utilization st q (incomplete):  0
CYCLE:   1826000052 Utilization ld q (incomplete):  0
CYCLE:   1826000052 WDMA total latency:          0
CYCLE:   1826000052 Utilization ex q:  0
CYCLE:   1826000052 Utilization:  0
CYCLE:   1826000052 Utilization ex q (incomplete):  0
CYCLE:   1826500052 RDMA bytes rec:          0
CYCLE:   1826500052 RDMA total latency:          0
CYCLE:   1826500052 WDMA bytes sent:          0
CYCLE:   1826500052 WDMA total latency:          0
CYCLE:   1827000052 RDMA bytes rec:          0
CYCLE:   1827000052 RDMA total latency:          0
CYCLE:   1827000052 WDMA bytes sent:          0
CYCLE:   1827000052 WDMA total latency:          0
CYCLE:   1827500052 RDMA bytes rec:          0
CYCLE:   1827500052 RDMA total latency:          0
CYCLE:   1827500052 WDMA bytes sent:          0
CYCLE:   1827500052 WDMA total latency:          0
CYCLE:   1828000052 Utilization ld q (incomplete):  0
CYCLE:   1828000052 RDMA bytes rec:          0
CYCLE:   1828000052 Utilization st q:  0
CYCLE:   1828000052 Utilization ld q:  0
CYCLE:   1828000052 Utilization:  0
CYCLE:   1828000052 Utilization ld q:  0
CYCLE:   1828000052 Utilization st q:  0
CYCLE:   1828000052 RDMA total latency:          0
CYCLE:   1828000052 Utilization st q (incomplete):  0
CYCLE:   1828000052 WDMA bytes sent:          0
CYCLE:   1828000052 Utilization ex q:  0
CYCLE:   1828000052 Utilization ex q (incomplete):  0
CYCLE:   1828000052 Utilization st q (incomplete):  0
CYCLE:   1828000052 Utilization ld q (incomplete):  0
CYCLE:   1828000052 WDMA total latency:          0
CYCLE:   1828000052 Utilization ex q:  0
CYCLE:   1828000052 Utilization:  0
CYCLE:   1828000052 Utilization ex q (incomplete):  0
CYCLE:   1828500052 RDMA bytes rec:          0
CYCLE:   1828500052 RDMA total latency:          0
CYCLE:   1828500052 WDMA bytes sent:          0
CYCLE:   1828500052 WDMA total latency:          0
CYCLE:   1829000052 RDMA bytes rec:          0
CYCLE:   1829000052 RDMA total latency:          0
CYCLE:   1829000052 WDMA bytes sent:          0
CYCLE:   1829000052 WDMA total latency:          0
CYCLE:   1829500052 RDMA bytes rec:          0
CYCLE:   1829500052 RDMA total latency:          0
CYCLE:   1829500052 WDMA bytes sent:          0
CYCLE:   1829500052 WDMA total latency:          0
CYCLE:   1830000052 Utilization ld q (incomplete):  0
CYCLE:   1830000052 RDMA bytes rec:          0
CYCLE:   1830000052 Utilization st q:  0
CYCLE:   1830000052 Utilization ld q:  0
CYCLE:   1830000052 Utilization:  0
CYCLE:   1830000052 Utilization ld q:  0
CYCLE:   1830000052 Utilization st q:  0
CYCLE:   1830000052 RDMA total latency:          0
CYCLE:   1830000052 Utilization st q (incomplete):  0
CYCLE:   1830000052 WDMA bytes sent:          0
CYCLE:   1830000052 Utilization ex q:  0
CYCLE:   1830000052 Utilization ex q (incomplete):  0
CYCLE:   1830000052 Utilization st q (incomplete):  0
CYCLE:   1830000052 Utilization ld q (incomplete):  0
CYCLE:   1830000052 WDMA total latency:          0
CYCLE:   1830000052 Utilization ex q:  0
CYCLE:   1830000052 Utilization:  0
CYCLE:   1830000052 Utilization ex q (incomplete):  0
CYCLE:   1830500052 RDMA bytes rec:          0
CYCLE:   1830500052 RDMA total latency:          0
CYCLE:   1830500052 WDMA bytes sent:          0
CYCLE:   1830500052 WDMA total latency:          0
CYCLE:   1831000052 RDMA bytes rec:          0
CYCLE:   1831000052 RDMA total latency:          0
CYCLE:   1831000052 WDMA bytes sent:          0
CYCLE:   1831000052 WDMA total latency:          0
CYCLE:   1831500052 RDMA bytes rec:          0
CYCLE:   1831500052 RDMA total latency:          0
CYCLE:   1831500052 WDMA bytes sent:          0
CYCLE:   1831500052 WDMA total latency:          0
CYCLE:   1832000052 Utilization ld q (incomplete):  0
CYCLE:   1832000052 RDMA bytes rec:          0
CYCLE:   1832000052 Utilization st q:  0
CYCLE:   1832000052 Utilization ld q:  0
CYCLE:   1832000052 Utilization:  0
CYCLE:   1832000052 Utilization ld q:  0
CYCLE:   1832000052 Utilization st q:  0
CYCLE:   1832000052 RDMA total latency:          0
CYCLE:   1832000052 Utilization st q (incomplete):  0
CYCLE:   1832000052 WDMA bytes sent:          0
CYCLE:   1832000052 Utilization ex q:  0
CYCLE:   1832000052 Utilization ex q (incomplete):  0
CYCLE:   1832000052 Utilization st q (incomplete):  0
CYCLE:   1832000052 Utilization ld q (incomplete):  0
CYCLE:   1832000052 WDMA total latency:          0
CYCLE:   1832000052 Utilization ex q:  0
CYCLE:   1832000052 Utilization:  0
CYCLE:   1832000052 Utilization ex q (incomplete):  0
CYCLE:   1832500052 RDMA bytes rec:          0
CYCLE:   1832500052 RDMA total latency:          0
CYCLE:   1832500052 WDMA bytes sent:          0
CYCLE:   1832500052 WDMA total latency:          0
CYCLE:   1833000052 RDMA bytes rec:          0
CYCLE:   1833000052 RDMA total latency:          0
CYCLE:   1833000052 WDMA bytes sent:          0
CYCLE:   1833000052 WDMA total latency:          0
CYCLE:   1833500052 RDMA bytes rec:          0
CYCLE:   1833500052 RDMA total latency:          0
CYCLE:   1833500052 WDMA bytes sent:          0
CYCLE:   1833500052 WDMA total latency:          0
CYCLE:   1834000052 Utilization ld q (incomplete):  0
CYCLE:   1834000052 RDMA bytes rec:          0
CYCLE:   1834000052 Utilization st q:  0
CYCLE:   1834000052 Utilization ld q:  0
CYCLE:   1834000052 Utilization:  0
CYCLE:   1834000052 Utilization ld q:  0
CYCLE:   1834000052 Utilization st q:  0
CYCLE:   1834000052 RDMA total latency:          0
CYCLE:   1834000052 Utilization st q (incomplete):  0
CYCLE:   1834000052 WDMA bytes sent:          0
CYCLE:   1834000052 Utilization ex q:  0
CYCLE:   1834000052 Utilization ex q (incomplete):  0
CYCLE:   1834000052 Utilization st q (incomplete):  0
CYCLE:   1834000052 Utilization ld q (incomplete):  0
CYCLE:   1834000052 WDMA total latency:          0
CYCLE:   1834000052 Utilization ex q:  0
CYCLE:   1834000052 Utilization:  0
CYCLE:   1834000052 Utilization ex q (incomplete):  0
CYCLE:   1834500052 RDMA bytes rec:          0
CYCLE:   1834500052 RDMA total latency:          0
CYCLE:   1834500052 WDMA bytes sent:          0
CYCLE:   1834500052 WDMA total latency:          0
CYCLE:   1835000052 RDMA bytes rec:          0
CYCLE:   1835000052 RDMA total latency:          0
CYCLE:   1835000052 WDMA bytes sent:          0
CYCLE:   1835000052 WDMA total latency:          0
CYCLE:   1835500052 RDMA bytes rec:          0
CYCLE:   1835500052 RDMA total latency:          0
CYCLE:   1835500052 WDMA bytes sent:          0
CYCLE:   1835500052 WDMA total latency:          0
CYCLE:   1836000052 Utilization ld q (incomplete):  0
CYCLE:   1836000052 RDMA bytes rec:          0
CYCLE:   1836000052 Utilization st q:  0
CYCLE:   1836000052 Utilization ld q:  0
CYCLE:   1836000052 Utilization:  0
CYCLE:   1836000052 Utilization ld q:  0
CYCLE:   1836000052 Utilization st q:  0
CYCLE:   1836000052 RDMA total latency:          0
CYCLE:   1836000052 Utilization st q (incomplete):  0
CYCLE:   1836000052 WDMA bytes sent:          0
CYCLE:   1836000052 Utilization ex q:  0
CYCLE:   1836000052 Utilization ex q (incomplete):  0
CYCLE:   1836000052 Utilization st q (incomplete):  0
CYCLE:   1836000052 Utilization ld q (incomplete):  0
CYCLE:   1836000052 WDMA total latency:          0
CYCLE:   1836000052 Utilization ex q:  0
CYCLE:   1836000052 Utilization:  0
CYCLE:   1836000052 Utilization ex q (incomplete):  0
CYCLE:   1836500052 RDMA bytes rec:          0
CYCLE:   1836500052 RDMA total latency:          0
CYCLE:   1836500052 WDMA bytes sent:          0
CYCLE:   1836500052 WDMA total latency:          0
CYCLE:   1837000052 RDMA bytes rec:          0
CYCLE:   1837000052 RDMA total latency:          0
CYCLE:   1837000052 WDMA bytes sent:          0
CYCLE:   1837000052 WDMA total latency:          0
CYCLE:   1837500052 RDMA bytes rec:          0
CYCLE:   1837500052 RDMA total latency:          0
CYCLE:   1837500052 WDMA bytes sent:          0
CYCLE:   1837500052 WDMA total latency:          0
CYCLE:   1838000052 Utilization ld q (incomplete):  0
CYCLE:   1838000052 RDMA bytes rec:          0
CYCLE:   1838000052 Utilization st q:  0
CYCLE:   1838000052 Utilization ld q:  0
CYCLE:   1838000052 Utilization:  0
CYCLE:   1838000052 Utilization ld q:  0
CYCLE:   1838000052 Utilization st q:  0
CYCLE:   1838000052 RDMA total latency:          0
CYCLE:   1838000052 Utilization st q (incomplete):  0
CYCLE:   1838000052 WDMA bytes sent:          0
CYCLE:   1838000052 Utilization ex q:  0
CYCLE:   1838000052 Utilization ex q (incomplete):  0
CYCLE:   1838000052 Utilization st q (incomplete):  0
CYCLE:   1838000052 Utilization ld q (incomplete):  0
CYCLE:   1838000052 WDMA total latency:          0
CYCLE:   1838000052 Utilization ex q:  0
CYCLE:   1838000052 Utilization:  0
CYCLE:   1838000052 Utilization ex q (incomplete):  0
CYCLE:   1838500052 RDMA bytes rec:          0
CYCLE:   1838500052 RDMA total latency:          0
CYCLE:   1838500052 WDMA bytes sent:          0
CYCLE:   1838500052 WDMA total latency:          0
CYCLE:   1839000052 RDMA bytes rec:          0
CYCLE:   1839000052 RDMA total latency:          0
CYCLE:   1839000052 WDMA bytes sent:          0
CYCLE:   1839000052 WDMA total latency:          0
CYCLE:   1839500052 RDMA bytes rec:          0
CYCLE:   1839500052 RDMA total latency:          0
CYCLE:   1839500052 WDMA bytes sent:          0
CYCLE:   1839500052 WDMA total latency:          0
CYCLE:   1840000052 Utilization ld q (incomplete):  0
CYCLE:   1840000052 RDMA bytes rec:          0
CYCLE:   1840000052 Utilization st q:  0
CYCLE:   1840000052 Utilization ld q:  0
CYCLE:   1840000052 Utilization:  0
CYCLE:   1840000052 Utilization ld q:  0
CYCLE:   1840000052 Utilization st q:  0
CYCLE:   1840000052 RDMA total latency:          0
CYCLE:   1840000052 Utilization st q (incomplete):  0
CYCLE:   1840000052 WDMA bytes sent:          0
CYCLE:   1840000052 Utilization ex q:  0
CYCLE:   1840000052 Utilization ex q (incomplete):  0
CYCLE:   1840000052 Utilization st q (incomplete):  0
CYCLE:   1840000052 Utilization ld q (incomplete):  0
CYCLE:   1840000052 WDMA total latency:          0
CYCLE:   1840000052 Utilization ex q:  0
CYCLE:   1840000052 Utilization:  0
CYCLE:   1840000052 Utilization ex q (incomplete):  0
CYCLE:   1840500052 RDMA bytes rec:          0
CYCLE:   1840500052 RDMA total latency:          0
CYCLE:   1840500052 WDMA bytes sent:          0
CYCLE:   1840500052 WDMA total latency:          0
CYCLE:   1841000052 RDMA bytes rec:          0
CYCLE:   1841000052 RDMA total latency:          0
CYCLE:   1841000052 WDMA bytes sent:          0
CYCLE:   1841000052 WDMA total latency:          0
CYCLE:   1841500052 RDMA bytes rec:          0
CYCLE:   1841500052 RDMA total latency:          0
CYCLE:   1841500052 WDMA bytes sent:          0
CYCLE:   1841500052 WDMA total latency:          0
CYCLE:   1842000052 Utilization ld q (incomplete):  0
CYCLE:   1842000052 RDMA bytes rec:          0
CYCLE:   1842000052 Utilization st q:  0
CYCLE:   1842000052 Utilization ld q:  0
CYCLE:   1842000052 Utilization:  0
CYCLE:   1842000052 Utilization ld q:  0
CYCLE:   1842000052 Utilization st q:  0
CYCLE:   1842000052 RDMA total latency:          0
CYCLE:   1842000052 Utilization st q (incomplete):  0
CYCLE:   1842000052 WDMA bytes sent:          0
CYCLE:   1842000052 Utilization ex q:  0
CYCLE:   1842000052 Utilization ex q (incomplete):  0
CYCLE:   1842000052 Utilization st q (incomplete):  0
CYCLE:   1842000052 Utilization ld q (incomplete):  0
CYCLE:   1842000052 WDMA total latency:          0
CYCLE:   1842000052 Utilization ex q:  0
CYCLE:   1842000052 Utilization:  0
CYCLE:   1842000052 Utilization ex q (incomplete):  0
CYCLE:   1842500052 RDMA bytes rec:          0
CYCLE:   1842500052 RDMA total latency:          0
CYCLE:   1842500052 WDMA bytes sent:          0
CYCLE:   1842500052 WDMA total latency:          0
CYCLE:   1843000052 RDMA bytes rec:          0
CYCLE:   1843000052 RDMA total latency:          0
CYCLE:   1843000052 WDMA bytes sent:          0
CYCLE:   1843000052 WDMA total latency:          0
CYCLE:   1843500052 RDMA bytes rec:          0
CYCLE:   1843500052 RDMA total latency:          0
CYCLE:   1843500052 WDMA bytes sent:          0
CYCLE:   1843500052 WDMA total latency:          0
CYCLE:   1844000052 Utilization ld q (incomplete):  0
CYCLE:   1844000052 RDMA bytes rec:          0
CYCLE:   1844000052 Utilization st q:  0
CYCLE:   1844000052 Utilization ld q:  0
CYCLE:   1844000052 Utilization:  0
CYCLE:   1844000052 Utilization ld q:  0
CYCLE:   1844000052 Utilization st q:  0
CYCLE:   1844000052 RDMA total latency:          0
CYCLE:   1844000052 Utilization st q (incomplete):  0
CYCLE:   1844000052 WDMA bytes sent:          0
CYCLE:   1844000052 Utilization ex q:  0
CYCLE:   1844000052 Utilization ex q (incomplete):  0
CYCLE:   1844000052 Utilization st q (incomplete):  0
CYCLE:   1844000052 Utilization ld q (incomplete):  0
CYCLE:   1844000052 WDMA total latency:          0
CYCLE:   1844000052 Utilization ex q:  0
CYCLE:   1844000052 Utilization:  0
CYCLE:   1844000052 Utilization ex q (incomplete):  0
CYCLE:   1844500052 RDMA bytes rec:          0
CYCLE:   1844500052 RDMA total latency:          0
CYCLE:   1844500052 WDMA bytes sent:          0
CYCLE:   1844500052 WDMA total latency:          0
CYCLE:   1845000052 RDMA bytes rec:          0
CYCLE:   1845000052 RDMA total latency:          0
CYCLE:   1845000052 WDMA bytes sent:          0
CYCLE:   1845000052 WDMA total latency:          0
CYCLE:   1845500052 RDMA bytes rec:          0
CYCLE:   1845500052 RDMA total latency:          0
CYCLE:   1845500052 WDMA bytes sent:          0
CYCLE:   1845500052 WDMA total latency:          0
CYCLE:   1846000052 Utilization ld q (incomplete):  0
CYCLE:   1846000052 RDMA bytes rec:          0
CYCLE:   1846000052 Utilization st q:  0
CYCLE:   1846000052 Utilization ld q:  0
CYCLE:   1846000052 Utilization:  0
CYCLE:   1846000052 Utilization ld q:  0
CYCLE:   1846000052 Utilization st q:  0
CYCLE:   1846000052 RDMA total latency:          0
CYCLE:   1846000052 Utilization st q (incomplete):  0
CYCLE:   1846000052 WDMA bytes sent:          0
CYCLE:   1846000052 Utilization ex q:  0
CYCLE:   1846000052 Utilization ex q (incomplete):  0
CYCLE:   1846000052 Utilization st q (incomplete):  0
CYCLE:   1846000052 Utilization ld q (incomplete):  0
CYCLE:   1846000052 WDMA total latency:          0
CYCLE:   1846000052 Utilization ex q:  0
CYCLE:   1846000052 Utilization:  0
CYCLE:   1846000052 Utilization ex q (incomplete):  0
CYCLE:   1846500052 RDMA bytes rec:          0
CYCLE:   1846500052 RDMA total latency:          0
CYCLE:   1846500052 WDMA bytes sent:          0
CYCLE:   1846500052 WDMA total latency:          0
CYCLE:   1847000052 RDMA bytes rec:          0
CYCLE:   1847000052 RDMA total latency:          0
CYCLE:   1847000052 WDMA bytes sent:          0
CYCLE:   1847000052 WDMA total latency:          0
CYCLE:   1847500052 RDMA bytes rec:          0
CYCLE:   1847500052 RDMA total latency:          0
CYCLE:   1847500052 WDMA bytes sent:          0
CYCLE:   1847500052 WDMA total latency:          0
CYCLE:   1848000052 Utilization ld q (incomplete):  0
CYCLE:   1848000052 RDMA bytes rec:          0
CYCLE:   1848000052 Utilization st q:  0
CYCLE:   1848000052 Utilization ld q:  0
CYCLE:   1848000052 Utilization:  0
CYCLE:   1848000052 Utilization ld q:  0
CYCLE:   1848000052 Utilization st q:  0
CYCLE:   1848000052 RDMA total latency:          0
CYCLE:   1848000052 Utilization st q (incomplete):  0
CYCLE:   1848000052 WDMA bytes sent:          0
CYCLE:   1848000052 Utilization ex q:  0
CYCLE:   1848000052 Utilization ex q (incomplete):  0
CYCLE:   1848000052 Utilization st q (incomplete):  0
CYCLE:   1848000052 Utilization ld q (incomplete):  0
CYCLE:   1848000052 WDMA total latency:          0
CYCLE:   1848000052 Utilization ex q:  0
CYCLE:   1848000052 Utilization:  0
CYCLE:   1848000052 Utilization ex q (incomplete):  0
CYCLE:   1848500052 RDMA bytes rec:          0
CYCLE:   1848500052 RDMA total latency:          0
CYCLE:   1848500052 WDMA bytes sent:          0
CYCLE:   1848500052 WDMA total latency:          0
CYCLE:   1849000052 RDMA bytes rec:          0
CYCLE:   1849000052 RDMA total latency:          0
CYCLE:   1849000052 WDMA bytes sent:          0
CYCLE:   1849000052 WDMA total latency:          0
CYCLE:   1849500052 RDMA bytes rec:          0
CYCLE:   1849500052 RDMA total latency:          0
CYCLE:   1849500052 WDMA bytes sent:          0
CYCLE:   1849500052 WDMA total latency:          0
CYCLE:   1850000052 Utilization ld q (incomplete):  0
CYCLE:   1850000052 RDMA bytes rec:          0
CYCLE:   1850000052 Utilization st q:  0
CYCLE:   1850000052 Utilization ld q:  0
CYCLE:   1850000052 Utilization:  0
CYCLE:   1850000052 Utilization ld q:  0
CYCLE:   1850000052 Utilization st q:  0
CYCLE:   1850000052 RDMA total latency:          0
CYCLE:   1850000052 Utilization st q (incomplete):  0
CYCLE:   1850000052 WDMA bytes sent:          0
CYCLE:   1850000052 Utilization ex q:  0
CYCLE:   1850000052 Utilization ex q (incomplete):  0
CYCLE:   1850000052 Utilization st q (incomplete):  0
CYCLE:   1850000052 Utilization ld q (incomplete):  0
CYCLE:   1850000052 WDMA total latency:          0
CYCLE:   1850000052 Utilization ex q:  0
CYCLE:   1850000052 Utilization:  0
CYCLE:   1850000052 Utilization ex q (incomplete):  0
CYCLE:   1850500052 RDMA bytes rec:          0
CYCLE:   1850500052 RDMA total latency:          0
CYCLE:   1850500052 WDMA bytes sent:          0
CYCLE:   1850500052 WDMA total latency:          0
CYCLE:   1851000052 RDMA bytes rec:          0
CYCLE:   1851000052 RDMA total latency:          0
CYCLE:   1851000052 WDMA bytes sent:          0
CYCLE:   1851000052 WDMA total latency:          0
CYCLE:   1851500052 RDMA bytes rec:          0
CYCLE:   1851500052 RDMA total latency:          0
CYCLE:   1851500052 WDMA bytes sent:          0
CYCLE:   1851500052 WDMA total latency:          0
CYCLE:   1852000052 Utilization ld q (incomplete):  0
CYCLE:   1852000052 RDMA bytes rec:          0
CYCLE:   1852000052 Utilization st q:  0
CYCLE:   1852000052 Utilization ld q:  0
CYCLE:   1852000052 Utilization:  0
CYCLE:   1852000052 Utilization ld q:  0
CYCLE:   1852000052 Utilization st q:  0
CYCLE:   1852000052 RDMA total latency:          0
CYCLE:   1852000052 Utilization st q (incomplete):  0
CYCLE:   1852000052 WDMA bytes sent:          0
CYCLE:   1852000052 Utilization ex q:  0
CYCLE:   1852000052 Utilization ex q (incomplete):  0
CYCLE:   1852000052 Utilization st q (incomplete):  0
CYCLE:   1852000052 Utilization ld q (incomplete):  0
CYCLE:   1852000052 WDMA total latency:          0
CYCLE:   1852000052 Utilization ex q:  0
CYCLE:   1852000052 Utilization:  0
CYCLE:   1852000052 Utilization ex q (incomplete):  0
CYCLE:   1852500052 RDMA bytes rec:          0
CYCLE:   1852500052 RDMA total latency:          0
CYCLE:   1852500052 WDMA bytes sent:          0
CYCLE:   1852500052 WDMA total latency:          0
CYCLE:   1853000052 RDMA bytes rec:          0
CYCLE:   1853000052 RDMA total latency:          0
CYCLE:   1853000052 WDMA bytes sent:          0
CYCLE:   1853000052 WDMA total latency:          0
CYCLE:   1853500052 RDMA bytes rec:          0
CYCLE:   1853500052 RDMA total latency:          0
CYCLE:   1853500052 WDMA bytes sent:          0
CYCLE:   1853500052 WDMA total latency:          0
CYCLE:   1854000052 Utilization ld q (incomplete):  0
CYCLE:   1854000052 RDMA bytes rec:          0
CYCLE:   1854000052 Utilization st q:  0
CYCLE:   1854000052 Utilization ld q:  0
CYCLE:   1854000052 Utilization:  0
CYCLE:   1854000052 Utilization ld q:  0
CYCLE:   1854000052 Utilization st q:  0
CYCLE:   1854000052 RDMA total latency:          0
CYCLE:   1854000052 Utilization st q (incomplete):  0
CYCLE:   1854000052 WDMA bytes sent:          0
CYCLE:   1854000052 Utilization ex q:  0
CYCLE:   1854000052 Utilization ex q (incomplete):  0
CYCLE:   1854000052 Utilization st q (incomplete):  0
CYCLE:   1854000052 Utilization ld q (incomplete):  0
CYCLE:   1854000052 WDMA total latency:          0
CYCLE:   1854000052 Utilization ex q:  0
CYCLE:   1854000052 Utilization:  0
CYCLE:   1854000052 Utilization ex q (incomplete):  0
CYCLE:   1854500052 RDMA bytes rec:          0
CYCLE:   1854500052 RDMA total latency:          0
CYCLE:   1854500052 WDMA bytes sent:          0
CYCLE:   1854500052 WDMA total latency:          0
CYCLE:   1855000052 RDMA bytes rec:          0
CYCLE:   1855000052 RDMA total latency:          0
CYCLE:   1855000052 WDMA bytes sent:          0
CYCLE:   1855000052 WDMA total latency:          0
CYCLE:   1855500052 RDMA bytes rec:          0
CYCLE:   1855500052 RDMA total latency:          0
CYCLE:   1855500052 WDMA bytes sent:          0
CYCLE:   1855500052 WDMA total latency:          0
CYCLE:   1856000052 Utilization ld q (incomplete):  0
CYCLE:   1856000052 RDMA bytes rec:          0
CYCLE:   1856000052 Utilization st q:  0
CYCLE:   1856000052 Utilization ld q:  0
CYCLE:   1856000052 Utilization:  0
CYCLE:   1856000052 Utilization ld q:  0
CYCLE:   1856000052 Utilization st q:  0
CYCLE:   1856000052 RDMA total latency:          0
CYCLE:   1856000052 Utilization st q (incomplete):  0
CYCLE:   1856000052 WDMA bytes sent:          0
CYCLE:   1856000052 Utilization ex q:  0
CYCLE:   1856000052 Utilization ex q (incomplete):  0
CYCLE:   1856000052 Utilization st q (incomplete):  0
CYCLE:   1856000052 Utilization ld q (incomplete):  0
CYCLE:   1856000052 WDMA total latency:          0
CYCLE:   1856000052 Utilization ex q:  0
CYCLE:   1856000052 Utilization:  0
CYCLE:   1856000052 Utilization ex q (incomplete):  0
CYCLE:   1856500052 RDMA bytes rec:          0
CYCLE:   1856500052 RDMA total latency:          0
CYCLE:   1856500052 WDMA bytes sent:          0
CYCLE:   1856500052 WDMA total latency:          0
CYCLE:   1857000052 RDMA bytes rec:          0
CYCLE:   1857000052 RDMA total latency:          0
CYCLE:   1857000052 WDMA bytes sent:          0
CYCLE:   1857000052 WDMA total latency:          0
CYCLE:   1857500052 RDMA bytes rec:          0
CYCLE:   1857500052 RDMA total latency:          0
CYCLE:   1857500052 WDMA bytes sent:          0
CYCLE:   1857500052 WDMA total latency:          0
CYCLE:   1858000052 Utilization ld q (incomplete):  0
CYCLE:   1858000052 RDMA bytes rec:          0
CYCLE:   1858000052 Utilization st q:  0
CYCLE:   1858000052 Utilization ld q:  0
CYCLE:   1858000052 Utilization:  0
CYCLE:   1858000052 Utilization ld q:  0
CYCLE:   1858000052 Utilization st q:  0
CYCLE:   1858000052 RDMA total latency:          0
CYCLE:   1858000052 Utilization st q (incomplete):  0
CYCLE:   1858000052 WDMA bytes sent:          0
CYCLE:   1858000052 Utilization ex q:  0
CYCLE:   1858000052 Utilization ex q (incomplete):  0
CYCLE:   1858000052 Utilization st q (incomplete):  0
CYCLE:   1858000052 Utilization ld q (incomplete):  0
CYCLE:   1858000052 WDMA total latency:          0
CYCLE:   1858000052 Utilization ex q:  0
CYCLE:   1858000052 Utilization:  0
CYCLE:   1858000052 Utilization ex q (incomplete):  0
CYCLE:   1858500052 RDMA bytes rec:          0
CYCLE:   1858500052 RDMA total latency:          0
CYCLE:   1858500052 WDMA bytes sent:          0
CYCLE:   1858500052 WDMA total latency:          0
CYCLE:   1859000052 RDMA bytes rec:          0
CYCLE:   1859000052 RDMA total latency:          0
CYCLE:   1859000052 WDMA bytes sent:          0
CYCLE:   1859000052 WDMA total latency:          0
CYCLE:   1859500052 RDMA bytes rec:          0
CYCLE:   1859500052 RDMA total latency:          0
CYCLE:   1859500052 WDMA bytes sent:          0
CYCLE:   1859500052 WDMA total latency:          0
CYCLE:   1860000052 Utilization ld q (incomplete):  0
CYCLE:   1860000052 RDMA bytes rec:          0
CYCLE:   1860000052 Utilization st q:  0
CYCLE:   1860000052 Utilization ld q:  0
CYCLE:   1860000052 Utilization:  0
CYCLE:   1860000052 Utilization ld q:  0
CYCLE:   1860000052 Utilization st q:  0
CYCLE:   1860000052 RDMA total latency:          0
CYCLE:   1860000052 Utilization st q (incomplete):  0
CYCLE:   1860000052 WDMA bytes sent:          0
CYCLE:   1860000052 Utilization ex q:  0
CYCLE:   1860000052 Utilization ex q (incomplete):  0
CYCLE:   1860000052 Utilization st q (incomplete):  0
CYCLE:   1860000052 Utilization ld q (incomplete):  0
CYCLE:   1860000052 WDMA total latency:          0
CYCLE:   1860000052 Utilization ex q:  0
CYCLE:   1860000052 Utilization:  0
CYCLE:   1860000052 Utilization ex q (incomplete):  0
CYCLE:   1860500052 RDMA bytes rec:          0
CYCLE:   1860500052 RDMA total latency:          0
CYCLE:   1860500052 WDMA bytes sent:          0
CYCLE:   1860500052 WDMA total latency:          0
CYCLE:   1861000052 RDMA bytes rec:          0
CYCLE:   1861000052 RDMA total latency:          0
CYCLE:   1861000052 WDMA bytes sent:          0
CYCLE:   1861000052 WDMA total latency:          0
CYCLE:   1861500052 RDMA bytes rec:          0
CYCLE:   1861500052 RDMA total latency:          0
CYCLE:   1861500052 WDMA bytes sent:          0
CYCLE:   1861500052 WDMA total latency:          0
CYCLE:   1862000052 Utilization ld q (incomplete):  0
CYCLE:   1862000052 RDMA bytes rec:          0
CYCLE:   1862000052 Utilization st q:  0
CYCLE:   1862000052 Utilization ld q:  0
CYCLE:   1862000052 Utilization:  0
CYCLE:   1862000052 Utilization ld q:  0
CYCLE:   1862000052 Utilization st q:  0
CYCLE:   1862000052 RDMA total latency:          0
CYCLE:   1862000052 Utilization st q (incomplete):  0
CYCLE:   1862000052 WDMA bytes sent:          0
CYCLE:   1862000052 Utilization ex q:  0
CYCLE:   1862000052 Utilization ex q (incomplete):  0
CYCLE:   1862000052 Utilization st q (incomplete):  0
CYCLE:   1862000052 Utilization ld q (incomplete):  0
CYCLE:   1862000052 WDMA total latency:          0
CYCLE:   1862000052 Utilization ex q:  0
CYCLE:   1862000052 Utilization:  0
CYCLE:   1862000052 Utilization ex q (incomplete):  0
CYCLE:   1862500052 RDMA bytes rec:          0
CYCLE:   1862500052 RDMA total latency:          0
CYCLE:   1862500052 WDMA bytes sent:          0
CYCLE:   1862500052 WDMA total latency:          0
CYCLE:   1863000052 RDMA bytes rec:          0
CYCLE:   1863000052 RDMA total latency:          0
CYCLE:   1863000052 WDMA bytes sent:          0
CYCLE:   1863000052 WDMA total latency:          0
CYCLE:   1863500052 RDMA bytes rec:          0
CYCLE:   1863500052 RDMA total latency:          0
CYCLE:   1863500052 WDMA bytes sent:          0
CYCLE:   1863500052 WDMA total latency:          0
CYCLE:   1864000052 Utilization ld q (incomplete):  0
CYCLE:   1864000052 RDMA bytes rec:          0
CYCLE:   1864000052 Utilization st q:  0
CYCLE:   1864000052 Utilization ld q:  0
CYCLE:   1864000052 Utilization:  0
CYCLE:   1864000052 Utilization ld q:  0
CYCLE:   1864000052 Utilization st q:  0
CYCLE:   1864000052 RDMA total latency:          0
CYCLE:   1864000052 Utilization st q (incomplete):  0
CYCLE:   1864000052 WDMA bytes sent:          0
CYCLE:   1864000052 Utilization ex q:  0
CYCLE:   1864000052 Utilization ex q (incomplete):  0
CYCLE:   1864000052 Utilization st q (incomplete):  0
CYCLE:   1864000052 Utilization ld q (incomplete):  0
CYCLE:   1864000052 WDMA total latency:          0
CYCLE:   1864000052 Utilization ex q:  0
CYCLE:   1864000052 Utilization:  0
CYCLE:   1864000052 Utilization ex q (incomplete):  0
CYCLE:   1864500052 RDMA bytes rec:          0
CYCLE:   1864500052 RDMA total latency:          0
CYCLE:   1864500052 WDMA bytes sent:          0
CYCLE:   1864500052 WDMA total latency:          0
CYCLE:   1865000052 RDMA bytes rec:          0
CYCLE:   1865000052 RDMA total latency:          0
CYCLE:   1865000052 WDMA bytes sent:          0
CYCLE:   1865000052 WDMA total latency:          0
CYCLE:   1865500052 RDMA bytes rec:          0
CYCLE:   1865500052 RDMA total latency:          0
CYCLE:   1865500052 WDMA bytes sent:          0
CYCLE:   1865500052 WDMA total latency:          0
CYCLE:   1866000052 Utilization ld q (incomplete):  0
CYCLE:   1866000052 RDMA bytes rec:          0
CYCLE:   1866000052 Utilization st q:  0
CYCLE:   1866000052 Utilization ld q:  0
CYCLE:   1866000052 Utilization:  0
CYCLE:   1866000052 Utilization ld q:  0
CYCLE:   1866000052 Utilization st q:  0
CYCLE:   1866000052 RDMA total latency:          0
CYCLE:   1866000052 Utilization st q (incomplete):  0
CYCLE:   1866000052 WDMA bytes sent:          0
CYCLE:   1866000052 Utilization ex q:  0
CYCLE:   1866000052 Utilization ex q (incomplete):  0
CYCLE:   1866000052 Utilization st q (incomplete):  0
CYCLE:   1866000052 Utilization ld q (incomplete):  0
CYCLE:   1866000052 WDMA total latency:          0
CYCLE:   1866000052 Utilization ex q:  0
CYCLE:   1866000052 Utilization:  0
CYCLE:   1866000052 Utilization ex q (incomplete):  0
CYCLE:   1866500052 RDMA bytes rec:          0
CYCLE:   1866500052 RDMA total latency:          0
CYCLE:   1866500052 WDMA bytes sent:          0
CYCLE:   1866500052 WDMA total latency:          0
CYCLE:   1867000052 RDMA bytes rec:          0
CYCLE:   1867000052 RDMA total latency:          0
CYCLE:   1867000052 WDMA bytes sent:          0
CYCLE:   1867000052 WDMA total latency:          0
CYCLE:   1867500052 RDMA bytes rec:          0
CYCLE:   1867500052 RDMA total latency:          0
CYCLE:   1867500052 WDMA bytes sent:          0
CYCLE:   1867500052 WDMA total latency:          0
CYCLE:   1868000052 Utilization ld q (incomplete):  0
CYCLE:   1868000052 RDMA bytes rec:          0
CYCLE:   1868000052 Utilization st q:  0
CYCLE:   1868000052 Utilization ld q:  0
CYCLE:   1868000052 Utilization:  0
CYCLE:   1868000052 Utilization ld q:  0
CYCLE:   1868000052 Utilization st q:  0
CYCLE:   1868000052 RDMA total latency:          0
CYCLE:   1868000052 Utilization st q (incomplete):  0
CYCLE:   1868000052 WDMA bytes sent:          0
CYCLE:   1868000052 Utilization ex q:  0
CYCLE:   1868000052 Utilization ex q (incomplete):  0
CYCLE:   1868000052 Utilization st q (incomplete):  0
CYCLE:   1868000052 Utilization ld q (incomplete):  0
CYCLE:   1868000052 WDMA total latency:          0
CYCLE:   1868000052 Utilization ex q:  0
CYCLE:   1868000052 Utilization:  0
CYCLE:   1868000052 Utilization ex q (incomplete):  0
CYCLE:   1868500052 RDMA bytes rec:          0
CYCLE:   1868500052 RDMA total latency:          0
CYCLE:   1868500052 WDMA bytes sent:          0
CYCLE:   1868500052 WDMA total latency:          0
CYCLE:   1869000052 RDMA bytes rec:          0
CYCLE:   1869000052 RDMA total latency:          0
CYCLE:   1869000052 WDMA bytes sent:          0
CYCLE:   1869000052 WDMA total latency:          0
CYCLE:   1869500052 RDMA bytes rec:          0
CYCLE:   1869500052 RDMA total latency:          0
CYCLE:   1869500052 WDMA bytes sent:          0
CYCLE:   1869500052 WDMA total latency:          0
CYCLE:   1870000052 Utilization ld q (incomplete):  0
CYCLE:   1870000052 RDMA bytes rec:          0
CYCLE:   1870000052 Utilization st q:  0
CYCLE:   1870000052 Utilization ld q:  0
CYCLE:   1870000052 Utilization:  0
CYCLE:   1870000052 Utilization ld q:  0
CYCLE:   1870000052 Utilization st q:  0
CYCLE:   1870000052 RDMA total latency:          0
CYCLE:   1870000052 Utilization st q (incomplete):  0
CYCLE:   1870000052 WDMA bytes sent:          0
CYCLE:   1870000052 Utilization ex q:  0
CYCLE:   1870000052 Utilization ex q (incomplete):  0
CYCLE:   1870000052 Utilization st q (incomplete):  0
CYCLE:   1870000052 Utilization ld q (incomplete):  0
CYCLE:   1870000052 WDMA total latency:          0
CYCLE:   1870000052 Utilization ex q:  0
CYCLE:   1870000052 Utilization:  0
CYCLE:   1870000052 Utilization ex q (incomplete):  0
CYCLE:   1870500052 RDMA bytes rec:          0
CYCLE:   1870500052 RDMA total latency:          0
CYCLE:   1870500052 WDMA bytes sent:          0
CYCLE:   1870500052 WDMA total latency:          0
CYCLE:   1871000052 RDMA bytes rec:          0
CYCLE:   1871000052 RDMA total latency:          0
CYCLE:   1871000052 WDMA bytes sent:          0
CYCLE:   1871000052 WDMA total latency:          0
CYCLE:   1871500052 RDMA bytes rec:          0
CYCLE:   1871500052 RDMA total latency:          0
CYCLE:   1871500052 WDMA bytes sent:          0
CYCLE:   1871500052 WDMA total latency:          0
CYCLE:   1872000052 Utilization ld q (incomplete):  0
CYCLE:   1872000052 RDMA bytes rec:          0
CYCLE:   1872000052 Utilization st q:  0
CYCLE:   1872000052 Utilization ld q:  0
CYCLE:   1872000052 Utilization:  0
CYCLE:   1872000052 Utilization ld q:  0
CYCLE:   1872000052 Utilization st q:  0
CYCLE:   1872000052 RDMA total latency:          0
CYCLE:   1872000052 Utilization st q (incomplete):  0
CYCLE:   1872000052 WDMA bytes sent:          0
CYCLE:   1872000052 Utilization ex q:  0
CYCLE:   1872000052 Utilization ex q (incomplete):  0
CYCLE:   1872000052 Utilization st q (incomplete):  0
CYCLE:   1872000052 Utilization ld q (incomplete):  0
CYCLE:   1872000052 WDMA total latency:          0
CYCLE:   1872000052 Utilization ex q:  0
CYCLE:   1872000052 Utilization:  0
CYCLE:   1872000052 Utilization ex q (incomplete):  0
CYCLE:   1872500052 RDMA bytes rec:          0
CYCLE:   1872500052 RDMA total latency:          0
CYCLE:   1872500052 WDMA bytes sent:          0
CYCLE:   1872500052 WDMA total latency:          0
CYCLE:   1873000052 RDMA bytes rec:          0
CYCLE:   1873000052 RDMA total latency:          0
CYCLE:   1873000052 WDMA bytes sent:          0
CYCLE:   1873000052 WDMA total latency:          0
CYCLE:   1873500052 RDMA bytes rec:          0
CYCLE:   1873500052 RDMA total latency:          0
CYCLE:   1873500052 WDMA bytes sent:          0
CYCLE:   1873500052 WDMA total latency:          0
CYCLE:   1874000052 Utilization ld q (incomplete):  0
CYCLE:   1874000052 RDMA bytes rec:          0
CYCLE:   1874000052 Utilization st q:  0
CYCLE:   1874000052 Utilization ld q:  0
CYCLE:   1874000052 Utilization:  0
CYCLE:   1874000052 Utilization ld q:  0
CYCLE:   1874000052 Utilization st q:  0
CYCLE:   1874000052 RDMA total latency:          0
CYCLE:   1874000052 Utilization st q (incomplete):  0
CYCLE:   1874000052 WDMA bytes sent:          0
CYCLE:   1874000052 Utilization ex q:  0
CYCLE:   1874000052 Utilization ex q (incomplete):  0
CYCLE:   1874000052 Utilization st q (incomplete):  0
CYCLE:   1874000052 Utilization ld q (incomplete):  0
CYCLE:   1874000052 WDMA total latency:          0
CYCLE:   1874000052 Utilization ex q:  0
CYCLE:   1874000052 Utilization:  0
CYCLE:   1874000052 Utilization ex q (incomplete):  0
CYCLE:   1874500052 RDMA bytes rec:          0
CYCLE:   1874500052 RDMA total latency:          0
CYCLE:   1874500052 WDMA bytes sent:          0
CYCLE:   1874500052 WDMA total latency:          0
CYCLE:   1875000052 RDMA bytes rec:          0
CYCLE:   1875000052 RDMA total latency:          0
CYCLE:   1875000052 WDMA bytes sent:          0
CYCLE:   1875000052 WDMA total latency:          0
CYCLE:   1875500052 RDMA bytes rec:          0
CYCLE:   1875500052 RDMA total latency:          0
CYCLE:   1875500052 WDMA bytes sent:          0
CYCLE:   1875500052 WDMA total latency:          0
CYCLE:   1876000052 Utilization ld q (incomplete):  0
CYCLE:   1876000052 RDMA bytes rec:          0
CYCLE:   1876000052 Utilization st q:  0
CYCLE:   1876000052 Utilization ld q:  0
CYCLE:   1876000052 Utilization:  0
CYCLE:   1876000052 Utilization ld q:  0
CYCLE:   1876000052 Utilization st q:  0
CYCLE:   1876000052 RDMA total latency:          0
CYCLE:   1876000052 Utilization st q (incomplete):  0
CYCLE:   1876000052 WDMA bytes sent:          0
CYCLE:   1876000052 Utilization ex q:  0
CYCLE:   1876000052 Utilization ex q (incomplete):  0
CYCLE:   1876000052 Utilization st q (incomplete):  0
CYCLE:   1876000052 Utilization ld q (incomplete):  0
CYCLE:   1876000052 WDMA total latency:          0
CYCLE:   1876000052 Utilization ex q:  0
CYCLE:   1876000052 Utilization:  0
CYCLE:   1876000052 Utilization ex q (incomplete):  0
CYCLE:   1876500052 RDMA bytes rec:          0
CYCLE:   1876500052 RDMA total latency:          0
CYCLE:   1876500052 WDMA bytes sent:          0
CYCLE:   1876500052 WDMA total latency:          0
CYCLE:   1877000052 RDMA bytes rec:          0
CYCLE:   1877000052 RDMA total latency:          0
CYCLE:   1877000052 WDMA bytes sent:          0
CYCLE:   1877000052 WDMA total latency:          0
CYCLE:   1877500052 RDMA bytes rec:          0
CYCLE:   1877500052 RDMA total latency:          0
CYCLE:   1877500052 WDMA bytes sent:          0
CYCLE:   1877500052 WDMA total latency:          0
CYCLE:   1878000052 Utilization ld q (incomplete):  0
CYCLE:   1878000052 RDMA bytes rec:          0
CYCLE:   1878000052 Utilization st q:  0
CYCLE:   1878000052 Utilization ld q:  0
CYCLE:   1878000052 Utilization:  0
CYCLE:   1878000052 Utilization ld q:  0
CYCLE:   1878000052 Utilization st q:  0
CYCLE:   1878000052 RDMA total latency:          0
CYCLE:   1878000052 Utilization st q (incomplete):  0
CYCLE:   1878000052 WDMA bytes sent:          0
CYCLE:   1878000052 Utilization ex q:  0
CYCLE:   1878000052 Utilization ex q (incomplete):  0
CYCLE:   1878000052 Utilization st q (incomplete):  0
CYCLE:   1878000052 Utilization ld q (incomplete):  0
CYCLE:   1878000052 WDMA total latency:          0
CYCLE:   1878000052 Utilization ex q:  0
CYCLE:   1878000052 Utilization:  0
CYCLE:   1878000052 Utilization ex q (incomplete):  0
CYCLE:   1878500052 RDMA bytes rec:          0
CYCLE:   1878500052 RDMA total latency:          0
CYCLE:   1878500052 WDMA bytes sent:          0
CYCLE:   1878500052 WDMA total latency:          0
CYCLE:   1879000052 RDMA bytes rec:          0
CYCLE:   1879000052 RDMA total latency:          0
CYCLE:   1879000052 WDMA bytes sent:          0
CYCLE:   1879000052 WDMA total latency:          0
CYCLE:   1879500052 RDMA bytes rec:          0
CYCLE:   1879500052 RDMA total latency:          0
CYCLE:   1879500052 WDMA bytes sent:          0
CYCLE:   1879500052 WDMA total latency:          0
CYCLE:   1880000052 Utilization ld q (incomplete):  0
CYCLE:   1880000052 RDMA bytes rec:          0
CYCLE:   1880000052 Utilization st q:  0
CYCLE:   1880000052 Utilization ld q:  0
CYCLE:   1880000052 Utilization:  0
CYCLE:   1880000052 Utilization ld q:  0
CYCLE:   1880000052 Utilization st q:  0
CYCLE:   1880000052 RDMA total latency:          0
CYCLE:   1880000052 Utilization st q (incomplete):  0
CYCLE:   1880000052 WDMA bytes sent:          0
CYCLE:   1880000052 Utilization ex q:  0
CYCLE:   1880000052 Utilization ex q (incomplete):  0
CYCLE:   1880000052 Utilization st q (incomplete):  0
CYCLE:   1880000052 Utilization ld q (incomplete):  0
CYCLE:   1880000052 WDMA total latency:          0
CYCLE:   1880000052 Utilization ex q:  0
CYCLE:   1880000052 Utilization:  0
CYCLE:   1880000052 Utilization ex q (incomplete):  0
CYCLE:   1880500052 RDMA bytes rec:          0
CYCLE:   1880500052 RDMA total latency:          0
CYCLE:   1880500052 WDMA bytes sent:          0
CYCLE:   1880500052 WDMA total latency:          0
CYCLE:   1881000052 RDMA bytes rec:          0
CYCLE:   1881000052 RDMA total latency:          0
CYCLE:   1881000052 WDMA bytes sent:          0
CYCLE:   1881000052 WDMA total latency:          0
CYCLE:   1881500052 RDMA bytes rec:          0
CYCLE:   1881500052 RDMA total latency:          0
CYCLE:   1881500052 WDMA bytes sent:          0
CYCLE:   1881500052 WDMA total latency:          0
CYCLE:   1882000052 Utilization ld q (incomplete):  0
CYCLE:   1882000052 RDMA bytes rec:          0
CYCLE:   1882000052 Utilization st q:  0
CYCLE:   1882000052 Utilization ld q:  0
CYCLE:   1882000052 Utilization:  0
CYCLE:   1882000052 Utilization ld q:  0
CYCLE:   1882000052 Utilization st q:  0
CYCLE:   1882000052 RDMA total latency:          0
CYCLE:   1882000052 Utilization st q (incomplete):  0
CYCLE:   1882000052 WDMA bytes sent:          0
CYCLE:   1882000052 Utilization ex q:  0
CYCLE:   1882000052 Utilization ex q (incomplete):  0
CYCLE:   1882000052 Utilization st q (incomplete):  0
CYCLE:   1882000052 Utilization ld q (incomplete):  0
CYCLE:   1882000052 WDMA total latency:          0
CYCLE:   1882000052 Utilization ex q:  0
CYCLE:   1882000052 Utilization:  0
CYCLE:   1882000052 Utilization ex q (incomplete):  0
CYCLE:   1882500052 RDMA bytes rec:          0
CYCLE:   1882500052 RDMA total latency:          0
CYCLE:   1882500052 WDMA bytes sent:          0
CYCLE:   1882500052 WDMA total latency:          0
CYCLE:   1883000052 RDMA bytes rec:          0
CYCLE:   1883000052 RDMA total latency:          0
CYCLE:   1883000052 WDMA bytes sent:          0
CYCLE:   1883000052 WDMA total latency:          0
CYCLE:   1883500052 RDMA bytes rec:          0
CYCLE:   1883500052 RDMA total latency:          0
CYCLE:   1883500052 WDMA bytes sent:          0
CYCLE:   1883500052 WDMA total latency:          0
CYCLE:   1884000052 Utilization ld q (incomplete):  0
CYCLE:   1884000052 RDMA bytes rec:          0
CYCLE:   1884000052 Utilization st q:  0
CYCLE:   1884000052 Utilization ld q:  0
CYCLE:   1884000052 Utilization:  0
CYCLE:   1884000052 Utilization ld q:  0
CYCLE:   1884000052 Utilization st q:  0
CYCLE:   1884000052 RDMA total latency:          0
CYCLE:   1884000052 Utilization st q (incomplete):  0
CYCLE:   1884000052 WDMA bytes sent:          0
CYCLE:   1884000052 Utilization ex q:  0
CYCLE:   1884000052 Utilization ex q (incomplete):  0
CYCLE:   1884000052 Utilization st q (incomplete):  0
CYCLE:   1884000052 Utilization ld q (incomplete):  0
CYCLE:   1884000052 WDMA total latency:          0
CYCLE:   1884000052 Utilization ex q:  0
CYCLE:   1884000052 Utilization:  0
CYCLE:   1884000052 Utilization ex q (incomplete):  0
CYCLE:   1884500052 RDMA bytes rec:          0
CYCLE:   1884500052 RDMA total latency:          0
CYCLE:   1884500052 WDMA bytes sent:          0
CYCLE:   1884500052 WDMA total latency:          0
CYCLE:   1885000052 RDMA bytes rec:          0
CYCLE:   1885000052 RDMA total latency:          0
CYCLE:   1885000052 WDMA bytes sent:          0
CYCLE:   1885000052 WDMA total latency:          0
CYCLE:   1885500052 RDMA bytes rec:          0
CYCLE:   1885500052 RDMA total latency:          0
CYCLE:   1885500052 WDMA bytes sent:          0
CYCLE:   1885500052 WDMA total latency:          0
CYCLE:   1886000052 Utilization ld q (incomplete):  0
CYCLE:   1886000052 RDMA bytes rec:          0
CYCLE:   1886000052 Utilization st q:  0
CYCLE:   1886000052 Utilization ld q:  0
CYCLE:   1886000052 Utilization:  0
CYCLE:   1886000052 Utilization ld q:  0
CYCLE:   1886000052 Utilization st q:  0
CYCLE:   1886000052 RDMA total latency:          0
CYCLE:   1886000052 Utilization st q (incomplete):  0
CYCLE:   1886000052 WDMA bytes sent:          0
CYCLE:   1886000052 Utilization ex q:  0
CYCLE:   1886000052 Utilization ex q (incomplete):  0
CYCLE:   1886000052 Utilization st q (incomplete):  0
CYCLE:   1886000052 Utilization ld q (incomplete):  0
CYCLE:   1886000052 WDMA total latency:          0
CYCLE:   1886000052 Utilization ex q:  0
CYCLE:   1886000052 Utilization:  0
CYCLE:   1886000052 Utilization ex q (incomplete):  0
CYCLE:   1886500052 RDMA bytes rec:          0
CYCLE:   1886500052 RDMA total latency:          0
CYCLE:   1886500052 WDMA bytes sent:          0
CYCLE:   1886500052 WDMA total latency:          0
CYCLE:   1887000052 RDMA bytes rec:          0
CYCLE:   1887000052 RDMA total latency:          0
CYCLE:   1887000052 WDMA bytes sent:          0
CYCLE:   1887000052 WDMA total latency:          0
CYCLE:   1887500052 RDMA bytes rec:          0
CYCLE:   1887500052 RDMA total latency:          0
CYCLE:   1887500052 WDMA bytes sent:          0
CYCLE:   1887500052 WDMA total latency:          0
CYCLE:   1888000052 Utilization ld q (incomplete):  0
CYCLE:   1888000052 RDMA bytes rec:          0
CYCLE:   1888000052 Utilization st q:  0
CYCLE:   1888000052 Utilization ld q:  0
CYCLE:   1888000052 Utilization:  0
CYCLE:   1888000052 Utilization ld q:  0
CYCLE:   1888000052 Utilization st q:  0
CYCLE:   1888000052 RDMA total latency:          0
CYCLE:   1888000052 Utilization st q (incomplete):  0
CYCLE:   1888000052 WDMA bytes sent:          0
CYCLE:   1888000052 Utilization ex q:  0
CYCLE:   1888000052 Utilization ex q (incomplete):  0
CYCLE:   1888000052 Utilization st q (incomplete):  0
CYCLE:   1888000052 Utilization ld q (incomplete):  0
CYCLE:   1888000052 WDMA total latency:          0
CYCLE:   1888000052 Utilization ex q:  0
CYCLE:   1888000052 Utilization:  0
CYCLE:   1888000052 Utilization ex q (incomplete):  0
CYCLE:   1888500052 RDMA bytes rec:          0
CYCLE:   1888500052 RDMA total latency:          0
CYCLE:   1888500052 WDMA bytes sent:          0
CYCLE:   1888500052 WDMA total latency:          0
CYCLE:   1889000052 RDMA bytes rec:          0
CYCLE:   1889000052 RDMA total latency:          0
CYCLE:   1889000052 WDMA bytes sent:          0
CYCLE:   1889000052 WDMA total latency:          0
CYCLE:   1889500052 RDMA bytes rec:          0
CYCLE:   1889500052 RDMA total latency:          0
CYCLE:   1889500052 WDMA bytes sent:          0
CYCLE:   1889500052 WDMA total latency:          0
CYCLE:   1890000052 Utilization ld q (incomplete):  0
CYCLE:   1890000052 RDMA bytes rec:          0
CYCLE:   1890000052 Utilization st q:  0
CYCLE:   1890000052 Utilization ld q:  0
CYCLE:   1890000052 Utilization:  0
CYCLE:   1890000052 Utilization ld q:  0
CYCLE:   1890000052 Utilization st q:  0
CYCLE:   1890000052 RDMA total latency:          0
CYCLE:   1890000052 Utilization st q (incomplete):  0
CYCLE:   1890000052 WDMA bytes sent:          0
CYCLE:   1890000052 Utilization ex q:  0
CYCLE:   1890000052 Utilization ex q (incomplete):  0
CYCLE:   1890000052 Utilization st q (incomplete):  0
CYCLE:   1890000052 Utilization ld q (incomplete):  0
CYCLE:   1890000052 WDMA total latency:          0
CYCLE:   1890000052 Utilization ex q:  0
CYCLE:   1890000052 Utilization:  0
CYCLE:   1890000052 Utilization ex q (incomplete):  0
CYCLE:   1890500052 RDMA bytes rec:          0
CYCLE:   1890500052 RDMA total latency:          0
CYCLE:   1890500052 WDMA bytes sent:          0
CYCLE:   1890500052 WDMA total latency:          0
CYCLE:   1891000052 RDMA bytes rec:          0
CYCLE:   1891000052 RDMA total latency:          0
CYCLE:   1891000052 WDMA bytes sent:          0
CYCLE:   1891000052 WDMA total latency:          0
CYCLE:   1891500052 RDMA bytes rec:          0
CYCLE:   1891500052 RDMA total latency:          0
CYCLE:   1891500052 WDMA bytes sent:          0
CYCLE:   1891500052 WDMA total latency:          0
CYCLE:   1892000052 Utilization ld q (incomplete):  0
CYCLE:   1892000052 RDMA bytes rec:          0
CYCLE:   1892000052 Utilization st q:  0
CYCLE:   1892000052 Utilization ld q:  0
CYCLE:   1892000052 Utilization:  0
CYCLE:   1892000052 Utilization ld q:  0
CYCLE:   1892000052 Utilization st q:  0
CYCLE:   1892000052 RDMA total latency:          0
CYCLE:   1892000052 Utilization st q (incomplete):  0
CYCLE:   1892000052 WDMA bytes sent:          0
CYCLE:   1892000052 Utilization ex q:  0
CYCLE:   1892000052 Utilization ex q (incomplete):  0
CYCLE:   1892000052 Utilization st q (incomplete):  0
CYCLE:   1892000052 Utilization ld q (incomplete):  0
CYCLE:   1892000052 WDMA total latency:          0
CYCLE:   1892000052 Utilization ex q:  0
CYCLE:   1892000052 Utilization:  0
CYCLE:   1892000052 Utilization ex q (incomplete):  0
CYCLE:   1892500052 RDMA bytes rec:          0
CYCLE:   1892500052 RDMA total latency:          0
CYCLE:   1892500052 WDMA bytes sent:          0
CYCLE:   1892500052 WDMA total latency:          0
CYCLE:   1893000052 RDMA bytes rec:          0
CYCLE:   1893000052 RDMA total latency:          0
CYCLE:   1893000052 WDMA bytes sent:          0
CYCLE:   1893000052 WDMA total latency:          0
CYCLE:   1893500052 RDMA bytes rec:          0
CYCLE:   1893500052 RDMA total latency:          0
CYCLE:   1893500052 WDMA bytes sent:          0
CYCLE:   1893500052 WDMA total latency:          0
CYCLE:   1894000052 Utilization ld q (incomplete):  0
CYCLE:   1894000052 RDMA bytes rec:          0
CYCLE:   1894000052 Utilization st q:  0
CYCLE:   1894000052 Utilization ld q:  0
CYCLE:   1894000052 Utilization:  0
CYCLE:   1894000052 Utilization ld q:  0
CYCLE:   1894000052 Utilization st q:  0
CYCLE:   1894000052 RDMA total latency:          0
CYCLE:   1894000052 Utilization st q (incomplete):  0
CYCLE:   1894000052 WDMA bytes sent:          0
CYCLE:   1894000052 Utilization ex q:  0
CYCLE:   1894000052 Utilization ex q (incomplete):  0
CYCLE:   1894000052 Utilization st q (incomplete):  0
CYCLE:   1894000052 Utilization ld q (incomplete):  0
CYCLE:   1894000052 WDMA total latency:          0
CYCLE:   1894000052 Utilization ex q:  0
CYCLE:   1894000052 Utilization:  0
CYCLE:   1894000052 Utilization ex q (incomplete):  0
CYCLE:   1894500052 RDMA bytes rec:          0
CYCLE:   1894500052 RDMA total latency:          0
CYCLE:   1894500052 WDMA bytes sent:          0
CYCLE:   1894500052 WDMA total latency:          0
CYCLE:   1895000052 RDMA bytes rec:          0
CYCLE:   1895000052 RDMA total latency:          0
CYCLE:   1895000052 WDMA bytes sent:          0
CYCLE:   1895000052 WDMA total latency:          0
CYCLE:   1895500052 RDMA bytes rec:          0
CYCLE:   1895500052 RDMA total latency:          0
CYCLE:   1895500052 WDMA bytes sent:          0
CYCLE:   1895500052 WDMA total latency:          0
CYCLE:   1896000052 Utilization ld q (incomplete):  0
CYCLE:   1896000052 RDMA bytes rec:          0
CYCLE:   1896000052 Utilization st q:  0
CYCLE:   1896000052 Utilization ld q:  0
CYCLE:   1896000052 Utilization:  0
CYCLE:   1896000052 Utilization ld q:  0
CYCLE:   1896000052 Utilization st q:  0
CYCLE:   1896000052 RDMA total latency:          0
CYCLE:   1896000052 Utilization st q (incomplete):  0
CYCLE:   1896000052 WDMA bytes sent:          0
CYCLE:   1896000052 Utilization ex q:  0
CYCLE:   1896000052 Utilization ex q (incomplete):  0
CYCLE:   1896000052 Utilization st q (incomplete):  0
CYCLE:   1896000052 Utilization ld q (incomplete):  0
CYCLE:   1896000052 WDMA total latency:          0
CYCLE:   1896000052 Utilization ex q:  0
CYCLE:   1896000052 Utilization:  0
CYCLE:   1896000052 Utilization ex q (incomplete):  0
CYCLE:   1896500052 RDMA bytes rec:          0
CYCLE:   1896500052 RDMA total latency:          0
CYCLE:   1896500052 WDMA bytes sent:          0
CYCLE:   1896500052 WDMA total latency:          0
CYCLE:   1897000052 RDMA bytes rec:          0
CYCLE:   1897000052 RDMA total latency:          0
CYCLE:   1897000052 WDMA bytes sent:          0
CYCLE:   1897000052 WDMA total latency:          0
CYCLE:   1897500052 RDMA bytes rec:          0
CYCLE:   1897500052 RDMA total latency:          0
CYCLE:   1897500052 WDMA bytes sent:          0
CYCLE:   1897500052 WDMA total latency:          0
CYCLE:   1898000052 Utilization ld q (incomplete):  0
CYCLE:   1898000052 RDMA bytes rec:          0
CYCLE:   1898000052 Utilization st q:  0
CYCLE:   1898000052 Utilization ld q:  0
CYCLE:   1898000052 Utilization:  0
CYCLE:   1898000052 Utilization ld q:  0
CYCLE:   1898000052 Utilization st q:  0
CYCLE:   1898000052 RDMA total latency:          0
CYCLE:   1898000052 Utilization st q (incomplete):  0
CYCLE:   1898000052 WDMA bytes sent:          0
CYCLE:   1898000052 Utilization ex q:  0
CYCLE:   1898000052 Utilization ex q (incomplete):  0
CYCLE:   1898000052 Utilization st q (incomplete):  0
CYCLE:   1898000052 Utilization ld q (incomplete):  0
CYCLE:   1898000052 WDMA total latency:          0
CYCLE:   1898000052 Utilization ex q:  0
CYCLE:   1898000052 Utilization:  0
CYCLE:   1898000052 Utilization ex q (incomplete):  0
CYCLE:   1898500052 RDMA bytes rec:          0
CYCLE:   1898500052 RDMA total latency:          0
CYCLE:   1898500052 WDMA bytes sent:          0
CYCLE:   1898500052 WDMA total latency:          0
CYCLE:   1899000052 RDMA bytes rec:          0
CYCLE:   1899000052 RDMA total latency:          0
CYCLE:   1899000052 WDMA bytes sent:          0
CYCLE:   1899000052 WDMA total latency:          0
CYCLE:   1899500052 RDMA bytes rec:          0
CYCLE:   1899500052 RDMA total latency:          0
CYCLE:   1899500052 WDMA bytes sent:          0
CYCLE:   1899500052 WDMA total latency:          0
CYCLE:   1900000052 Utilization ld q (incomplete):  0
CYCLE:   1900000052 RDMA bytes rec:          0
CYCLE:   1900000052 Utilization st q:  0
CYCLE:   1900000052 Utilization ld q:  0
CYCLE:   1900000052 Utilization:  0
CYCLE:   1900000052 Utilization ld q:  0
CYCLE:   1900000052 Utilization st q:  0
CYCLE:   1900000052 RDMA total latency:          0
CYCLE:   1900000052 Utilization st q (incomplete):  0
CYCLE:   1900000052 WDMA bytes sent:          0
CYCLE:   1900000052 Utilization ex q:  0
CYCLE:   1900000052 Utilization ex q (incomplete):  0
CYCLE:   1900000052 Utilization st q (incomplete):  0
CYCLE:   1900000052 Utilization ld q (incomplete):  0
CYCLE:   1900000052 WDMA total latency:          0
CYCLE:   1900000052 Utilization ex q:  0
CYCLE:   1900000052 Utilization:  0
CYCLE:   1900000052 Utilization ex q (incomplete):  0
CYCLE:   1900500052 RDMA bytes rec:          0
CYCLE:   1900500052 RDMA total latency:          0
CYCLE:   1900500052 WDMA bytes sent:          0
CYCLE:   1900500052 WDMA total latency:          0
CYCLE:   1901000052 RDMA bytes rec:          0
CYCLE:   1901000052 RDMA total latency:          0
CYCLE:   1901000052 WDMA bytes sent:          0
CYCLE:   1901000052 WDMA total latency:          0
CYCLE:   1901500052 RDMA bytes rec:          0
CYCLE:   1901500052 RDMA total latency:          0
CYCLE:   1901500052 WDMA bytes sent:          0
CYCLE:   1901500052 WDMA total latency:          0
CYCLE:   1902000052 Utilization ld q (incomplete):  0
CYCLE:   1902000052 RDMA bytes rec:          0
CYCLE:   1902000052 Utilization st q:  0
CYCLE:   1902000052 Utilization ld q:  0
CYCLE:   1902000052 Utilization:  0
CYCLE:   1902000052 Utilization ld q:  0
CYCLE:   1902000052 Utilization st q:  0
CYCLE:   1902000052 RDMA total latency:          0
CYCLE:   1902000052 Utilization st q (incomplete):  0
CYCLE:   1902000052 WDMA bytes sent:          0
CYCLE:   1902000052 Utilization ex q:  0
CYCLE:   1902000052 Utilization ex q (incomplete):  0
CYCLE:   1902000052 Utilization st q (incomplete):  0
CYCLE:   1902000052 Utilization ld q (incomplete):  0
CYCLE:   1902000052 WDMA total latency:          0
CYCLE:   1902000052 Utilization ex q:  0
CYCLE:   1902000052 Utilization:  0
CYCLE:   1902000052 Utilization ex q (incomplete):  0
CYCLE:   1902500052 RDMA bytes rec:          0
CYCLE:   1902500052 RDMA total latency:          0
CYCLE:   1902500052 WDMA bytes sent:          0
CYCLE:   1902500052 WDMA total latency:          0
CYCLE:   1903000052 RDMA bytes rec:          0
CYCLE:   1903000052 RDMA total latency:          0
CYCLE:   1903000052 WDMA bytes sent:          0
CYCLE:   1903000052 WDMA total latency:          0
CYCLE:   1903500052 RDMA bytes rec:          0
CYCLE:   1903500052 RDMA total latency:          0
CYCLE:   1903500052 WDMA bytes sent:          0
CYCLE:   1903500052 WDMA total latency:          0
CYCLE:   1904000052 Utilization ld q (incomplete):  0
CYCLE:   1904000052 RDMA bytes rec:          0
CYCLE:   1904000052 Utilization st q:  0
CYCLE:   1904000052 Utilization ld q:  0
CYCLE:   1904000052 Utilization:  0
CYCLE:   1904000052 Utilization ld q:  0
CYCLE:   1904000052 Utilization st q:  0
CYCLE:   1904000052 RDMA total latency:          0
CYCLE:   1904000052 Utilization st q (incomplete):  0
CYCLE:   1904000052 WDMA bytes sent:          0
CYCLE:   1904000052 Utilization ex q:  0
CYCLE:   1904000052 Utilization ex q (incomplete):  0
CYCLE:   1904000052 Utilization st q (incomplete):  0
CYCLE:   1904000052 Utilization ld q (incomplete):  0
CYCLE:   1904000052 WDMA total latency:          0
CYCLE:   1904000052 Utilization ex q:  0
CYCLE:   1904000052 Utilization:  0
CYCLE:   1904000052 Utilization ex q (incomplete):  0
CYCLE:   1904500052 RDMA bytes rec:          0
CYCLE:   1904500052 RDMA total latency:          0
CYCLE:   1904500052 WDMA bytes sent:          0
CYCLE:   1904500052 WDMA total latency:          0
CYCLE:   1905000052 RDMA bytes rec:          0
CYCLE:   1905000052 RDMA total latency:          0
CYCLE:   1905000052 WDMA bytes sent:          0
CYCLE:   1905000052 WDMA total latency:          0
CYCLE:   1905500052 RDMA bytes rec:          0
CYCLE:   1905500052 RDMA total latency:          0
CYCLE:   1905500052 WDMA bytes sent:          0
CYCLE:   1905500052 WDMA total latency:          0
CYCLE:   1906000052 Utilization ld q (incomplete):  0
CYCLE:   1906000052 RDMA bytes rec:          0
CYCLE:   1906000052 Utilization st q:  0
CYCLE:   1906000052 Utilization ld q:  0
CYCLE:   1906000052 Utilization:  0
CYCLE:   1906000052 Utilization ld q:  0
CYCLE:   1906000052 Utilization st q:  0
CYCLE:   1906000052 RDMA total latency:          0
CYCLE:   1906000052 Utilization st q (incomplete):  0
CYCLE:   1906000052 WDMA bytes sent:          0
CYCLE:   1906000052 Utilization ex q:  0
CYCLE:   1906000052 Utilization ex q (incomplete):  0
CYCLE:   1906000052 Utilization st q (incomplete):  0
CYCLE:   1906000052 Utilization ld q (incomplete):  0
CYCLE:   1906000052 WDMA total latency:          0
CYCLE:   1906000052 Utilization ex q:  0
CYCLE:   1906000052 Utilization:  0
CYCLE:   1906000052 Utilization ex q (incomplete):  0
CYCLE:   1906500052 RDMA bytes rec:          0
CYCLE:   1906500052 RDMA total latency:          0
CYCLE:   1906500052 WDMA bytes sent:          0
CYCLE:   1906500052 WDMA total latency:          0
CYCLE:   1907000052 RDMA bytes rec:          0
CYCLE:   1907000052 RDMA total latency:          0
CYCLE:   1907000052 WDMA bytes sent:          0
CYCLE:   1907000052 WDMA total latency:          0
CYCLE:   1907500052 RDMA bytes rec:          0
CYCLE:   1907500052 RDMA total latency:          0
CYCLE:   1907500052 WDMA bytes sent:          0
CYCLE:   1907500052 WDMA total latency:          0
CYCLE:   1908000052 Utilization ld q (incomplete):  0
CYCLE:   1908000052 RDMA bytes rec:          0
CYCLE:   1908000052 Utilization st q:  0
CYCLE:   1908000052 Utilization ld q:  0
CYCLE:   1908000052 Utilization:  0
CYCLE:   1908000052 Utilization ld q:  0
CYCLE:   1908000052 Utilization st q:  0
CYCLE:   1908000052 RDMA total latency:          0
CYCLE:   1908000052 Utilization st q (incomplete):  0
CYCLE:   1908000052 WDMA bytes sent:          0
CYCLE:   1908000052 Utilization ex q:  0
CYCLE:   1908000052 Utilization ex q (incomplete):  0
CYCLE:   1908000052 Utilization st q (incomplete):  0
CYCLE:   1908000052 Utilization ld q (incomplete):  0
CYCLE:   1908000052 WDMA total latency:          0
CYCLE:   1908000052 Utilization ex q:  0
CYCLE:   1908000052 Utilization:  0
CYCLE:   1908000052 Utilization ex q (incomplete):  0
CYCLE:   1908500052 RDMA bytes rec:          0
CYCLE:   1908500052 RDMA total latency:          0
CYCLE:   1908500052 WDMA bytes sent:          0
CYCLE:   1908500052 WDMA total latency:          0
CYCLE:   1909000052 RDMA bytes rec:          0
CYCLE:   1909000052 RDMA total latency:          0
CYCLE:   1909000052 WDMA bytes sent:          0
CYCLE:   1909000052 WDMA total latency:          0
CYCLE:   1909500052 RDMA bytes rec:          0
CYCLE:   1909500052 RDMA total latency:          0
CYCLE:   1909500052 WDMA bytes sent:          0
CYCLE:   1909500052 WDMA total latency:          0
CYCLE:   1910000052 Utilization ld q (incomplete):  0
CYCLE:   1910000052 RDMA bytes rec:          0
CYCLE:   1910000052 Utilization st q:  0
CYCLE:   1910000052 Utilization ld q:  0
CYCLE:   1910000052 Utilization:  0
CYCLE:   1910000052 Utilization ld q:  0
CYCLE:   1910000052 Utilization st q:  0
CYCLE:   1910000052 RDMA total latency:          0
CYCLE:   1910000052 Utilization st q (incomplete):  0
CYCLE:   1910000052 WDMA bytes sent:          0
CYCLE:   1910000052 Utilization ex q:  0
CYCLE:   1910000052 Utilization ex q (incomplete):  0
CYCLE:   1910000052 Utilization st q (incomplete):  0
CYCLE:   1910000052 Utilization ld q (incomplete):  0
CYCLE:   1910000052 WDMA total latency:          0
CYCLE:   1910000052 Utilization ex q:  0
CYCLE:   1910000052 Utilization:  0
CYCLE:   1910000052 Utilization ex q (incomplete):  0
CYCLE:   1910500052 RDMA bytes rec:          0
CYCLE:   1910500052 RDMA total latency:          0
CYCLE:   1910500052 WDMA bytes sent:          0
CYCLE:   1910500052 WDMA total latency:          0
CYCLE:   1911000052 RDMA bytes rec:          0
CYCLE:   1911000052 RDMA total latency:          0
CYCLE:   1911000052 WDMA bytes sent:          0
CYCLE:   1911000052 WDMA total latency:          0
CYCLE:   1911500052 RDMA bytes rec:          0
CYCLE:   1911500052 RDMA total latency:          0
CYCLE:   1911500052 WDMA bytes sent:          0
CYCLE:   1911500052 WDMA total latency:          0
CYCLE:   1912000052 Utilization ld q (incomplete):  0
CYCLE:   1912000052 RDMA bytes rec:          0
CYCLE:   1912000052 Utilization st q:  0
CYCLE:   1912000052 Utilization ld q:  0
CYCLE:   1912000052 Utilization:  0
CYCLE:   1912000052 Utilization ld q:  0
CYCLE:   1912000052 Utilization st q:  0
CYCLE:   1912000052 RDMA total latency:          0
CYCLE:   1912000052 Utilization st q (incomplete):  0
CYCLE:   1912000052 WDMA bytes sent:          0
CYCLE:   1912000052 Utilization ex q:  0
CYCLE:   1912000052 Utilization ex q (incomplete):  0
CYCLE:   1912000052 Utilization st q (incomplete):  0
CYCLE:   1912000052 Utilization ld q (incomplete):  0
CYCLE:   1912000052 WDMA total latency:          0
CYCLE:   1912000052 Utilization ex q:  0
CYCLE:   1912000052 Utilization:  0
CYCLE:   1912000052 Utilization ex q (incomplete):  0
CYCLE:   1912500052 RDMA bytes rec:          0
CYCLE:   1912500052 RDMA total latency:          0
CYCLE:   1912500052 WDMA bytes sent:          0
CYCLE:   1912500052 WDMA total latency:          0
CYCLE:   1913000052 RDMA bytes rec:          0
CYCLE:   1913000052 RDMA total latency:          0
CYCLE:   1913000052 WDMA bytes sent:          0
CYCLE:   1913000052 WDMA total latency:          0
CYCLE:   1913500052 RDMA bytes rec:          0
CYCLE:   1913500052 RDMA total latency:          0
CYCLE:   1913500052 WDMA bytes sent:          0
CYCLE:   1913500052 WDMA total latency:          0
CYCLE:   1914000052 Utilization ld q (incomplete):  0
CYCLE:   1914000052 RDMA bytes rec:          0
CYCLE:   1914000052 Utilization st q:  0
CYCLE:   1914000052 Utilization ld q:  0
CYCLE:   1914000052 Utilization:  0
CYCLE:   1914000052 Utilization ld q:  0
CYCLE:   1914000052 Utilization st q:  0
CYCLE:   1914000052 RDMA total latency:          0
CYCLE:   1914000052 Utilization st q (incomplete):  0
CYCLE:   1914000052 WDMA bytes sent:          0
CYCLE:   1914000052 Utilization ex q:  0
CYCLE:   1914000052 Utilization ex q (incomplete):  0
CYCLE:   1914000052 Utilization st q (incomplete):  0
CYCLE:   1914000052 Utilization ld q (incomplete):  0
CYCLE:   1914000052 WDMA total latency:          0
CYCLE:   1914000052 Utilization ex q:  0
CYCLE:   1914000052 Utilization:  0
CYCLE:   1914000052 Utilization ex q (incomplete):  0
CYCLE:   1914500052 RDMA bytes rec:          0
CYCLE:   1914500052 RDMA total latency:          0
CYCLE:   1914500052 WDMA bytes sent:          0
CYCLE:   1914500052 WDMA total latency:          0
CYCLE:   1915000052 RDMA bytes rec:          0
CYCLE:   1915000052 RDMA total latency:          0
CYCLE:   1915000052 WDMA bytes sent:          0
CYCLE:   1915000052 WDMA total latency:          0
CYCLE:   1915500052 RDMA bytes rec:          0
CYCLE:   1915500052 RDMA total latency:          0
CYCLE:   1915500052 WDMA bytes sent:          0
CYCLE:   1915500052 WDMA total latency:          0
CYCLE:   1916000052 Utilization ld q (incomplete):  0
CYCLE:   1916000052 RDMA bytes rec:          0
CYCLE:   1916000052 Utilization st q:  0
CYCLE:   1916000052 Utilization ld q:  0
CYCLE:   1916000052 Utilization:  0
CYCLE:   1916000052 Utilization ld q:  0
CYCLE:   1916000052 Utilization st q:  0
CYCLE:   1916000052 RDMA total latency:          0
CYCLE:   1916000052 Utilization st q (incomplete):  0
CYCLE:   1916000052 WDMA bytes sent:          0
CYCLE:   1916000052 Utilization ex q:  0
CYCLE:   1916000052 Utilization ex q (incomplete):  0
CYCLE:   1916000052 Utilization st q (incomplete):  0
CYCLE:   1916000052 Utilization ld q (incomplete):  0
CYCLE:   1916000052 WDMA total latency:          0
CYCLE:   1916000052 Utilization ex q:  0
CYCLE:   1916000052 Utilization:  0
CYCLE:   1916000052 Utilization ex q (incomplete):  0
CYCLE:   1916500052 RDMA bytes rec:          0
CYCLE:   1916500052 RDMA total latency:          0
CYCLE:   1916500052 WDMA bytes sent:          0
CYCLE:   1916500052 WDMA total latency:          0
CYCLE:   1917000052 RDMA bytes rec:          0
CYCLE:   1917000052 RDMA total latency:          0
CYCLE:   1917000052 WDMA bytes sent:          0
CYCLE:   1917000052 WDMA total latency:          0
CYCLE:   1917500052 RDMA bytes rec:          0
CYCLE:   1917500052 RDMA total latency:          0
CYCLE:   1917500052 WDMA bytes sent:          0
CYCLE:   1917500052 WDMA total latency:          0
CYCLE:   1918000052 Utilization ld q (incomplete):  0
CYCLE:   1918000052 RDMA bytes rec:          0
CYCLE:   1918000052 Utilization st q:  0
CYCLE:   1918000052 Utilization ld q:  0
CYCLE:   1918000052 Utilization:  0
CYCLE:   1918000052 Utilization ld q:  0
CYCLE:   1918000052 Utilization st q:  0
CYCLE:   1918000052 RDMA total latency:          0
CYCLE:   1918000052 Utilization st q (incomplete):  0
CYCLE:   1918000052 WDMA bytes sent:          0
CYCLE:   1918000052 Utilization ex q:  0
CYCLE:   1918000052 Utilization ex q (incomplete):  0
CYCLE:   1918000052 Utilization st q (incomplete):  0
CYCLE:   1918000052 Utilization ld q (incomplete):  0
CYCLE:   1918000052 WDMA total latency:          0
CYCLE:   1918000052 Utilization ex q:  0
CYCLE:   1918000052 Utilization:  0
CYCLE:   1918000052 Utilization ex q (incomplete):  0
CYCLE:   1918500052 RDMA bytes rec:          0
CYCLE:   1918500052 RDMA total latency:          0
CYCLE:   1918500052 WDMA bytes sent:          0
CYCLE:   1918500052 WDMA total latency:          0
CYCLE:   1919000052 RDMA bytes rec:          0
CYCLE:   1919000052 RDMA total latency:          0
CYCLE:   1919000052 WDMA bytes sent:          0
CYCLE:   1919000052 WDMA total latency:          0
CYCLE:   1919500052 RDMA bytes rec:          0
CYCLE:   1919500052 RDMA total latency:          0
CYCLE:   1919500052 WDMA bytes sent:          0
CYCLE:   1919500052 WDMA total latency:          0
CYCLE:   1920000052 Utilization ld q (incomplete):  0
CYCLE:   1920000052 RDMA bytes rec:          0
CYCLE:   1920000052 Utilization st q:  0
CYCLE:   1920000052 Utilization ld q:  0
CYCLE:   1920000052 Utilization:  0
CYCLE:   1920000052 Utilization ld q:  0
CYCLE:   1920000052 Utilization st q:  0
CYCLE:   1920000052 RDMA total latency:          0
CYCLE:   1920000052 Utilization st q (incomplete):  0
CYCLE:   1920000052 WDMA bytes sent:          0
CYCLE:   1920000052 Utilization ex q:  0
CYCLE:   1920000052 Utilization ex q (incomplete):  0
CYCLE:   1920000052 Utilization st q (incomplete):  0
CYCLE:   1920000052 Utilization ld q (incomplete):  0
CYCLE:   1920000052 WDMA total latency:          0
CYCLE:   1920000052 Utilization ex q:  0
CYCLE:   1920000052 Utilization:  0
CYCLE:   1920000052 Utilization ex q (incomplete):  0
CYCLE:   1920500052 RDMA bytes rec:          0
CYCLE:   1920500052 RDMA total latency:          0
CYCLE:   1920500052 WDMA bytes sent:          0
CYCLE:   1920500052 WDMA total latency:          0
CYCLE:   1921000052 RDMA bytes rec:          0
CYCLE:   1921000052 RDMA total latency:          0
CYCLE:   1921000052 WDMA bytes sent:          0
CYCLE:   1921000052 WDMA total latency:          0
CYCLE:   1921500052 RDMA bytes rec:          0
CYCLE:   1921500052 RDMA total latency:          0
CYCLE:   1921500052 WDMA bytes sent:          0
CYCLE:   1921500052 WDMA total latency:          0
CYCLE:   1922000052 Utilization ld q (incomplete):  0
CYCLE:   1922000052 RDMA bytes rec:          0
CYCLE:   1922000052 Utilization st q:  0
CYCLE:   1922000052 Utilization ld q:  0
CYCLE:   1922000052 Utilization:  0
CYCLE:   1922000052 Utilization ld q:  0
CYCLE:   1922000052 Utilization st q:  0
CYCLE:   1922000052 RDMA total latency:          0
CYCLE:   1922000052 Utilization st q (incomplete):  0
CYCLE:   1922000052 WDMA bytes sent:          0
CYCLE:   1922000052 Utilization ex q:  0
CYCLE:   1922000052 Utilization ex q (incomplete):  0
CYCLE:   1922000052 Utilization st q (incomplete):  0
CYCLE:   1922000052 Utilization ld q (incomplete):  0
CYCLE:   1922000052 WDMA total latency:          0
CYCLE:   1922000052 Utilization ex q:  0
CYCLE:   1922000052 Utilization:  0
CYCLE:   1922000052 Utilization ex q (incomplete):  0
CYCLE:   1922500052 RDMA bytes rec:          0
CYCLE:   1922500052 RDMA total latency:          0
CYCLE:   1922500052 WDMA bytes sent:          0
CYCLE:   1922500052 WDMA total latency:          0
CYCLE:   1923000052 RDMA bytes rec:          0
CYCLE:   1923000052 RDMA total latency:          0
CYCLE:   1923000052 WDMA bytes sent:          0
CYCLE:   1923000052 WDMA total latency:          0
CYCLE:   1923500052 RDMA bytes rec:          0
CYCLE:   1923500052 RDMA total latency:          0
CYCLE:   1923500052 WDMA bytes sent:          0
CYCLE:   1923500052 WDMA total latency:          0
CYCLE:   1924000052 Utilization ld q (incomplete):  0
CYCLE:   1924000052 RDMA bytes rec:          0
CYCLE:   1924000052 Utilization st q:  0
CYCLE:   1924000052 Utilization ld q:  0
CYCLE:   1924000052 Utilization:  0
CYCLE:   1924000052 Utilization ld q:  0
CYCLE:   1924000052 Utilization st q:  0
CYCLE:   1924000052 RDMA total latency:          0
CYCLE:   1924000052 Utilization st q (incomplete):  0
CYCLE:   1924000052 WDMA bytes sent:          0
CYCLE:   1924000052 Utilization ex q:  0
CYCLE:   1924000052 Utilization ex q (incomplete):  0
CYCLE:   1924000052 Utilization st q (incomplete):  0
CYCLE:   1924000052 Utilization ld q (incomplete):  0
CYCLE:   1924000052 WDMA total latency:          0
CYCLE:   1924000052 Utilization ex q:  0
CYCLE:   1924000052 Utilization:  0
CYCLE:   1924000052 Utilization ex q (incomplete):  0
CYCLE:   1924500052 RDMA bytes rec:          0
CYCLE:   1924500052 RDMA total latency:          0
CYCLE:   1924500052 WDMA bytes sent:          0
CYCLE:   1924500052 WDMA total latency:          0
CYCLE:   1925000052 RDMA bytes rec:          0
CYCLE:   1925000052 RDMA total latency:          0
CYCLE:   1925000052 WDMA bytes sent:          0
CYCLE:   1925000052 WDMA total latency:          0
CYCLE:   1925500052 RDMA bytes rec:          0
CYCLE:   1925500052 RDMA total latency:          0
CYCLE:   1925500052 WDMA bytes sent:          0
CYCLE:   1925500052 WDMA total latency:          0
CYCLE:   1926000052 Utilization ld q (incomplete):  0
CYCLE:   1926000052 RDMA bytes rec:          0
CYCLE:   1926000052 Utilization st q:  0
CYCLE:   1926000052 Utilization ld q:  0
CYCLE:   1926000052 Utilization:  0
CYCLE:   1926000052 Utilization ld q:  0
CYCLE:   1926000052 Utilization st q:  0
CYCLE:   1926000052 RDMA total latency:          0
CYCLE:   1926000052 Utilization st q (incomplete):  0
CYCLE:   1926000052 WDMA bytes sent:          0
CYCLE:   1926000052 Utilization ex q:  0
CYCLE:   1926000052 Utilization ex q (incomplete):  0
CYCLE:   1926000052 Utilization st q (incomplete):  0
CYCLE:   1926000052 Utilization ld q (incomplete):  0
CYCLE:   1926000052 WDMA total latency:          0
CYCLE:   1926000052 Utilization ex q:  0
CYCLE:   1926000052 Utilization:  0
CYCLE:   1926000052 Utilization ex q (incomplete):  0
CYCLE:   1926500052 RDMA bytes rec:          0
CYCLE:   1926500052 RDMA total latency:          0
CYCLE:   1926500052 WDMA bytes sent:          0
CYCLE:   1926500052 WDMA total latency:          0
CYCLE:   1927000052 RDMA bytes rec:          0
CYCLE:   1927000052 RDMA total latency:          0
CYCLE:   1927000052 WDMA bytes sent:          0
CYCLE:   1927000052 WDMA total latency:          0
CYCLE:   1927500052 RDMA bytes rec:          0
CYCLE:   1927500052 RDMA total latency:          0
CYCLE:   1927500052 WDMA bytes sent:          0
CYCLE:   1927500052 WDMA total latency:          0
CYCLE:   1928000052 Utilization ld q (incomplete):  0
CYCLE:   1928000052 RDMA bytes rec:          0
CYCLE:   1928000052 Utilization st q:  0
CYCLE:   1928000052 Utilization ld q:  0
CYCLE:   1928000052 Utilization:  0
CYCLE:   1928000052 Utilization ld q:  0
CYCLE:   1928000052 Utilization st q:  0
CYCLE:   1928000052 RDMA total latency:          0
CYCLE:   1928000052 Utilization st q (incomplete):  0
CYCLE:   1928000052 WDMA bytes sent:          0
CYCLE:   1928000052 Utilization ex q:  0
CYCLE:   1928000052 Utilization ex q (incomplete):  0
CYCLE:   1928000052 Utilization st q (incomplete):  0
CYCLE:   1928000052 Utilization ld q (incomplete):  0
CYCLE:   1928000052 WDMA total latency:          0
CYCLE:   1928000052 Utilization ex q:  0
CYCLE:   1928000052 Utilization:  0
CYCLE:   1928000052 Utilization ex q (incomplete):  0
CYCLE:   1928500052 RDMA bytes rec:          0
CYCLE:   1928500052 RDMA total latency:          0
CYCLE:   1928500052 WDMA bytes sent:          0
CYCLE:   1928500052 WDMA total latency:          0
CYCLE:   1929000052 RDMA bytes rec:          0
CYCLE:   1929000052 RDMA total latency:          0
CYCLE:   1929000052 WDMA bytes sent:          0
CYCLE:   1929000052 WDMA total latency:          0
CYCLE:   1929500052 RDMA bytes rec:          0
CYCLE:   1929500052 RDMA total latency:          0
CYCLE:   1929500052 WDMA bytes sent:          0
CYCLE:   1929500052 WDMA total latency:          0
CYCLE:   1930000052 Utilization ld q (incomplete):  0
CYCLE:   1930000052 RDMA bytes rec:          0
CYCLE:   1930000052 Utilization st q:  0
CYCLE:   1930000052 Utilization ld q:  0
CYCLE:   1930000052 Utilization:  0
CYCLE:   1930000052 Utilization ld q:  0
CYCLE:   1930000052 Utilization st q:  0
CYCLE:   1930000052 RDMA total latency:          0
CYCLE:   1930000052 Utilization st q (incomplete):  0
CYCLE:   1930000052 WDMA bytes sent:          0
CYCLE:   1930000052 Utilization ex q:  0
CYCLE:   1930000052 Utilization ex q (incomplete):  0
CYCLE:   1930000052 Utilization st q (incomplete):  0
CYCLE:   1930000052 Utilization ld q (incomplete):  0
CYCLE:   1930000052 WDMA total latency:          0
CYCLE:   1930000052 Utilization ex q:  0
CYCLE:   1930000052 Utilization:  0
CYCLE:   1930000052 Utilization ex q (incomplete):  0
CYCLE:   1930500052 RDMA bytes rec:          0
CYCLE:   1930500052 RDMA total latency:          0
CYCLE:   1930500052 WDMA bytes sent:          0
CYCLE:   1930500052 WDMA total latency:          0
CYCLE:   1931000052 RDMA bytes rec:          0
CYCLE:   1931000052 RDMA total latency:          0
CYCLE:   1931000052 WDMA bytes sent:          0
CYCLE:   1931000052 WDMA total latency:          0
CYCLE:   1931500052 RDMA bytes rec:          0
CYCLE:   1931500052 RDMA total latency:          0
CYCLE:   1931500052 WDMA bytes sent:          0
CYCLE:   1931500052 WDMA total latency:          0
CYCLE:   1932000052 Utilization ld q (incomplete):  0
CYCLE:   1932000052 RDMA bytes rec:          0
CYCLE:   1932000052 Utilization st q:  0
CYCLE:   1932000052 Utilization ld q:  0
CYCLE:   1932000052 Utilization:  0
CYCLE:   1932000052 Utilization ld q:  0
CYCLE:   1932000052 Utilization st q:  0
CYCLE:   1932000052 RDMA total latency:          0
CYCLE:   1932000052 Utilization st q (incomplete):  0
CYCLE:   1932000052 WDMA bytes sent:          0
CYCLE:   1932000052 Utilization ex q:  0
CYCLE:   1932000052 Utilization ex q (incomplete):  0
CYCLE:   1932000052 Utilization st q (incomplete):  0
CYCLE:   1932000052 Utilization ld q (incomplete):  0
CYCLE:   1932000052 WDMA total latency:          0
CYCLE:   1932000052 Utilization ex q:  0
CYCLE:   1932000052 Utilization:  0
CYCLE:   1932000052 Utilization ex q (incomplete):  0
CYCLE:   1932500052 RDMA bytes rec:          0
CYCLE:   1932500052 RDMA total latency:          0
CYCLE:   1932500052 WDMA bytes sent:          0
CYCLE:   1932500052 WDMA total latency:          0
CYCLE:   1933000052 RDMA bytes rec:          0
CYCLE:   1933000052 RDMA total latency:          0
CYCLE:   1933000052 WDMA bytes sent:          0
CYCLE:   1933000052 WDMA total latency:          0
CYCLE:   1933500052 RDMA bytes rec:          0
CYCLE:   1933500052 RDMA total latency:          0
CYCLE:   1933500052 WDMA bytes sent:          0
CYCLE:   1933500052 WDMA total latency:          0
CYCLE:   1934000052 Utilization ld q (incomplete):  0
CYCLE:   1934000052 RDMA bytes rec:          0
CYCLE:   1934000052 Utilization st q:  0
CYCLE:   1934000052 Utilization ld q:  0
CYCLE:   1934000052 Utilization:  0
CYCLE:   1934000052 Utilization ld q:  0
CYCLE:   1934000052 Utilization st q:  0
CYCLE:   1934000052 RDMA total latency:          0
CYCLE:   1934000052 Utilization st q (incomplete):  0
CYCLE:   1934000052 WDMA bytes sent:          0
CYCLE:   1934000052 Utilization ex q:  0
CYCLE:   1934000052 Utilization ex q (incomplete):  0
CYCLE:   1934000052 Utilization st q (incomplete):  0
CYCLE:   1934000052 Utilization ld q (incomplete):  0
CYCLE:   1934000052 WDMA total latency:          0
CYCLE:   1934000052 Utilization ex q:  0
CYCLE:   1934000052 Utilization:  0
CYCLE:   1934000052 Utilization ex q (incomplete):  0
CYCLE:   1934500052 RDMA bytes rec:          0
CYCLE:   1934500052 RDMA total latency:          0
CYCLE:   1934500052 WDMA bytes sent:          0
CYCLE:   1934500052 WDMA total latency:          0
CYCLE:   1935000052 RDMA bytes rec:          0
CYCLE:   1935000052 RDMA total latency:          0
CYCLE:   1935000052 WDMA bytes sent:          0
CYCLE:   1935000052 WDMA total latency:          0
CYCLE:   1935500052 RDMA bytes rec:          0
CYCLE:   1935500052 RDMA total latency:          0
CYCLE:   1935500052 WDMA bytes sent:          0
CYCLE:   1935500052 WDMA total latency:          0
CYCLE:   1936000052 Utilization ld q (incomplete):  0
CYCLE:   1936000052 RDMA bytes rec:          0
CYCLE:   1936000052 Utilization st q:  0
CYCLE:   1936000052 Utilization ld q:  0
CYCLE:   1936000052 Utilization:  0
CYCLE:   1936000052 Utilization ld q:  0
CYCLE:   1936000052 Utilization st q:  0
CYCLE:   1936000052 RDMA total latency:          0
CYCLE:   1936000052 Utilization st q (incomplete):  0
CYCLE:   1936000052 WDMA bytes sent:          0
CYCLE:   1936000052 Utilization ex q:  0
CYCLE:   1936000052 Utilization ex q (incomplete):  0
CYCLE:   1936000052 Utilization st q (incomplete):  0
CYCLE:   1936000052 Utilization ld q (incomplete):  0
CYCLE:   1936000052 WDMA total latency:          0
CYCLE:   1936000052 Utilization ex q:  0
CYCLE:   1936000052 Utilization:  0
CYCLE:   1936000052 Utilization ex q (incomplete):  0
CYCLE:   1936500052 RDMA bytes rec:          0
CYCLE:   1936500052 RDMA total latency:          0
CYCLE:   1936500052 WDMA bytes sent:          0
CYCLE:   1936500052 WDMA total latency:          0
CYCLE:   1937000052 RDMA bytes rec:          0
CYCLE:   1937000052 RDMA total latency:          0
CYCLE:   1937000052 WDMA bytes sent:          0
CYCLE:   1937000052 WDMA total latency:          0
CYCLE:   1937500052 RDMA bytes rec:          0
CYCLE:   1937500052 RDMA total latency:          0
CYCLE:   1937500052 WDMA bytes sent:          0
CYCLE:   1937500052 WDMA total latency:          0
CYCLE:   1938000052 Utilization ld q (incomplete):  0
CYCLE:   1938000052 RDMA bytes rec:          0
CYCLE:   1938000052 Utilization st q:  0
CYCLE:   1938000052 Utilization ld q:  0
CYCLE:   1938000052 Utilization:  0
CYCLE:   1938000052 Utilization ld q:  0
CYCLE:   1938000052 Utilization st q:  0
CYCLE:   1938000052 RDMA total latency:          0
CYCLE:   1938000052 Utilization st q (incomplete):  0
CYCLE:   1938000052 WDMA bytes sent:          0
CYCLE:   1938000052 Utilization ex q:  0
CYCLE:   1938000052 Utilization ex q (incomplete):  0
CYCLE:   1938000052 Utilization st q (incomplete):  0
CYCLE:   1938000052 Utilization ld q (incomplete):  0
CYCLE:   1938000052 WDMA total latency:          0
CYCLE:   1938000052 Utilization ex q:  0
CYCLE:   1938000052 Utilization:  0
CYCLE:   1938000052 Utilization ex q (incomplete):  0
CYCLE:   1938500052 RDMA bytes rec:          0
CYCLE:   1938500052 RDMA total latency:          0
CYCLE:   1938500052 WDMA bytes sent:          0
CYCLE:   1938500052 WDMA total latency:          0
CYCLE:   1939000052 RDMA bytes rec:          0
CYCLE:   1939000052 RDMA total latency:          0
CYCLE:   1939000052 WDMA bytes sent:          0
CYCLE:   1939000052 WDMA total latency:          0
CYCLE:   1939500052 RDMA bytes rec:          0
CYCLE:   1939500052 RDMA total latency:          0
CYCLE:   1939500052 WDMA bytes sent:          0
CYCLE:   1939500052 WDMA total latency:          0
CYCLE:   1940000052 Utilization ld q (incomplete):  0
CYCLE:   1940000052 RDMA bytes rec:          0
CYCLE:   1940000052 Utilization st q:  0
CYCLE:   1940000052 Utilization ld q:  0
CYCLE:   1940000052 Utilization:  0
CYCLE:   1940000052 Utilization ld q:  0
CYCLE:   1940000052 Utilization st q:  0
CYCLE:   1940000052 RDMA total latency:          0
CYCLE:   1940000052 Utilization st q (incomplete):  0
CYCLE:   1940000052 WDMA bytes sent:          0
CYCLE:   1940000052 Utilization ex q:  0
CYCLE:   1940000052 Utilization ex q (incomplete):  0
CYCLE:   1940000052 Utilization st q (incomplete):  0
CYCLE:   1940000052 Utilization ld q (incomplete):  0
CYCLE:   1940000052 WDMA total latency:          0
CYCLE:   1940000052 Utilization ex q:  0
CYCLE:   1940000052 Utilization:  0
CYCLE:   1940000052 Utilization ex q (incomplete):  0
CYCLE:   1940500052 RDMA bytes rec:          0
CYCLE:   1940500052 RDMA total latency:          0
CYCLE:   1940500052 WDMA bytes sent:          0
CYCLE:   1940500052 WDMA total latency:          0
CYCLE:   1941000052 RDMA bytes rec:          0
CYCLE:   1941000052 RDMA total latency:          0
CYCLE:   1941000052 WDMA bytes sent:          0
CYCLE:   1941000052 WDMA total latency:          0
CYCLE:   1941500052 RDMA bytes rec:          0
CYCLE:   1941500052 RDMA total latency:          0
CYCLE:   1941500052 WDMA bytes sent:          0
CYCLE:   1941500052 WDMA total latency:          0
CYCLE:   1942000052 Utilization ld q (incomplete):  0
CYCLE:   1942000052 RDMA bytes rec:          0
CYCLE:   1942000052 Utilization st q:  0
CYCLE:   1942000052 Utilization ld q:  0
CYCLE:   1942000052 Utilization:  0
CYCLE:   1942000052 Utilization ld q:  0
CYCLE:   1942000052 Utilization st q:  0
CYCLE:   1942000052 RDMA total latency:          0
CYCLE:   1942000052 Utilization st q (incomplete):  0
CYCLE:   1942000052 WDMA bytes sent:          0
CYCLE:   1942000052 Utilization ex q:  0
CYCLE:   1942000052 Utilization ex q (incomplete):  0
CYCLE:   1942000052 Utilization st q (incomplete):  0
CYCLE:   1942000052 Utilization ld q (incomplete):  0
CYCLE:   1942000052 WDMA total latency:          0
CYCLE:   1942000052 Utilization ex q:  0
CYCLE:   1942000052 Utilization:  0
CYCLE:   1942000052 Utilization ex q (incomplete):  0
CYCLE:   1942500052 RDMA bytes rec:          0
CYCLE:   1942500052 RDMA total latency:          0
CYCLE:   1942500052 WDMA bytes sent:          0
CYCLE:   1942500052 WDMA total latency:          0
CYCLE:   1943000052 RDMA bytes rec:          0
CYCLE:   1943000052 RDMA total latency:          0
CYCLE:   1943000052 WDMA bytes sent:          0
CYCLE:   1943000052 WDMA total latency:          0
CYCLE:   1943500052 RDMA bytes rec:          0
CYCLE:   1943500052 RDMA total latency:          0
CYCLE:   1943500052 WDMA bytes sent:          0
CYCLE:   1943500052 WDMA total latency:          0
CYCLE:   1944000052 Utilization ld q (incomplete):  0
CYCLE:   1944000052 RDMA bytes rec:          0
CYCLE:   1944000052 Utilization st q:  0
CYCLE:   1944000052 Utilization ld q:  0
CYCLE:   1944000052 Utilization:  0
CYCLE:   1944000052 Utilization ld q:  0
CYCLE:   1944000052 Utilization st q:  0
CYCLE:   1944000052 RDMA total latency:          0
CYCLE:   1944000052 Utilization st q (incomplete):  0
CYCLE:   1944000052 WDMA bytes sent:          0
CYCLE:   1944000052 Utilization ex q:  0
CYCLE:   1944000052 Utilization ex q (incomplete):  0
CYCLE:   1944000052 Utilization st q (incomplete):  0
CYCLE:   1944000052 Utilization ld q (incomplete):  0
CYCLE:   1944000052 WDMA total latency:          0
CYCLE:   1944000052 Utilization ex q:  0
CYCLE:   1944000052 Utilization:  0
CYCLE:   1944000052 Utilization ex q (incomplete):  0
CYCLE:   1944500052 RDMA bytes rec:          0
CYCLE:   1944500052 RDMA total latency:          0
CYCLE:   1944500052 WDMA bytes sent:          0
CYCLE:   1944500052 WDMA total latency:          0
CYCLE:   1945000052 RDMA bytes rec:          0
CYCLE:   1945000052 RDMA total latency:          0
CYCLE:   1945000052 WDMA bytes sent:          0
CYCLE:   1945000052 WDMA total latency:          0
CYCLE:   1945500052 RDMA bytes rec:          0
CYCLE:   1945500052 RDMA total latency:          0
CYCLE:   1945500052 WDMA bytes sent:          0
CYCLE:   1945500052 WDMA total latency:          0
CYCLE:   1946000052 Utilization ld q (incomplete):  0
CYCLE:   1946000052 RDMA bytes rec:          0
CYCLE:   1946000052 Utilization st q:  0
CYCLE:   1946000052 Utilization ld q:  0
CYCLE:   1946000052 Utilization:  0
CYCLE:   1946000052 Utilization ld q:  0
CYCLE:   1946000052 Utilization st q:  0
CYCLE:   1946000052 RDMA total latency:          0
CYCLE:   1946000052 Utilization st q (incomplete):  0
CYCLE:   1946000052 WDMA bytes sent:          0
CYCLE:   1946000052 Utilization ex q:  0
CYCLE:   1946000052 Utilization ex q (incomplete):  0
CYCLE:   1946000052 Utilization st q (incomplete):  0
CYCLE:   1946000052 Utilization ld q (incomplete):  0
CYCLE:   1946000052 WDMA total latency:          0
CYCLE:   1946000052 Utilization ex q:  0
CYCLE:   1946000052 Utilization:  0
CYCLE:   1946000052 Utilization ex q (incomplete):  0
CYCLE:   1946500052 RDMA bytes rec:          0
CYCLE:   1946500052 RDMA total latency:          0
CYCLE:   1946500052 WDMA bytes sent:          0
CYCLE:   1946500052 WDMA total latency:          0
CYCLE:   1947000052 RDMA bytes rec:          0
CYCLE:   1947000052 RDMA total latency:          0
CYCLE:   1947000052 WDMA bytes sent:          0
CYCLE:   1947000052 WDMA total latency:          0
CYCLE:   1947500052 RDMA bytes rec:          0
CYCLE:   1947500052 RDMA total latency:          0
CYCLE:   1947500052 WDMA bytes sent:          0
CYCLE:   1947500052 WDMA total latency:          0
CYCLE:   1948000052 Utilization ld q (incomplete):  0
CYCLE:   1948000052 RDMA bytes rec:          0
CYCLE:   1948000052 Utilization st q:  0
CYCLE:   1948000052 Utilization ld q:  0
CYCLE:   1948000052 Utilization:  0
CYCLE:   1948000052 Utilization ld q:  0
CYCLE:   1948000052 Utilization st q:  0
CYCLE:   1948000052 RDMA total latency:          0
CYCLE:   1948000052 Utilization st q (incomplete):  0
CYCLE:   1948000052 WDMA bytes sent:          0
CYCLE:   1948000052 Utilization ex q:  0
CYCLE:   1948000052 Utilization ex q (incomplete):  0
CYCLE:   1948000052 Utilization st q (incomplete):  0
CYCLE:   1948000052 Utilization ld q (incomplete):  0
CYCLE:   1948000052 WDMA total latency:          0
CYCLE:   1948000052 Utilization ex q:  0
CYCLE:   1948000052 Utilization:  0
CYCLE:   1948000052 Utilization ex q (incomplete):  0
CYCLE:   1948500052 RDMA bytes rec:          0
CYCLE:   1948500052 RDMA total latency:          0
CYCLE:   1948500052 WDMA bytes sent:          0
CYCLE:   1948500052 WDMA total latency:          0
CYCLE:   1949000052 RDMA bytes rec:          0
CYCLE:   1949000052 RDMA total latency:          0
CYCLE:   1949000052 WDMA bytes sent:          0
CYCLE:   1949000052 WDMA total latency:          0
CYCLE:   1949500052 RDMA bytes rec:          0
CYCLE:   1949500052 RDMA total latency:          0
CYCLE:   1949500052 WDMA bytes sent:          0
CYCLE:   1949500052 WDMA total latency:          0
CYCLE:   1950000052 Utilization ld q (incomplete):  0
CYCLE:   1950000052 RDMA bytes rec:          0
CYCLE:   1950000052 Utilization st q:  0
CYCLE:   1950000052 Utilization ld q:  0
CYCLE:   1950000052 Utilization:  0
CYCLE:   1950000052 Utilization ld q:  0
CYCLE:   1950000052 Utilization st q:  0
CYCLE:   1950000052 RDMA total latency:          0
CYCLE:   1950000052 Utilization st q (incomplete):  0
CYCLE:   1950000052 WDMA bytes sent:          0
CYCLE:   1950000052 Utilization ex q:  0
CYCLE:   1950000052 Utilization ex q (incomplete):  0
CYCLE:   1950000052 Utilization st q (incomplete):  0
CYCLE:   1950000052 Utilization ld q (incomplete):  0
CYCLE:   1950000052 WDMA total latency:          0
CYCLE:   1950000052 Utilization ex q:  0
CYCLE:   1950000052 Utilization:  0
CYCLE:   1950000052 Utilization ex q (incomplete):  0
CYCLE:   1950500052 RDMA bytes rec:          0
CYCLE:   1950500052 RDMA total latency:          0
CYCLE:   1950500052 WDMA bytes sent:          0
CYCLE:   1950500052 WDMA total latency:          0
CYCLE:   1951000052 RDMA bytes rec:          0
CYCLE:   1951000052 RDMA total latency:          0
CYCLE:   1951000052 WDMA bytes sent:          0
CYCLE:   1951000052 WDMA total latency:          0
CYCLE:   1951500052 RDMA bytes rec:          0
CYCLE:   1951500052 RDMA total latency:          0
CYCLE:   1951500052 WDMA bytes sent:          0
CYCLE:   1951500052 WDMA total latency:          0
CYCLE:   1952000052 Utilization ld q (incomplete):  0
CYCLE:   1952000052 RDMA bytes rec:          0
CYCLE:   1952000052 Utilization st q:  0
CYCLE:   1952000052 Utilization ld q:  0
CYCLE:   1952000052 Utilization:  0
CYCLE:   1952000052 Utilization ld q:  0
CYCLE:   1952000052 Utilization st q:  0
CYCLE:   1952000052 RDMA total latency:          0
CYCLE:   1952000052 Utilization st q (incomplete):  0
CYCLE:   1952000052 WDMA bytes sent:          0
CYCLE:   1952000052 Utilization ex q:  0
CYCLE:   1952000052 Utilization ex q (incomplete):  0
CYCLE:   1952000052 Utilization st q (incomplete):  0
CYCLE:   1952000052 Utilization ld q (incomplete):  0
CYCLE:   1952000052 WDMA total latency:          0
CYCLE:   1952000052 Utilization ex q:  0
CYCLE:   1952000052 Utilization:  0
CYCLE:   1952000052 Utilization ex q (incomplete):  0
CYCLE:   1952500052 RDMA bytes rec:          0
CYCLE:   1952500052 RDMA total latency:          0
CYCLE:   1952500052 WDMA bytes sent:          0
CYCLE:   1952500052 WDMA total latency:          0
CYCLE:   1953000052 RDMA bytes rec:          0
CYCLE:   1953000052 RDMA total latency:          0
CYCLE:   1953000052 WDMA bytes sent:          0
CYCLE:   1953000052 WDMA total latency:          0
CYCLE:   1953500052 RDMA bytes rec:          0
CYCLE:   1953500052 RDMA total latency:          0
CYCLE:   1953500052 WDMA bytes sent:          0
CYCLE:   1953500052 WDMA total latency:          0
CYCLE:   1954000052 Utilization ld q (incomplete):  0
CYCLE:   1954000052 RDMA bytes rec:          0
CYCLE:   1954000052 Utilization st q:  0
CYCLE:   1954000052 Utilization ld q:  0
CYCLE:   1954000052 Utilization:  0
CYCLE:   1954000052 Utilization ld q:  0
CYCLE:   1954000052 Utilization st q:  0
CYCLE:   1954000052 RDMA total latency:          0
CYCLE:   1954000052 Utilization st q (incomplete):  0
CYCLE:   1954000052 WDMA bytes sent:          0
CYCLE:   1954000052 Utilization ex q:  0
CYCLE:   1954000052 Utilization ex q (incomplete):  0
CYCLE:   1954000052 Utilization st q (incomplete):  0
CYCLE:   1954000052 Utilization ld q (incomplete):  0
CYCLE:   1954000052 WDMA total latency:          0
CYCLE:   1954000052 Utilization ex q:  0
CYCLE:   1954000052 Utilization:  0
CYCLE:   1954000052 Utilization ex q (incomplete):  0
CYCLE:   1954500052 RDMA bytes rec:          0
CYCLE:   1954500052 RDMA total latency:          0
CYCLE:   1954500052 WDMA bytes sent:          0
CYCLE:   1954500052 WDMA total latency:          0
CYCLE:   1955000052 RDMA bytes rec:          0
CYCLE:   1955000052 RDMA total latency:          0
CYCLE:   1955000052 WDMA bytes sent:          0
CYCLE:   1955000052 WDMA total latency:          0
CYCLE:   1955500052 RDMA bytes rec:          0
CYCLE:   1955500052 RDMA total latency:          0
CYCLE:   1955500052 WDMA bytes sent:          0
CYCLE:   1955500052 WDMA total latency:          0
CYCLE:   1956000052 Utilization ld q (incomplete):  0
CYCLE:   1956000052 RDMA bytes rec:          0
CYCLE:   1956000052 Utilization st q:  0
CYCLE:   1956000052 Utilization ld q:  0
CYCLE:   1956000052 Utilization:  0
CYCLE:   1956000052 Utilization ld q:  0
CYCLE:   1956000052 Utilization st q:  0
CYCLE:   1956000052 RDMA total latency:          0
CYCLE:   1956000052 Utilization st q (incomplete):  0
CYCLE:   1956000052 WDMA bytes sent:          0
CYCLE:   1956000052 Utilization ex q:  0
CYCLE:   1956000052 Utilization ex q (incomplete):  0
CYCLE:   1956000052 Utilization st q (incomplete):  0
CYCLE:   1956000052 Utilization ld q (incomplete):  0
CYCLE:   1956000052 WDMA total latency:          0
CYCLE:   1956000052 Utilization ex q:  0
CYCLE:   1956000052 Utilization:  0
CYCLE:   1956000052 Utilization ex q (incomplete):  0
CYCLE:   1956500052 RDMA bytes rec:          0
CYCLE:   1956500052 RDMA total latency:          0
CYCLE:   1956500052 WDMA bytes sent:          0
CYCLE:   1956500052 WDMA total latency:          0
CYCLE:   1957000052 RDMA bytes rec:          0
CYCLE:   1957000052 RDMA total latency:          0
CYCLE:   1957000052 WDMA bytes sent:          0
CYCLE:   1957000052 WDMA total latency:          0
CYCLE:   1957500052 RDMA bytes rec:          0
CYCLE:   1957500052 RDMA total latency:          0
CYCLE:   1957500052 WDMA bytes sent:          0
CYCLE:   1957500052 WDMA total latency:          0
CYCLE:   1958000052 Utilization ld q (incomplete):  0
CYCLE:   1958000052 RDMA bytes rec:          0
CYCLE:   1958000052 Utilization st q:  0
CYCLE:   1958000052 Utilization ld q:  0
CYCLE:   1958000052 Utilization:  0
CYCLE:   1958000052 Utilization ld q:  0
CYCLE:   1958000052 Utilization st q:  0
CYCLE:   1958000052 RDMA total latency:          0
CYCLE:   1958000052 Utilization st q (incomplete):  0
CYCLE:   1958000052 WDMA bytes sent:          0
CYCLE:   1958000052 Utilization ex q:  0
CYCLE:   1958000052 Utilization ex q (incomplete):  0
CYCLE:   1958000052 Utilization st q (incomplete):  0
CYCLE:   1958000052 Utilization ld q (incomplete):  0
CYCLE:   1958000052 WDMA total latency:          0
CYCLE:   1958000052 Utilization ex q:  0
CYCLE:   1958000052 Utilization:  0
CYCLE:   1958000052 Utilization ex q (incomplete):  0
CYCLE:   1958500052 RDMA bytes rec:          0
CYCLE:   1958500052 RDMA total latency:          0
CYCLE:   1958500052 WDMA bytes sent:          0
CYCLE:   1958500052 WDMA total latency:          0
CYCLE:   1959000052 RDMA bytes rec:          0
CYCLE:   1959000052 RDMA total latency:          0
CYCLE:   1959000052 WDMA bytes sent:          0
CYCLE:   1959000052 WDMA total latency:          0
CYCLE:   1959500052 RDMA bytes rec:          0
CYCLE:   1959500052 RDMA total latency:          0
CYCLE:   1959500052 WDMA bytes sent:          0
CYCLE:   1959500052 WDMA total latency:          0
CYCLE:   1960000052 Utilization ld q (incomplete):  0
CYCLE:   1960000052 RDMA bytes rec:          0
CYCLE:   1960000052 Utilization st q:  0
CYCLE:   1960000052 Utilization ld q:  0
CYCLE:   1960000052 Utilization:  0
CYCLE:   1960000052 Utilization ld q:  0
CYCLE:   1960000052 Utilization st q:  0
CYCLE:   1960000052 RDMA total latency:          0
CYCLE:   1960000052 Utilization st q (incomplete):  0
CYCLE:   1960000052 WDMA bytes sent:          0
CYCLE:   1960000052 Utilization ex q:  0
CYCLE:   1960000052 Utilization ex q (incomplete):  0
CYCLE:   1960000052 Utilization st q (incomplete):  0
CYCLE:   1960000052 Utilization ld q (incomplete):  0
CYCLE:   1960000052 WDMA total latency:          0
CYCLE:   1960000052 Utilization ex q:  0
CYCLE:   1960000052 Utilization:  0
CYCLE:   1960000052 Utilization ex q (incomplete):  0
CYCLE:   1960500052 RDMA bytes rec:          0
CYCLE:   1960500052 RDMA total latency:          0
CYCLE:   1960500052 WDMA bytes sent:          0
CYCLE:   1960500052 WDMA total latency:          0
CYCLE:   1961000052 RDMA bytes rec:          0
CYCLE:   1961000052 RDMA total latency:          0
CYCLE:   1961000052 WDMA bytes sent:          0
CYCLE:   1961000052 WDMA total latency:          0
CYCLE:   1961500052 RDMA bytes rec:          0
CYCLE:   1961500052 RDMA total latency:          0
CYCLE:   1961500052 WDMA bytes sent:          0
CYCLE:   1961500052 WDMA total latency:          0
CYCLE:   1962000052 Utilization ld q (incomplete):  0
CYCLE:   1962000052 RDMA bytes rec:          0
CYCLE:   1962000052 Utilization st q:  0
CYCLE:   1962000052 Utilization ld q:  0
CYCLE:   1962000052 Utilization:  0
CYCLE:   1962000052 Utilization ld q:  0
CYCLE:   1962000052 Utilization st q:  0
CYCLE:   1962000052 RDMA total latency:          0
CYCLE:   1962000052 Utilization st q (incomplete):  0
CYCLE:   1962000052 WDMA bytes sent:          0
CYCLE:   1962000052 Utilization ex q:  0
CYCLE:   1962000052 Utilization ex q (incomplete):  0
CYCLE:   1962000052 Utilization st q (incomplete):  0
CYCLE:   1962000052 Utilization ld q (incomplete):  0
CYCLE:   1962000052 WDMA total latency:          0
CYCLE:   1962000052 Utilization ex q:  0
CYCLE:   1962000052 Utilization:  0
CYCLE:   1962000052 Utilization ex q (incomplete):  0
CYCLE:   1962500052 RDMA bytes rec:          0
CYCLE:   1962500052 RDMA total latency:          0
CYCLE:   1962500052 WDMA bytes sent:          0
CYCLE:   1962500052 WDMA total latency:          0
CYCLE:   1963000052 RDMA bytes rec:          0
CYCLE:   1963000052 RDMA total latency:          0
CYCLE:   1963000052 WDMA bytes sent:          0
CYCLE:   1963000052 WDMA total latency:          0
CYCLE:   1963500052 RDMA bytes rec:          0
CYCLE:   1963500052 RDMA total latency:          0
CYCLE:   1963500052 WDMA bytes sent:          0
CYCLE:   1963500052 WDMA total latency:          0
CYCLE:   1964000052 Utilization ld q (incomplete):  0
CYCLE:   1964000052 RDMA bytes rec:          0
CYCLE:   1964000052 Utilization st q:  0
CYCLE:   1964000052 Utilization ld q:  0
CYCLE:   1964000052 Utilization:  0
CYCLE:   1964000052 Utilization ld q:  0
CYCLE:   1964000052 Utilization st q:  0
CYCLE:   1964000052 RDMA total latency:          0
CYCLE:   1964000052 Utilization st q (incomplete):  0
CYCLE:   1964000052 WDMA bytes sent:          0
CYCLE:   1964000052 Utilization ex q:  0
CYCLE:   1964000052 Utilization ex q (incomplete):  0
CYCLE:   1964000052 Utilization st q (incomplete):  0
CYCLE:   1964000052 Utilization ld q (incomplete):  0
CYCLE:   1964000052 WDMA total latency:          0
CYCLE:   1964000052 Utilization ex q:  0
CYCLE:   1964000052 Utilization:  0
CYCLE:   1964000052 Utilization ex q (incomplete):  0
CYCLE:   1964500052 RDMA bytes rec:          0
CYCLE:   1964500052 RDMA total latency:          0
CYCLE:   1964500052 WDMA bytes sent:          0
CYCLE:   1964500052 WDMA total latency:          0
CYCLE:   1965000052 RDMA bytes rec:          0
CYCLE:   1965000052 RDMA total latency:          0
CYCLE:   1965000052 WDMA bytes sent:          0
CYCLE:   1965000052 WDMA total latency:          0
CYCLE:   1965500052 RDMA bytes rec:          0
CYCLE:   1965500052 RDMA total latency:          0
CYCLE:   1965500052 WDMA bytes sent:          0
CYCLE:   1965500052 WDMA total latency:          0
CYCLE:   1966000052 Utilization ld q (incomplete):  0
CYCLE:   1966000052 RDMA bytes rec:          0
CYCLE:   1966000052 Utilization st q:  0
CYCLE:   1966000052 Utilization ld q:  0
CYCLE:   1966000052 Utilization:  0
CYCLE:   1966000052 Utilization ld q:  0
CYCLE:   1966000052 Utilization st q:  0
CYCLE:   1966000052 RDMA total latency:          0
CYCLE:   1966000052 Utilization st q (incomplete):  0
CYCLE:   1966000052 WDMA bytes sent:          0
CYCLE:   1966000052 Utilization ex q:  0
CYCLE:   1966000052 Utilization ex q (incomplete):  0
CYCLE:   1966000052 Utilization st q (incomplete):  0
CYCLE:   1966000052 Utilization ld q (incomplete):  0
CYCLE:   1966000052 WDMA total latency:          0
CYCLE:   1966000052 Utilization ex q:  0
CYCLE:   1966000052 Utilization:  0
CYCLE:   1966000052 Utilization ex q (incomplete):  0
CYCLE:   1966500052 RDMA bytes rec:          0
CYCLE:   1966500052 RDMA total latency:          0
CYCLE:   1966500052 WDMA bytes sent:          0
CYCLE:   1966500052 WDMA total latency:          0
CYCLE:   1967000052 RDMA bytes rec:          0
CYCLE:   1967000052 RDMA total latency:          0
CYCLE:   1967000052 WDMA bytes sent:          0
CYCLE:   1967000052 WDMA total latency:          0
CYCLE:   1967500052 RDMA bytes rec:          0
CYCLE:   1967500052 RDMA total latency:          0
CYCLE:   1967500052 WDMA bytes sent:          0
CYCLE:   1967500052 WDMA total latency:          0
CYCLE:   1968000052 Utilization ld q (incomplete):  0
CYCLE:   1968000052 RDMA bytes rec:          0
CYCLE:   1968000052 Utilization st q:  0
CYCLE:   1968000052 Utilization ld q:  0
CYCLE:   1968000052 Utilization:  0
CYCLE:   1968000052 Utilization ld q:  0
CYCLE:   1968000052 Utilization st q:  0
CYCLE:   1968000052 RDMA total latency:          0
CYCLE:   1968000052 Utilization st q (incomplete):  0
CYCLE:   1968000052 WDMA bytes sent:          0
CYCLE:   1968000052 Utilization ex q:  0
CYCLE:   1968000052 Utilization ex q (incomplete):  0
CYCLE:   1968000052 Utilization st q (incomplete):  0
CYCLE:   1968000052 Utilization ld q (incomplete):  0
CYCLE:   1968000052 WDMA total latency:          0
CYCLE:   1968000052 Utilization ex q:  0
CYCLE:   1968000052 Utilization:  0
CYCLE:   1968000052 Utilization ex q (incomplete):  0
CYCLE:   1968500052 RDMA bytes rec:          0
CYCLE:   1968500052 RDMA total latency:          0
CYCLE:   1968500052 WDMA bytes sent:          0
CYCLE:   1968500052 WDMA total latency:          0
CYCLE:   1969000052 RDMA bytes rec:          0
CYCLE:   1969000052 RDMA total latency:          0
CYCLE:   1969000052 WDMA bytes sent:          0
CYCLE:   1969000052 WDMA total latency:          0
CYCLE:   1969500052 RDMA bytes rec:          0
CYCLE:   1969500052 RDMA total latency:          0
CYCLE:   1969500052 WDMA bytes sent:          0
CYCLE:   1969500052 WDMA total latency:          0
CYCLE:   1970000052 Utilization ld q (incomplete):  0
CYCLE:   1970000052 RDMA bytes rec:          0
CYCLE:   1970000052 Utilization st q:  0
CYCLE:   1970000052 Utilization ld q:  0
CYCLE:   1970000052 Utilization:  0
CYCLE:   1970000052 Utilization ld q:  0
CYCLE:   1970000052 Utilization st q:  0
CYCLE:   1970000052 RDMA total latency:          0
CYCLE:   1970000052 Utilization st q (incomplete):  0
CYCLE:   1970000052 WDMA bytes sent:          0
CYCLE:   1970000052 Utilization ex q:  0
CYCLE:   1970000052 Utilization ex q (incomplete):  0
CYCLE:   1970000052 Utilization st q (incomplete):  0
CYCLE:   1970000052 Utilization ld q (incomplete):  0
CYCLE:   1970000052 WDMA total latency:          0
CYCLE:   1970000052 Utilization ex q:  0
CYCLE:   1970000052 Utilization:  0
CYCLE:   1970000052 Utilization ex q (incomplete):  0
CYCLE:   1970500052 RDMA bytes rec:          0
CYCLE:   1970500052 RDMA total latency:          0
CYCLE:   1970500052 WDMA bytes sent:          0
CYCLE:   1970500052 WDMA total latency:          0
CYCLE:   1971000052 RDMA bytes rec:          0
CYCLE:   1971000052 RDMA total latency:          0
CYCLE:   1971000052 WDMA bytes sent:          0
CYCLE:   1971000052 WDMA total latency:          0
CYCLE:   1971500052 RDMA bytes rec:          0
CYCLE:   1971500052 RDMA total latency:          0
CYCLE:   1971500052 WDMA bytes sent:          0
CYCLE:   1971500052 WDMA total latency:          0
CYCLE:   1972000052 Utilization ld q (incomplete):  0
CYCLE:   1972000052 RDMA bytes rec:          0
CYCLE:   1972000052 Utilization st q:  0
CYCLE:   1972000052 Utilization ld q:  0
CYCLE:   1972000052 Utilization:  0
CYCLE:   1972000052 Utilization ld q:  0
CYCLE:   1972000052 Utilization st q:  0
CYCLE:   1972000052 RDMA total latency:          0
CYCLE:   1972000052 Utilization st q (incomplete):  0
CYCLE:   1972000052 WDMA bytes sent:          0
CYCLE:   1972000052 Utilization ex q:  0
CYCLE:   1972000052 Utilization ex q (incomplete):  0
CYCLE:   1972000052 Utilization st q (incomplete):  0
CYCLE:   1972000052 Utilization ld q (incomplete):  0
CYCLE:   1972000052 WDMA total latency:          0
CYCLE:   1972000052 Utilization ex q:  0
CYCLE:   1972000052 Utilization:  0
CYCLE:   1972000052 Utilization ex q (incomplete):  0
CYCLE:   1972500052 RDMA bytes rec:          0
CYCLE:   1972500052 RDMA total latency:          0
CYCLE:   1972500052 WDMA bytes sent:          0
CYCLE:   1972500052 WDMA total latency:          0
CYCLE:   1973000052 RDMA bytes rec:          0
CYCLE:   1973000052 RDMA total latency:          0
CYCLE:   1973000052 WDMA bytes sent:          0
CYCLE:   1973000052 WDMA total latency:          0
CYCLE:   1973500052 RDMA bytes rec:          0
CYCLE:   1973500052 RDMA total latency:          0
CYCLE:   1973500052 WDMA bytes sent:          0
CYCLE:   1973500052 WDMA total latency:          0
CYCLE:   1974000052 Utilization ld q (incomplete):  0
CYCLE:   1974000052 RDMA bytes rec:          0
CYCLE:   1974000052 Utilization st q:  0
CYCLE:   1974000052 Utilization ld q:  0
CYCLE:   1974000052 Utilization:  0
CYCLE:   1974000052 Utilization ld q:  0
CYCLE:   1974000052 Utilization st q:  0
CYCLE:   1974000052 RDMA total latency:          0
CYCLE:   1974000052 Utilization st q (incomplete):  0
CYCLE:   1974000052 WDMA bytes sent:          0
CYCLE:   1974000052 Utilization ex q:  0
CYCLE:   1974000052 Utilization ex q (incomplete):  0
CYCLE:   1974000052 Utilization st q (incomplete):  0
CYCLE:   1974000052 Utilization ld q (incomplete):  0
CYCLE:   1974000052 WDMA total latency:          0
CYCLE:   1974000052 Utilization ex q:  0
CYCLE:   1974000052 Utilization:  0
CYCLE:   1974000052 Utilization ex q (incomplete):  0
CYCLE:   1974500052 RDMA bytes rec:          0
CYCLE:   1974500052 RDMA total latency:          0
CYCLE:   1974500052 WDMA bytes sent:          0
CYCLE:   1974500052 WDMA total latency:          0
CYCLE:   1975000052 RDMA bytes rec:          0
CYCLE:   1975000052 RDMA total latency:          0
CYCLE:   1975000052 WDMA bytes sent:          0
CYCLE:   1975000052 WDMA total latency:          0
CYCLE:   1975500052 RDMA bytes rec:          0
CYCLE:   1975500052 RDMA total latency:          0
CYCLE:   1975500052 WDMA bytes sent:          0
CYCLE:   1975500052 WDMA total latency:          0
CYCLE:   1976000052 Utilization ld q (incomplete):  0
CYCLE:   1976000052 RDMA bytes rec:          0
CYCLE:   1976000052 Utilization st q:  0
CYCLE:   1976000052 Utilization ld q:  0
CYCLE:   1976000052 Utilization:  0
CYCLE:   1976000052 Utilization ld q:  0
CYCLE:   1976000052 Utilization st q:  0
CYCLE:   1976000052 RDMA total latency:          0
CYCLE:   1976000052 Utilization st q (incomplete):  0
CYCLE:   1976000052 WDMA bytes sent:          0
CYCLE:   1976000052 Utilization ex q:  0
CYCLE:   1976000052 Utilization ex q (incomplete):  0
CYCLE:   1976000052 Utilization st q (incomplete):  0
CYCLE:   1976000052 Utilization ld q (incomplete):  0
CYCLE:   1976000052 WDMA total latency:          0
CYCLE:   1976000052 Utilization ex q:  0
CYCLE:   1976000052 Utilization:  0
CYCLE:   1976000052 Utilization ex q (incomplete):  0
CYCLE:   1976500052 RDMA bytes rec:          0
CYCLE:   1976500052 RDMA total latency:          0
CYCLE:   1976500052 WDMA bytes sent:          0
CYCLE:   1976500052 WDMA total latency:          0
CYCLE:   1977000052 RDMA bytes rec:          0
CYCLE:   1977000052 RDMA total latency:          0
CYCLE:   1977000052 WDMA bytes sent:          0
CYCLE:   1977000052 WDMA total latency:          0
CYCLE:   1977500052 RDMA bytes rec:          0
CYCLE:   1977500052 RDMA total latency:          0
CYCLE:   1977500052 WDMA bytes sent:          0
CYCLE:   1977500052 WDMA total latency:          0
CYCLE:   1978000052 Utilization ld q (incomplete):  0
CYCLE:   1978000052 RDMA bytes rec:          0
CYCLE:   1978000052 Utilization st q:  0
CYCLE:   1978000052 Utilization ld q:  0
CYCLE:   1978000052 Utilization:  0
CYCLE:   1978000052 Utilization ld q:  0
CYCLE:   1978000052 Utilization st q:  0
CYCLE:   1978000052 RDMA total latency:          0
CYCLE:   1978000052 Utilization st q (incomplete):  0
CYCLE:   1978000052 WDMA bytes sent:          0
CYCLE:   1978000052 Utilization ex q:  0
CYCLE:   1978000052 Utilization ex q (incomplete):  0
CYCLE:   1978000052 Utilization st q (incomplete):  0
CYCLE:   1978000052 Utilization ld q (incomplete):  0
CYCLE:   1978000052 WDMA total latency:          0
CYCLE:   1978000052 Utilization ex q:  0
CYCLE:   1978000052 Utilization:  0
CYCLE:   1978000052 Utilization ex q (incomplete):  0
CYCLE:   1978500052 RDMA bytes rec:          0
CYCLE:   1978500052 RDMA total latency:          0
CYCLE:   1978500052 WDMA bytes sent:          0
CYCLE:   1978500052 WDMA total latency:          0
CYCLE:   1979000052 RDMA bytes rec:          0
CYCLE:   1979000052 RDMA total latency:          0
CYCLE:   1979000052 WDMA bytes sent:          0
CYCLE:   1979000052 WDMA total latency:          0
CYCLE:   1979500052 RDMA bytes rec:          0
CYCLE:   1979500052 RDMA total latency:          0
CYCLE:   1979500052 WDMA bytes sent:          0
CYCLE:   1979500052 WDMA total latency:          0
CYCLE:   1980000052 Utilization ld q (incomplete):  0
CYCLE:   1980000052 RDMA bytes rec:          0
CYCLE:   1980000052 Utilization st q:  0
CYCLE:   1980000052 Utilization ld q:  0
CYCLE:   1980000052 Utilization:  0
CYCLE:   1980000052 Utilization ld q:  0
CYCLE:   1980000052 Utilization st q:  0
CYCLE:   1980000052 RDMA total latency:          0
CYCLE:   1980000052 Utilization st q (incomplete):  0
CYCLE:   1980000052 WDMA bytes sent:          0
CYCLE:   1980000052 Utilization ex q:  0
CYCLE:   1980000052 Utilization ex q (incomplete):  0
CYCLE:   1980000052 Utilization st q (incomplete):  0
CYCLE:   1980000052 Utilization ld q (incomplete):  0
CYCLE:   1980000052 WDMA total latency:          0
CYCLE:   1980000052 Utilization ex q:  0
CYCLE:   1980000052 Utilization:  0
CYCLE:   1980000052 Utilization ex q (incomplete):  0
CYCLE:   1980500052 RDMA bytes rec:          0
CYCLE:   1980500052 RDMA total latency:          0
CYCLE:   1980500052 WDMA bytes sent:          0
CYCLE:   1980500052 WDMA total latency:          0
CYCLE:   1981000052 RDMA bytes rec:          0
CYCLE:   1981000052 RDMA total latency:          0
CYCLE:   1981000052 WDMA bytes sent:          0
CYCLE:   1981000052 WDMA total latency:          0
CYCLE:   1981500052 RDMA bytes rec:          0
CYCLE:   1981500052 RDMA total latency:          0
CYCLE:   1981500052 WDMA bytes sent:          0
CYCLE:   1981500052 WDMA total latency:          0
CYCLE:   1982000052 Utilization ld q (incomplete):  0
CYCLE:   1982000052 RDMA bytes rec:          0
CYCLE:   1982000052 Utilization st q:  0
CYCLE:   1982000052 Utilization ld q:  0
CYCLE:   1982000052 Utilization:  0
CYCLE:   1982000052 Utilization ld q:  0
CYCLE:   1982000052 Utilization st q:  0
CYCLE:   1982000052 RDMA total latency:          0
CYCLE:   1982000052 Utilization st q (incomplete):  0
CYCLE:   1982000052 WDMA bytes sent:          0
CYCLE:   1982000052 Utilization ex q:  0
CYCLE:   1982000052 Utilization ex q (incomplete):  0
CYCLE:   1982000052 Utilization st q (incomplete):  0
CYCLE:   1982000052 Utilization ld q (incomplete):  0
CYCLE:   1982000052 WDMA total latency:          0
CYCLE:   1982000052 Utilization ex q:  0
CYCLE:   1982000052 Utilization:  0
CYCLE:   1982000052 Utilization ex q (incomplete):  0
CYCLE:   1982500052 RDMA bytes rec:          0
CYCLE:   1982500052 RDMA total latency:          0
CYCLE:   1982500052 WDMA bytes sent:          0
CYCLE:   1982500052 WDMA total latency:          0
CYCLE:   1983000052 RDMA bytes rec:          0
CYCLE:   1983000052 RDMA total latency:          0
CYCLE:   1983000052 WDMA bytes sent:          0
CYCLE:   1983000052 WDMA total latency:          0
CYCLE:   1983500052 RDMA bytes rec:          0
CYCLE:   1983500052 RDMA total latency:          0
CYCLE:   1983500052 WDMA bytes sent:          0
CYCLE:   1983500052 WDMA total latency:          0
CYCLE:   1984000052 Utilization ld q (incomplete):  0
CYCLE:   1984000052 RDMA bytes rec:          0
CYCLE:   1984000052 Utilization st q:  0
CYCLE:   1984000052 Utilization ld q:  0
CYCLE:   1984000052 Utilization:  0
CYCLE:   1984000052 Utilization ld q:  0
CYCLE:   1984000052 Utilization st q:  0
CYCLE:   1984000052 RDMA total latency:          0
CYCLE:   1984000052 Utilization st q (incomplete):  0
CYCLE:   1984000052 WDMA bytes sent:          0
CYCLE:   1984000052 Utilization ex q:  0
CYCLE:   1984000052 Utilization ex q (incomplete):  0
CYCLE:   1984000052 Utilization st q (incomplete):  0
CYCLE:   1984000052 Utilization ld q (incomplete):  0
CYCLE:   1984000052 WDMA total latency:          0
CYCLE:   1984000052 Utilization ex q:  0
CYCLE:   1984000052 Utilization:  0
CYCLE:   1984000052 Utilization ex q (incomplete):  0
CYCLE:   1984500052 RDMA bytes rec:          0
CYCLE:   1984500052 RDMA total latency:          0
CYCLE:   1984500052 WDMA bytes sent:          0
CYCLE:   1984500052 WDMA total latency:          0
CYCLE:   1985000052 RDMA bytes rec:          0
CYCLE:   1985000052 RDMA total latency:          0
CYCLE:   1985000052 WDMA bytes sent:          0
CYCLE:   1985000052 WDMA total latency:          0
CYCLE:   1985500052 RDMA bytes rec:          0
CYCLE:   1985500052 RDMA total latency:          0
CYCLE:   1985500052 WDMA bytes sent:          0
CYCLE:   1985500052 WDMA total latency:          0
CYCLE:   1986000052 Utilization ld q (incomplete):  0
CYCLE:   1986000052 RDMA bytes rec:          0
CYCLE:   1986000052 Utilization st q:  0
CYCLE:   1986000052 Utilization ld q:  0
CYCLE:   1986000052 Utilization:  0
CYCLE:   1986000052 Utilization ld q:  0
CYCLE:   1986000052 Utilization st q:  0
CYCLE:   1986000052 RDMA total latency:          0
CYCLE:   1986000052 Utilization st q (incomplete):  0
CYCLE:   1986000052 WDMA bytes sent:          0
CYCLE:   1986000052 Utilization ex q:  0
CYCLE:   1986000052 Utilization ex q (incomplete):  0
CYCLE:   1986000052 Utilization st q (incomplete):  0
CYCLE:   1986000052 Utilization ld q (incomplete):  0
CYCLE:   1986000052 WDMA total latency:          0
CYCLE:   1986000052 Utilization ex q:  0
CYCLE:   1986000052 Utilization:  0
CYCLE:   1986000052 Utilization ex q (incomplete):  0
CYCLE:   1986500052 RDMA bytes rec:          0
CYCLE:   1986500052 RDMA total latency:          0
CYCLE:   1986500052 WDMA bytes sent:          0
CYCLE:   1986500052 WDMA total latency:          0
CYCLE:   1987000052 RDMA bytes rec:          0
CYCLE:   1987000052 RDMA total latency:          0
CYCLE:   1987000052 WDMA bytes sent:          0
CYCLE:   1987000052 WDMA total latency:          0
CYCLE:   1987500052 RDMA bytes rec:          0
CYCLE:   1987500052 RDMA total latency:          0
CYCLE:   1987500052 WDMA bytes sent:          0
CYCLE:   1987500052 WDMA total latency:          0
CYCLE:   1988000052 Utilization ld q (incomplete):  0
CYCLE:   1988000052 RDMA bytes rec:          0
CYCLE:   1988000052 Utilization st q:  0
CYCLE:   1988000052 Utilization ld q:  0
CYCLE:   1988000052 Utilization:  0
CYCLE:   1988000052 Utilization ld q:  0
CYCLE:   1988000052 Utilization st q:  0
CYCLE:   1988000052 RDMA total latency:          0
CYCLE:   1988000052 Utilization st q (incomplete):  0
CYCLE:   1988000052 WDMA bytes sent:          0
CYCLE:   1988000052 Utilization ex q:  0
CYCLE:   1988000052 Utilization ex q (incomplete):  0
CYCLE:   1988000052 Utilization st q (incomplete):  0
CYCLE:   1988000052 Utilization ld q (incomplete):  0
CYCLE:   1988000052 WDMA total latency:          0
CYCLE:   1988000052 Utilization ex q:  0
CYCLE:   1988000052 Utilization:  0
CYCLE:   1988000052 Utilization ex q (incomplete):  0
CYCLE:   1988500052 RDMA bytes rec:          0
CYCLE:   1988500052 RDMA total latency:          0
CYCLE:   1988500052 WDMA bytes sent:          0
CYCLE:   1988500052 WDMA total latency:          0
CYCLE:   1989000052 RDMA bytes rec:          0
CYCLE:   1989000052 RDMA total latency:          0
CYCLE:   1989000052 WDMA bytes sent:          0
CYCLE:   1989000052 WDMA total latency:          0
CYCLE:   1989500052 RDMA bytes rec:          0
CYCLE:   1989500052 RDMA total latency:          0
CYCLE:   1989500052 WDMA bytes sent:          0
CYCLE:   1989500052 WDMA total latency:          0
CYCLE:   1990000052 Utilization ld q (incomplete):  0
CYCLE:   1990000052 RDMA bytes rec:          0
CYCLE:   1990000052 Utilization st q:  0
CYCLE:   1990000052 Utilization ld q:  0
CYCLE:   1990000052 Utilization:  0
CYCLE:   1990000052 Utilization ld q:  0
CYCLE:   1990000052 Utilization st q:  0
CYCLE:   1990000052 RDMA total latency:          0
CYCLE:   1990000052 Utilization st q (incomplete):  0
CYCLE:   1990000052 WDMA bytes sent:          0
CYCLE:   1990000052 Utilization ex q:  0
CYCLE:   1990000052 Utilization ex q (incomplete):  0
CYCLE:   1990000052 Utilization st q (incomplete):  0
CYCLE:   1990000052 Utilization ld q (incomplete):  0
CYCLE:   1990000052 WDMA total latency:          0
CYCLE:   1990000052 Utilization ex q:  0
CYCLE:   1990000052 Utilization:  0
CYCLE:   1990000052 Utilization ex q (incomplete):  0
CYCLE:   1990500052 RDMA bytes rec:          0
CYCLE:   1990500052 RDMA total latency:          0
CYCLE:   1990500052 WDMA bytes sent:          0
CYCLE:   1990500052 WDMA total latency:          0
CYCLE:   1991000052 RDMA bytes rec:          0
CYCLE:   1991000052 RDMA total latency:          0
CYCLE:   1991000052 WDMA bytes sent:          0
CYCLE:   1991000052 WDMA total latency:          0
CYCLE:   1991500052 RDMA bytes rec:          0
CYCLE:   1991500052 RDMA total latency:          0
CYCLE:   1991500052 WDMA bytes sent:          0
CYCLE:   1991500052 WDMA total latency:          0
CYCLE:   1992000052 Utilization ld q (incomplete):  0
CYCLE:   1992000052 RDMA bytes rec:          0
CYCLE:   1992000052 Utilization st q:  0
CYCLE:   1992000052 Utilization ld q:  0
CYCLE:   1992000052 Utilization:  0
CYCLE:   1992000052 Utilization ld q:  0
CYCLE:   1992000052 Utilization st q:  0
CYCLE:   1992000052 RDMA total latency:          0
CYCLE:   1992000052 Utilization st q (incomplete):  0
CYCLE:   1992000052 WDMA bytes sent:          0
CYCLE:   1992000052 Utilization ex q:  0
CYCLE:   1992000052 Utilization ex q (incomplete):  0
CYCLE:   1992000052 Utilization st q (incomplete):  0
CYCLE:   1992000052 Utilization ld q (incomplete):  0
CYCLE:   1992000052 WDMA total latency:          0
CYCLE:   1992000052 Utilization ex q:  0
CYCLE:   1992000052 Utilization:  0
CYCLE:   1992000052 Utilization ex q (incomplete):  0
CYCLE:   1992500052 RDMA bytes rec:          0
CYCLE:   1992500052 RDMA total latency:          0
CYCLE:   1992500052 WDMA bytes sent:          0
CYCLE:   1992500052 WDMA total latency:          0
CYCLE:   1993000052 RDMA bytes rec:          0
CYCLE:   1993000052 RDMA total latency:          0
CYCLE:   1993000052 WDMA bytes sent:          0
CYCLE:   1993000052 WDMA total latency:          0
CYCLE:   1993500052 RDMA bytes rec:          0
CYCLE:   1993500052 RDMA total latency:          0
CYCLE:   1993500052 WDMA bytes sent:          0
CYCLE:   1993500052 WDMA total latency:          0
CYCLE:   1994000052 Utilization ld q (incomplete):  0
CYCLE:   1994000052 RDMA bytes rec:          0
CYCLE:   1994000052 Utilization st q:  0
CYCLE:   1994000052 Utilization ld q:  0
CYCLE:   1994000052 Utilization:  0
CYCLE:   1994000052 Utilization ld q:  0
CYCLE:   1994000052 Utilization st q:  0
CYCLE:   1994000052 RDMA total latency:          0
CYCLE:   1994000052 Utilization st q (incomplete):  0
CYCLE:   1994000052 WDMA bytes sent:          0
CYCLE:   1994000052 Utilization ex q:  0
CYCLE:   1994000052 Utilization ex q (incomplete):  0
CYCLE:   1994000052 Utilization st q (incomplete):  0
CYCLE:   1994000052 Utilization ld q (incomplete):  0
CYCLE:   1994000052 WDMA total latency:          0
CYCLE:   1994000052 Utilization ex q:  0
CYCLE:   1994000052 Utilization:  0
CYCLE:   1994000052 Utilization ex q (incomplete):  0
CYCLE:   1994500052 RDMA bytes rec:          0
CYCLE:   1994500052 RDMA total latency:          0
CYCLE:   1994500052 WDMA bytes sent:          0
CYCLE:   1994500052 WDMA total latency:          0
CYCLE:   1995000052 RDMA bytes rec:          0
CYCLE:   1995000052 RDMA total latency:          0
CYCLE:   1995000052 WDMA bytes sent:          0
CYCLE:   1995000052 WDMA total latency:          0
CYCLE:   1995500052 RDMA bytes rec:          0
CYCLE:   1995500052 RDMA total latency:          0
CYCLE:   1995500052 WDMA bytes sent:          0
CYCLE:   1995500052 WDMA total latency:          0
CYCLE:   1996000052 Utilization ld q (incomplete):  0
CYCLE:   1996000052 RDMA bytes rec:          0
CYCLE:   1996000052 Utilization st q:  0
CYCLE:   1996000052 Utilization ld q:  0
CYCLE:   1996000052 Utilization:  0
CYCLE:   1996000052 Utilization ld q:  0
CYCLE:   1996000052 Utilization st q:  0
CYCLE:   1996000052 RDMA total latency:          0
CYCLE:   1996000052 Utilization st q (incomplete):  0
CYCLE:   1996000052 WDMA bytes sent:          0
CYCLE:   1996000052 Utilization ex q:  0
CYCLE:   1996000052 Utilization ex q (incomplete):  0
CYCLE:   1996000052 Utilization st q (incomplete):  0
CYCLE:   1996000052 Utilization ld q (incomplete):  0
CYCLE:   1996000052 WDMA total latency:          0
CYCLE:   1996000052 Utilization ex q:  0
CYCLE:   1996000052 Utilization:  0
CYCLE:   1996000052 Utilization ex q (incomplete):  0
CYCLE:   1996500052 RDMA bytes rec:          0
CYCLE:   1996500052 RDMA total latency:          0
CYCLE:   1996500052 WDMA bytes sent:          0
CYCLE:   1996500052 WDMA total latency:          0
CYCLE:   1997000052 RDMA bytes rec:          0
CYCLE:   1997000052 RDMA total latency:          0
CYCLE:   1997000052 WDMA bytes sent:          0
CYCLE:   1997000052 WDMA total latency:          0
CYCLE:   1997500052 RDMA bytes rec:          0
CYCLE:   1997500052 RDMA total latency:          0
CYCLE:   1997500052 WDMA bytes sent:          0
CYCLE:   1997500052 WDMA total latency:          0
CYCLE:   1998000052 Utilization ld q (incomplete):  0
CYCLE:   1998000052 RDMA bytes rec:          0
CYCLE:   1998000052 Utilization st q:  0
CYCLE:   1998000052 Utilization ld q:  0
CYCLE:   1998000052 Utilization:  0
CYCLE:   1998000052 Utilization ld q:  0
CYCLE:   1998000052 Utilization st q:  0
CYCLE:   1998000052 RDMA total latency:          0
CYCLE:   1998000052 Utilization st q (incomplete):  0
CYCLE:   1998000052 WDMA bytes sent:          0
CYCLE:   1998000052 Utilization ex q:  0
CYCLE:   1998000052 Utilization ex q (incomplete):  0
CYCLE:   1998000052 Utilization st q (incomplete):  0
CYCLE:   1998000052 Utilization ld q (incomplete):  0
CYCLE:   1998000052 WDMA total latency:          0
CYCLE:   1998000052 Utilization ex q:  0
CYCLE:   1998000052 Utilization:  0
CYCLE:   1998000052 Utilization ex q (incomplete):  0
CYCLE:   1998500052 RDMA bytes rec:          0
CYCLE:   1998500052 RDMA total latency:          0
CYCLE:   1998500052 WDMA bytes sent:          0
CYCLE:   1998500052 WDMA total latency:          0
CYCLE:   1999000052 RDMA bytes rec:          0
CYCLE:   1999000052 RDMA total latency:          0
CYCLE:   1999000052 WDMA bytes sent:          0
CYCLE:   1999000052 WDMA total latency:          0
CYCLE:   1999500052 RDMA bytes rec:          0
CYCLE:   1999500052 RDMA total latency:          0
CYCLE:   1999500052 WDMA bytes sent:          0
CYCLE:   1999500052 WDMA total latency:          0
CYCLE:   2000000052 Utilization ld q (incomplete):  0
CYCLE:   2000000052 RDMA bytes rec:          0
CYCLE:   2000000052 Utilization st q:  0
CYCLE:   2000000052 Utilization ld q:  0
CYCLE:   2000000052 Utilization:  0
CYCLE:   2000000052 Utilization ld q:  0
CYCLE:   2000000052 Utilization st q:  0
CYCLE:   2000000052 RDMA total latency:          0
CYCLE:   2000000052 Utilization st q (incomplete):  0
CYCLE:   2000000052 WDMA bytes sent:          0
CYCLE:   2000000052 Utilization ex q:  0
CYCLE:   2000000052 Utilization ex q (incomplete):  0
CYCLE:   2000000052 Utilization st q (incomplete):  0
CYCLE:   2000000052 Utilization ld q (incomplete):  0
CYCLE:   2000000052 WDMA total latency:          0
CYCLE:   2000000052 Utilization ex q:  0
CYCLE:   2000000052 Utilization:  0
CYCLE:   2000000052 Utilization ex q (incomplete):  0
CYCLE:   2000500052 RDMA bytes rec:          0
CYCLE:   2000500052 RDMA total latency:          0
CYCLE:   2000500052 WDMA bytes sent:          0
CYCLE:   2000500052 WDMA total latency:          0
CYCLE:   2001000052 RDMA bytes rec:          0
CYCLE:   2001000052 RDMA total latency:          0
CYCLE:   2001000052 WDMA bytes sent:          0
CYCLE:   2001000052 WDMA total latency:          0
CYCLE:   2001500052 RDMA bytes rec:          0
CYCLE:   2001500052 RDMA total latency:          0
CYCLE:   2001500052 WDMA bytes sent:          0
CYCLE:   2001500052 WDMA total latency:          0
CYCLE:   2002000052 Utilization ld q (incomplete):  0
CYCLE:   2002000052 RDMA bytes rec:          0
CYCLE:   2002000052 Utilization st q:  0
CYCLE:   2002000052 Utilization ld q:  0
CYCLE:   2002000052 Utilization:  0
CYCLE:   2002000052 Utilization ld q:  0
CYCLE:   2002000052 Utilization st q:  0
CYCLE:   2002000052 RDMA total latency:          0
CYCLE:   2002000052 Utilization st q (incomplete):  0
CYCLE:   2002000052 WDMA bytes sent:          0
CYCLE:   2002000052 Utilization ex q:  0
CYCLE:   2002000052 Utilization ex q (incomplete):  0
CYCLE:   2002000052 Utilization st q (incomplete):  0
CYCLE:   2002000052 Utilization ld q (incomplete):  0
CYCLE:   2002000052 WDMA total latency:          0
CYCLE:   2002000052 Utilization ex q:  0
CYCLE:   2002000052 Utilization:  0
CYCLE:   2002000052 Utilization ex q (incomplete):  0
CYCLE:   2002500052 RDMA bytes rec:          0
CYCLE:   2002500052 RDMA total latency:          0
CYCLE:   2002500052 WDMA bytes sent:          0
CYCLE:   2002500052 WDMA total latency:          0
CYCLE:   2003000052 RDMA bytes rec:          0
CYCLE:   2003000052 RDMA total latency:          0
CYCLE:   2003000052 WDMA bytes sent:          0
CYCLE:   2003000052 WDMA total latency:          0
CYCLE:   2003500052 RDMA bytes rec:          0
CYCLE:   2003500052 RDMA total latency:          0
CYCLE:   2003500052 WDMA bytes sent:          0
CYCLE:   2003500052 WDMA total latency:          0
CYCLE:   2004000052 Utilization ld q (incomplete):  0
CYCLE:   2004000052 RDMA bytes rec:          0
CYCLE:   2004000052 Utilization st q:  0
CYCLE:   2004000052 Utilization ld q:  0
CYCLE:   2004000052 Utilization:  0
CYCLE:   2004000052 Utilization ld q:  0
CYCLE:   2004000052 Utilization st q:  0
CYCLE:   2004000052 RDMA total latency:          0
CYCLE:   2004000052 Utilization st q (incomplete):  0
CYCLE:   2004000052 WDMA bytes sent:          0
CYCLE:   2004000052 Utilization ex q:  0
CYCLE:   2004000052 Utilization ex q (incomplete):  0
CYCLE:   2004000052 Utilization st q (incomplete):  0
CYCLE:   2004000052 Utilization ld q (incomplete):  0
CYCLE:   2004000052 WDMA total latency:          0
CYCLE:   2004000052 Utilization ex q:  0
CYCLE:   2004000052 Utilization:  0
CYCLE:   2004000052 Utilization ex q (incomplete):  0
CYCLE:   2004500052 RDMA bytes rec:          0
CYCLE:   2004500052 RDMA total latency:          0
CYCLE:   2004500052 WDMA bytes sent:          0
CYCLE:   2004500052 WDMA total latency:          0
CYCLE:   2005000052 RDMA bytes rec:          0
CYCLE:   2005000052 RDMA total latency:          0
CYCLE:   2005000052 WDMA bytes sent:          0
CYCLE:   2005000052 WDMA total latency:          0
CYCLE:   2005500052 RDMA bytes rec:          0
CYCLE:   2005500052 RDMA total latency:          0
CYCLE:   2005500052 WDMA bytes sent:          0
CYCLE:   2005500052 WDMA total latency:          0
CYCLE:   2006000052 Utilization ld q (incomplete):  0
CYCLE:   2006000052 RDMA bytes rec:          0
CYCLE:   2006000052 Utilization st q:  0
CYCLE:   2006000052 Utilization ld q:  0
CYCLE:   2006000052 Utilization:  0
CYCLE:   2006000052 Utilization ld q:  0
CYCLE:   2006000052 Utilization st q:  0
CYCLE:   2006000052 RDMA total latency:          0
CYCLE:   2006000052 Utilization st q (incomplete):  0
CYCLE:   2006000052 WDMA bytes sent:          0
CYCLE:   2006000052 Utilization ex q:  0
CYCLE:   2006000052 Utilization ex q (incomplete):  0
CYCLE:   2006000052 Utilization st q (incomplete):  0
CYCLE:   2006000052 Utilization ld q (incomplete):  0
CYCLE:   2006000052 WDMA total latency:          0
CYCLE:   2006000052 Utilization ex q:  0
CYCLE:   2006000052 Utilization:  0
CYCLE:   2006000052 Utilization ex q (incomplete):  0
CYCLE:   2006500052 RDMA bytes rec:          0
CYCLE:   2006500052 RDMA total latency:          0
CYCLE:   2006500052 WDMA bytes sent:          0
CYCLE:   2006500052 WDMA total latency:          0
CYCLE:   2007000052 RDMA bytes rec:          0
CYCLE:   2007000052 RDMA total latency:          0
CYCLE:   2007000052 WDMA bytes sent:          0
CYCLE:   2007000052 WDMA total latency:          0
CYCLE:   2007500052 RDMA bytes rec:          0
CYCLE:   2007500052 RDMA total latency:          0
CYCLE:   2007500052 WDMA bytes sent:          0
CYCLE:   2007500052 WDMA total latency:          0
CYCLE:   2008000052 Utilization ld q (incomplete):  0
CYCLE:   2008000052 RDMA bytes rec:          0
CYCLE:   2008000052 Utilization st q:  0
CYCLE:   2008000052 Utilization ld q:  0
CYCLE:   2008000052 Utilization:  0
CYCLE:   2008000052 Utilization ld q:  0
CYCLE:   2008000052 Utilization st q:  0
CYCLE:   2008000052 RDMA total latency:          0
CYCLE:   2008000052 Utilization st q (incomplete):  0
CYCLE:   2008000052 WDMA bytes sent:          0
CYCLE:   2008000052 Utilization ex q:  0
CYCLE:   2008000052 Utilization ex q (incomplete):  0
CYCLE:   2008000052 Utilization st q (incomplete):  0
CYCLE:   2008000052 Utilization ld q (incomplete):  0
CYCLE:   2008000052 WDMA total latency:          0
CYCLE:   2008000052 Utilization ex q:  0
CYCLE:   2008000052 Utilization:  0
CYCLE:   2008000052 Utilization ex q (incomplete):  0
CYCLE:   2008500052 RDMA bytes rec:          0
CYCLE:   2008500052 RDMA total latency:          0
CYCLE:   2008500052 WDMA bytes sent:          0
CYCLE:   2008500052 WDMA total latency:          0
CYCLE:   2009000052 RDMA bytes rec:          0
CYCLE:   2009000052 RDMA total latency:          0
CYCLE:   2009000052 WDMA bytes sent:          0
CYCLE:   2009000052 WDMA total latency:          0
CYCLE:   2009500052 RDMA bytes rec:          0
CYCLE:   2009500052 RDMA total latency:          0
CYCLE:   2009500052 WDMA bytes sent:          0
CYCLE:   2009500052 WDMA total latency:          0
CYCLE:   2010000052 Utilization ld q (incomplete):  0
CYCLE:   2010000052 RDMA bytes rec:          0
CYCLE:   2010000052 Utilization st q:  0
CYCLE:   2010000052 Utilization ld q:  0
CYCLE:   2010000052 Utilization:  0
CYCLE:   2010000052 Utilization ld q:  0
CYCLE:   2010000052 Utilization st q:  0
CYCLE:   2010000052 RDMA total latency:          0
CYCLE:   2010000052 Utilization st q (incomplete):  0
CYCLE:   2010000052 WDMA bytes sent:          0
CYCLE:   2010000052 Utilization ex q:  0
CYCLE:   2010000052 Utilization ex q (incomplete):  0
CYCLE:   2010000052 Utilization st q (incomplete):  0
CYCLE:   2010000052 Utilization ld q (incomplete):  0
CYCLE:   2010000052 WDMA total latency:          0
CYCLE:   2010000052 Utilization ex q:  0
CYCLE:   2010000052 Utilization:  0
CYCLE:   2010000052 Utilization ex q (incomplete):  0
CYCLE:   2010500052 RDMA bytes rec:          0
CYCLE:   2010500052 RDMA total latency:          0
CYCLE:   2010500052 WDMA bytes sent:          0
CYCLE:   2010500052 WDMA total latency:          0
CYCLE:   2011000052 RDMA bytes rec:          0
CYCLE:   2011000052 RDMA total latency:          0
CYCLE:   2011000052 WDMA bytes sent:          0
CYCLE:   2011000052 WDMA total latency:          0
CYCLE:   2011500052 RDMA bytes rec:          0
CYCLE:   2011500052 RDMA total latency:          0
CYCLE:   2011500052 WDMA bytes sent:          0
CYCLE:   2011500052 WDMA total latency:          0
CYCLE:   2012000052 Utilization ld q (incomplete):  0
CYCLE:   2012000052 RDMA bytes rec:          0
CYCLE:   2012000052 Utilization st q:  0
CYCLE:   2012000052 Utilization ld q:  0
CYCLE:   2012000052 Utilization:  0
CYCLE:   2012000052 Utilization ld q:  0
CYCLE:   2012000052 Utilization st q:  0
CYCLE:   2012000052 RDMA total latency:          0
CYCLE:   2012000052 Utilization st q (incomplete):  0
CYCLE:   2012000052 WDMA bytes sent:          0
CYCLE:   2012000052 Utilization ex q:  0
CYCLE:   2012000052 Utilization ex q (incomplete):  0
CYCLE:   2012000052 Utilization st q (incomplete):  0
CYCLE:   2012000052 Utilization ld q (incomplete):  0
CYCLE:   2012000052 WDMA total latency:          0
CYCLE:   2012000052 Utilization ex q:  0
CYCLE:   2012000052 Utilization:  0
CYCLE:   2012000052 Utilization ex q (incomplete):  0
CYCLE:   2012500052 RDMA bytes rec:          0
CYCLE:   2012500052 RDMA total latency:          0
CYCLE:   2012500052 WDMA bytes sent:          0
CYCLE:   2012500052 WDMA total latency:          0
CYCLE:   2013000052 RDMA bytes rec:          0
CYCLE:   2013000052 RDMA total latency:          0
CYCLE:   2013000052 WDMA bytes sent:          0
CYCLE:   2013000052 WDMA total latency:          0
CYCLE:   2013500052 RDMA bytes rec:          0
CYCLE:   2013500052 RDMA total latency:          0
CYCLE:   2013500052 WDMA bytes sent:          0
CYCLE:   2013500052 WDMA total latency:          0
CYCLE:   2014000052 Utilization ld q (incomplete):  0
CYCLE:   2014000052 RDMA bytes rec:          0
CYCLE:   2014000052 Utilization st q:  0
CYCLE:   2014000052 Utilization ld q:  0
CYCLE:   2014000052 Utilization:  0
CYCLE:   2014000052 Utilization ld q:  0
CYCLE:   2014000052 Utilization st q:  0
CYCLE:   2014000052 RDMA total latency:          0
CYCLE:   2014000052 Utilization st q (incomplete):  0
CYCLE:   2014000052 WDMA bytes sent:          0
CYCLE:   2014000052 Utilization ex q:  0
CYCLE:   2014000052 Utilization ex q (incomplete):  0
CYCLE:   2014000052 Utilization st q (incomplete):  0
CYCLE:   2014000052 Utilization ld q (incomplete):  0
CYCLE:   2014000052 WDMA total latency:          0
CYCLE:   2014000052 Utilization ex q:  0
CYCLE:   2014000052 Utilization:  0
CYCLE:   2014000052 Utilization ex q (incomplete):  0
CYCLE:   2014500052 RDMA bytes rec:          0
CYCLE:   2014500052 RDMA total latency:          0
CYCLE:   2014500052 WDMA bytes sent:          0
CYCLE:   2014500052 WDMA total latency:          0
CYCLE:   2015000052 RDMA bytes rec:          0
CYCLE:   2015000052 RDMA total latency:          0
CYCLE:   2015000052 WDMA bytes sent:          0
CYCLE:   2015000052 WDMA total latency:          0
CYCLE:   2015500052 RDMA bytes rec:          0
CYCLE:   2015500052 RDMA total latency:          0
CYCLE:   2015500052 WDMA bytes sent:          0
CYCLE:   2015500052 WDMA total latency:          0
CYCLE:   2016000052 Utilization ld q (incomplete):  0
CYCLE:   2016000052 RDMA bytes rec:          0
CYCLE:   2016000052 Utilization st q:  0
CYCLE:   2016000052 Utilization ld q:  0
CYCLE:   2016000052 Utilization:  0
CYCLE:   2016000052 Utilization ld q:  0
CYCLE:   2016000052 Utilization st q:  0
CYCLE:   2016000052 RDMA total latency:          0
CYCLE:   2016000052 Utilization st q (incomplete):  0
CYCLE:   2016000052 WDMA bytes sent:          0
CYCLE:   2016000052 Utilization ex q:  0
CYCLE:   2016000052 Utilization ex q (incomplete):  0
CYCLE:   2016000052 Utilization st q (incomplete):  0
CYCLE:   2016000052 Utilization ld q (incomplete):  0
CYCLE:   2016000052 WDMA total latency:          0
CYCLE:   2016000052 Utilization ex q:  0
CYCLE:   2016000052 Utilization:  0
CYCLE:   2016000052 Utilization ex q (incomplete):  0
CYCLE:   2016500052 RDMA bytes rec:          0
CYCLE:   2016500052 RDMA total latency:          0
CYCLE:   2016500052 WDMA bytes sent:          0
CYCLE:   2016500052 WDMA total latency:          0
CYCLE:   2017000052 RDMA bytes rec:          0
CYCLE:   2017000052 RDMA total latency:          0
CYCLE:   2017000052 WDMA bytes sent:          0
CYCLE:   2017000052 WDMA total latency:          0
CYCLE:   2017500052 RDMA bytes rec:          0
CYCLE:   2017500052 RDMA total latency:          0
CYCLE:   2017500052 WDMA bytes sent:          0
CYCLE:   2017500052 WDMA total latency:          0
CYCLE:   2018000052 Utilization ld q (incomplete):  0
CYCLE:   2018000052 RDMA bytes rec:          0
CYCLE:   2018000052 Utilization st q:  0
CYCLE:   2018000052 Utilization ld q:  0
CYCLE:   2018000052 Utilization:  0
CYCLE:   2018000052 Utilization ld q:  0
CYCLE:   2018000052 Utilization st q:  0
CYCLE:   2018000052 RDMA total latency:          0
CYCLE:   2018000052 Utilization st q (incomplete):  0
CYCLE:   2018000052 WDMA bytes sent:          0
CYCLE:   2018000052 Utilization ex q:  0
CYCLE:   2018000052 Utilization ex q (incomplete):  0
CYCLE:   2018000052 Utilization st q (incomplete):  0
CYCLE:   2018000052 Utilization ld q (incomplete):  0
CYCLE:   2018000052 WDMA total latency:          0
CYCLE:   2018000052 Utilization ex q:  0
CYCLE:   2018000052 Utilization:  0
CYCLE:   2018000052 Utilization ex q (incomplete):  0
CYCLE:   2018500052 RDMA bytes rec:          0
CYCLE:   2018500052 RDMA total latency:          0
CYCLE:   2018500052 WDMA bytes sent:          0
CYCLE:   2018500052 WDMA total latency:          0
CYCLE:   2019000052 RDMA bytes rec:          0
CYCLE:   2019000052 RDMA total latency:          0
CYCLE:   2019000052 WDMA bytes sent:          0
CYCLE:   2019000052 WDMA total latency:          0
CYCLE:   2019500052 RDMA bytes rec:          0
CYCLE:   2019500052 RDMA total latency:          0
CYCLE:   2019500052 WDMA bytes sent:          0
CYCLE:   2019500052 WDMA total latency:          0
CYCLE:   2020000052 Utilization ld q (incomplete):  0
CYCLE:   2020000052 RDMA bytes rec:          0
CYCLE:   2020000052 Utilization st q:  0
CYCLE:   2020000052 Utilization ld q:  0
CYCLE:   2020000052 Utilization:  0
CYCLE:   2020000052 Utilization ld q:  0
CYCLE:   2020000052 Utilization st q:  0
CYCLE:   2020000052 RDMA total latency:          0
CYCLE:   2020000052 Utilization st q (incomplete):  0
CYCLE:   2020000052 WDMA bytes sent:          0
CYCLE:   2020000052 Utilization ex q:  0
CYCLE:   2020000052 Utilization ex q (incomplete):  0
CYCLE:   2020000052 Utilization st q (incomplete):  0
CYCLE:   2020000052 Utilization ld q (incomplete):  0
CYCLE:   2020000052 WDMA total latency:          0
CYCLE:   2020000052 Utilization ex q:  0
CYCLE:   2020000052 Utilization:  0
CYCLE:   2020000052 Utilization ex q (incomplete):  0
CYCLE:   2020500052 RDMA bytes rec:          0
CYCLE:   2020500052 RDMA total latency:          0
CYCLE:   2020500052 WDMA bytes sent:          0
CYCLE:   2020500052 WDMA total latency:          0
CYCLE:   2021000052 RDMA bytes rec:          0
CYCLE:   2021000052 RDMA total latency:          0
CYCLE:   2021000052 WDMA bytes sent:          0
CYCLE:   2021000052 WDMA total latency:          0
CYCLE:   2021500052 RDMA bytes rec:          0
CYCLE:   2021500052 RDMA total latency:          0
CYCLE:   2021500052 WDMA bytes sent:          0
CYCLE:   2021500052 WDMA total latency:          0
CYCLE:   2022000052 Utilization ld q (incomplete):  0
CYCLE:   2022000052 RDMA bytes rec:          0
CYCLE:   2022000052 Utilization st q:  0
CYCLE:   2022000052 Utilization ld q:  0
CYCLE:   2022000052 Utilization:  0
CYCLE:   2022000052 Utilization ld q:  0
CYCLE:   2022000052 Utilization st q:  0
CYCLE:   2022000052 RDMA total latency:          0
CYCLE:   2022000052 Utilization st q (incomplete):  0
CYCLE:   2022000052 WDMA bytes sent:          0
CYCLE:   2022000052 Utilization ex q:  0
CYCLE:   2022000052 Utilization ex q (incomplete):  0
CYCLE:   2022000052 Utilization st q (incomplete):  0
CYCLE:   2022000052 Utilization ld q (incomplete):  0
CYCLE:   2022000052 WDMA total latency:          0
CYCLE:   2022000052 Utilization ex q:  0
CYCLE:   2022000052 Utilization:  0
CYCLE:   2022000052 Utilization ex q (incomplete):  0
CYCLE:   2022500052 RDMA bytes rec:          0
CYCLE:   2022500052 RDMA total latency:          0
CYCLE:   2022500052 WDMA bytes sent:          0
CYCLE:   2022500052 WDMA total latency:          0
CYCLE:   2023000052 RDMA bytes rec:          0
CYCLE:   2023000052 RDMA total latency:          0
CYCLE:   2023000052 WDMA bytes sent:          0
CYCLE:   2023000052 WDMA total latency:          0
CYCLE:   2023500052 RDMA bytes rec:          0
CYCLE:   2023500052 RDMA total latency:          0
CYCLE:   2023500052 WDMA bytes sent:          0
CYCLE:   2023500052 WDMA total latency:          0
CYCLE:   2024000052 Utilization ld q (incomplete):  0
CYCLE:   2024000052 RDMA bytes rec:          0
CYCLE:   2024000052 Utilization st q:  0
CYCLE:   2024000052 Utilization ld q:  0
CYCLE:   2024000052 Utilization:  0
CYCLE:   2024000052 Utilization ld q:  0
CYCLE:   2024000052 Utilization st q:  0
CYCLE:   2024000052 RDMA total latency:          0
CYCLE:   2024000052 Utilization st q (incomplete):  0
CYCLE:   2024000052 WDMA bytes sent:          0
CYCLE:   2024000052 Utilization ex q:  0
CYCLE:   2024000052 Utilization ex q (incomplete):  0
CYCLE:   2024000052 Utilization st q (incomplete):  0
CYCLE:   2024000052 Utilization ld q (incomplete):  0
CYCLE:   2024000052 WDMA total latency:          0
CYCLE:   2024000052 Utilization ex q:  0
CYCLE:   2024000052 Utilization:  0
CYCLE:   2024000052 Utilization ex q (incomplete):  0
CYCLE:   2024500052 RDMA bytes rec:          0
CYCLE:   2024500052 RDMA total latency:          0
CYCLE:   2024500052 WDMA bytes sent:          0
CYCLE:   2024500052 WDMA total latency:          0
CYCLE:   2025000052 RDMA bytes rec:          0
CYCLE:   2025000052 RDMA total latency:          0
CYCLE:   2025000052 WDMA bytes sent:          0
CYCLE:   2025000052 WDMA total latency:          0
CYCLE:   2025500052 RDMA bytes rec:          0
CYCLE:   2025500052 RDMA total latency:          0
CYCLE:   2025500052 WDMA bytes sent:          0
CYCLE:   2025500052 WDMA total latency:          0
CYCLE:   2026000052 Utilization ld q (incomplete):  0
CYCLE:   2026000052 RDMA bytes rec:          0
CYCLE:   2026000052 Utilization st q:  0
CYCLE:   2026000052 Utilization ld q:  0
CYCLE:   2026000052 Utilization:  0
CYCLE:   2026000052 Utilization ld q:  0
CYCLE:   2026000052 Utilization st q:  0
CYCLE:   2026000052 RDMA total latency:          0
CYCLE:   2026000052 Utilization st q (incomplete):  0
CYCLE:   2026000052 WDMA bytes sent:          0
CYCLE:   2026000052 Utilization ex q:  0
CYCLE:   2026000052 Utilization ex q (incomplete):  0
CYCLE:   2026000052 Utilization st q (incomplete):  0
CYCLE:   2026000052 Utilization ld q (incomplete):  0
CYCLE:   2026000052 WDMA total latency:          0
CYCLE:   2026000052 Utilization ex q:  0
CYCLE:   2026000052 Utilization:  0
CYCLE:   2026000052 Utilization ex q (incomplete):  0
CYCLE:   2026500052 RDMA bytes rec:          0
CYCLE:   2026500052 RDMA total latency:          0
CYCLE:   2026500052 WDMA bytes sent:          0
CYCLE:   2026500052 WDMA total latency:          0
CYCLE:   2027000052 RDMA bytes rec:          0
CYCLE:   2027000052 RDMA total latency:          0
CYCLE:   2027000052 WDMA bytes sent:          0
CYCLE:   2027000052 WDMA total latency:          0
CYCLE:   2027500052 RDMA bytes rec:          0
CYCLE:   2027500052 RDMA total latency:          0
CYCLE:   2027500052 WDMA bytes sent:          0
CYCLE:   2027500052 WDMA total latency:          0
CYCLE:   2028000052 Utilization ld q (incomplete):  0
CYCLE:   2028000052 RDMA bytes rec:          0
CYCLE:   2028000052 Utilization st q:  0
CYCLE:   2028000052 Utilization ld q:  0
CYCLE:   2028000052 Utilization:  0
CYCLE:   2028000052 Utilization ld q:  0
CYCLE:   2028000052 Utilization st q:  0
CYCLE:   2028000052 RDMA total latency:          0
CYCLE:   2028000052 Utilization st q (incomplete):  0
CYCLE:   2028000052 WDMA bytes sent:          0
CYCLE:   2028000052 Utilization ex q:  0
CYCLE:   2028000052 Utilization ex q (incomplete):  0
CYCLE:   2028000052 Utilization st q (incomplete):  0
CYCLE:   2028000052 Utilization ld q (incomplete):  0
CYCLE:   2028000052 WDMA total latency:          0
CYCLE:   2028000052 Utilization ex q:  0
CYCLE:   2028000052 Utilization:  0
CYCLE:   2028000052 Utilization ex q (incomplete):  0
CYCLE:   2028500052 RDMA bytes rec:          0
CYCLE:   2028500052 RDMA total latency:          0
CYCLE:   2028500052 WDMA bytes sent:          0
CYCLE:   2028500052 WDMA total latency:          0
CYCLE:   2029000052 RDMA bytes rec:          0
CYCLE:   2029000052 RDMA total latency:          0
CYCLE:   2029000052 WDMA bytes sent:          0
CYCLE:   2029000052 WDMA total latency:          0
CYCLE:   2029500052 RDMA bytes rec:          0
CYCLE:   2029500052 RDMA total latency:          0
CYCLE:   2029500052 WDMA bytes sent:          0
CYCLE:   2029500052 WDMA total latency:          0
CYCLE:   2030000052 Utilization ld q (incomplete):  0
CYCLE:   2030000052 RDMA bytes rec:          0
CYCLE:   2030000052 Utilization st q:  0
CYCLE:   2030000052 Utilization ld q:  0
CYCLE:   2030000052 Utilization:  0
CYCLE:   2030000052 Utilization ld q:  0
CYCLE:   2030000052 Utilization st q:  0
CYCLE:   2030000052 RDMA total latency:          0
CYCLE:   2030000052 Utilization st q (incomplete):  0
CYCLE:   2030000052 WDMA bytes sent:          0
CYCLE:   2030000052 Utilization ex q:  0
CYCLE:   2030000052 Utilization ex q (incomplete):  0
CYCLE:   2030000052 Utilization st q (incomplete):  0
CYCLE:   2030000052 Utilization ld q (incomplete):  0
CYCLE:   2030000052 WDMA total latency:          0
CYCLE:   2030000052 Utilization ex q:  0
CYCLE:   2030000052 Utilization:  0
CYCLE:   2030000052 Utilization ex q (incomplete):  0
CYCLE:   2030500052 RDMA bytes rec:          0
CYCLE:   2030500052 RDMA total latency:          0
CYCLE:   2030500052 WDMA bytes sent:          0
CYCLE:   2030500052 WDMA total latency:          0
CYCLE:   2031000052 RDMA bytes rec:          0
CYCLE:   2031000052 RDMA total latency:          0
CYCLE:   2031000052 WDMA bytes sent:          0
CYCLE:   2031000052 WDMA total latency:          0
CYCLE:   2031500052 RDMA bytes rec:          0
CYCLE:   2031500052 RDMA total latency:          0
CYCLE:   2031500052 WDMA bytes sent:          0
CYCLE:   2031500052 WDMA total latency:          0
CYCLE:   2032000052 Utilization ld q (incomplete):  0
CYCLE:   2032000052 RDMA bytes rec:          0
CYCLE:   2032000052 Utilization st q:  0
CYCLE:   2032000052 Utilization ld q:  0
CYCLE:   2032000052 Utilization:  0
CYCLE:   2032000052 Utilization ld q:  0
CYCLE:   2032000052 Utilization st q:  0
CYCLE:   2032000052 RDMA total latency:          0
CYCLE:   2032000052 Utilization st q (incomplete):  0
CYCLE:   2032000052 WDMA bytes sent:          0
CYCLE:   2032000052 Utilization ex q:  0
CYCLE:   2032000052 Utilization ex q (incomplete):  0
CYCLE:   2032000052 Utilization st q (incomplete):  0
CYCLE:   2032000052 Utilization ld q (incomplete):  0
CYCLE:   2032000052 WDMA total latency:          0
CYCLE:   2032000052 Utilization ex q:  0
CYCLE:   2032000052 Utilization:  0
CYCLE:   2032000052 Utilization ex q (incomplete):  0
CYCLE:   2032500052 RDMA bytes rec:          0
CYCLE:   2032500052 RDMA total latency:          0
CYCLE:   2032500052 WDMA bytes sent:          0
CYCLE:   2032500052 WDMA total latency:          0
CYCLE:   2033000052 RDMA bytes rec:          0
CYCLE:   2033000052 RDMA total latency:          0
CYCLE:   2033000052 WDMA bytes sent:          0
CYCLE:   2033000052 WDMA total latency:          0
CYCLE:   2033500052 RDMA bytes rec:          0
CYCLE:   2033500052 RDMA total latency:          0
CYCLE:   2033500052 WDMA bytes sent:          0
CYCLE:   2033500052 WDMA total latency:          0
CYCLE:   2034000052 Utilization ld q (incomplete):  0
CYCLE:   2034000052 RDMA bytes rec:          0
CYCLE:   2034000052 Utilization st q:  0
CYCLE:   2034000052 Utilization ld q:  0
CYCLE:   2034000052 Utilization:  0
CYCLE:   2034000052 Utilization ld q:  0
CYCLE:   2034000052 Utilization st q:  0
CYCLE:   2034000052 RDMA total latency:          0
CYCLE:   2034000052 Utilization st q (incomplete):  0
CYCLE:   2034000052 WDMA bytes sent:          0
CYCLE:   2034000052 Utilization ex q:  0
CYCLE:   2034000052 Utilization ex q (incomplete):  0
CYCLE:   2034000052 Utilization st q (incomplete):  0
CYCLE:   2034000052 Utilization ld q (incomplete):  0
CYCLE:   2034000052 WDMA total latency:          0
CYCLE:   2034000052 Utilization ex q:  0
CYCLE:   2034000052 Utilization:  0
CYCLE:   2034000052 Utilization ex q (incomplete):  0
CYCLE:   2034500052 RDMA bytes rec:          0
CYCLE:   2034500052 RDMA total latency:          0
CYCLE:   2034500052 WDMA bytes sent:          0
CYCLE:   2034500052 WDMA total latency:          0
CYCLE:   2035000052 RDMA bytes rec:          0
CYCLE:   2035000052 RDMA total latency:          0
CYCLE:   2035000052 WDMA bytes sent:          0
CYCLE:   2035000052 WDMA total latency:          0
CYCLE:   2035500052 RDMA bytes rec:          0
CYCLE:   2035500052 RDMA total latency:          0
CYCLE:   2035500052 WDMA bytes sent:          0
CYCLE:   2035500052 WDMA total latency:          0
CYCLE:   2036000052 Utilization ld q (incomplete):  0
CYCLE:   2036000052 RDMA bytes rec:          0
CYCLE:   2036000052 Utilization st q:  0
CYCLE:   2036000052 Utilization ld q:  0
CYCLE:   2036000052 Utilization:  0
CYCLE:   2036000052 Utilization ld q:  0
CYCLE:   2036000052 Utilization st q:  0
CYCLE:   2036000052 RDMA total latency:          0
CYCLE:   2036000052 Utilization st q (incomplete):  0
CYCLE:   2036000052 WDMA bytes sent:          0
CYCLE:   2036000052 Utilization ex q:  0
CYCLE:   2036000052 Utilization ex q (incomplete):  0
CYCLE:   2036000052 Utilization st q (incomplete):  0
CYCLE:   2036000052 Utilization ld q (incomplete):  0
CYCLE:   2036000052 WDMA total latency:          0
CYCLE:   2036000052 Utilization ex q:  0
CYCLE:   2036000052 Utilization:  0
CYCLE:   2036000052 Utilization ex q (incomplete):  0
CYCLE:   2036500052 RDMA bytes rec:          0
CYCLE:   2036500052 RDMA total latency:          0
CYCLE:   2036500052 WDMA bytes sent:          0
CYCLE:   2036500052 WDMA total latency:          0
CYCLE:   2037000052 RDMA bytes rec:          0
CYCLE:   2037000052 RDMA total latency:          0
CYCLE:   2037000052 WDMA bytes sent:          0
CYCLE:   2037000052 WDMA total latency:          0
CYCLE:   2037500052 RDMA bytes rec:          0
CYCLE:   2037500052 RDMA total latency:          0
CYCLE:   2037500052 WDMA bytes sent:          0
CYCLE:   2037500052 WDMA total latency:          0
CYCLE:   2038000052 Utilization ld q (incomplete):  0
CYCLE:   2038000052 RDMA bytes rec:          0
CYCLE:   2038000052 Utilization st q:  0
CYCLE:   2038000052 Utilization ld q:  0
CYCLE:   2038000052 Utilization:  0
CYCLE:   2038000052 Utilization ld q:  0
CYCLE:   2038000052 Utilization st q:  0
CYCLE:   2038000052 RDMA total latency:          0
CYCLE:   2038000052 Utilization st q (incomplete):  0
CYCLE:   2038000052 WDMA bytes sent:          0
CYCLE:   2038000052 Utilization ex q:  0
CYCLE:   2038000052 Utilization ex q (incomplete):  0
CYCLE:   2038000052 Utilization st q (incomplete):  0
CYCLE:   2038000052 Utilization ld q (incomplete):  0
CYCLE:   2038000052 WDMA total latency:          0
CYCLE:   2038000052 Utilization ex q:  0
CYCLE:   2038000052 Utilization:  0
CYCLE:   2038000052 Utilization ex q (incomplete):  0
CYCLE:   2038500052 RDMA bytes rec:          0
CYCLE:   2038500052 RDMA total latency:          0
CYCLE:   2038500052 WDMA bytes sent:          0
CYCLE:   2038500052 WDMA total latency:          0
CYCLE:   2039000052 RDMA bytes rec:          0
CYCLE:   2039000052 RDMA total latency:          0
CYCLE:   2039000052 WDMA bytes sent:          0
CYCLE:   2039000052 WDMA total latency:          0
CYCLE:   2039500052 RDMA bytes rec:          0
CYCLE:   2039500052 RDMA total latency:          0
CYCLE:   2039500052 WDMA bytes sent:          0
CYCLE:   2039500052 WDMA total latency:          0
CYCLE:   2040000052 Utilization ld q (incomplete):  0
CYCLE:   2040000052 RDMA bytes rec:          0
CYCLE:   2040000052 Utilization st q:  0
CYCLE:   2040000052 Utilization ld q:  0
CYCLE:   2040000052 Utilization:  0
CYCLE:   2040000052 Utilization ld q:  0
CYCLE:   2040000052 Utilization st q:  0
CYCLE:   2040000052 RDMA total latency:          0
CYCLE:   2040000052 Utilization st q (incomplete):  0
CYCLE:   2040000052 WDMA bytes sent:          0
CYCLE:   2040000052 Utilization ex q:  0
CYCLE:   2040000052 Utilization ex q (incomplete):  0
CYCLE:   2040000052 Utilization st q (incomplete):  0
CYCLE:   2040000052 Utilization ld q (incomplete):  0
CYCLE:   2040000052 WDMA total latency:          0
CYCLE:   2040000052 Utilization ex q:  0
CYCLE:   2040000052 Utilization:  0
CYCLE:   2040000052 Utilization ex q (incomplete):  0
CYCLE:   2040500052 RDMA bytes rec:          0
CYCLE:   2040500052 RDMA total latency:          0
CYCLE:   2040500052 WDMA bytes sent:          0
CYCLE:   2040500052 WDMA total latency:          0
CYCLE:   2041000052 RDMA bytes rec:          0
CYCLE:   2041000052 RDMA total latency:          0
CYCLE:   2041000052 WDMA bytes sent:          0
CYCLE:   2041000052 WDMA total latency:          0
CYCLE:   2041500052 RDMA bytes rec:          0
CYCLE:   2041500052 RDMA total latency:          0
CYCLE:   2041500052 WDMA bytes sent:          0
CYCLE:   2041500052 WDMA total latency:          0
CYCLE:   2042000052 Utilization ld q (incomplete):  0
CYCLE:   2042000052 RDMA bytes rec:          0
CYCLE:   2042000052 Utilization st q:  0
CYCLE:   2042000052 Utilization ld q:  0
CYCLE:   2042000052 Utilization:  0
CYCLE:   2042000052 Utilization ld q:  0
CYCLE:   2042000052 Utilization st q:  0
CYCLE:   2042000052 RDMA total latency:          0
CYCLE:   2042000052 Utilization st q (incomplete):  0
CYCLE:   2042000052 WDMA bytes sent:          0
CYCLE:   2042000052 Utilization ex q:  0
CYCLE:   2042000052 Utilization ex q (incomplete):  0
CYCLE:   2042000052 Utilization st q (incomplete):  0
CYCLE:   2042000052 Utilization ld q (incomplete):  0
CYCLE:   2042000052 WDMA total latency:          0
CYCLE:   2042000052 Utilization ex q:  0
CYCLE:   2042000052 Utilization:  0
CYCLE:   2042000052 Utilization ex q (incomplete):  0
CYCLE:   2042500052 RDMA bytes rec:          0
CYCLE:   2042500052 RDMA total latency:          0
CYCLE:   2042500052 WDMA bytes sent:          0
CYCLE:   2042500052 WDMA total latency:          0
CYCLE:   2043000052 RDMA bytes rec:          0
CYCLE:   2043000052 RDMA total latency:          0
CYCLE:   2043000052 WDMA bytes sent:          0
CYCLE:   2043000052 WDMA total latency:          0
CYCLE:   2043500052 RDMA bytes rec:          0
CYCLE:   2043500052 RDMA total latency:          0
CYCLE:   2043500052 WDMA bytes sent:          0
CYCLE:   2043500052 WDMA total latency:          0
CYCLE:   2044000052 Utilization ld q (incomplete):  0
CYCLE:   2044000052 RDMA bytes rec:          0
CYCLE:   2044000052 Utilization st q:  0
CYCLE:   2044000052 Utilization ld q:  0
CYCLE:   2044000052 Utilization:  0
CYCLE:   2044000052 Utilization ld q:  0
CYCLE:   2044000052 Utilization st q:  0
CYCLE:   2044000052 RDMA total latency:          0
CYCLE:   2044000052 Utilization st q (incomplete):  0
CYCLE:   2044000052 WDMA bytes sent:          0
CYCLE:   2044000052 Utilization ex q:  0
CYCLE:   2044000052 Utilization ex q (incomplete):  0
CYCLE:   2044000052 Utilization st q (incomplete):  0
CYCLE:   2044000052 Utilization ld q (incomplete):  0
CYCLE:   2044000052 WDMA total latency:          0
CYCLE:   2044000052 Utilization ex q:  0
CYCLE:   2044000052 Utilization:  0
CYCLE:   2044000052 Utilization ex q (incomplete):  0
CYCLE:   2044500052 RDMA bytes rec:          0
CYCLE:   2044500052 RDMA total latency:          0
CYCLE:   2044500052 WDMA bytes sent:          0
CYCLE:   2044500052 WDMA total latency:          0
CYCLE:   2045000052 RDMA bytes rec:          0
CYCLE:   2045000052 RDMA total latency:          0
CYCLE:   2045000052 WDMA bytes sent:          0
CYCLE:   2045000052 WDMA total latency:          0
CYCLE:   2045500052 RDMA bytes rec:          0
CYCLE:   2045500052 RDMA total latency:          0
CYCLE:   2045500052 WDMA bytes sent:          0
CYCLE:   2045500052 WDMA total latency:          0
CYCLE:   2046000052 Utilization ld q (incomplete):  0
CYCLE:   2046000052 RDMA bytes rec:          0
CYCLE:   2046000052 Utilization st q:  0
CYCLE:   2046000052 Utilization ld q:  0
CYCLE:   2046000052 Utilization:  0
CYCLE:   2046000052 Utilization ld q:  0
CYCLE:   2046000052 Utilization st q:  0
CYCLE:   2046000052 RDMA total latency:          0
CYCLE:   2046000052 Utilization st q (incomplete):  0
CYCLE:   2046000052 WDMA bytes sent:          0
CYCLE:   2046000052 Utilization ex q:  0
CYCLE:   2046000052 Utilization ex q (incomplete):  0
CYCLE:   2046000052 Utilization st q (incomplete):  0
CYCLE:   2046000052 Utilization ld q (incomplete):  0
CYCLE:   2046000052 WDMA total latency:          0
CYCLE:   2046000052 Utilization ex q:  0
CYCLE:   2046000052 Utilization:  0
CYCLE:   2046000052 Utilization ex q (incomplete):  0
CYCLE:   2046500052 RDMA bytes rec:          0
CYCLE:   2046500052 RDMA total latency:          0
CYCLE:   2046500052 WDMA bytes sent:          0
CYCLE:   2046500052 WDMA total latency:          0
CYCLE:   2047000052 RDMA bytes rec:          0
CYCLE:   2047000052 RDMA total latency:          0
CYCLE:   2047000052 WDMA bytes sent:          0
CYCLE:   2047000052 WDMA total latency:          0
CYCLE:   2047500052 RDMA bytes rec:          0
CYCLE:   2047500052 RDMA total latency:          0
CYCLE:   2047500052 WDMA bytes sent:          0
CYCLE:   2047500052 WDMA total latency:          0
CYCLE:   2048000052 Utilization ld q (incomplete):  0
CYCLE:   2048000052 RDMA bytes rec:          0
CYCLE:   2048000052 Utilization st q:  0
CYCLE:   2048000052 Utilization ld q:  0
CYCLE:   2048000052 Utilization:  0
CYCLE:   2048000052 Utilization ld q:  0
CYCLE:   2048000052 Utilization st q:  0
CYCLE:   2048000052 RDMA total latency:          0
CYCLE:   2048000052 Utilization st q (incomplete):  0
CYCLE:   2048000052 WDMA bytes sent:          0
CYCLE:   2048000052 Utilization ex q:  0
CYCLE:   2048000052 Utilization ex q (incomplete):  0
CYCLE:   2048000052 Utilization st q (incomplete):  0
CYCLE:   2048000052 Utilization ld q (incomplete):  0
CYCLE:   2048000052 WDMA total latency:          0
CYCLE:   2048000052 Utilization ex q:  0
CYCLE:   2048000052 Utilization:  0
CYCLE:   2048000052 Utilization ex q (incomplete):  0
CYCLE:   2048500052 RDMA bytes rec:          0
CYCLE:   2048500052 RDMA total latency:          0
CYCLE:   2048500052 WDMA bytes sent:          0
CYCLE:   2048500052 WDMA total latency:          0
CYCLE:   2049000052 RDMA bytes rec:          0
CYCLE:   2049000052 RDMA total latency:          0
CYCLE:   2049000052 WDMA bytes sent:          0
CYCLE:   2049000052 WDMA total latency:          0
CYCLE:   2049500052 RDMA bytes rec:          0
CYCLE:   2049500052 RDMA total latency:          0
CYCLE:   2049500052 WDMA bytes sent:          0
CYCLE:   2049500052 WDMA total latency:          0
CYCLE:   2050000052 Utilization ld q (incomplete):  0
CYCLE:   2050000052 RDMA bytes rec:          0
CYCLE:   2050000052 Utilization st q:  0
CYCLE:   2050000052 Utilization ld q:  0
CYCLE:   2050000052 Utilization:  0
CYCLE:   2050000052 Utilization ld q:  0
CYCLE:   2050000052 Utilization st q:  0
CYCLE:   2050000052 RDMA total latency:          0
CYCLE:   2050000052 Utilization st q (incomplete):  0
CYCLE:   2050000052 WDMA bytes sent:          0
CYCLE:   2050000052 Utilization ex q:  0
CYCLE:   2050000052 Utilization ex q (incomplete):  0
CYCLE:   2050000052 Utilization st q (incomplete):  0
CYCLE:   2050000052 Utilization ld q (incomplete):  0
CYCLE:   2050000052 WDMA total latency:          0
CYCLE:   2050000052 Utilization ex q:  0
CYCLE:   2050000052 Utilization:  0
CYCLE:   2050000052 Utilization ex q (incomplete):  0
CYCLE:   2050500052 RDMA bytes rec:          0
CYCLE:   2050500052 RDMA total latency:          0
CYCLE:   2050500052 WDMA bytes sent:          0
CYCLE:   2050500052 WDMA total latency:          0
CYCLE:   2051000052 RDMA bytes rec:          0
CYCLE:   2051000052 RDMA total latency:          0
CYCLE:   2051000052 WDMA bytes sent:          0
CYCLE:   2051000052 WDMA total latency:          0
CYCLE:   2051500052 RDMA bytes rec:          0
CYCLE:   2051500052 RDMA total latency:          0
CYCLE:   2051500052 WDMA bytes sent:          0
CYCLE:   2051500052 WDMA total latency:          0
CYCLE:   2052000052 Utilization ld q (incomplete):  0
CYCLE:   2052000052 RDMA bytes rec:          0
CYCLE:   2052000052 Utilization st q:  0
CYCLE:   2052000052 Utilization ld q:  0
CYCLE:   2052000052 Utilization:  0
CYCLE:   2052000052 Utilization ld q:  0
CYCLE:   2052000052 Utilization st q:  0
CYCLE:   2052000052 RDMA total latency:          0
CYCLE:   2052000052 Utilization st q (incomplete):  0
CYCLE:   2052000052 WDMA bytes sent:          0
CYCLE:   2052000052 Utilization ex q:  0
CYCLE:   2052000052 Utilization ex q (incomplete):  0
CYCLE:   2052000052 Utilization st q (incomplete):  0
CYCLE:   2052000052 Utilization ld q (incomplete):  0
CYCLE:   2052000052 WDMA total latency:          0
CYCLE:   2052000052 Utilization ex q:  0
CYCLE:   2052000052 Utilization:  0
CYCLE:   2052000052 Utilization ex q (incomplete):  0
CYCLE:   2052500052 RDMA bytes rec:          0
CYCLE:   2052500052 RDMA total latency:          0
CYCLE:   2052500052 WDMA bytes sent:          0
CYCLE:   2052500052 WDMA total latency:          0
CYCLE:   2053000052 RDMA bytes rec:          0
CYCLE:   2053000052 RDMA total latency:          0
CYCLE:   2053000052 WDMA bytes sent:          0
CYCLE:   2053000052 WDMA total latency:          0
CYCLE:   2053500052 RDMA bytes rec:          0
CYCLE:   2053500052 RDMA total latency:          0
CYCLE:   2053500052 WDMA bytes sent:          0
CYCLE:   2053500052 WDMA total latency:          0
CYCLE:   2054000052 Utilization ld q (incomplete):  0
CYCLE:   2054000052 RDMA bytes rec:          0
CYCLE:   2054000052 Utilization st q:  0
CYCLE:   2054000052 Utilization ld q:  0
CYCLE:   2054000052 Utilization:  0
CYCLE:   2054000052 Utilization ld q:  0
CYCLE:   2054000052 Utilization st q:  0
CYCLE:   2054000052 RDMA total latency:          0
CYCLE:   2054000052 Utilization st q (incomplete):  0
CYCLE:   2054000052 WDMA bytes sent:          0
CYCLE:   2054000052 Utilization ex q:  0
CYCLE:   2054000052 Utilization ex q (incomplete):  0
CYCLE:   2054000052 Utilization st q (incomplete):  0
CYCLE:   2054000052 Utilization ld q (incomplete):  0
CYCLE:   2054000052 WDMA total latency:          0
CYCLE:   2054000052 Utilization ex q:  0
CYCLE:   2054000052 Utilization:  0
CYCLE:   2054000052 Utilization ex q (incomplete):  0
CYCLE:   2054500052 RDMA bytes rec:          0
CYCLE:   2054500052 RDMA total latency:          0
CYCLE:   2054500052 WDMA bytes sent:          0
CYCLE:   2054500052 WDMA total latency:          0
CYCLE:   2055000052 RDMA bytes rec:          0
CYCLE:   2055000052 RDMA total latency:          0
CYCLE:   2055000052 WDMA bytes sent:          0
CYCLE:   2055000052 WDMA total latency:          0
CYCLE:   2055500052 RDMA bytes rec:          0
CYCLE:   2055500052 RDMA total latency:          0
CYCLE:   2055500052 WDMA bytes sent:          0
CYCLE:   2055500052 WDMA total latency:          0
CYCLE:   2056000052 Utilization ld q (incomplete):  0
CYCLE:   2056000052 RDMA bytes rec:          0
CYCLE:   2056000052 Utilization st q:  0
CYCLE:   2056000052 Utilization ld q:  0
CYCLE:   2056000052 Utilization:  0
CYCLE:   2056000052 Utilization ld q:  0
CYCLE:   2056000052 Utilization st q:  0
CYCLE:   2056000052 RDMA total latency:          0
CYCLE:   2056000052 Utilization st q (incomplete):  0
CYCLE:   2056000052 WDMA bytes sent:          0
CYCLE:   2056000052 Utilization ex q:  0
CYCLE:   2056000052 Utilization ex q (incomplete):  0
CYCLE:   2056000052 Utilization st q (incomplete):  0
CYCLE:   2056000052 Utilization ld q (incomplete):  0
CYCLE:   2056000052 WDMA total latency:          0
CYCLE:   2056000052 Utilization ex q:  0
CYCLE:   2056000052 Utilization:  0
CYCLE:   2056000052 Utilization ex q (incomplete):  0
CYCLE:   2056500052 RDMA bytes rec:          0
CYCLE:   2056500052 RDMA total latency:          0
CYCLE:   2056500052 WDMA bytes sent:          0
CYCLE:   2056500052 WDMA total latency:          0
CYCLE:   2057000052 RDMA bytes rec:          0
CYCLE:   2057000052 RDMA total latency:          0
CYCLE:   2057000052 WDMA bytes sent:          0
CYCLE:   2057000052 WDMA total latency:          0
CYCLE:   2057500052 RDMA bytes rec:          0
CYCLE:   2057500052 RDMA total latency:          0
CYCLE:   2057500052 WDMA bytes sent:          0
CYCLE:   2057500052 WDMA total latency:          0
CYCLE:   2058000052 Utilization ld q (incomplete):  0
CYCLE:   2058000052 RDMA bytes rec:          0
CYCLE:   2058000052 Utilization st q:  0
CYCLE:   2058000052 Utilization ld q:  0
CYCLE:   2058000052 Utilization:  0
CYCLE:   2058000052 Utilization ld q:  0
CYCLE:   2058000052 Utilization st q:  0
CYCLE:   2058000052 RDMA total latency:          0
CYCLE:   2058000052 Utilization st q (incomplete):  0
CYCLE:   2058000052 WDMA bytes sent:          0
CYCLE:   2058000052 Utilization ex q:  0
CYCLE:   2058000052 Utilization ex q (incomplete):  0
CYCLE:   2058000052 Utilization st q (incomplete):  0
CYCLE:   2058000052 Utilization ld q (incomplete):  0
CYCLE:   2058000052 WDMA total latency:          0
CYCLE:   2058000052 Utilization ex q:  0
CYCLE:   2058000052 Utilization:  0
CYCLE:   2058000052 Utilization ex q (incomplete):  0
CYCLE:   2058500052 RDMA bytes rec:          0
CYCLE:   2058500052 RDMA total latency:          0
CYCLE:   2058500052 WDMA bytes sent:          0
CYCLE:   2058500052 WDMA total latency:          0
CYCLE:   2059000052 RDMA bytes rec:          0
CYCLE:   2059000052 RDMA total latency:          0
CYCLE:   2059000052 WDMA bytes sent:          0
CYCLE:   2059000052 WDMA total latency:          0
CYCLE:   2059500052 RDMA bytes rec:          0
CYCLE:   2059500052 RDMA total latency:          0
CYCLE:   2059500052 WDMA bytes sent:          0
CYCLE:   2059500052 WDMA total latency:          0
CYCLE:   2060000052 Utilization ld q (incomplete):  0
CYCLE:   2060000052 RDMA bytes rec:          0
CYCLE:   2060000052 Utilization st q:  0
CYCLE:   2060000052 Utilization ld q:  0
CYCLE:   2060000052 Utilization:  0
CYCLE:   2060000052 Utilization ld q:  0
CYCLE:   2060000052 Utilization st q:  0
CYCLE:   2060000052 RDMA total latency:          0
CYCLE:   2060000052 Utilization st q (incomplete):  0
CYCLE:   2060000052 WDMA bytes sent:          0
CYCLE:   2060000052 Utilization ex q:  0
CYCLE:   2060000052 Utilization ex q (incomplete):  0
CYCLE:   2060000052 Utilization st q (incomplete):  0
CYCLE:   2060000052 Utilization ld q (incomplete):  0
CYCLE:   2060000052 WDMA total latency:          0
CYCLE:   2060000052 Utilization ex q:  0
CYCLE:   2060000052 Utilization:  0
CYCLE:   2060000052 Utilization ex q (incomplete):  0
CYCLE:   2060500052 RDMA bytes rec:          0
CYCLE:   2060500052 RDMA total latency:          0
CYCLE:   2060500052 WDMA bytes sent:          0
CYCLE:   2060500052 WDMA total latency:          0
CYCLE:   2061000052 RDMA bytes rec:          0
CYCLE:   2061000052 RDMA total latency:          0
CYCLE:   2061000052 WDMA bytes sent:          0
CYCLE:   2061000052 WDMA total latency:          0
CYCLE:   2061500052 RDMA bytes rec:          0
CYCLE:   2061500052 RDMA total latency:          0
CYCLE:   2061500052 WDMA bytes sent:          0
CYCLE:   2061500052 WDMA total latency:          0
CYCLE:   2062000052 Utilization ld q (incomplete):  0
CYCLE:   2062000052 RDMA bytes rec:          0
CYCLE:   2062000052 Utilization st q:  0
CYCLE:   2062000052 Utilization ld q:  0
CYCLE:   2062000052 Utilization:  0
CYCLE:   2062000052 Utilization ld q:  0
CYCLE:   2062000052 Utilization st q:  0
CYCLE:   2062000052 RDMA total latency:          0
CYCLE:   2062000052 Utilization st q (incomplete):  0
CYCLE:   2062000052 WDMA bytes sent:          0
CYCLE:   2062000052 Utilization ex q:  0
CYCLE:   2062000052 Utilization ex q (incomplete):  0
CYCLE:   2062000052 Utilization st q (incomplete):  0
CYCLE:   2062000052 Utilization ld q (incomplete):  0
CYCLE:   2062000052 WDMA total latency:          0
CYCLE:   2062000052 Utilization ex q:  0
CYCLE:   2062000052 Utilization:  0
CYCLE:   2062000052 Utilization ex q (incomplete):  0
CYCLE:   2062500052 RDMA bytes rec:          0
CYCLE:   2062500052 RDMA total latency:          0
CYCLE:   2062500052 WDMA bytes sent:          0
CYCLE:   2062500052 WDMA total latency:          0
CYCLE:   2063000052 RDMA bytes rec:          0
CYCLE:   2063000052 RDMA total latency:          0
CYCLE:   2063000052 WDMA bytes sent:          0
CYCLE:   2063000052 WDMA total latency:          0
CYCLE:   2063500052 RDMA bytes rec:          0
CYCLE:   2063500052 RDMA total latency:          0
CYCLE:   2063500052 WDMA bytes sent:          0
CYCLE:   2063500052 WDMA total latency:          0
CYCLE:   2064000052 Utilization ld q (incomplete):  0
CYCLE:   2064000052 RDMA bytes rec:          0
CYCLE:   2064000052 Utilization st q:  0
CYCLE:   2064000052 Utilization ld q:  0
CYCLE:   2064000052 Utilization:  0
CYCLE:   2064000052 Utilization ld q:  0
CYCLE:   2064000052 Utilization st q:  0
CYCLE:   2064000052 RDMA total latency:          0
CYCLE:   2064000052 Utilization st q (incomplete):  0
CYCLE:   2064000052 WDMA bytes sent:          0
CYCLE:   2064000052 Utilization ex q:  0
CYCLE:   2064000052 Utilization ex q (incomplete):  0
CYCLE:   2064000052 Utilization st q (incomplete):  0
CYCLE:   2064000052 Utilization ld q (incomplete):  0
CYCLE:   2064000052 WDMA total latency:          0
CYCLE:   2064000052 Utilization ex q:  0
CYCLE:   2064000052 Utilization:  0
CYCLE:   2064000052 Utilization ex q (incomplete):  0
CYCLE:   2064500052 RDMA bytes rec:          0
CYCLE:   2064500052 RDMA total latency:          0
CYCLE:   2064500052 WDMA bytes sent:          0
CYCLE:   2064500052 WDMA total latency:          0
CYCLE:   2065000052 RDMA bytes rec:          0
CYCLE:   2065000052 RDMA total latency:          0
CYCLE:   2065000052 WDMA bytes sent:          0
CYCLE:   2065000052 WDMA total latency:          0
CYCLE:   2065500052 RDMA bytes rec:          0
CYCLE:   2065500052 RDMA total latency:          0
CYCLE:   2065500052 WDMA bytes sent:          0
CYCLE:   2065500052 WDMA total latency:          0
CYCLE:   2066000052 Utilization ld q (incomplete):  0
CYCLE:   2066000052 RDMA bytes rec:          0
CYCLE:   2066000052 Utilization st q:  0
CYCLE:   2066000052 Utilization ld q:  0
CYCLE:   2066000052 Utilization:  0
CYCLE:   2066000052 Utilization ld q:  0
CYCLE:   2066000052 Utilization st q:  0
CYCLE:   2066000052 RDMA total latency:          0
CYCLE:   2066000052 Utilization st q (incomplete):  0
CYCLE:   2066000052 WDMA bytes sent:          0
CYCLE:   2066000052 Utilization ex q:  0
CYCLE:   2066000052 Utilization ex q (incomplete):  0
CYCLE:   2066000052 Utilization st q (incomplete):  0
CYCLE:   2066000052 Utilization ld q (incomplete):  0
CYCLE:   2066000052 WDMA total latency:          0
CYCLE:   2066000052 Utilization ex q:  0
CYCLE:   2066000052 Utilization:  0
CYCLE:   2066000052 Utilization ex q (incomplete):  0
CYCLE:   2066500052 RDMA bytes rec:          0
CYCLE:   2066500052 RDMA total latency:          0
CYCLE:   2066500052 WDMA bytes sent:          0
CYCLE:   2066500052 WDMA total latency:          0
CYCLE:   2067000052 RDMA bytes rec:          0
CYCLE:   2067000052 RDMA total latency:          0
CYCLE:   2067000052 WDMA bytes sent:          0
CYCLE:   2067000052 WDMA total latency:          0
CYCLE:   2067500052 RDMA bytes rec:          0
CYCLE:   2067500052 RDMA total latency:          0
CYCLE:   2067500052 WDMA bytes sent:          0
CYCLE:   2067500052 WDMA total latency:          0
CYCLE:   2068000052 Utilization ld q (incomplete):  0
CYCLE:   2068000052 RDMA bytes rec:          0
CYCLE:   2068000052 Utilization st q:  0
CYCLE:   2068000052 Utilization ld q:  0
CYCLE:   2068000052 Utilization:  0
CYCLE:   2068000052 Utilization ld q:  0
CYCLE:   2068000052 Utilization st q:  0
CYCLE:   2068000052 RDMA total latency:          0
CYCLE:   2068000052 Utilization st q (incomplete):  0
CYCLE:   2068000052 WDMA bytes sent:          0
CYCLE:   2068000052 Utilization ex q:  0
CYCLE:   2068000052 Utilization ex q (incomplete):  0
CYCLE:   2068000052 Utilization st q (incomplete):  0
CYCLE:   2068000052 Utilization ld q (incomplete):  0
CYCLE:   2068000052 WDMA total latency:          0
CYCLE:   2068000052 Utilization ex q:  0
CYCLE:   2068000052 Utilization:  0
CYCLE:   2068000052 Utilization ex q (incomplete):  0
CYCLE:   2068500052 RDMA bytes rec:          0
CYCLE:   2068500052 RDMA total latency:          0
CYCLE:   2068500052 WDMA bytes sent:          0
CYCLE:   2068500052 WDMA total latency:          0
CYCLE:   2069000052 RDMA bytes rec:          0
CYCLE:   2069000052 RDMA total latency:          0
CYCLE:   2069000052 WDMA bytes sent:          0
CYCLE:   2069000052 WDMA total latency:          0
CYCLE:   2069500052 RDMA bytes rec:          0
CYCLE:   2069500052 RDMA total latency:          0
CYCLE:   2069500052 WDMA bytes sent:          0
CYCLE:   2069500052 WDMA total latency:          0
CYCLE:   2070000052 Utilization ld q (incomplete):  0
CYCLE:   2070000052 RDMA bytes rec:          0
CYCLE:   2070000052 Utilization st q:  0
CYCLE:   2070000052 Utilization ld q:  0
CYCLE:   2070000052 Utilization:  0
CYCLE:   2070000052 Utilization ld q:  0
CYCLE:   2070000052 Utilization st q:  0
CYCLE:   2070000052 RDMA total latency:          0
CYCLE:   2070000052 Utilization st q (incomplete):  0
CYCLE:   2070000052 WDMA bytes sent:          0
CYCLE:   2070000052 Utilization ex q:  0
CYCLE:   2070000052 Utilization ex q (incomplete):  0
CYCLE:   2070000052 Utilization st q (incomplete):  0
CYCLE:   2070000052 Utilization ld q (incomplete):  0
CYCLE:   2070000052 WDMA total latency:          0
CYCLE:   2070000052 Utilization ex q:  0
CYCLE:   2070000052 Utilization:  0
CYCLE:   2070000052 Utilization ex q (incomplete):  0
CYCLE:   2070500052 RDMA bytes rec:          0
CYCLE:   2070500052 RDMA total latency:          0
CYCLE:   2070500052 WDMA bytes sent:          0
CYCLE:   2070500052 WDMA total latency:          0
CYCLE:   2071000052 RDMA bytes rec:          0
CYCLE:   2071000052 RDMA total latency:          0
CYCLE:   2071000052 WDMA bytes sent:          0
CYCLE:   2071000052 WDMA total latency:          0
CYCLE:   2071500052 RDMA bytes rec:          0
CYCLE:   2071500052 RDMA total latency:          0
CYCLE:   2071500052 WDMA bytes sent:          0
CYCLE:   2071500052 WDMA total latency:          0
CYCLE:   2072000052 Utilization ld q (incomplete):  0
CYCLE:   2072000052 RDMA bytes rec:          0
CYCLE:   2072000052 Utilization st q:  0
CYCLE:   2072000052 Utilization ld q:  0
CYCLE:   2072000052 Utilization:  0
CYCLE:   2072000052 Utilization ld q:  0
CYCLE:   2072000052 Utilization st q:  0
CYCLE:   2072000052 RDMA total latency:          0
CYCLE:   2072000052 Utilization st q (incomplete):  0
CYCLE:   2072000052 WDMA bytes sent:          0
CYCLE:   2072000052 Utilization ex q:  0
CYCLE:   2072000052 Utilization ex q (incomplete):  0
CYCLE:   2072000052 Utilization st q (incomplete):  0
CYCLE:   2072000052 Utilization ld q (incomplete):  0
CYCLE:   2072000052 WDMA total latency:          0
CYCLE:   2072000052 Utilization ex q:  0
CYCLE:   2072000052 Utilization:  0
CYCLE:   2072000052 Utilization ex q (incomplete):  0
CYCLE:   2072500052 RDMA bytes rec:          0
CYCLE:   2072500052 RDMA total latency:          0
CYCLE:   2072500052 WDMA bytes sent:          0
CYCLE:   2072500052 WDMA total latency:          0
CYCLE:   2073000052 RDMA bytes rec:          0
CYCLE:   2073000052 RDMA total latency:          0
CYCLE:   2073000052 WDMA bytes sent:          0
CYCLE:   2073000052 WDMA total latency:          0
CYCLE:   2073500052 RDMA bytes rec:          0
CYCLE:   2073500052 RDMA total latency:          0
CYCLE:   2073500052 WDMA bytes sent:          0
CYCLE:   2073500052 WDMA total latency:          0
CYCLE:   2074000052 Utilization ld q (incomplete):  0
CYCLE:   2074000052 RDMA bytes rec:          0
CYCLE:   2074000052 Utilization st q:  0
CYCLE:   2074000052 Utilization ld q:  0
CYCLE:   2074000052 Utilization:  0
CYCLE:   2074000052 Utilization ld q:  0
CYCLE:   2074000052 Utilization st q:  0
CYCLE:   2074000052 RDMA total latency:          0
CYCLE:   2074000052 Utilization st q (incomplete):  0
CYCLE:   2074000052 WDMA bytes sent:          0
CYCLE:   2074000052 Utilization ex q:  0
CYCLE:   2074000052 Utilization ex q (incomplete):  0
CYCLE:   2074000052 Utilization st q (incomplete):  0
CYCLE:   2074000052 Utilization ld q (incomplete):  0
CYCLE:   2074000052 WDMA total latency:          0
CYCLE:   2074000052 Utilization ex q:  0
CYCLE:   2074000052 Utilization:  0
CYCLE:   2074000052 Utilization ex q (incomplete):  0
CYCLE:   2074500052 RDMA bytes rec:          0
CYCLE:   2074500052 RDMA total latency:          0
CYCLE:   2074500052 WDMA bytes sent:          0
CYCLE:   2074500052 WDMA total latency:          0
CYCLE:   2075000052 RDMA bytes rec:          0
CYCLE:   2075000052 RDMA total latency:          0
CYCLE:   2075000052 WDMA bytes sent:          0
CYCLE:   2075000052 WDMA total latency:          0
CYCLE:   2075500052 RDMA bytes rec:          0
CYCLE:   2075500052 RDMA total latency:          0
CYCLE:   2075500052 WDMA bytes sent:          0
CYCLE:   2075500052 WDMA total latency:          0
CYCLE:   2076000052 Utilization ld q (incomplete):  0
CYCLE:   2076000052 RDMA bytes rec:          0
CYCLE:   2076000052 Utilization st q:  0
CYCLE:   2076000052 Utilization ld q:  0
CYCLE:   2076000052 Utilization:  0
CYCLE:   2076000052 Utilization ld q:  0
CYCLE:   2076000052 Utilization st q:  0
CYCLE:   2076000052 RDMA total latency:          0
CYCLE:   2076000052 Utilization st q (incomplete):  0
CYCLE:   2076000052 WDMA bytes sent:          0
CYCLE:   2076000052 Utilization ex q:  0
CYCLE:   2076000052 Utilization ex q (incomplete):  0
CYCLE:   2076000052 Utilization st q (incomplete):  0
CYCLE:   2076000052 Utilization ld q (incomplete):  0
CYCLE:   2076000052 WDMA total latency:          0
CYCLE:   2076000052 Utilization ex q:  0
CYCLE:   2076000052 Utilization:  0
CYCLE:   2076000052 Utilization ex q (incomplete):  0
CYCLE:   2076500052 RDMA bytes rec:          0
CYCLE:   2076500052 RDMA total latency:          0
CYCLE:   2076500052 WDMA bytes sent:          0
CYCLE:   2076500052 WDMA total latency:          0
CYCLE:   2077000052 RDMA bytes rec:          0
CYCLE:   2077000052 RDMA total latency:          0
CYCLE:   2077000052 WDMA bytes sent:          0
CYCLE:   2077000052 WDMA total latency:          0
CYCLE:   2077500052 RDMA bytes rec:          0
CYCLE:   2077500052 RDMA total latency:          0
CYCLE:   2077500052 WDMA bytes sent:          0
CYCLE:   2077500052 WDMA total latency:          0
CYCLE:   2078000052 Utilization ld q (incomplete):  0
CYCLE:   2078000052 RDMA bytes rec:          0
CYCLE:   2078000052 Utilization st q:  0
CYCLE:   2078000052 Utilization ld q:  0
CYCLE:   2078000052 Utilization:  0
CYCLE:   2078000052 Utilization ld q:  0
CYCLE:   2078000052 Utilization st q:  0
CYCLE:   2078000052 RDMA total latency:          0
CYCLE:   2078000052 Utilization st q (incomplete):  0
CYCLE:   2078000052 WDMA bytes sent:          0
CYCLE:   2078000052 Utilization ex q:  0
CYCLE:   2078000052 Utilization ex q (incomplete):  0
CYCLE:   2078000052 Utilization st q (incomplete):  0
CYCLE:   2078000052 Utilization ld q (incomplete):  0
CYCLE:   2078000052 WDMA total latency:          0
CYCLE:   2078000052 Utilization ex q:  0
CYCLE:   2078000052 Utilization:  0
CYCLE:   2078000052 Utilization ex q (incomplete):  0
CYCLE:   2078500052 RDMA bytes rec:          0
CYCLE:   2078500052 RDMA total latency:          0
CYCLE:   2078500052 WDMA bytes sent:          0
CYCLE:   2078500052 WDMA total latency:          0
CYCLE:   2079000052 RDMA bytes rec:          0
CYCLE:   2079000052 RDMA total latency:          0
CYCLE:   2079000052 WDMA bytes sent:          0
CYCLE:   2079000052 WDMA total latency:          0
CYCLE:   2079500052 RDMA bytes rec:          0
CYCLE:   2079500052 RDMA total latency:          0
CYCLE:   2079500052 WDMA bytes sent:          0
CYCLE:   2079500052 WDMA total latency:          0
CYCLE:   2080000052 Utilization ld q (incomplete):  0
CYCLE:   2080000052 RDMA bytes rec:          0
CYCLE:   2080000052 Utilization st q:  0
CYCLE:   2080000052 Utilization ld q:  0
CYCLE:   2080000052 Utilization:  0
CYCLE:   2080000052 Utilization ld q:  0
CYCLE:   2080000052 Utilization st q:  0
CYCLE:   2080000052 RDMA total latency:          0
CYCLE:   2080000052 Utilization st q (incomplete):  0
CYCLE:   2080000052 WDMA bytes sent:          0
CYCLE:   2080000052 Utilization ex q:  0
CYCLE:   2080000052 Utilization ex q (incomplete):  0
CYCLE:   2080000052 Utilization st q (incomplete):  0
CYCLE:   2080000052 Utilization ld q (incomplete):  0
CYCLE:   2080000052 WDMA total latency:          0
CYCLE:   2080000052 Utilization ex q:  0
CYCLE:   2080000052 Utilization:  0
CYCLE:   2080000052 Utilization ex q (incomplete):  0
CYCLE:   2080500052 RDMA bytes rec:          0
CYCLE:   2080500052 RDMA total latency:          0
CYCLE:   2080500052 WDMA bytes sent:          0
CYCLE:   2080500052 WDMA total latency:          0
CYCLE:   2081000052 RDMA bytes rec:          0
CYCLE:   2081000052 RDMA total latency:          0
CYCLE:   2081000052 WDMA bytes sent:          0
CYCLE:   2081000052 WDMA total latency:          0
CYCLE:   2081500052 RDMA bytes rec:          0
CYCLE:   2081500052 RDMA total latency:          0
CYCLE:   2081500052 WDMA bytes sent:          0
CYCLE:   2081500052 WDMA total latency:          0
CYCLE:   2082000052 Utilization ld q (incomplete):  0
CYCLE:   2082000052 RDMA bytes rec:          0
CYCLE:   2082000052 Utilization st q:  0
CYCLE:   2082000052 Utilization ld q:  0
CYCLE:   2082000052 Utilization:  0
CYCLE:   2082000052 Utilization ld q:  0
CYCLE:   2082000052 Utilization st q:  0
CYCLE:   2082000052 RDMA total latency:          0
CYCLE:   2082000052 Utilization st q (incomplete):  0
CYCLE:   2082000052 WDMA bytes sent:          0
CYCLE:   2082000052 Utilization ex q:  0
CYCLE:   2082000052 Utilization ex q (incomplete):  0
CYCLE:   2082000052 Utilization st q (incomplete):  0
CYCLE:   2082000052 Utilization ld q (incomplete):  0
CYCLE:   2082000052 WDMA total latency:          0
CYCLE:   2082000052 Utilization ex q:  0
CYCLE:   2082000052 Utilization:  0
CYCLE:   2082000052 Utilization ex q (incomplete):  0
CYCLE:   2082500052 RDMA bytes rec:          0
CYCLE:   2082500052 RDMA total latency:          0
CYCLE:   2082500052 WDMA bytes sent:          0
CYCLE:   2082500052 WDMA total latency:          0
CYCLE:   2083000052 RDMA bytes rec:          0
CYCLE:   2083000052 RDMA total latency:          0
CYCLE:   2083000052 WDMA bytes sent:          0
CYCLE:   2083000052 WDMA total latency:          0
CYCLE:   2083500052 RDMA bytes rec:          0
CYCLE:   2083500052 RDMA total latency:          0
CYCLE:   2083500052 WDMA bytes sent:          0
CYCLE:   2083500052 WDMA total latency:          0
CYCLE:   2084000052 Utilization ld q (incomplete):  0
CYCLE:   2084000052 RDMA bytes rec:          0
CYCLE:   2084000052 Utilization st q:  0
CYCLE:   2084000052 Utilization ld q:  0
CYCLE:   2084000052 Utilization:  0
CYCLE:   2084000052 Utilization ld q:  0
CYCLE:   2084000052 Utilization st q:  0
CYCLE:   2084000052 RDMA total latency:          0
CYCLE:   2084000052 Utilization st q (incomplete):  0
CYCLE:   2084000052 WDMA bytes sent:          0
CYCLE:   2084000052 Utilization ex q:  0
CYCLE:   2084000052 Utilization ex q (incomplete):  0
CYCLE:   2084000052 Utilization st q (incomplete):  0
CYCLE:   2084000052 Utilization ld q (incomplete):  0
CYCLE:   2084000052 WDMA total latency:          0
CYCLE:   2084000052 Utilization ex q:  0
CYCLE:   2084000052 Utilization:  0
CYCLE:   2084000052 Utilization ex q (incomplete):  0
CYCLE:   2084500052 RDMA bytes rec:          0
CYCLE:   2084500052 RDMA total latency:          0
CYCLE:   2084500052 WDMA bytes sent:          0
CYCLE:   2084500052 WDMA total latency:          0
CYCLE:   2085000052 RDMA bytes rec:          0
CYCLE:   2085000052 RDMA total latency:          0
CYCLE:   2085000052 WDMA bytes sent:          0
CYCLE:   2085000052 WDMA total latency:          0
CYCLE:   2085500052 RDMA bytes rec:          0
CYCLE:   2085500052 RDMA total latency:          0
CYCLE:   2085500052 WDMA bytes sent:          0
CYCLE:   2085500052 WDMA total latency:          0
CYCLE:   2086000052 Utilization ld q (incomplete):  0
CYCLE:   2086000052 RDMA bytes rec:          0
CYCLE:   2086000052 Utilization st q:  0
CYCLE:   2086000052 Utilization ld q:  0
CYCLE:   2086000052 Utilization:  0
CYCLE:   2086000052 Utilization ld q:  0
CYCLE:   2086000052 Utilization st q:  0
CYCLE:   2086000052 RDMA total latency:          0
CYCLE:   2086000052 Utilization st q (incomplete):  0
CYCLE:   2086000052 WDMA bytes sent:          0
CYCLE:   2086000052 Utilization ex q:  0
CYCLE:   2086000052 Utilization ex q (incomplete):  0
CYCLE:   2086000052 Utilization st q (incomplete):  0
CYCLE:   2086000052 Utilization ld q (incomplete):  0
CYCLE:   2086000052 WDMA total latency:          0
CYCLE:   2086000052 Utilization ex q:  0
CYCLE:   2086000052 Utilization:  0
CYCLE:   2086000052 Utilization ex q (incomplete):  0
CYCLE:   2086500052 RDMA bytes rec:          0
CYCLE:   2086500052 RDMA total latency:          0
CYCLE:   2086500052 WDMA bytes sent:          0
CYCLE:   2086500052 WDMA total latency:          0
CYCLE:   2087000052 RDMA bytes rec:          0
CYCLE:   2087000052 RDMA total latency:          0
CYCLE:   2087000052 WDMA bytes sent:          0
CYCLE:   2087000052 WDMA total latency:          0
CYCLE:   2087500052 RDMA bytes rec:          0
CYCLE:   2087500052 RDMA total latency:          0
CYCLE:   2087500052 WDMA bytes sent:          0
CYCLE:   2087500052 WDMA total latency:          0
CYCLE:   2088000052 Utilization ld q (incomplete):  0
CYCLE:   2088000052 RDMA bytes rec:          0
CYCLE:   2088000052 Utilization st q:  0
CYCLE:   2088000052 Utilization ld q:  0
CYCLE:   2088000052 Utilization:  0
CYCLE:   2088000052 Utilization ld q:  0
CYCLE:   2088000052 Utilization st q:  0
CYCLE:   2088000052 RDMA total latency:          0
CYCLE:   2088000052 Utilization st q (incomplete):  0
CYCLE:   2088000052 WDMA bytes sent:          0
CYCLE:   2088000052 Utilization ex q:  0
CYCLE:   2088000052 Utilization ex q (incomplete):  0
CYCLE:   2088000052 Utilization st q (incomplete):  0
CYCLE:   2088000052 Utilization ld q (incomplete):  0
CYCLE:   2088000052 WDMA total latency:          0
CYCLE:   2088000052 Utilization ex q:  0
CYCLE:   2088000052 Utilization:  0
CYCLE:   2088000052 Utilization ex q (incomplete):  0
CYCLE:   2088500052 RDMA bytes rec:          0
CYCLE:   2088500052 RDMA total latency:          0
CYCLE:   2088500052 WDMA bytes sent:          0
CYCLE:   2088500052 WDMA total latency:          0
CYCLE:   2089000052 RDMA bytes rec:          0
CYCLE:   2089000052 RDMA total latency:          0
CYCLE:   2089000052 WDMA bytes sent:          0
CYCLE:   2089000052 WDMA total latency:          0
CYCLE:   2089500052 RDMA bytes rec:          0
CYCLE:   2089500052 RDMA total latency:          0
CYCLE:   2089500052 WDMA bytes sent:          0
CYCLE:   2089500052 WDMA total latency:          0
CYCLE:   2090000052 Utilization ld q (incomplete):  0
CYCLE:   2090000052 RDMA bytes rec:          0
CYCLE:   2090000052 Utilization st q:  0
CYCLE:   2090000052 Utilization ld q:  0
CYCLE:   2090000052 Utilization:  0
CYCLE:   2090000052 Utilization ld q:  0
CYCLE:   2090000052 Utilization st q:  0
CYCLE:   2090000052 RDMA total latency:          0
CYCLE:   2090000052 Utilization st q (incomplete):  0
CYCLE:   2090000052 WDMA bytes sent:          0
CYCLE:   2090000052 Utilization ex q:  0
CYCLE:   2090000052 Utilization ex q (incomplete):  0
CYCLE:   2090000052 Utilization st q (incomplete):  0
CYCLE:   2090000052 Utilization ld q (incomplete):  0
CYCLE:   2090000052 WDMA total latency:          0
CYCLE:   2090000052 Utilization ex q:  0
CYCLE:   2090000052 Utilization:  0
CYCLE:   2090000052 Utilization ex q (incomplete):  0
CYCLE:   2090500052 RDMA bytes rec:          0
CYCLE:   2090500052 RDMA total latency:          0
CYCLE:   2090500052 WDMA bytes sent:          0
CYCLE:   2090500052 WDMA total latency:          0
CYCLE:   2091000052 RDMA bytes rec:          0
CYCLE:   2091000052 RDMA total latency:          0
CYCLE:   2091000052 WDMA bytes sent:          0
CYCLE:   2091000052 WDMA total latency:          0
CYCLE:   2091500052 RDMA bytes rec:          0
CYCLE:   2091500052 RDMA total latency:          0
CYCLE:   2091500052 WDMA bytes sent:          0
CYCLE:   2091500052 WDMA total latency:          0
CYCLE:   2092000052 Utilization ld q (incomplete):  0
CYCLE:   2092000052 RDMA bytes rec:          0
CYCLE:   2092000052 Utilization st q:  0
CYCLE:   2092000052 Utilization ld q:  0
CYCLE:   2092000052 Utilization:  0
CYCLE:   2092000052 Utilization ld q:  0
CYCLE:   2092000052 Utilization st q:  0
CYCLE:   2092000052 RDMA total latency:          0
CYCLE:   2092000052 Utilization st q (incomplete):  0
CYCLE:   2092000052 WDMA bytes sent:          0
CYCLE:   2092000052 Utilization ex q:  0
CYCLE:   2092000052 Utilization ex q (incomplete):  0
CYCLE:   2092000052 Utilization st q (incomplete):  0
CYCLE:   2092000052 Utilization ld q (incomplete):  0
CYCLE:   2092000052 WDMA total latency:          0
CYCLE:   2092000052 Utilization ex q:  0
CYCLE:   2092000052 Utilization:  0
CYCLE:   2092000052 Utilization ex q (incomplete):  0
CYCLE:   2092500052 RDMA bytes rec:          0
CYCLE:   2092500052 RDMA total latency:          0
CYCLE:   2092500052 WDMA bytes sent:          0
CYCLE:   2092500052 WDMA total latency:          0
CYCLE:   2093000052 RDMA bytes rec:          0
CYCLE:   2093000052 RDMA total latency:          0
CYCLE:   2093000052 WDMA bytes sent:          0
CYCLE:   2093000052 WDMA total latency:          0
CYCLE:   2093500052 RDMA bytes rec:          0
CYCLE:   2093500052 RDMA total latency:          0
CYCLE:   2093500052 WDMA bytes sent:          0
CYCLE:   2093500052 WDMA total latency:          0
CYCLE:   2094000052 Utilization ld q (incomplete):  0
CYCLE:   2094000052 RDMA bytes rec:          0
CYCLE:   2094000052 Utilization st q:  0
CYCLE:   2094000052 Utilization ld q:  0
CYCLE:   2094000052 Utilization:  0
CYCLE:   2094000052 Utilization ld q:  0
CYCLE:   2094000052 Utilization st q:  0
CYCLE:   2094000052 RDMA total latency:          0
CYCLE:   2094000052 Utilization st q (incomplete):  0
CYCLE:   2094000052 WDMA bytes sent:          0
CYCLE:   2094000052 Utilization ex q:  0
CYCLE:   2094000052 Utilization ex q (incomplete):  0
CYCLE:   2094000052 Utilization st q (incomplete):  0
CYCLE:   2094000052 Utilization ld q (incomplete):  0
CYCLE:   2094000052 WDMA total latency:          0
CYCLE:   2094000052 Utilization ex q:  0
CYCLE:   2094000052 Utilization:  0
CYCLE:   2094000052 Utilization ex q (incomplete):  0
CYCLE:   2094500052 RDMA bytes rec:          0
CYCLE:   2094500052 RDMA total latency:          0
CYCLE:   2094500052 WDMA bytes sent:          0
CYCLE:   2094500052 WDMA total latency:          0
CYCLE:   2095000052 RDMA bytes rec:          0
CYCLE:   2095000052 RDMA total latency:          0
CYCLE:   2095000052 WDMA bytes sent:          0
CYCLE:   2095000052 WDMA total latency:          0
CYCLE:   2095500052 RDMA bytes rec:          0
CYCLE:   2095500052 RDMA total latency:          0
CYCLE:   2095500052 WDMA bytes sent:          0
CYCLE:   2095500052 WDMA total latency:          0
CYCLE:   2096000052 Utilization ld q (incomplete):  0
CYCLE:   2096000052 RDMA bytes rec:          0
CYCLE:   2096000052 Utilization st q:  0
CYCLE:   2096000052 Utilization ld q:  0
CYCLE:   2096000052 Utilization:  0
CYCLE:   2096000052 Utilization ld q:  0
CYCLE:   2096000052 Utilization st q:  0
CYCLE:   2096000052 RDMA total latency:          0
CYCLE:   2096000052 Utilization st q (incomplete):  0
CYCLE:   2096000052 WDMA bytes sent:          0
CYCLE:   2096000052 Utilization ex q:  0
CYCLE:   2096000052 Utilization ex q (incomplete):  0
CYCLE:   2096000052 Utilization st q (incomplete):  0
CYCLE:   2096000052 Utilization ld q (incomplete):  0
CYCLE:   2096000052 WDMA total latency:          0
CYCLE:   2096000052 Utilization ex q:  0
CYCLE:   2096000052 Utilization:  0
CYCLE:   2096000052 Utilization ex q (incomplete):  0
CYCLE:   2096500052 RDMA bytes rec:          0
CYCLE:   2096500052 RDMA total latency:          0
CYCLE:   2096500052 WDMA bytes sent:          0
CYCLE:   2096500052 WDMA total latency:          0
CYCLE:   2097000052 RDMA bytes rec:          0
CYCLE:   2097000052 RDMA total latency:          0
CYCLE:   2097000052 WDMA bytes sent:          0
CYCLE:   2097000052 WDMA total latency:          0
CYCLE:   2097500052 RDMA bytes rec:          0
CYCLE:   2097500052 RDMA total latency:          0
CYCLE:   2097500052 WDMA bytes sent:          0
CYCLE:   2097500052 WDMA total latency:          0
CYCLE:   2098000052 Utilization ld q (incomplete):  0
CYCLE:   2098000052 RDMA bytes rec:          0
CYCLE:   2098000052 Utilization st q:  0
CYCLE:   2098000052 Utilization ld q:  0
CYCLE:   2098000052 Utilization:  0
CYCLE:   2098000052 Utilization ld q:  0
CYCLE:   2098000052 Utilization st q:  0
CYCLE:   2098000052 RDMA total latency:          0
CYCLE:   2098000052 Utilization st q (incomplete):  0
CYCLE:   2098000052 WDMA bytes sent:          0
CYCLE:   2098000052 Utilization ex q:  0
CYCLE:   2098000052 Utilization ex q (incomplete):  0
CYCLE:   2098000052 Utilization st q (incomplete):  0
CYCLE:   2098000052 Utilization ld q (incomplete):  0
CYCLE:   2098000052 WDMA total latency:          0
CYCLE:   2098000052 Utilization ex q:  0
CYCLE:   2098000052 Utilization:  0
CYCLE:   2098000052 Utilization ex q (incomplete):  0
CYCLE:   2098500052 RDMA bytes rec:          0
CYCLE:   2098500052 RDMA total latency:          0
CYCLE:   2098500052 WDMA bytes sent:          0
CYCLE:   2098500052 WDMA total latency:          0
CYCLE:   2099000052 RDMA bytes rec:          0
CYCLE:   2099000052 RDMA total latency:          0
CYCLE:   2099000052 WDMA bytes sent:          0
CYCLE:   2099000052 WDMA total latency:          0
CYCLE:   2099500052 RDMA bytes rec:          0
CYCLE:   2099500052 RDMA total latency:          0
CYCLE:   2099500052 WDMA bytes sent:          0
CYCLE:   2099500052 WDMA total latency:          0
CYCLE:   2100000052 Utilization ld q (incomplete):  0
CYCLE:   2100000052 RDMA bytes rec:          0
CYCLE:   2100000052 Utilization st q:  0
CYCLE:   2100000052 Utilization ld q:  0
CYCLE:   2100000052 Utilization:  0
CYCLE:   2100000052 Utilization ld q:  0
CYCLE:   2100000052 Utilization st q:  0
CYCLE:   2100000052 RDMA total latency:          0
CYCLE:   2100000052 Utilization st q (incomplete):  0
CYCLE:   2100000052 WDMA bytes sent:          0
CYCLE:   2100000052 Utilization ex q:  0
CYCLE:   2100000052 Utilization ex q (incomplete):  0
CYCLE:   2100000052 Utilization st q (incomplete):  0
CYCLE:   2100000052 Utilization ld q (incomplete):  0
CYCLE:   2100000052 WDMA total latency:          0
CYCLE:   2100000052 Utilization ex q:  0
CYCLE:   2100000052 Utilization:  0
CYCLE:   2100000052 Utilization ex q (incomplete):  0
CYCLE:   2100500052 RDMA bytes rec:          0
CYCLE:   2100500052 RDMA total latency:          0
CYCLE:   2100500052 WDMA bytes sent:          0
CYCLE:   2100500052 WDMA total latency:          0
CYCLE:   2101000052 RDMA bytes rec:          0
CYCLE:   2101000052 RDMA total latency:          0
CYCLE:   2101000052 WDMA bytes sent:          0
CYCLE:   2101000052 WDMA total latency:          0
CYCLE:   2101500052 RDMA bytes rec:          0
CYCLE:   2101500052 RDMA total latency:          0
CYCLE:   2101500052 WDMA bytes sent:          0
CYCLE:   2101500052 WDMA total latency:          0
CYCLE:   2102000052 Utilization ld q (incomplete):  0
CYCLE:   2102000052 RDMA bytes rec:          0
CYCLE:   2102000052 Utilization st q:  0
CYCLE:   2102000052 Utilization ld q:  0
CYCLE:   2102000052 Utilization:  0
CYCLE:   2102000052 Utilization ld q:  0
CYCLE:   2102000052 Utilization st q:  0
CYCLE:   2102000052 RDMA total latency:          0
CYCLE:   2102000052 Utilization st q (incomplete):  0
CYCLE:   2102000052 WDMA bytes sent:          0
CYCLE:   2102000052 Utilization ex q:  0
CYCLE:   2102000052 Utilization ex q (incomplete):  0
CYCLE:   2102000052 Utilization st q (incomplete):  0
CYCLE:   2102000052 Utilization ld q (incomplete):  0
CYCLE:   2102000052 WDMA total latency:          0
CYCLE:   2102000052 Utilization ex q:  0
CYCLE:   2102000052 Utilization:  0
CYCLE:   2102000052 Utilization ex q (incomplete):  0
CYCLE:   2102500052 RDMA bytes rec:          0
CYCLE:   2102500052 RDMA total latency:          0
CYCLE:   2102500052 WDMA bytes sent:          0
CYCLE:   2102500052 WDMA total latency:          0
CYCLE:   2103000052 RDMA bytes rec:          0
CYCLE:   2103000052 RDMA total latency:          0
CYCLE:   2103000052 WDMA bytes sent:          0
CYCLE:   2103000052 WDMA total latency:          0
CYCLE:   2103500052 RDMA bytes rec:          0
CYCLE:   2103500052 RDMA total latency:          0
CYCLE:   2103500052 WDMA bytes sent:          0
CYCLE:   2103500052 WDMA total latency:          0
CYCLE:   2104000052 Utilization ld q (incomplete):  0
CYCLE:   2104000052 RDMA bytes rec:          0
CYCLE:   2104000052 Utilization st q:  0
CYCLE:   2104000052 Utilization ld q:  0
CYCLE:   2104000052 Utilization:  0
CYCLE:   2104000052 Utilization ld q:  0
CYCLE:   2104000052 Utilization st q:  0
CYCLE:   2104000052 RDMA total latency:          0
CYCLE:   2104000052 Utilization st q (incomplete):  0
CYCLE:   2104000052 WDMA bytes sent:          0
CYCLE:   2104000052 Utilization ex q:  0
CYCLE:   2104000052 Utilization ex q (incomplete):  0
CYCLE:   2104000052 Utilization st q (incomplete):  0
CYCLE:   2104000052 Utilization ld q (incomplete):  0
CYCLE:   2104000052 WDMA total latency:          0
CYCLE:   2104000052 Utilization ex q:  0
CYCLE:   2104000052 Utilization:  0
CYCLE:   2104000052 Utilization ex q (incomplete):  0
CYCLE:   2104500052 RDMA bytes rec:          0
CYCLE:   2104500052 RDMA total latency:          0
CYCLE:   2104500052 WDMA bytes sent:          0
CYCLE:   2104500052 WDMA total latency:          0
CYCLE:   2105000052 RDMA bytes rec:          0
CYCLE:   2105000052 RDMA total latency:          0
CYCLE:   2105000052 WDMA bytes sent:          0
CYCLE:   2105000052 WDMA total latency:          0
CYCLE:   2105500052 RDMA bytes rec:          0
CYCLE:   2105500052 RDMA total latency:          0
CYCLE:   2105500052 WDMA bytes sent:          0
CYCLE:   2105500052 WDMA total latency:          0
CYCLE:   2106000052 Utilization ld q (incomplete):  0
CYCLE:   2106000052 RDMA bytes rec:          0
CYCLE:   2106000052 Utilization st q:  0
CYCLE:   2106000052 Utilization ld q:  0
CYCLE:   2106000052 Utilization:  0
CYCLE:   2106000052 Utilization ld q:  0
CYCLE:   2106000052 Utilization st q:  0
CYCLE:   2106000052 RDMA total latency:          0
CYCLE:   2106000052 Utilization st q (incomplete):  0
CYCLE:   2106000052 WDMA bytes sent:          0
CYCLE:   2106000052 Utilization ex q:  0
CYCLE:   2106000052 Utilization ex q (incomplete):  0
CYCLE:   2106000052 Utilization st q (incomplete):  0
CYCLE:   2106000052 Utilization ld q (incomplete):  0
CYCLE:   2106000052 WDMA total latency:          0
CYCLE:   2106000052 Utilization ex q:  0
CYCLE:   2106000052 Utilization:  0
CYCLE:   2106000052 Utilization ex q (incomplete):  0
CYCLE:   2106500052 RDMA bytes rec:          0
CYCLE:   2106500052 RDMA total latency:          0
CYCLE:   2106500052 WDMA bytes sent:          0
CYCLE:   2106500052 WDMA total latency:          0
CYCLE:   2107000052 RDMA bytes rec:          0
CYCLE:   2107000052 RDMA total latency:          0
CYCLE:   2107000052 WDMA bytes sent:          0
CYCLE:   2107000052 WDMA total latency:          0
CYCLE:   2107500052 RDMA bytes rec:          0
CYCLE:   2107500052 RDMA total latency:          0
CYCLE:   2107500052 WDMA bytes sent:          0
CYCLE:   2107500052 WDMA total latency:          0
CYCLE:   2108000052 Utilization ld q (incomplete):  0
CYCLE:   2108000052 RDMA bytes rec:          0
CYCLE:   2108000052 Utilization st q:  0
CYCLE:   2108000052 Utilization ld q:  0
CYCLE:   2108000052 Utilization:  0
CYCLE:   2108000052 Utilization ld q:  0
CYCLE:   2108000052 Utilization st q:  0
CYCLE:   2108000052 RDMA total latency:          0
CYCLE:   2108000052 Utilization st q (incomplete):  0
CYCLE:   2108000052 WDMA bytes sent:          0
CYCLE:   2108000052 Utilization ex q:  0
CYCLE:   2108000052 Utilization ex q (incomplete):  0
CYCLE:   2108000052 Utilization st q (incomplete):  0
CYCLE:   2108000052 Utilization ld q (incomplete):  0
CYCLE:   2108000052 WDMA total latency:          0
CYCLE:   2108000052 Utilization ex q:  0
CYCLE:   2108000052 Utilization:  0
CYCLE:   2108000052 Utilization ex q (incomplete):  0
CYCLE:   2108500052 RDMA bytes rec:          0
CYCLE:   2108500052 RDMA total latency:          0
CYCLE:   2108500052 WDMA bytes sent:          0
CYCLE:   2108500052 WDMA total latency:          0
CYCLE:   2109000052 RDMA bytes rec:          0
CYCLE:   2109000052 RDMA total latency:          0
CYCLE:   2109000052 WDMA bytes sent:          0
CYCLE:   2109000052 WDMA total latency:          0
CYCLE:   2109500052 RDMA bytes rec:          0
CYCLE:   2109500052 RDMA total latency:          0
CYCLE:   2109500052 WDMA bytes sent:          0
CYCLE:   2109500052 WDMA total latency:          0
CYCLE:   2110000052 Utilization ld q (incomplete):  0
CYCLE:   2110000052 RDMA bytes rec:          0
CYCLE:   2110000052 Utilization st q:  0
CYCLE:   2110000052 Utilization ld q:  0
CYCLE:   2110000052 Utilization:  0
CYCLE:   2110000052 Utilization ld q:  0
CYCLE:   2110000052 Utilization st q:  0
CYCLE:   2110000052 RDMA total latency:          0
CYCLE:   2110000052 Utilization st q (incomplete):  0
CYCLE:   2110000052 WDMA bytes sent:          0
CYCLE:   2110000052 Utilization ex q:  0
CYCLE:   2110000052 Utilization ex q (incomplete):  0
CYCLE:   2110000052 Utilization st q (incomplete):  0
CYCLE:   2110000052 Utilization ld q (incomplete):  0
CYCLE:   2110000052 WDMA total latency:          0
CYCLE:   2110000052 Utilization ex q:  0
CYCLE:   2110000052 Utilization:  0
CYCLE:   2110000052 Utilization ex q (incomplete):  0
CYCLE:   2110500052 RDMA bytes rec:          0
CYCLE:   2110500052 RDMA total latency:          0
CYCLE:   2110500052 WDMA bytes sent:          0
CYCLE:   2110500052 WDMA total latency:          0
CYCLE:   2111000052 RDMA bytes rec:          0
CYCLE:   2111000052 RDMA total latency:          0
CYCLE:   2111000052 WDMA bytes sent:          0
CYCLE:   2111000052 WDMA total latency:          0
CYCLE:   2111500052 RDMA bytes rec:          0
CYCLE:   2111500052 RDMA total latency:          0
CYCLE:   2111500052 WDMA bytes sent:          0
CYCLE:   2111500052 WDMA total latency:          0
CYCLE:   2112000052 Utilization ld q (incomplete):  0
CYCLE:   2112000052 RDMA bytes rec:          0
CYCLE:   2112000052 Utilization st q:  0
CYCLE:   2112000052 Utilization ld q:  0
CYCLE:   2112000052 Utilization:  0
CYCLE:   2112000052 Utilization ld q:  0
CYCLE:   2112000052 Utilization st q:  0
CYCLE:   2112000052 RDMA total latency:          0
CYCLE:   2112000052 Utilization st q (incomplete):  0
CYCLE:   2112000052 WDMA bytes sent:          0
CYCLE:   2112000052 Utilization ex q:  0
CYCLE:   2112000052 Utilization ex q (incomplete):  0
CYCLE:   2112000052 Utilization st q (incomplete):  0
CYCLE:   2112000052 Utilization ld q (incomplete):  0
CYCLE:   2112000052 WDMA total latency:          0
CYCLE:   2112000052 Utilization ex q:  0
CYCLE:   2112000052 Utilization:  0
CYCLE:   2112000052 Utilization ex q (incomplete):  0
CYCLE:   2112500052 RDMA bytes rec:          0
CYCLE:   2112500052 RDMA total latency:          0
CYCLE:   2112500052 WDMA bytes sent:          0
CYCLE:   2112500052 WDMA total latency:          0
CYCLE:   2113000052 RDMA bytes rec:          0
CYCLE:   2113000052 RDMA total latency:          0
CYCLE:   2113000052 WDMA bytes sent:          0
CYCLE:   2113000052 WDMA total latency:          0
CYCLE:   2113500052 RDMA bytes rec:          0
CYCLE:   2113500052 RDMA total latency:          0
CYCLE:   2113500052 WDMA bytes sent:          0
CYCLE:   2113500052 WDMA total latency:          0
CYCLE:   2114000052 Utilization ld q (incomplete):  0
CYCLE:   2114000052 RDMA bytes rec:          0
CYCLE:   2114000052 Utilization st q:  0
CYCLE:   2114000052 Utilization ld q:  0
CYCLE:   2114000052 Utilization:  0
CYCLE:   2114000052 Utilization ld q:  0
CYCLE:   2114000052 Utilization st q:  0
CYCLE:   2114000052 RDMA total latency:          0
CYCLE:   2114000052 Utilization st q (incomplete):  0
CYCLE:   2114000052 WDMA bytes sent:          0
CYCLE:   2114000052 Utilization ex q:  0
CYCLE:   2114000052 Utilization ex q (incomplete):  0
CYCLE:   2114000052 Utilization st q (incomplete):  0
CYCLE:   2114000052 Utilization ld q (incomplete):  0
CYCLE:   2114000052 WDMA total latency:          0
CYCLE:   2114000052 Utilization ex q:  0
CYCLE:   2114000052 Utilization:  0
CYCLE:   2114000052 Utilization ex q (incomplete):  0
CYCLE:   2114500052 RDMA bytes rec:          0
CYCLE:   2114500052 RDMA total latency:          0
CYCLE:   2114500052 WDMA bytes sent:          0
CYCLE:   2114500052 WDMA total latency:          0
CYCLE:   2115000052 RDMA bytes rec:          0
CYCLE:   2115000052 RDMA total latency:          0
CYCLE:   2115000052 WDMA bytes sent:          0
CYCLE:   2115000052 WDMA total latency:          0
CYCLE:   2115500052 RDMA bytes rec:          0
CYCLE:   2115500052 RDMA total latency:          0
CYCLE:   2115500052 WDMA bytes sent:          0
CYCLE:   2115500052 WDMA total latency:          0
CYCLE:   2116000052 Utilization ld q (incomplete):  0
CYCLE:   2116000052 RDMA bytes rec:          0
CYCLE:   2116000052 Utilization st q:  0
CYCLE:   2116000052 Utilization ld q:  0
CYCLE:   2116000052 Utilization:  0
CYCLE:   2116000052 Utilization ld q:  0
CYCLE:   2116000052 Utilization st q:  0
CYCLE:   2116000052 RDMA total latency:          0
CYCLE:   2116000052 Utilization st q (incomplete):  0
CYCLE:   2116000052 WDMA bytes sent:          0
CYCLE:   2116000052 Utilization ex q:  0
CYCLE:   2116000052 Utilization ex q (incomplete):  0
CYCLE:   2116000052 Utilization st q (incomplete):  0
CYCLE:   2116000052 Utilization ld q (incomplete):  0
CYCLE:   2116000052 WDMA total latency:          0
CYCLE:   2116000052 Utilization ex q:  0
CYCLE:   2116000052 Utilization:  0
CYCLE:   2116000052 Utilization ex q (incomplete):  0
CYCLE:   2116500052 RDMA bytes rec:          0
CYCLE:   2116500052 RDMA total latency:          0
CYCLE:   2116500052 WDMA bytes sent:          0
CYCLE:   2116500052 WDMA total latency:          0
CYCLE:   2117000052 RDMA bytes rec:          0
CYCLE:   2117000052 RDMA total latency:          0
CYCLE:   2117000052 WDMA bytes sent:          0
CYCLE:   2117000052 WDMA total latency:          0
CYCLE:   2117500052 RDMA bytes rec:          0
CYCLE:   2117500052 RDMA total latency:          0
CYCLE:   2117500052 WDMA bytes sent:          0
CYCLE:   2117500052 WDMA total latency:          0
CYCLE:   2118000052 Utilization ld q (incomplete):  0
CYCLE:   2118000052 RDMA bytes rec:          0
CYCLE:   2118000052 Utilization st q:  0
CYCLE:   2118000052 Utilization ld q:  0
CYCLE:   2118000052 Utilization:  0
CYCLE:   2118000052 Utilization ld q:  0
CYCLE:   2118000052 Utilization st q:  0
CYCLE:   2118000052 RDMA total latency:          0
CYCLE:   2118000052 Utilization st q (incomplete):  0
CYCLE:   2118000052 WDMA bytes sent:          0
CYCLE:   2118000052 Utilization ex q:  0
CYCLE:   2118000052 Utilization ex q (incomplete):  0
CYCLE:   2118000052 Utilization st q (incomplete):  0
CYCLE:   2118000052 Utilization ld q (incomplete):  0
CYCLE:   2118000052 WDMA total latency:          0
CYCLE:   2118000052 Utilization ex q:  0
CYCLE:   2118000052 Utilization:  0
CYCLE:   2118000052 Utilization ex q (incomplete):  0
CYCLE:   2118500052 RDMA bytes rec:          0
CYCLE:   2118500052 RDMA total latency:          0
CYCLE:   2118500052 WDMA bytes sent:          0
CYCLE:   2118500052 WDMA total latency:          0
CYCLE:   2119000052 RDMA bytes rec:          0
CYCLE:   2119000052 RDMA total latency:          0
CYCLE:   2119000052 WDMA bytes sent:          0
CYCLE:   2119000052 WDMA total latency:          0
CYCLE:   2119500052 RDMA bytes rec:          0
CYCLE:   2119500052 RDMA total latency:          0
CYCLE:   2119500052 WDMA bytes sent:          0
CYCLE:   2119500052 WDMA total latency:          0
CYCLE:   2120000052 Utilization ld q (incomplete):  0
CYCLE:   2120000052 RDMA bytes rec:          0
CYCLE:   2120000052 Utilization st q:  0
CYCLE:   2120000052 Utilization ld q:  0
CYCLE:   2120000052 Utilization:  0
CYCLE:   2120000052 Utilization ld q:  0
CYCLE:   2120000052 Utilization st q:  0
CYCLE:   2120000052 RDMA total latency:          0
CYCLE:   2120000052 Utilization st q (incomplete):  0
CYCLE:   2120000052 WDMA bytes sent:          0
CYCLE:   2120000052 Utilization ex q:  0
CYCLE:   2120000052 Utilization ex q (incomplete):  0
CYCLE:   2120000052 Utilization st q (incomplete):  0
CYCLE:   2120000052 Utilization ld q (incomplete):  0
CYCLE:   2120000052 WDMA total latency:          0
CYCLE:   2120000052 Utilization ex q:  0
CYCLE:   2120000052 Utilization:  0
CYCLE:   2120000052 Utilization ex q (incomplete):  0
CYCLE:   2120500052 RDMA bytes rec:          0
CYCLE:   2120500052 RDMA total latency:          0
CYCLE:   2120500052 WDMA bytes sent:          0
CYCLE:   2120500052 WDMA total latency:          0
CYCLE:   2121000052 RDMA bytes rec:          0
CYCLE:   2121000052 RDMA total latency:          0
CYCLE:   2121000052 WDMA bytes sent:          0
CYCLE:   2121000052 WDMA total latency:          0
CYCLE:   2121500052 RDMA bytes rec:          0
CYCLE:   2121500052 RDMA total latency:          0
CYCLE:   2121500052 WDMA bytes sent:          0
CYCLE:   2121500052 WDMA total latency:          0
CYCLE:   2122000052 Utilization ld q (incomplete):  0
CYCLE:   2122000052 RDMA bytes rec:          0
CYCLE:   2122000052 Utilization st q:  0
CYCLE:   2122000052 Utilization ld q:  0
CYCLE:   2122000052 Utilization:  0
CYCLE:   2122000052 Utilization ld q:  0
CYCLE:   2122000052 Utilization st q:  0
CYCLE:   2122000052 RDMA total latency:          0
CYCLE:   2122000052 Utilization st q (incomplete):  0
CYCLE:   2122000052 WDMA bytes sent:          0
CYCLE:   2122000052 Utilization ex q:  0
CYCLE:   2122000052 Utilization ex q (incomplete):  0
CYCLE:   2122000052 Utilization st q (incomplete):  0
CYCLE:   2122000052 Utilization ld q (incomplete):  0
CYCLE:   2122000052 WDMA total latency:          0
CYCLE:   2122000052 Utilization ex q:  0
CYCLE:   2122000052 Utilization:  0
CYCLE:   2122000052 Utilization ex q (incomplete):  0
CYCLE:   2122500052 RDMA bytes rec:          0
CYCLE:   2122500052 RDMA total latency:          0
CYCLE:   2122500052 WDMA bytes sent:          0
CYCLE:   2122500052 WDMA total latency:          0
CYCLE:   2123000052 RDMA bytes rec:          0
CYCLE:   2123000052 RDMA total latency:          0
CYCLE:   2123000052 WDMA bytes sent:          0
CYCLE:   2123000052 WDMA total latency:          0
CYCLE:   2123500052 RDMA bytes rec:          0
CYCLE:   2123500052 RDMA total latency:          0
CYCLE:   2123500052 WDMA bytes sent:          0
CYCLE:   2123500052 WDMA total latency:          0
CYCLE:   2124000052 Utilization ld q (incomplete):  0
CYCLE:   2124000052 RDMA bytes rec:          0
CYCLE:   2124000052 Utilization st q:  0
CYCLE:   2124000052 Utilization ld q:  0
CYCLE:   2124000052 Utilization:  0
CYCLE:   2124000052 Utilization ld q:  0
CYCLE:   2124000052 Utilization st q:  0
CYCLE:   2124000052 RDMA total latency:          0
CYCLE:   2124000052 Utilization st q (incomplete):  0
CYCLE:   2124000052 WDMA bytes sent:          0
CYCLE:   2124000052 Utilization ex q:  0
CYCLE:   2124000052 Utilization ex q (incomplete):  0
CYCLE:   2124000052 Utilization st q (incomplete):  0
CYCLE:   2124000052 Utilization ld q (incomplete):  0
CYCLE:   2124000052 WDMA total latency:          0
CYCLE:   2124000052 Utilization ex q:  0
CYCLE:   2124000052 Utilization:  0
CYCLE:   2124000052 Utilization ex q (incomplete):  0
CYCLE:   2124500052 RDMA bytes rec:          0
CYCLE:   2124500052 RDMA total latency:          0
CYCLE:   2124500052 WDMA bytes sent:          0
CYCLE:   2124500052 WDMA total latency:          0
CYCLE:   2125000052 RDMA bytes rec:          0
CYCLE:   2125000052 RDMA total latency:          0
CYCLE:   2125000052 WDMA bytes sent:          0
CYCLE:   2125000052 WDMA total latency:          0
CYCLE:   2125500052 RDMA bytes rec:          0
CYCLE:   2125500052 RDMA total latency:          0
CYCLE:   2125500052 WDMA bytes sent:          0
CYCLE:   2125500052 WDMA total latency:          0
CYCLE:   2126000052 Utilization ld q (incomplete):  0
CYCLE:   2126000052 RDMA bytes rec:          0
CYCLE:   2126000052 Utilization st q:  0
CYCLE:   2126000052 Utilization ld q:  0
CYCLE:   2126000052 Utilization:  0
CYCLE:   2126000052 Utilization ld q:  0
CYCLE:   2126000052 Utilization st q:  0
CYCLE:   2126000052 RDMA total latency:          0
CYCLE:   2126000052 Utilization st q (incomplete):  0
CYCLE:   2126000052 WDMA bytes sent:          0
CYCLE:   2126000052 Utilization ex q:  0
CYCLE:   2126000052 Utilization ex q (incomplete):  0
CYCLE:   2126000052 Utilization st q (incomplete):  0
CYCLE:   2126000052 Utilization ld q (incomplete):  0
CYCLE:   2126000052 WDMA total latency:          0
CYCLE:   2126000052 Utilization ex q:  0
CYCLE:   2126000052 Utilization:  0
CYCLE:   2126000052 Utilization ex q (incomplete):  0
CYCLE:   2126500052 RDMA bytes rec:          0
CYCLE:   2126500052 RDMA total latency:          0
CYCLE:   2126500052 WDMA bytes sent:          0
CYCLE:   2126500052 WDMA total latency:          0
CYCLE:   2127000052 RDMA bytes rec:          0
CYCLE:   2127000052 RDMA total latency:          0
CYCLE:   2127000052 WDMA bytes sent:          0
CYCLE:   2127000052 WDMA total latency:          0
CYCLE:   2127500052 RDMA bytes rec:          0
CYCLE:   2127500052 RDMA total latency:          0
CYCLE:   2127500052 WDMA bytes sent:          0
CYCLE:   2127500052 WDMA total latency:          0
CYCLE:   2128000052 Utilization ld q (incomplete):  0
CYCLE:   2128000052 RDMA bytes rec:          0
CYCLE:   2128000052 Utilization st q:  0
CYCLE:   2128000052 Utilization ld q:  0
CYCLE:   2128000052 Utilization:  0
CYCLE:   2128000052 Utilization ld q:  0
CYCLE:   2128000052 Utilization st q:  0
CYCLE:   2128000052 RDMA total latency:          0
CYCLE:   2128000052 Utilization st q (incomplete):  0
CYCLE:   2128000052 WDMA bytes sent:          0
CYCLE:   2128000052 Utilization ex q:  0
CYCLE:   2128000052 Utilization ex q (incomplete):  0
CYCLE:   2128000052 Utilization st q (incomplete):  0
CYCLE:   2128000052 Utilization ld q (incomplete):  0
CYCLE:   2128000052 WDMA total latency:          0
CYCLE:   2128000052 Utilization ex q:  0
CYCLE:   2128000052 Utilization:  0
CYCLE:   2128000052 Utilization ex q (incomplete):  0
CYCLE:   2128500052 RDMA bytes rec:          0
CYCLE:   2128500052 RDMA total latency:          0
CYCLE:   2128500052 WDMA bytes sent:          0
CYCLE:   2128500052 WDMA total latency:          0
CYCLE:   2129000052 RDMA bytes rec:          0
CYCLE:   2129000052 RDMA total latency:          0
CYCLE:   2129000052 WDMA bytes sent:          0
CYCLE:   2129000052 WDMA total latency:          0
CYCLE:   2129500052 RDMA bytes rec:          0
CYCLE:   2129500052 RDMA total latency:          0
CYCLE:   2129500052 WDMA bytes sent:          0
CYCLE:   2129500052 WDMA total latency:          0
CYCLE:   2130000052 Utilization ld q (incomplete):  0
CYCLE:   2130000052 RDMA bytes rec:          0
CYCLE:   2130000052 Utilization st q:  0
CYCLE:   2130000052 Utilization ld q:  0
CYCLE:   2130000052 Utilization:  0
CYCLE:   2130000052 Utilization ld q:  0
CYCLE:   2130000052 Utilization st q:  0
CYCLE:   2130000052 RDMA total latency:          0
CYCLE:   2130000052 Utilization st q (incomplete):  0
CYCLE:   2130000052 WDMA bytes sent:          0
CYCLE:   2130000052 Utilization ex q:  0
CYCLE:   2130000052 Utilization ex q (incomplete):  0
CYCLE:   2130000052 Utilization st q (incomplete):  0
CYCLE:   2130000052 Utilization ld q (incomplete):  0
CYCLE:   2130000052 WDMA total latency:          0
CYCLE:   2130000052 Utilization ex q:  0
CYCLE:   2130000052 Utilization:  0
CYCLE:   2130000052 Utilization ex q (incomplete):  0
CYCLE:   2130500052 RDMA bytes rec:          0
CYCLE:   2130500052 RDMA total latency:          0
CYCLE:   2130500052 WDMA bytes sent:          0
CYCLE:   2130500052 WDMA total latency:          0
CYCLE:   2131000052 RDMA bytes rec:          0
CYCLE:   2131000052 RDMA total latency:          0
CYCLE:   2131000052 WDMA bytes sent:          0
CYCLE:   2131000052 WDMA total latency:          0
CYCLE:   2131500052 RDMA bytes rec:          0
CYCLE:   2131500052 RDMA total latency:          0
CYCLE:   2131500052 WDMA bytes sent:          0
CYCLE:   2131500052 WDMA total latency:          0
CYCLE:   2132000052 Utilization ld q (incomplete):  0
CYCLE:   2132000052 RDMA bytes rec:          0
CYCLE:   2132000052 Utilization st q:  0
CYCLE:   2132000052 Utilization ld q:  0
CYCLE:   2132000052 Utilization:  0
CYCLE:   2132000052 Utilization ld q:  0
CYCLE:   2132000052 Utilization st q:  0
CYCLE:   2132000052 RDMA total latency:          0
CYCLE:   2132000052 Utilization st q (incomplete):  0
CYCLE:   2132000052 WDMA bytes sent:          0
CYCLE:   2132000052 Utilization ex q:  0
CYCLE:   2132000052 Utilization ex q (incomplete):  0
CYCLE:   2132000052 Utilization st q (incomplete):  0
CYCLE:   2132000052 Utilization ld q (incomplete):  0
CYCLE:   2132000052 WDMA total latency:          0
CYCLE:   2132000052 Utilization ex q:  0
CYCLE:   2132000052 Utilization:  0
CYCLE:   2132000052 Utilization ex q (incomplete):  0
CYCLE:   2132500052 RDMA bytes rec:          0
CYCLE:   2132500052 RDMA total latency:          0
CYCLE:   2132500052 WDMA bytes sent:          0
CYCLE:   2132500052 WDMA total latency:          0
CYCLE:   2133000052 RDMA bytes rec:          0
CYCLE:   2133000052 RDMA total latency:          0
CYCLE:   2133000052 WDMA bytes sent:          0
CYCLE:   2133000052 WDMA total latency:          0
CYCLE:   2133500052 RDMA bytes rec:          0
CYCLE:   2133500052 RDMA total latency:          0
CYCLE:   2133500052 WDMA bytes sent:          0
CYCLE:   2133500052 WDMA total latency:          0
CYCLE:   2134000052 Utilization ld q (incomplete):  0
CYCLE:   2134000052 RDMA bytes rec:          0
CYCLE:   2134000052 Utilization st q:  0
CYCLE:   2134000052 Utilization ld q:  0
CYCLE:   2134000052 Utilization:  0
CYCLE:   2134000052 Utilization ld q:  0
CYCLE:   2134000052 Utilization st q:  0
CYCLE:   2134000052 RDMA total latency:          0
CYCLE:   2134000052 Utilization st q (incomplete):  0
CYCLE:   2134000052 WDMA bytes sent:          0
CYCLE:   2134000052 Utilization ex q:  0
CYCLE:   2134000052 Utilization ex q (incomplete):  0
CYCLE:   2134000052 Utilization st q (incomplete):  0
CYCLE:   2134000052 Utilization ld q (incomplete):  0
CYCLE:   2134000052 WDMA total latency:          0
CYCLE:   2134000052 Utilization ex q:  0
CYCLE:   2134000052 Utilization:  0
CYCLE:   2134000052 Utilization ex q (incomplete):  0
CYCLE:   2134500052 RDMA bytes rec:          0
CYCLE:   2134500052 RDMA total latency:          0
CYCLE:   2134500052 WDMA bytes sent:          0
CYCLE:   2134500052 WDMA total latency:          0
CYCLE:   2135000052 RDMA bytes rec:          0
CYCLE:   2135000052 RDMA total latency:          0
CYCLE:   2135000052 WDMA bytes sent:          0
CYCLE:   2135000052 WDMA total latency:          0
CYCLE:   2135500052 RDMA bytes rec:          0
CYCLE:   2135500052 RDMA total latency:          0
CYCLE:   2135500052 WDMA bytes sent:          0
CYCLE:   2135500052 WDMA total latency:          0
CYCLE:   2136000052 Utilization ld q (incomplete):  0
CYCLE:   2136000052 RDMA bytes rec:          0
CYCLE:   2136000052 Utilization st q:  0
CYCLE:   2136000052 Utilization ld q:  0
CYCLE:   2136000052 Utilization:  0
CYCLE:   2136000052 Utilization ld q:  0
CYCLE:   2136000052 Utilization st q:  0
CYCLE:   2136000052 RDMA total latency:          0
CYCLE:   2136000052 Utilization st q (incomplete):  0
CYCLE:   2136000052 WDMA bytes sent:          0
CYCLE:   2136000052 Utilization ex q:  0
CYCLE:   2136000052 Utilization ex q (incomplete):  0
CYCLE:   2136000052 Utilization st q (incomplete):  0
CYCLE:   2136000052 Utilization ld q (incomplete):  0
CYCLE:   2136000052 WDMA total latency:          0
CYCLE:   2136000052 Utilization ex q:  0
CYCLE:   2136000052 Utilization:  0
CYCLE:   2136000052 Utilization ex q (incomplete):  0
CYCLE:   2136500052 RDMA bytes rec:          0
CYCLE:   2136500052 RDMA total latency:          0
CYCLE:   2136500052 WDMA bytes sent:          0
CYCLE:   2136500052 WDMA total latency:          0
CYCLE:   2137000052 RDMA bytes rec:          0
CYCLE:   2137000052 RDMA total latency:          0
CYCLE:   2137000052 WDMA bytes sent:          0
CYCLE:   2137000052 WDMA total latency:          0
CYCLE:   2137500052 RDMA bytes rec:          0
CYCLE:   2137500052 RDMA total latency:          0
CYCLE:   2137500052 WDMA bytes sent:          0
CYCLE:   2137500052 WDMA total latency:          0
CYCLE:   2138000052 Utilization ld q (incomplete):  0
CYCLE:   2138000052 RDMA bytes rec:          0
CYCLE:   2138000052 Utilization st q:  0
CYCLE:   2138000052 Utilization ld q:  0
CYCLE:   2138000052 Utilization:  0
CYCLE:   2138000052 Utilization ld q:  0
CYCLE:   2138000052 Utilization st q:  0
CYCLE:   2138000052 RDMA total latency:          0
CYCLE:   2138000052 Utilization st q (incomplete):  0
CYCLE:   2138000052 WDMA bytes sent:          0
CYCLE:   2138000052 Utilization ex q:  0
CYCLE:   2138000052 Utilization ex q (incomplete):  0
CYCLE:   2138000052 Utilization st q (incomplete):  0
CYCLE:   2138000052 Utilization ld q (incomplete):  0
CYCLE:   2138000052 WDMA total latency:          0
CYCLE:   2138000052 Utilization ex q:  0
CYCLE:   2138000052 Utilization:  0
CYCLE:   2138000052 Utilization ex q (incomplete):  0
CYCLE:   2138500052 RDMA bytes rec:          0
CYCLE:   2138500052 RDMA total latency:          0
CYCLE:   2138500052 WDMA bytes sent:          0
CYCLE:   2138500052 WDMA total latency:          0
CYCLE:   2139000052 RDMA bytes rec:          0
CYCLE:   2139000052 RDMA total latency:          0
CYCLE:   2139000052 WDMA bytes sent:          0
CYCLE:   2139000052 WDMA total latency:          0
CYCLE:   2139500052 RDMA bytes rec:          0
CYCLE:   2139500052 RDMA total latency:          0
CYCLE:   2139500052 WDMA bytes sent:          0
CYCLE:   2139500052 WDMA total latency:          0
CYCLE:   2140000052 Utilization ld q (incomplete):  0
CYCLE:   2140000052 RDMA bytes rec:          0
CYCLE:   2140000052 Utilization st q:  0
CYCLE:   2140000052 Utilization ld q:  0
CYCLE:   2140000052 Utilization:  0
CYCLE:   2140000052 Utilization ld q:  0
CYCLE:   2140000052 Utilization st q:  0
CYCLE:   2140000052 RDMA total latency:          0
CYCLE:   2140000052 Utilization st q (incomplete):  0
CYCLE:   2140000052 WDMA bytes sent:          0
CYCLE:   2140000052 Utilization ex q:  0
CYCLE:   2140000052 Utilization ex q (incomplete):  0
CYCLE:   2140000052 Utilization st q (incomplete):  0
CYCLE:   2140000052 Utilization ld q (incomplete):  0
CYCLE:   2140000052 WDMA total latency:          0
CYCLE:   2140000052 Utilization ex q:  0
CYCLE:   2140000052 Utilization:  0
CYCLE:   2140000052 Utilization ex q (incomplete):  0
CYCLE:   2140500052 RDMA bytes rec:          0
CYCLE:   2140500052 RDMA total latency:          0
CYCLE:   2140500052 WDMA bytes sent:          0
CYCLE:   2140500052 WDMA total latency:          0
CYCLE:   2141000052 RDMA bytes rec:          0
CYCLE:   2141000052 RDMA total latency:          0
CYCLE:   2141000052 WDMA bytes sent:          0
CYCLE:   2141000052 WDMA total latency:          0
CYCLE:   2141500052 RDMA bytes rec:          0
CYCLE:   2141500052 RDMA total latency:          0
CYCLE:   2141500052 WDMA bytes sent:          0
CYCLE:   2141500052 WDMA total latency:          0
CYCLE:   2142000052 Utilization ld q (incomplete):  0
CYCLE:   2142000052 RDMA bytes rec:          0
CYCLE:   2142000052 Utilization st q:  0
CYCLE:   2142000052 Utilization ld q:  0
CYCLE:   2142000052 Utilization:  0
CYCLE:   2142000052 Utilization ld q:  0
CYCLE:   2142000052 Utilization st q:  0
CYCLE:   2142000052 RDMA total latency:          0
CYCLE:   2142000052 Utilization st q (incomplete):  0
CYCLE:   2142000052 WDMA bytes sent:          0
CYCLE:   2142000052 Utilization ex q:  0
CYCLE:   2142000052 Utilization ex q (incomplete):  0
CYCLE:   2142000052 Utilization st q (incomplete):  0
CYCLE:   2142000052 Utilization ld q (incomplete):  0
CYCLE:   2142000052 WDMA total latency:          0
CYCLE:   2142000052 Utilization ex q:  0
CYCLE:   2142000052 Utilization:  0
CYCLE:   2142000052 Utilization ex q (incomplete):  0
CYCLE:   2142500052 RDMA bytes rec:          0
CYCLE:   2142500052 RDMA total latency:          0
CYCLE:   2142500052 WDMA bytes sent:          0
CYCLE:   2142500052 WDMA total latency:          0
CYCLE:   2143000052 RDMA bytes rec:          0
CYCLE:   2143000052 RDMA total latency:          0
CYCLE:   2143000052 WDMA bytes sent:          0
CYCLE:   2143000052 WDMA total latency:          0
CYCLE:   2143500052 RDMA bytes rec:          0
CYCLE:   2143500052 RDMA total latency:          0
CYCLE:   2143500052 WDMA bytes sent:          0
CYCLE:   2143500052 WDMA total latency:          0
CYCLE:   2144000052 Utilization ld q (incomplete):  0
CYCLE:   2144000052 RDMA bytes rec:          0
CYCLE:   2144000052 Utilization st q:  0
CYCLE:   2144000052 Utilization ld q:  0
CYCLE:   2144000052 Utilization:  0
CYCLE:   2144000052 Utilization ld q:  0
CYCLE:   2144000052 Utilization st q:  0
CYCLE:   2144000052 RDMA total latency:          0
CYCLE:   2144000052 Utilization st q (incomplete):  0
CYCLE:   2144000052 WDMA bytes sent:          0
CYCLE:   2144000052 Utilization ex q:  0
CYCLE:   2144000052 Utilization ex q (incomplete):  0
CYCLE:   2144000052 Utilization st q (incomplete):  0
CYCLE:   2144000052 Utilization ld q (incomplete):  0
CYCLE:   2144000052 WDMA total latency:          0
CYCLE:   2144000052 Utilization ex q:  0
CYCLE:   2144000052 Utilization:  0
CYCLE:   2144000052 Utilization ex q (incomplete):  0
CYCLE:   2144500052 RDMA bytes rec:          0
CYCLE:   2144500052 RDMA total latency:          0
CYCLE:   2144500052 WDMA bytes sent:          0
CYCLE:   2144500052 WDMA total latency:          0
CYCLE:   2145000052 RDMA bytes rec:          0
CYCLE:   2145000052 RDMA total latency:          0
CYCLE:   2145000052 WDMA bytes sent:          0
CYCLE:   2145000052 WDMA total latency:          0
CYCLE:   2145500052 RDMA bytes rec:          0
CYCLE:   2145500052 RDMA total latency:          0
CYCLE:   2145500052 WDMA bytes sent:          0
CYCLE:   2145500052 WDMA total latency:          0
CYCLE:   2146000052 Utilization ld q (incomplete):  0
CYCLE:   2146000052 RDMA bytes rec:          0
CYCLE:   2146000052 Utilization st q:  0
CYCLE:   2146000052 Utilization ld q:  0
CYCLE:   2146000052 Utilization:  0
CYCLE:   2146000052 Utilization ld q:  0
CYCLE:   2146000052 Utilization st q:  0
CYCLE:   2146000052 RDMA total latency:          0
CYCLE:   2146000052 Utilization st q (incomplete):  0
CYCLE:   2146000052 WDMA bytes sent:          0
CYCLE:   2146000052 Utilization ex q:  0
CYCLE:   2146000052 Utilization ex q (incomplete):  0
CYCLE:   2146000052 Utilization st q (incomplete):  0
CYCLE:   2146000052 Utilization ld q (incomplete):  0
CYCLE:   2146000052 WDMA total latency:          0
CYCLE:   2146000052 Utilization ex q:  0
CYCLE:   2146000052 Utilization:  0
CYCLE:   2146000052 Utilization ex q (incomplete):  0
CYCLE:   2146500052 RDMA bytes rec:          0
CYCLE:   2146500052 RDMA total latency:          0
CYCLE:   2146500052 WDMA bytes sent:          0
CYCLE:   2146500052 WDMA total latency:          0
CYCLE:   2147000052 RDMA bytes rec:          0
CYCLE:   2147000052 RDMA total latency:          0
CYCLE:   2147000052 WDMA bytes sent:          0
CYCLE:   2147000052 WDMA total latency:          0
CYCLE:   2147500052 RDMA bytes rec:          0
CYCLE:   2147500052 RDMA total latency:          0
CYCLE:   2147500052 WDMA bytes sent:          0
CYCLE:   2147500052 WDMA total latency:          0
CYCLE:   2148000052 Utilization ld q (incomplete):  0
CYCLE:   2148000052 RDMA bytes rec:          0
CYCLE:   2148000052 Utilization st q:  0
CYCLE:   2148000052 Utilization ld q:  0
CYCLE:   2148000052 Utilization:  0
CYCLE:   2148000052 Utilization ld q:  0
CYCLE:   2148000052 Utilization st q:  0
CYCLE:   2148000052 RDMA total latency:          0
CYCLE:   2148000052 Utilization st q (incomplete):  0
CYCLE:   2148000052 WDMA bytes sent:          0
CYCLE:   2148000052 Utilization ex q:  0
CYCLE:   2148000052 Utilization ex q (incomplete):  0
CYCLE:   2148000052 Utilization st q (incomplete):  0
CYCLE:   2148000052 Utilization ld q (incomplete):  0
CYCLE:   2148000052 WDMA total latency:          0
CYCLE:   2148000052 Utilization ex q:  0
CYCLE:   2148000052 Utilization:  0
CYCLE:   2148000052 Utilization ex q (incomplete):  0
CYCLE:   2148500052 RDMA bytes rec:          0
CYCLE:   2148500052 RDMA total latency:          0
CYCLE:   2148500052 WDMA bytes sent:          0
CYCLE:   2148500052 WDMA total latency:          0
CYCLE:   2149000052 RDMA bytes rec:          0
CYCLE:   2149000052 RDMA total latency:          0
CYCLE:   2149000052 WDMA bytes sent:          0
CYCLE:   2149000052 WDMA total latency:          0
CYCLE:   2149500052 RDMA bytes rec:          0
CYCLE:   2149500052 RDMA total latency:          0
CYCLE:   2149500052 WDMA bytes sent:          0
CYCLE:   2149500052 WDMA total latency:          0
CYCLE:   2150000052 Utilization ld q (incomplete):  0
CYCLE:   2150000052 RDMA bytes rec:          0
CYCLE:   2150000052 Utilization st q:  0
CYCLE:   2150000052 Utilization ld q:  0
CYCLE:   2150000052 Utilization:  0
CYCLE:   2150000052 Utilization ld q:  0
CYCLE:   2150000052 Utilization st q:  0
CYCLE:   2150000052 RDMA total latency:          0
CYCLE:   2150000052 Utilization st q (incomplete):  0
CYCLE:   2150000052 WDMA bytes sent:          0
CYCLE:   2150000052 Utilization ex q:  0
CYCLE:   2150000052 Utilization ex q (incomplete):  0
CYCLE:   2150000052 Utilization st q (incomplete):  0
CYCLE:   2150000052 Utilization ld q (incomplete):  0
CYCLE:   2150000052 WDMA total latency:          0
CYCLE:   2150000052 Utilization ex q:  0
CYCLE:   2150000052 Utilization:  0
CYCLE:   2150000052 Utilization ex q (incomplete):  0
CYCLE:   2150500052 RDMA bytes rec:          0
CYCLE:   2150500052 RDMA total latency:          0
CYCLE:   2150500052 WDMA bytes sent:          0
CYCLE:   2150500052 WDMA total latency:          0
CYCLE:   2151000052 RDMA bytes rec:          0
CYCLE:   2151000052 RDMA total latency:          0
CYCLE:   2151000052 WDMA bytes sent:          0
CYCLE:   2151000052 WDMA total latency:          0
CYCLE:   2151500052 RDMA bytes rec:          0
CYCLE:   2151500052 RDMA total latency:          0
CYCLE:   2151500052 WDMA bytes sent:          0
CYCLE:   2151500052 WDMA total latency:          0
CYCLE:   2152000052 Utilization ld q (incomplete):  0
CYCLE:   2152000052 RDMA bytes rec:          0
CYCLE:   2152000052 Utilization st q:  0
CYCLE:   2152000052 Utilization ld q:  0
CYCLE:   2152000052 Utilization:  0
CYCLE:   2152000052 Utilization ld q:  0
CYCLE:   2152000052 Utilization st q:  0
CYCLE:   2152000052 RDMA total latency:          0
CYCLE:   2152000052 Utilization st q (incomplete):  0
CYCLE:   2152000052 WDMA bytes sent:          0
CYCLE:   2152000052 Utilization ex q:  0
CYCLE:   2152000052 Utilization ex q (incomplete):  0
CYCLE:   2152000052 Utilization st q (incomplete):  0
CYCLE:   2152000052 Utilization ld q (incomplete):  0
CYCLE:   2152000052 WDMA total latency:          0
CYCLE:   2152000052 Utilization ex q:  0
CYCLE:   2152000052 Utilization:  0
CYCLE:   2152000052 Utilization ex q (incomplete):  0
CYCLE:   2152500052 RDMA bytes rec:          0
CYCLE:   2152500052 RDMA total latency:          0
CYCLE:   2152500052 WDMA bytes sent:          0
CYCLE:   2152500052 WDMA total latency:          0
CYCLE:   2153000052 RDMA bytes rec:          0
CYCLE:   2153000052 RDMA total latency:          0
CYCLE:   2153000052 WDMA bytes sent:          0
CYCLE:   2153000052 WDMA total latency:          0
CYCLE:   2153500052 RDMA bytes rec:          0
CYCLE:   2153500052 RDMA total latency:          0
CYCLE:   2153500052 WDMA bytes sent:          0
CYCLE:   2153500052 WDMA total latency:          0
CYCLE:   2154000052 Utilization ld q (incomplete):  0
CYCLE:   2154000052 RDMA bytes rec:          0
CYCLE:   2154000052 Utilization st q:  0
CYCLE:   2154000052 Utilization ld q:  0
CYCLE:   2154000052 Utilization:  0
CYCLE:   2154000052 Utilization ld q:  0
CYCLE:   2154000052 Utilization st q:  0
CYCLE:   2154000052 RDMA total latency:          0
CYCLE:   2154000052 Utilization st q (incomplete):  0
CYCLE:   2154000052 WDMA bytes sent:          0
CYCLE:   2154000052 Utilization ex q:  0
CYCLE:   2154000052 Utilization ex q (incomplete):  0
CYCLE:   2154000052 Utilization st q (incomplete):  0
CYCLE:   2154000052 Utilization ld q (incomplete):  0
CYCLE:   2154000052 WDMA total latency:          0
CYCLE:   2154000052 Utilization ex q:  0
CYCLE:   2154000052 Utilization:  0
CYCLE:   2154000052 Utilization ex q (incomplete):  0
CYCLE:   2154500052 RDMA bytes rec:          0
CYCLE:   2154500052 RDMA total latency:          0
CYCLE:   2154500052 WDMA bytes sent:          0
CYCLE:   2154500052 WDMA total latency:          0
CYCLE:   2155000052 RDMA bytes rec:          0
CYCLE:   2155000052 RDMA total latency:          0
CYCLE:   2155000052 WDMA bytes sent:          0
CYCLE:   2155000052 WDMA total latency:          0
CYCLE:   2155500052 RDMA bytes rec:          0
CYCLE:   2155500052 RDMA total latency:          0
CYCLE:   2155500052 WDMA bytes sent:          0
CYCLE:   2155500052 WDMA total latency:          0
CYCLE:   2156000052 Utilization ld q (incomplete):  0
CYCLE:   2156000052 RDMA bytes rec:          0
CYCLE:   2156000052 Utilization st q:  0
CYCLE:   2156000052 Utilization ld q:  0
CYCLE:   2156000052 Utilization:  0
CYCLE:   2156000052 Utilization ld q:  0
CYCLE:   2156000052 Utilization st q:  0
CYCLE:   2156000052 RDMA total latency:          0
CYCLE:   2156000052 Utilization st q (incomplete):  0
CYCLE:   2156000052 WDMA bytes sent:          0
CYCLE:   2156000052 Utilization ex q:  0
CYCLE:   2156000052 Utilization ex q (incomplete):  0
CYCLE:   2156000052 Utilization st q (incomplete):  0
CYCLE:   2156000052 Utilization ld q (incomplete):  0
CYCLE:   2156000052 WDMA total latency:          0
CYCLE:   2156000052 Utilization ex q:  0
CYCLE:   2156000052 Utilization:  0
CYCLE:   2156000052 Utilization ex q (incomplete):  0
CYCLE:   2156500052 RDMA bytes rec:          0
CYCLE:   2156500052 RDMA total latency:          0
CYCLE:   2156500052 WDMA bytes sent:          0
CYCLE:   2156500052 WDMA total latency:          0
CYCLE:   2157000052 RDMA bytes rec:          0
CYCLE:   2157000052 RDMA total latency:          0
CYCLE:   2157000052 WDMA bytes sent:          0
CYCLE:   2157000052 WDMA total latency:          0
CYCLE:   2157500052 RDMA bytes rec:          0
CYCLE:   2157500052 RDMA total latency:          0
CYCLE:   2157500052 WDMA bytes sent:          0
CYCLE:   2157500052 WDMA total latency:          0
CYCLE:   2158000052 Utilization ld q (incomplete):  0
CYCLE:   2158000052 RDMA bytes rec:          0
CYCLE:   2158000052 Utilization st q:  0
CYCLE:   2158000052 Utilization ld q:  0
CYCLE:   2158000052 Utilization:  0
CYCLE:   2158000052 Utilization ld q:  0
CYCLE:   2158000052 Utilization st q:  0
CYCLE:   2158000052 RDMA total latency:          0
CYCLE:   2158000052 Utilization st q (incomplete):  0
CYCLE:   2158000052 WDMA bytes sent:          0
CYCLE:   2158000052 Utilization ex q:  0
CYCLE:   2158000052 Utilization ex q (incomplete):  0
CYCLE:   2158000052 Utilization st q (incomplete):  0
CYCLE:   2158000052 Utilization ld q (incomplete):  0
CYCLE:   2158000052 WDMA total latency:          0
CYCLE:   2158000052 Utilization ex q:  0
CYCLE:   2158000052 Utilization:  0
CYCLE:   2158000052 Utilization ex q (incomplete):  0
CYCLE:   2158500052 RDMA bytes rec:          0
CYCLE:   2158500052 RDMA total latency:          0
CYCLE:   2158500052 WDMA bytes sent:          0
CYCLE:   2158500052 WDMA total latency:          0
CYCLE:   2159000052 RDMA bytes rec:          0
CYCLE:   2159000052 RDMA total latency:          0
CYCLE:   2159000052 WDMA bytes sent:          0
CYCLE:   2159000052 WDMA total latency:          0
CYCLE:   2159500052 RDMA bytes rec:          0
CYCLE:   2159500052 RDMA total latency:          0
CYCLE:   2159500052 WDMA bytes sent:          0
CYCLE:   2159500052 WDMA total latency:          0
CYCLE:   2160000052 Utilization ld q (incomplete):  0
CYCLE:   2160000052 RDMA bytes rec:          0
CYCLE:   2160000052 Utilization st q:  0
CYCLE:   2160000052 Utilization ld q:  0
CYCLE:   2160000052 Utilization:  0
CYCLE:   2160000052 Utilization ld q:  0
CYCLE:   2160000052 Utilization st q:  0
CYCLE:   2160000052 RDMA total latency:          0
CYCLE:   2160000052 Utilization st q (incomplete):  0
CYCLE:   2160000052 WDMA bytes sent:          0
CYCLE:   2160000052 Utilization ex q:  0
CYCLE:   2160000052 Utilization ex q (incomplete):  0
CYCLE:   2160000052 Utilization st q (incomplete):  0
CYCLE:   2160000052 Utilization ld q (incomplete):  0
CYCLE:   2160000052 WDMA total latency:          0
CYCLE:   2160000052 Utilization ex q:  0
CYCLE:   2160000052 Utilization:  0
CYCLE:   2160000052 Utilization ex q (incomplete):  0
CYCLE:   2160500052 RDMA bytes rec:          0
CYCLE:   2160500052 RDMA total latency:          0
CYCLE:   2160500052 WDMA bytes sent:          0
CYCLE:   2160500052 WDMA total latency:          0
CYCLE:   2161000052 RDMA bytes rec:          0
CYCLE:   2161000052 RDMA total latency:          0
CYCLE:   2161000052 WDMA bytes sent:          0
CYCLE:   2161000052 WDMA total latency:          0
CYCLE:   2161500052 RDMA bytes rec:          0
CYCLE:   2161500052 RDMA total latency:          0
CYCLE:   2161500052 WDMA bytes sent:          0
CYCLE:   2161500052 WDMA total latency:          0
CYCLE:   2162000052 Utilization ld q (incomplete):  0
CYCLE:   2162000052 RDMA bytes rec:          0
CYCLE:   2162000052 Utilization st q:  0
CYCLE:   2162000052 Utilization ld q:  0
CYCLE:   2162000052 Utilization:  0
CYCLE:   2162000052 Utilization ld q:  0
CYCLE:   2162000052 Utilization st q:  0
CYCLE:   2162000052 RDMA total latency:          0
CYCLE:   2162000052 Utilization st q (incomplete):  0
CYCLE:   2162000052 WDMA bytes sent:          0
CYCLE:   2162000052 Utilization ex q:  0
CYCLE:   2162000052 Utilization ex q (incomplete):  0
CYCLE:   2162000052 Utilization st q (incomplete):  0
CYCLE:   2162000052 Utilization ld q (incomplete):  0
CYCLE:   2162000052 WDMA total latency:          0
CYCLE:   2162000052 Utilization ex q:  0
CYCLE:   2162000052 Utilization:  0
CYCLE:   2162000052 Utilization ex q (incomplete):  0
CYCLE:   2162500052 RDMA bytes rec:          0
CYCLE:   2162500052 RDMA total latency:          0
CYCLE:   2162500052 WDMA bytes sent:          0
CYCLE:   2162500052 WDMA total latency:          0
CYCLE:   2163000052 RDMA bytes rec:          0
CYCLE:   2163000052 RDMA total latency:          0
CYCLE:   2163000052 WDMA bytes sent:          0
CYCLE:   2163000052 WDMA total latency:          0
CYCLE:   2163500052 RDMA bytes rec:          0
CYCLE:   2163500052 RDMA total latency:          0
CYCLE:   2163500052 WDMA bytes sent:          0
CYCLE:   2163500052 WDMA total latency:          0
CYCLE:   2164000052 Utilization ld q (incomplete):  0
CYCLE:   2164000052 RDMA bytes rec:          0
CYCLE:   2164000052 Utilization st q:  0
CYCLE:   2164000052 Utilization ld q:  0
CYCLE:   2164000052 Utilization:  0
CYCLE:   2164000052 Utilization ld q:  0
CYCLE:   2164000052 Utilization st q:  0
CYCLE:   2164000052 RDMA total latency:          0
CYCLE:   2164000052 Utilization st q (incomplete):  0
CYCLE:   2164000052 WDMA bytes sent:          0
CYCLE:   2164000052 Utilization ex q:  0
CYCLE:   2164000052 Utilization ex q (incomplete):  0
CYCLE:   2164000052 Utilization st q (incomplete):  0
CYCLE:   2164000052 Utilization ld q (incomplete):  0
CYCLE:   2164000052 WDMA total latency:          0
CYCLE:   2164000052 Utilization ex q:  0
CYCLE:   2164000052 Utilization:  0
CYCLE:   2164000052 Utilization ex q (incomplete):  0
CYCLE:   2164500052 RDMA bytes rec:          0
CYCLE:   2164500052 RDMA total latency:          0
CYCLE:   2164500052 WDMA bytes sent:          0
CYCLE:   2164500052 WDMA total latency:          0
CYCLE:   2165000052 RDMA bytes rec:          0
CYCLE:   2165000052 RDMA total latency:          0
CYCLE:   2165000052 WDMA bytes sent:          0
CYCLE:   2165000052 WDMA total latency:          0
CYCLE:   2165500052 RDMA bytes rec:          0
CYCLE:   2165500052 RDMA total latency:          0
CYCLE:   2165500052 WDMA bytes sent:          0
CYCLE:   2165500052 WDMA total latency:          0
CYCLE:   2166000052 Utilization ld q (incomplete):  0
CYCLE:   2166000052 RDMA bytes rec:          0
CYCLE:   2166000052 Utilization st q:  0
CYCLE:   2166000052 Utilization ld q:  0
CYCLE:   2166000052 Utilization:  0
CYCLE:   2166000052 Utilization ld q:  0
CYCLE:   2166000052 Utilization st q:  0
CYCLE:   2166000052 RDMA total latency:          0
CYCLE:   2166000052 Utilization st q (incomplete):  0
CYCLE:   2166000052 WDMA bytes sent:          0
CYCLE:   2166000052 Utilization ex q:  0
CYCLE:   2166000052 Utilization ex q (incomplete):  0
CYCLE:   2166000052 Utilization st q (incomplete):  0
CYCLE:   2166000052 Utilization ld q (incomplete):  0
CYCLE:   2166000052 WDMA total latency:          0
CYCLE:   2166000052 Utilization ex q:  0
CYCLE:   2166000052 Utilization:  0
CYCLE:   2166000052 Utilization ex q (incomplete):  0
CYCLE:   2166500052 RDMA bytes rec:          0
CYCLE:   2166500052 RDMA total latency:          0
CYCLE:   2166500052 WDMA bytes sent:          0
CYCLE:   2166500052 WDMA total latency:          0
CYCLE:   2167000052 RDMA bytes rec:          0
CYCLE:   2167000052 RDMA total latency:          0
CYCLE:   2167000052 WDMA bytes sent:          0
CYCLE:   2167000052 WDMA total latency:          0
CYCLE:   2167500052 RDMA bytes rec:          0
CYCLE:   2167500052 RDMA total latency:          0
CYCLE:   2167500052 WDMA bytes sent:          0
CYCLE:   2167500052 WDMA total latency:          0
CYCLE:   2168000052 Utilization ld q (incomplete):  0
CYCLE:   2168000052 RDMA bytes rec:          0
CYCLE:   2168000052 Utilization st q:  0
CYCLE:   2168000052 Utilization ld q:  0
CYCLE:   2168000052 Utilization:  0
CYCLE:   2168000052 Utilization ld q:  0
CYCLE:   2168000052 Utilization st q:  0
CYCLE:   2168000052 RDMA total latency:          0
CYCLE:   2168000052 Utilization st q (incomplete):  0
CYCLE:   2168000052 WDMA bytes sent:          0
CYCLE:   2168000052 Utilization ex q:  0
CYCLE:   2168000052 Utilization ex q (incomplete):  0
CYCLE:   2168000052 Utilization st q (incomplete):  0
CYCLE:   2168000052 Utilization ld q (incomplete):  0
CYCLE:   2168000052 WDMA total latency:          0
CYCLE:   2168000052 Utilization ex q:  0
CYCLE:   2168000052 Utilization:  0
CYCLE:   2168000052 Utilization ex q (incomplete):  0
CYCLE:   2168500052 RDMA bytes rec:          0
CYCLE:   2168500052 RDMA total latency:          0
CYCLE:   2168500052 WDMA bytes sent:          0
CYCLE:   2168500052 WDMA total latency:          0
CYCLE:   2169000052 RDMA bytes rec:          0
CYCLE:   2169000052 RDMA total latency:          0
CYCLE:   2169000052 WDMA bytes sent:          0
CYCLE:   2169000052 WDMA total latency:          0
CYCLE:   2169500052 RDMA bytes rec:          0
CYCLE:   2169500052 RDMA total latency:          0
CYCLE:   2169500052 WDMA bytes sent:          0
CYCLE:   2169500052 WDMA total latency:          0
CYCLE:   2170000052 Utilization ld q (incomplete):  0
CYCLE:   2170000052 RDMA bytes rec:          0
CYCLE:   2170000052 Utilization st q:  0
CYCLE:   2170000052 Utilization ld q:  0
CYCLE:   2170000052 Utilization:  0
CYCLE:   2170000052 Utilization ld q:  0
CYCLE:   2170000052 Utilization st q:  0
CYCLE:   2170000052 RDMA total latency:          0
CYCLE:   2170000052 Utilization st q (incomplete):  0
CYCLE:   2170000052 WDMA bytes sent:          0
CYCLE:   2170000052 Utilization ex q:  0
CYCLE:   2170000052 Utilization ex q (incomplete):  0
CYCLE:   2170000052 Utilization st q (incomplete):  0
CYCLE:   2170000052 Utilization ld q (incomplete):  0
CYCLE:   2170000052 WDMA total latency:          0
CYCLE:   2170000052 Utilization ex q:  0
CYCLE:   2170000052 Utilization:  0
CYCLE:   2170000052 Utilization ex q (incomplete):  0
CYCLE:   2170500052 RDMA bytes rec:          0
CYCLE:   2170500052 RDMA total latency:          0
CYCLE:   2170500052 WDMA bytes sent:          0
CYCLE:   2170500052 WDMA total latency:          0
CYCLE:   2171000052 RDMA bytes rec:          0
CYCLE:   2171000052 RDMA total latency:          0
CYCLE:   2171000052 WDMA bytes sent:          0
CYCLE:   2171000052 WDMA total latency:          0
CYCLE:   2171500052 RDMA bytes rec:          0
CYCLE:   2171500052 RDMA total latency:          0
CYCLE:   2171500052 WDMA bytes sent:          0
CYCLE:   2171500052 WDMA total latency:          0
CYCLE:   2172000052 Utilization ld q (incomplete):  0
CYCLE:   2172000052 RDMA bytes rec:          0
CYCLE:   2172000052 Utilization st q:  0
CYCLE:   2172000052 Utilization ld q:  0
CYCLE:   2172000052 Utilization:  0
CYCLE:   2172000052 Utilization ld q:  0
CYCLE:   2172000052 Utilization st q:  0
CYCLE:   2172000052 RDMA total latency:          0
CYCLE:   2172000052 Utilization st q (incomplete):  0
CYCLE:   2172000052 WDMA bytes sent:          0
CYCLE:   2172000052 Utilization ex q:  0
CYCLE:   2172000052 Utilization ex q (incomplete):  0
CYCLE:   2172000052 Utilization st q (incomplete):  0
CYCLE:   2172000052 Utilization ld q (incomplete):  0
CYCLE:   2172000052 WDMA total latency:          0
CYCLE:   2172000052 Utilization ex q:  0
CYCLE:   2172000052 Utilization:  0
CYCLE:   2172000052 Utilization ex q (incomplete):  0
CYCLE:   2172500052 RDMA bytes rec:          0
CYCLE:   2172500052 RDMA total latency:          0
CYCLE:   2172500052 WDMA bytes sent:          0
CYCLE:   2172500052 WDMA total latency:          0
CYCLE:   2173000052 RDMA bytes rec:          0
CYCLE:   2173000052 RDMA total latency:          0
CYCLE:   2173000052 WDMA bytes sent:          0
CYCLE:   2173000052 WDMA total latency:          0
CYCLE:   2173500052 RDMA bytes rec:          0
CYCLE:   2173500052 RDMA total latency:          0
CYCLE:   2173500052 WDMA bytes sent:          0
CYCLE:   2173500052 WDMA total latency:          0
CYCLE:   2174000052 Utilization ld q (incomplete):  0
CYCLE:   2174000052 RDMA bytes rec:          0
CYCLE:   2174000052 Utilization st q:  0
CYCLE:   2174000052 Utilization ld q:  0
CYCLE:   2174000052 Utilization:  0
CYCLE:   2174000052 Utilization ld q:  0
CYCLE:   2174000052 Utilization st q:  0
CYCLE:   2174000052 RDMA total latency:          0
CYCLE:   2174000052 Utilization st q (incomplete):  0
CYCLE:   2174000052 WDMA bytes sent:          0
CYCLE:   2174000052 Utilization ex q:  0
CYCLE:   2174000052 Utilization ex q (incomplete):  0
CYCLE:   2174000052 Utilization st q (incomplete):  0
CYCLE:   2174000052 Utilization ld q (incomplete):  0
CYCLE:   2174000052 WDMA total latency:          0
CYCLE:   2174000052 Utilization ex q:  0
CYCLE:   2174000052 Utilization:  0
CYCLE:   2174000052 Utilization ex q (incomplete):  0
CYCLE:   2174500052 RDMA bytes rec:          0
CYCLE:   2174500052 RDMA total latency:          0
CYCLE:   2174500052 WDMA bytes sent:          0
CYCLE:   2174500052 WDMA total latency:          0
CYCLE:   2175000052 RDMA bytes rec:          0
CYCLE:   2175000052 RDMA total latency:          0
CYCLE:   2175000052 WDMA bytes sent:          0
CYCLE:   2175000052 WDMA total latency:          0
CYCLE:   2175500052 RDMA bytes rec:          0
CYCLE:   2175500052 RDMA total latency:          0
CYCLE:   2175500052 WDMA bytes sent:          0
CYCLE:   2175500052 WDMA total latency:          0
CYCLE:   2176000052 Utilization ld q (incomplete):  0
CYCLE:   2176000052 RDMA bytes rec:          0
CYCLE:   2176000052 Utilization st q:  0
CYCLE:   2176000052 Utilization ld q:  0
CYCLE:   2176000052 Utilization:  0
CYCLE:   2176000052 Utilization ld q:  0
CYCLE:   2176000052 Utilization st q:  0
CYCLE:   2176000052 RDMA total latency:          0
CYCLE:   2176000052 Utilization st q (incomplete):  0
CYCLE:   2176000052 WDMA bytes sent:          0
CYCLE:   2176000052 Utilization ex q:  0
CYCLE:   2176000052 Utilization ex q (incomplete):  0
CYCLE:   2176000052 Utilization st q (incomplete):  0
CYCLE:   2176000052 Utilization ld q (incomplete):  0
CYCLE:   2176000052 WDMA total latency:          0
CYCLE:   2176000052 Utilization ex q:  0
CYCLE:   2176000052 Utilization:  0
CYCLE:   2176000052 Utilization ex q (incomplete):  0
CYCLE:   2176500052 RDMA bytes rec:          0
CYCLE:   2176500052 RDMA total latency:          0
CYCLE:   2176500052 WDMA bytes sent:          0
CYCLE:   2176500052 WDMA total latency:          0
CYCLE:   2177000052 RDMA bytes rec:          0
CYCLE:   2177000052 RDMA total latency:          0
CYCLE:   2177000052 WDMA bytes sent:          0
CYCLE:   2177000052 WDMA total latency:          0
CYCLE:   2177500052 RDMA bytes rec:          0
CYCLE:   2177500052 RDMA total latency:          0
CYCLE:   2177500052 WDMA bytes sent:          0
CYCLE:   2177500052 WDMA total latency:          0
CYCLE:   2178000052 Utilization ld q (incomplete):  0
CYCLE:   2178000052 RDMA bytes rec:          0
CYCLE:   2178000052 Utilization st q:  0
CYCLE:   2178000052 Utilization ld q:  0
CYCLE:   2178000052 Utilization:  0
CYCLE:   2178000052 Utilization ld q:  0
CYCLE:   2178000052 Utilization st q:  0
CYCLE:   2178000052 RDMA total latency:          0
CYCLE:   2178000052 Utilization st q (incomplete):  0
CYCLE:   2178000052 WDMA bytes sent:          0
CYCLE:   2178000052 Utilization ex q:  0
CYCLE:   2178000052 Utilization ex q (incomplete):  0
CYCLE:   2178000052 Utilization st q (incomplete):  0
CYCLE:   2178000052 Utilization ld q (incomplete):  0
CYCLE:   2178000052 WDMA total latency:          0
CYCLE:   2178000052 Utilization ex q:  0
CYCLE:   2178000052 Utilization:  0
CYCLE:   2178000052 Utilization ex q (incomplete):  0
CYCLE:   2178500052 RDMA bytes rec:          0
CYCLE:   2178500052 RDMA total latency:          0
CYCLE:   2178500052 WDMA bytes sent:          0
CYCLE:   2178500052 WDMA total latency:          0
CYCLE:   2179000052 RDMA bytes rec:          0
CYCLE:   2179000052 RDMA total latency:          0
CYCLE:   2179000052 WDMA bytes sent:          0
CYCLE:   2179000052 WDMA total latency:          0
CYCLE:   2179500052 RDMA bytes rec:          0
CYCLE:   2179500052 RDMA total latency:          0
CYCLE:   2179500052 WDMA bytes sent:          0
CYCLE:   2179500052 WDMA total latency:          0
CYCLE:   2180000052 Utilization ld q (incomplete):  0
CYCLE:   2180000052 RDMA bytes rec:          0
CYCLE:   2180000052 Utilization st q:  0
CYCLE:   2180000052 Utilization ld q:  0
CYCLE:   2180000052 Utilization:  0
CYCLE:   2180000052 Utilization ld q:  0
CYCLE:   2180000052 Utilization st q:  0
CYCLE:   2180000052 RDMA total latency:          0
CYCLE:   2180000052 Utilization st q (incomplete):  0
CYCLE:   2180000052 WDMA bytes sent:          0
CYCLE:   2180000052 Utilization ex q:  0
CYCLE:   2180000052 Utilization ex q (incomplete):  0
CYCLE:   2180000052 Utilization st q (incomplete):  0
CYCLE:   2180000052 Utilization ld q (incomplete):  0
CYCLE:   2180000052 WDMA total latency:          0
CYCLE:   2180000052 Utilization ex q:  0
CYCLE:   2180000052 Utilization:  0
CYCLE:   2180000052 Utilization ex q (incomplete):  0
CYCLE:   2180500052 RDMA bytes rec:          0
CYCLE:   2180500052 RDMA total latency:          0
CYCLE:   2180500052 WDMA bytes sent:          0
CYCLE:   2180500052 WDMA total latency:          0
CYCLE:   2181000052 RDMA bytes rec:          0
CYCLE:   2181000052 RDMA total latency:          0
CYCLE:   2181000052 WDMA bytes sent:          0
CYCLE:   2181000052 WDMA total latency:          0
CYCLE:   2181500052 RDMA bytes rec:          0
CYCLE:   2181500052 RDMA total latency:          0
CYCLE:   2181500052 WDMA bytes sent:          0
CYCLE:   2181500052 WDMA total latency:          0
CYCLE:   2182000052 Utilization ld q (incomplete):  0
CYCLE:   2182000052 RDMA bytes rec:          0
CYCLE:   2182000052 Utilization st q:  0
CYCLE:   2182000052 Utilization ld q:  0
CYCLE:   2182000052 Utilization:  0
CYCLE:   2182000052 Utilization ld q:  0
CYCLE:   2182000052 Utilization st q:  0
CYCLE:   2182000052 RDMA total latency:          0
CYCLE:   2182000052 Utilization st q (incomplete):  0
CYCLE:   2182000052 WDMA bytes sent:          0
CYCLE:   2182000052 Utilization ex q:  0
CYCLE:   2182000052 Utilization ex q (incomplete):  0
CYCLE:   2182000052 Utilization st q (incomplete):  0
CYCLE:   2182000052 Utilization ld q (incomplete):  0
CYCLE:   2182000052 WDMA total latency:          0
CYCLE:   2182000052 Utilization ex q:  0
CYCLE:   2182000052 Utilization:  0
CYCLE:   2182000052 Utilization ex q (incomplete):  0
CYCLE:   2182500052 RDMA bytes rec:          0
CYCLE:   2182500052 RDMA total latency:          0
CYCLE:   2182500052 WDMA bytes sent:          0
CYCLE:   2182500052 WDMA total latency:          0
CYCLE:   2183000052 RDMA bytes rec:          0
CYCLE:   2183000052 RDMA total latency:          0
CYCLE:   2183000052 WDMA bytes sent:          0
CYCLE:   2183000052 WDMA total latency:          0
CYCLE:   2183500052 RDMA bytes rec:          0
CYCLE:   2183500052 RDMA total latency:          0
CYCLE:   2183500052 WDMA bytes sent:          0
CYCLE:   2183500052 WDMA total latency:          0
CYCLE:   2184000052 Utilization ld q (incomplete):  0
CYCLE:   2184000052 RDMA bytes rec:          0
CYCLE:   2184000052 Utilization st q:  0
CYCLE:   2184000052 Utilization ld q:  0
CYCLE:   2184000052 Utilization:  0
CYCLE:   2184000052 Utilization ld q:  0
CYCLE:   2184000052 Utilization st q:  0
CYCLE:   2184000052 RDMA total latency:          0
CYCLE:   2184000052 Utilization st q (incomplete):  0
CYCLE:   2184000052 WDMA bytes sent:          0
CYCLE:   2184000052 Utilization ex q:  0
CYCLE:   2184000052 Utilization ex q (incomplete):  0
CYCLE:   2184000052 Utilization st q (incomplete):  0
CYCLE:   2184000052 Utilization ld q (incomplete):  0
CYCLE:   2184000052 WDMA total latency:          0
CYCLE:   2184000052 Utilization ex q:  0
CYCLE:   2184000052 Utilization:  0
CYCLE:   2184000052 Utilization ex q (incomplete):  0
CYCLE:   2184500052 RDMA bytes rec:          0
CYCLE:   2184500052 RDMA total latency:          0
CYCLE:   2184500052 WDMA bytes sent:          0
CYCLE:   2184500052 WDMA total latency:          0
CYCLE:   2185000052 RDMA bytes rec:          0
CYCLE:   2185000052 RDMA total latency:          0
CYCLE:   2185000052 WDMA bytes sent:          0
CYCLE:   2185000052 WDMA total latency:          0
CYCLE:   2185500052 RDMA bytes rec:          0
CYCLE:   2185500052 RDMA total latency:          0
CYCLE:   2185500052 WDMA bytes sent:          0
CYCLE:   2185500052 WDMA total latency:          0
CYCLE:   2186000052 Utilization ld q (incomplete):  0
CYCLE:   2186000052 RDMA bytes rec:          0
CYCLE:   2186000052 Utilization st q:  0
CYCLE:   2186000052 Utilization ld q:  0
CYCLE:   2186000052 Utilization:  0
CYCLE:   2186000052 Utilization ld q:  0
CYCLE:   2186000052 Utilization st q:  0
CYCLE:   2186000052 RDMA total latency:          0
CYCLE:   2186000052 Utilization st q (incomplete):  0
CYCLE:   2186000052 WDMA bytes sent:          0
CYCLE:   2186000052 Utilization ex q:  0
CYCLE:   2186000052 Utilization ex q (incomplete):  0
CYCLE:   2186000052 Utilization st q (incomplete):  0
CYCLE:   2186000052 Utilization ld q (incomplete):  0
CYCLE:   2186000052 WDMA total latency:          0
CYCLE:   2186000052 Utilization ex q:  0
CYCLE:   2186000052 Utilization:  0
CYCLE:   2186000052 Utilization ex q (incomplete):  0
CYCLE:   2186500052 RDMA bytes rec:          0
CYCLE:   2186500052 RDMA total latency:          0
CYCLE:   2186500052 WDMA bytes sent:          0
CYCLE:   2186500052 WDMA total latency:          0
CYCLE:   2187000052 RDMA bytes rec:          0
CYCLE:   2187000052 RDMA total latency:          0
CYCLE:   2187000052 WDMA bytes sent:          0
CYCLE:   2187000052 WDMA total latency:          0
CYCLE:   2187500052 RDMA bytes rec:          0
CYCLE:   2187500052 RDMA total latency:          0
CYCLE:   2187500052 WDMA bytes sent:          0
CYCLE:   2187500052 WDMA total latency:          0
CYCLE:   2188000052 Utilization ld q (incomplete):  0
CYCLE:   2188000052 RDMA bytes rec:          0
CYCLE:   2188000052 Utilization st q:  0
CYCLE:   2188000052 Utilization ld q:  0
CYCLE:   2188000052 Utilization:  0
CYCLE:   2188000052 Utilization ld q:  0
CYCLE:   2188000052 Utilization st q:  0
CYCLE:   2188000052 RDMA total latency:          0
CYCLE:   2188000052 Utilization st q (incomplete):  0
CYCLE:   2188000052 WDMA bytes sent:          0
CYCLE:   2188000052 Utilization ex q:  0
CYCLE:   2188000052 Utilization ex q (incomplete):  0
CYCLE:   2188000052 Utilization st q (incomplete):  0
CYCLE:   2188000052 Utilization ld q (incomplete):  0
CYCLE:   2188000052 WDMA total latency:          0
CYCLE:   2188000052 Utilization ex q:  0
CYCLE:   2188000052 Utilization:  0
CYCLE:   2188000052 Utilization ex q (incomplete):  0
CYCLE:   2188500052 RDMA bytes rec:          0
CYCLE:   2188500052 RDMA total latency:          0
CYCLE:   2188500052 WDMA bytes sent:          0
CYCLE:   2188500052 WDMA total latency:          0
CYCLE:   2189000052 RDMA bytes rec:          0
CYCLE:   2189000052 RDMA total latency:          0
CYCLE:   2189000052 WDMA bytes sent:          0
CYCLE:   2189000052 WDMA total latency:          0
CYCLE:   2189500052 RDMA bytes rec:          0
CYCLE:   2189500052 RDMA total latency:          0
CYCLE:   2189500052 WDMA bytes sent:          0
CYCLE:   2189500052 WDMA total latency:          0
CYCLE:   2190000052 Utilization ld q (incomplete):  0
CYCLE:   2190000052 RDMA bytes rec:          0
CYCLE:   2190000052 Utilization st q:  0
CYCLE:   2190000052 Utilization ld q:  0
CYCLE:   2190000052 Utilization:  0
CYCLE:   2190000052 Utilization ld q:  0
CYCLE:   2190000052 Utilization st q:  0
CYCLE:   2190000052 RDMA total latency:          0
CYCLE:   2190000052 Utilization st q (incomplete):  0
CYCLE:   2190000052 WDMA bytes sent:          0
CYCLE:   2190000052 Utilization ex q:  0
CYCLE:   2190000052 Utilization ex q (incomplete):  0
CYCLE:   2190000052 Utilization st q (incomplete):  0
CYCLE:   2190000052 Utilization ld q (incomplete):  0
CYCLE:   2190000052 WDMA total latency:          0
CYCLE:   2190000052 Utilization ex q:  0
CYCLE:   2190000052 Utilization:  0
CYCLE:   2190000052 Utilization ex q (incomplete):  0
CYCLE:   2190500052 RDMA bytes rec:          0
CYCLE:   2190500052 RDMA total latency:          0
CYCLE:   2190500052 WDMA bytes sent:          0
CYCLE:   2190500052 WDMA total latency:          0
CYCLE:   2191000052 RDMA bytes rec:          0
CYCLE:   2191000052 RDMA total latency:          0
CYCLE:   2191000052 WDMA bytes sent:          0
CYCLE:   2191000052 WDMA total latency:          0
CYCLE:   2191500052 RDMA bytes rec:          0
CYCLE:   2191500052 RDMA total latency:          0
CYCLE:   2191500052 WDMA bytes sent:          0
CYCLE:   2191500052 WDMA total latency:          0
CYCLE:   2192000052 Utilization ld q (incomplete):  0
CYCLE:   2192000052 RDMA bytes rec:          0
CYCLE:   2192000052 Utilization st q:  0
CYCLE:   2192000052 Utilization ld q:  0
CYCLE:   2192000052 Utilization:  0
CYCLE:   2192000052 Utilization ld q:  0
CYCLE:   2192000052 Utilization st q:  0
CYCLE:   2192000052 RDMA total latency:          0
CYCLE:   2192000052 Utilization st q (incomplete):  0
CYCLE:   2192000052 WDMA bytes sent:          0
CYCLE:   2192000052 Utilization ex q:  0
CYCLE:   2192000052 Utilization ex q (incomplete):  0
CYCLE:   2192000052 Utilization st q (incomplete):  0
CYCLE:   2192000052 Utilization ld q (incomplete):  0
CYCLE:   2192000052 WDMA total latency:          0
CYCLE:   2192000052 Utilization ex q:  0
CYCLE:   2192000052 Utilization:  0
CYCLE:   2192000052 Utilization ex q (incomplete):  0
CYCLE:   2192500052 RDMA bytes rec:          0
CYCLE:   2192500052 RDMA total latency:          0
CYCLE:   2192500052 WDMA bytes sent:          0
CYCLE:   2192500052 WDMA total latency:          0
CYCLE:   2193000052 RDMA bytes rec:          0
CYCLE:   2193000052 RDMA total latency:          0
CYCLE:   2193000052 WDMA bytes sent:          0
CYCLE:   2193000052 WDMA total latency:          0
CYCLE:   2193500052 RDMA bytes rec:          0
CYCLE:   2193500052 RDMA total latency:          0
CYCLE:   2193500052 WDMA bytes sent:          0
CYCLE:   2193500052 WDMA total latency:          0
CYCLE:   2194000052 Utilization ld q (incomplete):  0
CYCLE:   2194000052 RDMA bytes rec:          0
CYCLE:   2194000052 Utilization st q:  0
CYCLE:   2194000052 Utilization ld q:  0
CYCLE:   2194000052 Utilization:  0
CYCLE:   2194000052 Utilization ld q:  0
CYCLE:   2194000052 Utilization st q:  0
CYCLE:   2194000052 RDMA total latency:          0
CYCLE:   2194000052 Utilization st q (incomplete):  0
CYCLE:   2194000052 WDMA bytes sent:          0
CYCLE:   2194000052 Utilization ex q:  0
CYCLE:   2194000052 Utilization ex q (incomplete):  0
CYCLE:   2194000052 Utilization st q (incomplete):  0
CYCLE:   2194000052 Utilization ld q (incomplete):  0
CYCLE:   2194000052 WDMA total latency:          0
CYCLE:   2194000052 Utilization ex q:  0
CYCLE:   2194000052 Utilization:  0
CYCLE:   2194000052 Utilization ex q (incomplete):  0
CYCLE:   2194500052 RDMA bytes rec:          0
CYCLE:   2194500052 RDMA total latency:          0
CYCLE:   2194500052 WDMA bytes sent:          0
CYCLE:   2194500052 WDMA total latency:          0
CYCLE:   2195000052 RDMA bytes rec:          0
CYCLE:   2195000052 RDMA total latency:          0
CYCLE:   2195000052 WDMA bytes sent:          0
CYCLE:   2195000052 WDMA total latency:          0
CYCLE:   2195500052 RDMA bytes rec:          0
CYCLE:   2195500052 RDMA total latency:          0
CYCLE:   2195500052 WDMA bytes sent:          0
CYCLE:   2195500052 WDMA total latency:          0
CYCLE:   2196000052 Utilization ld q (incomplete):  0
CYCLE:   2196000052 RDMA bytes rec:          0
CYCLE:   2196000052 Utilization st q:  0
CYCLE:   2196000052 Utilization ld q:  0
CYCLE:   2196000052 Utilization:  0
CYCLE:   2196000052 Utilization ld q:  0
CYCLE:   2196000052 Utilization st q:  0
CYCLE:   2196000052 RDMA total latency:          0
CYCLE:   2196000052 Utilization st q (incomplete):  0
CYCLE:   2196000052 WDMA bytes sent:          0
CYCLE:   2196000052 Utilization ex q:  0
CYCLE:   2196000052 Utilization ex q (incomplete):  0
CYCLE:   2196000052 Utilization st q (incomplete):  0
CYCLE:   2196000052 Utilization ld q (incomplete):  0
CYCLE:   2196000052 WDMA total latency:          0
CYCLE:   2196000052 Utilization ex q:  0
CYCLE:   2196000052 Utilization:  0
CYCLE:   2196000052 Utilization ex q (incomplete):  0
CYCLE:   2196500052 RDMA bytes rec:          0
CYCLE:   2196500052 RDMA total latency:          0
CYCLE:   2196500052 WDMA bytes sent:          0
CYCLE:   2196500052 WDMA total latency:          0
CYCLE:   2197000052 RDMA bytes rec:          0
CYCLE:   2197000052 RDMA total latency:          0
CYCLE:   2197000052 WDMA bytes sent:          0
CYCLE:   2197000052 WDMA total latency:          0
CYCLE:   2197500052 RDMA bytes rec:          0
CYCLE:   2197500052 RDMA total latency:          0
CYCLE:   2197500052 WDMA bytes sent:          0
CYCLE:   2197500052 WDMA total latency:          0
CYCLE:   2198000052 Utilization ld q (incomplete):  0
CYCLE:   2198000052 RDMA bytes rec:          0
CYCLE:   2198000052 Utilization st q:  0
CYCLE:   2198000052 Utilization ld q:  0
CYCLE:   2198000052 Utilization:  0
CYCLE:   2198000052 Utilization ld q:  0
CYCLE:   2198000052 Utilization st q:  0
CYCLE:   2198000052 RDMA total latency:          0
CYCLE:   2198000052 Utilization st q (incomplete):  0
CYCLE:   2198000052 WDMA bytes sent:          0
CYCLE:   2198000052 Utilization ex q:  0
CYCLE:   2198000052 Utilization ex q (incomplete):  0
CYCLE:   2198000052 Utilization st q (incomplete):  0
CYCLE:   2198000052 Utilization ld q (incomplete):  0
CYCLE:   2198000052 WDMA total latency:          0
CYCLE:   2198000052 Utilization ex q:  0
CYCLE:   2198000052 Utilization:  0
CYCLE:   2198000052 Utilization ex q (incomplete):  0
CYCLE:   2198500052 RDMA bytes rec:          0
CYCLE:   2198500052 RDMA total latency:          0
CYCLE:   2198500052 WDMA bytes sent:          0
CYCLE:   2198500052 WDMA total latency:          0
CYCLE:   2199000052 RDMA bytes rec:          0
CYCLE:   2199000052 RDMA total latency:          0
CYCLE:   2199000052 WDMA bytes sent:          0
CYCLE:   2199000052 WDMA total latency:          0
CYCLE:   2199500052 RDMA bytes rec:          0
CYCLE:   2199500052 RDMA total latency:          0
CYCLE:   2199500052 WDMA bytes sent:          0
CYCLE:   2199500052 WDMA total latency:          0
CYCLE:   2200000052 Utilization ld q (incomplete):  0
CYCLE:   2200000052 RDMA bytes rec:          0
CYCLE:   2200000052 Utilization st q:  0
CYCLE:   2200000052 Utilization ld q:  0
CYCLE:   2200000052 Utilization:  0
CYCLE:   2200000052 Utilization ld q:  0
CYCLE:   2200000052 Utilization st q:  0
CYCLE:   2200000052 RDMA total latency:          0
CYCLE:   2200000052 Utilization st q (incomplete):  0
CYCLE:   2200000052 WDMA bytes sent:          0
CYCLE:   2200000052 Utilization ex q:  0
CYCLE:   2200000052 Utilization ex q (incomplete):  0
CYCLE:   2200000052 Utilization st q (incomplete):  0
CYCLE:   2200000052 Utilization ld q (incomplete):  0
CYCLE:   2200000052 WDMA total latency:          0
CYCLE:   2200000052 Utilization ex q:  0
CYCLE:   2200000052 Utilization:  0
CYCLE:   2200000052 Utilization ex q (incomplete):  0
CYCLE:   2200500052 RDMA bytes rec:          0
CYCLE:   2200500052 RDMA total latency:          0
CYCLE:   2200500052 WDMA bytes sent:          0
CYCLE:   2200500052 WDMA total latency:          0
CYCLE:   2201000052 RDMA bytes rec:          0
CYCLE:   2201000052 RDMA total latency:          0
CYCLE:   2201000052 WDMA bytes sent:          0
CYCLE:   2201000052 WDMA total latency:          0
CYCLE:   2201500052 RDMA bytes rec:          0
CYCLE:   2201500052 RDMA total latency:          0
CYCLE:   2201500052 WDMA bytes sent:          0
CYCLE:   2201500052 WDMA total latency:          0
CYCLE:   2202000052 Utilization ld q (incomplete):  0
CYCLE:   2202000052 RDMA bytes rec:          0
CYCLE:   2202000052 Utilization st q:  0
CYCLE:   2202000052 Utilization ld q:  0
CYCLE:   2202000052 Utilization:  0
CYCLE:   2202000052 Utilization ld q:  0
CYCLE:   2202000052 Utilization st q:  0
CYCLE:   2202000052 RDMA total latency:          0
CYCLE:   2202000052 Utilization st q (incomplete):  0
CYCLE:   2202000052 WDMA bytes sent:          0
CYCLE:   2202000052 Utilization ex q:  0
CYCLE:   2202000052 Utilization ex q (incomplete):  0
CYCLE:   2202000052 Utilization st q (incomplete):  0
CYCLE:   2202000052 Utilization ld q (incomplete):  0
CYCLE:   2202000052 WDMA total latency:          0
CYCLE:   2202000052 Utilization ex q:  0
CYCLE:   2202000052 Utilization:  0
CYCLE:   2202000052 Utilization ex q (incomplete):  0
CYCLE:   2202500052 RDMA bytes rec:          0
CYCLE:   2202500052 RDMA total latency:          0
CYCLE:   2202500052 WDMA bytes sent:          0
CYCLE:   2202500052 WDMA total latency:          0
CYCLE:   2203000052 RDMA bytes rec:          0
CYCLE:   2203000052 RDMA total latency:          0
CYCLE:   2203000052 WDMA bytes sent:          0
CYCLE:   2203000052 WDMA total latency:          0
CYCLE:   2203500052 RDMA bytes rec:          0
CYCLE:   2203500052 RDMA total latency:          0
CYCLE:   2203500052 WDMA bytes sent:          0
CYCLE:   2203500052 WDMA total latency:          0
CYCLE:   2204000052 Utilization ld q (incomplete):  0
CYCLE:   2204000052 RDMA bytes rec:          0
CYCLE:   2204000052 Utilization st q:  0
CYCLE:   2204000052 Utilization ld q:  0
CYCLE:   2204000052 Utilization:  0
CYCLE:   2204000052 Utilization ld q:  0
CYCLE:   2204000052 Utilization st q:  0
CYCLE:   2204000052 RDMA total latency:          0
CYCLE:   2204000052 Utilization st q (incomplete):  0
CYCLE:   2204000052 WDMA bytes sent:          0
CYCLE:   2204000052 Utilization ex q:  0
CYCLE:   2204000052 Utilization ex q (incomplete):  0
CYCLE:   2204000052 Utilization st q (incomplete):  0
CYCLE:   2204000052 Utilization ld q (incomplete):  0
CYCLE:   2204000052 WDMA total latency:          0
CYCLE:   2204000052 Utilization ex q:  0
CYCLE:   2204000052 Utilization:  0
CYCLE:   2204000052 Utilization ex q (incomplete):  0
CYCLE:   2204500052 RDMA bytes rec:          0
CYCLE:   2204500052 RDMA total latency:          0
CYCLE:   2204500052 WDMA bytes sent:          0
CYCLE:   2204500052 WDMA total latency:          0
CYCLE:   2205000052 RDMA bytes rec:          0
CYCLE:   2205000052 RDMA total latency:          0
CYCLE:   2205000052 WDMA bytes sent:          0
CYCLE:   2205000052 WDMA total latency:          0
CYCLE:   2205500052 RDMA bytes rec:          0
CYCLE:   2205500052 RDMA total latency:          0
CYCLE:   2205500052 WDMA bytes sent:          0
CYCLE:   2205500052 WDMA total latency:          0
CYCLE:   2206000052 Utilization ld q (incomplete):  0
CYCLE:   2206000052 RDMA bytes rec:          0
CYCLE:   2206000052 Utilization st q:  0
CYCLE:   2206000052 Utilization ld q:  0
CYCLE:   2206000052 Utilization:  0
CYCLE:   2206000052 Utilization ld q:  0
CYCLE:   2206000052 Utilization st q:  0
CYCLE:   2206000052 RDMA total latency:          0
CYCLE:   2206000052 Utilization st q (incomplete):  0
CYCLE:   2206000052 WDMA bytes sent:          0
CYCLE:   2206000052 Utilization ex q:  0
CYCLE:   2206000052 Utilization ex q (incomplete):  0
CYCLE:   2206000052 Utilization st q (incomplete):  0
CYCLE:   2206000052 Utilization ld q (incomplete):  0
CYCLE:   2206000052 WDMA total latency:          0
CYCLE:   2206000052 Utilization ex q:  0
CYCLE:   2206000052 Utilization:  0
CYCLE:   2206000052 Utilization ex q (incomplete):  0
CYCLE:   2206500052 RDMA bytes rec:          0
CYCLE:   2206500052 RDMA total latency:          0
CYCLE:   2206500052 WDMA bytes sent:          0
CYCLE:   2206500052 WDMA total latency:          0
CYCLE:   2207000052 RDMA bytes rec:          0
CYCLE:   2207000052 RDMA total latency:          0
CYCLE:   2207000052 WDMA bytes sent:          0
CYCLE:   2207000052 WDMA total latency:          0
CYCLE:   2207500052 RDMA bytes rec:          0
CYCLE:   2207500052 RDMA total latency:          0
CYCLE:   2207500052 WDMA bytes sent:          0
CYCLE:   2207500052 WDMA total latency:          0
CYCLE:   2208000052 Utilization ld q (incomplete):  0
CYCLE:   2208000052 RDMA bytes rec:          0
CYCLE:   2208000052 Utilization st q:  0
CYCLE:   2208000052 Utilization ld q:  0
CYCLE:   2208000052 Utilization:  0
CYCLE:   2208000052 Utilization ld q:  0
CYCLE:   2208000052 Utilization st q:  0
CYCLE:   2208000052 RDMA total latency:          0
CYCLE:   2208000052 Utilization st q (incomplete):  0
CYCLE:   2208000052 WDMA bytes sent:          0
CYCLE:   2208000052 Utilization ex q:  0
CYCLE:   2208000052 Utilization ex q (incomplete):  0
CYCLE:   2208000052 Utilization st q (incomplete):  0
CYCLE:   2208000052 Utilization ld q (incomplete):  0
CYCLE:   2208000052 WDMA total latency:          0
CYCLE:   2208000052 Utilization ex q:  0
CYCLE:   2208000052 Utilization:  0
CYCLE:   2208000052 Utilization ex q (incomplete):  0
CYCLE:   2208500052 RDMA bytes rec:          0
CYCLE:   2208500052 RDMA total latency:          0
CYCLE:   2208500052 WDMA bytes sent:          0
CYCLE:   2208500052 WDMA total latency:          0
CYCLE:   2209000052 RDMA bytes rec:          0
CYCLE:   2209000052 RDMA total latency:          0
CYCLE:   2209000052 WDMA bytes sent:          0
CYCLE:   2209000052 WDMA total latency:          0
CYCLE:   2209500052 RDMA bytes rec:          0
CYCLE:   2209500052 RDMA total latency:          0
CYCLE:   2209500052 WDMA bytes sent:          0
CYCLE:   2209500052 WDMA total latency:          0
CYCLE:   2210000052 Utilization ld q (incomplete):  0
CYCLE:   2210000052 RDMA bytes rec:          0
CYCLE:   2210000052 Utilization st q:  0
CYCLE:   2210000052 Utilization ld q:  0
CYCLE:   2210000052 Utilization:  0
CYCLE:   2210000052 Utilization ld q:  0
CYCLE:   2210000052 Utilization st q:  0
CYCLE:   2210000052 RDMA total latency:          0
CYCLE:   2210000052 Utilization st q (incomplete):  0
CYCLE:   2210000052 WDMA bytes sent:          0
CYCLE:   2210000052 Utilization ex q:  0
CYCLE:   2210000052 Utilization ex q (incomplete):  0
CYCLE:   2210000052 Utilization st q (incomplete):  0
CYCLE:   2210000052 Utilization ld q (incomplete):  0
CYCLE:   2210000052 WDMA total latency:          0
CYCLE:   2210000052 Utilization ex q:  0
CYCLE:   2210000052 Utilization:  0
CYCLE:   2210000052 Utilization ex q (incomplete):  0
CYCLE:   2210500052 RDMA bytes rec:          0
CYCLE:   2210500052 RDMA total latency:          0
CYCLE:   2210500052 WDMA bytes sent:          0
CYCLE:   2210500052 WDMA total latency:          0
CYCLE:   2211000052 RDMA bytes rec:          0
CYCLE:   2211000052 RDMA total latency:          0
CYCLE:   2211000052 WDMA bytes sent:          0
CYCLE:   2211000052 WDMA total latency:          0
CYCLE:   2211500052 RDMA bytes rec:          0
CYCLE:   2211500052 RDMA total latency:          0
CYCLE:   2211500052 WDMA bytes sent:          0
CYCLE:   2211500052 WDMA total latency:          0
CYCLE:   2212000052 Utilization ld q (incomplete):  0
CYCLE:   2212000052 RDMA bytes rec:          0
CYCLE:   2212000052 Utilization st q:  0
CYCLE:   2212000052 Utilization ld q:  0
CYCLE:   2212000052 Utilization:  0
CYCLE:   2212000052 Utilization ld q:  0
CYCLE:   2212000052 Utilization st q:  0
CYCLE:   2212000052 RDMA total latency:          0
CYCLE:   2212000052 Utilization st q (incomplete):  0
CYCLE:   2212000052 WDMA bytes sent:          0
CYCLE:   2212000052 Utilization ex q:  0
CYCLE:   2212000052 Utilization ex q (incomplete):  0
CYCLE:   2212000052 Utilization st q (incomplete):  0
CYCLE:   2212000052 Utilization ld q (incomplete):  0
CYCLE:   2212000052 WDMA total latency:          0
CYCLE:   2212000052 Utilization ex q:  0
CYCLE:   2212000052 Utilization:  0
CYCLE:   2212000052 Utilization ex q (incomplete):  0
CYCLE:   2212500052 RDMA bytes rec:          0
CYCLE:   2212500052 RDMA total latency:          0
CYCLE:   2212500052 WDMA bytes sent:          0
CYCLE:   2212500052 WDMA total latency:          0
CYCLE:   2213000052 RDMA bytes rec:          0
CYCLE:   2213000052 RDMA total latency:          0
CYCLE:   2213000052 WDMA bytes sent:          0
CYCLE:   2213000052 WDMA total latency:          0
CYCLE:   2213500052 RDMA bytes rec:          0
CYCLE:   2213500052 RDMA total latency:          0
CYCLE:   2213500052 WDMA bytes sent:          0
CYCLE:   2213500052 WDMA total latency:          0
CYCLE:   2214000052 Utilization ld q (incomplete):  0
CYCLE:   2214000052 RDMA bytes rec:          0
CYCLE:   2214000052 Utilization st q:  0
CYCLE:   2214000052 Utilization ld q:  0
CYCLE:   2214000052 Utilization:  0
CYCLE:   2214000052 Utilization ld q:  0
CYCLE:   2214000052 Utilization st q:  0
CYCLE:   2214000052 RDMA total latency:          0
CYCLE:   2214000052 Utilization st q (incomplete):  0
CYCLE:   2214000052 WDMA bytes sent:          0
CYCLE:   2214000052 Utilization ex q:  0
CYCLE:   2214000052 Utilization ex q (incomplete):  0
CYCLE:   2214000052 Utilization st q (incomplete):  0
CYCLE:   2214000052 Utilization ld q (incomplete):  0
CYCLE:   2214000052 WDMA total latency:          0
CYCLE:   2214000052 Utilization ex q:  0
CYCLE:   2214000052 Utilization:  0
CYCLE:   2214000052 Utilization ex q (incomplete):  0
CYCLE:   2214500052 RDMA bytes rec:          0
CYCLE:   2214500052 RDMA total latency:          0
CYCLE:   2214500052 WDMA bytes sent:          0
CYCLE:   2214500052 WDMA total latency:          0
CYCLE:   2215000052 RDMA bytes rec:          0
CYCLE:   2215000052 RDMA total latency:          0
CYCLE:   2215000052 WDMA bytes sent:          0
CYCLE:   2215000052 WDMA total latency:          0
CYCLE:   2215500052 RDMA bytes rec:          0
CYCLE:   2215500052 RDMA total latency:          0
CYCLE:   2215500052 WDMA bytes sent:          0
CYCLE:   2215500052 WDMA total latency:          0
CYCLE:   2216000052 Utilization ld q (incomplete):  0
CYCLE:   2216000052 RDMA bytes rec:          0
CYCLE:   2216000052 Utilization st q:  0
CYCLE:   2216000052 Utilization ld q:  0
CYCLE:   2216000052 Utilization:  0
CYCLE:   2216000052 Utilization ld q:  0
CYCLE:   2216000052 Utilization st q:  0
CYCLE:   2216000052 RDMA total latency:          0
CYCLE:   2216000052 Utilization st q (incomplete):  0
CYCLE:   2216000052 WDMA bytes sent:          0
CYCLE:   2216000052 Utilization ex q:  0
CYCLE:   2216000052 Utilization ex q (incomplete):  0
CYCLE:   2216000052 Utilization st q (incomplete):  0
CYCLE:   2216000052 Utilization ld q (incomplete):  0
CYCLE:   2216000052 WDMA total latency:          0
CYCLE:   2216000052 Utilization ex q:  0
CYCLE:   2216000052 Utilization:  0
CYCLE:   2216000052 Utilization ex q (incomplete):  0
CYCLE:   2216500052 RDMA bytes rec:          0
CYCLE:   2216500052 RDMA total latency:          0
CYCLE:   2216500052 WDMA bytes sent:          0
CYCLE:   2216500052 WDMA total latency:          0
CYCLE:   2217000052 RDMA bytes rec:          0
CYCLE:   2217000052 RDMA total latency:          0
CYCLE:   2217000052 WDMA bytes sent:          0
CYCLE:   2217000052 WDMA total latency:          0
CYCLE:   2217500052 RDMA bytes rec:          0
CYCLE:   2217500052 RDMA total latency:          0
CYCLE:   2217500052 WDMA bytes sent:          0
CYCLE:   2217500052 WDMA total latency:          0
CYCLE:   2218000052 Utilization ld q (incomplete):  0
CYCLE:   2218000052 RDMA bytes rec:          0
CYCLE:   2218000052 Utilization st q:  0
CYCLE:   2218000052 Utilization ld q:  0
CYCLE:   2218000052 Utilization:  0
CYCLE:   2218000052 Utilization ld q:  0
CYCLE:   2218000052 Utilization st q:  0
CYCLE:   2218000052 RDMA total latency:          0
CYCLE:   2218000052 Utilization st q (incomplete):  0
CYCLE:   2218000052 WDMA bytes sent:          0
CYCLE:   2218000052 Utilization ex q:  0
CYCLE:   2218000052 Utilization ex q (incomplete):  0
CYCLE:   2218000052 Utilization st q (incomplete):  0
CYCLE:   2218000052 Utilization ld q (incomplete):  0
CYCLE:   2218000052 WDMA total latency:          0
CYCLE:   2218000052 Utilization ex q:  0
CYCLE:   2218000052 Utilization:  0
CYCLE:   2218000052 Utilization ex q (incomplete):  0
CYCLE:   2218500052 RDMA bytes rec:          0
CYCLE:   2218500052 RDMA total latency:          0
CYCLE:   2218500052 WDMA bytes sent:          0
CYCLE:   2218500052 WDMA total latency:          0
CYCLE:   2219000052 RDMA bytes rec:          0
CYCLE:   2219000052 RDMA total latency:          0
CYCLE:   2219000052 WDMA bytes sent:          0
CYCLE:   2219000052 WDMA total latency:          0
CYCLE:   2219500052 RDMA bytes rec:          0
CYCLE:   2219500052 RDMA total latency:          0
CYCLE:   2219500052 WDMA bytes sent:          0
CYCLE:   2219500052 WDMA total latency:          0
CYCLE:   2220000052 Utilization ld q (incomplete):  0
CYCLE:   2220000052 RDMA bytes rec:          0
CYCLE:   2220000052 Utilization st q:  0
CYCLE:   2220000052 Utilization ld q:  0
CYCLE:   2220000052 Utilization:  0
CYCLE:   2220000052 Utilization ld q:  0
CYCLE:   2220000052 Utilization st q:  0
CYCLE:   2220000052 RDMA total latency:          0
CYCLE:   2220000052 Utilization st q (incomplete):  0
CYCLE:   2220000052 WDMA bytes sent:          0
CYCLE:   2220000052 Utilization ex q:  0
CYCLE:   2220000052 Utilization ex q (incomplete):  0
CYCLE:   2220000052 Utilization st q (incomplete):  0
CYCLE:   2220000052 Utilization ld q (incomplete):  0
CYCLE:   2220000052 WDMA total latency:          0
CYCLE:   2220000052 Utilization ex q:  0
CYCLE:   2220000052 Utilization:  0
CYCLE:   2220000052 Utilization ex q (incomplete):  0
CYCLE:   2220500052 RDMA bytes rec:          0
CYCLE:   2220500052 RDMA total latency:          0
CYCLE:   2220500052 WDMA bytes sent:          0
CYCLE:   2220500052 WDMA total latency:          0
CYCLE:   2221000052 RDMA bytes rec:          0
CYCLE:   2221000052 RDMA total latency:          0
CYCLE:   2221000052 WDMA bytes sent:          0
CYCLE:   2221000052 WDMA total latency:          0
CYCLE:   2221500052 RDMA bytes rec:          0
CYCLE:   2221500052 RDMA total latency:          0
CYCLE:   2221500052 WDMA bytes sent:          0
CYCLE:   2221500052 WDMA total latency:          0
CYCLE:   2222000052 Utilization ld q (incomplete):  0
CYCLE:   2222000052 RDMA bytes rec:          0
CYCLE:   2222000052 Utilization st q:  0
CYCLE:   2222000052 Utilization ld q:  0
CYCLE:   2222000052 Utilization:  0
CYCLE:   2222000052 Utilization ld q:  0
CYCLE:   2222000052 Utilization st q:  0
CYCLE:   2222000052 RDMA total latency:          0
CYCLE:   2222000052 Utilization st q (incomplete):  0
CYCLE:   2222000052 WDMA bytes sent:          0
CYCLE:   2222000052 Utilization ex q:  0
CYCLE:   2222000052 Utilization ex q (incomplete):  0
CYCLE:   2222000052 Utilization st q (incomplete):  0
CYCLE:   2222000052 Utilization ld q (incomplete):  0
CYCLE:   2222000052 WDMA total latency:          0
CYCLE:   2222000052 Utilization ex q:  0
CYCLE:   2222000052 Utilization:  0
CYCLE:   2222000052 Utilization ex q (incomplete):  0
CYCLE:   2222500052 RDMA bytes rec:          0
CYCLE:   2222500052 RDMA total latency:          0
CYCLE:   2222500052 WDMA bytes sent:          0
CYCLE:   2222500052 WDMA total latency:          0
CYCLE:   2223000052 RDMA bytes rec:          0
CYCLE:   2223000052 RDMA total latency:          0
CYCLE:   2223000052 WDMA bytes sent:          0
CYCLE:   2223000052 WDMA total latency:          0
CYCLE:   2223500052 RDMA bytes rec:          0
CYCLE:   2223500052 RDMA total latency:          0
CYCLE:   2223500052 WDMA bytes sent:          0
CYCLE:   2223500052 WDMA total latency:          0
CYCLE:   2224000052 Utilization ld q (incomplete):  0
CYCLE:   2224000052 RDMA bytes rec:          0
CYCLE:   2224000052 Utilization st q:  0
CYCLE:   2224000052 Utilization ld q:  0
CYCLE:   2224000052 Utilization:  0
CYCLE:   2224000052 Utilization ld q:  0
CYCLE:   2224000052 Utilization st q:  0
CYCLE:   2224000052 RDMA total latency:          0
CYCLE:   2224000052 Utilization st q (incomplete):  0
CYCLE:   2224000052 WDMA bytes sent:          0
CYCLE:   2224000052 Utilization ex q:  0
CYCLE:   2224000052 Utilization ex q (incomplete):  0
CYCLE:   2224000052 Utilization st q (incomplete):  0
CYCLE:   2224000052 Utilization ld q (incomplete):  0
CYCLE:   2224000052 WDMA total latency:          0
CYCLE:   2224000052 Utilization ex q:  0
CYCLE:   2224000052 Utilization:  0
CYCLE:   2224000052 Utilization ex q (incomplete):  0
CYCLE:   2224500052 RDMA bytes rec:          0
CYCLE:   2224500052 RDMA total latency:          0
CYCLE:   2224500052 WDMA bytes sent:          0
CYCLE:   2224500052 WDMA total latency:          0
CYCLE:   2225000052 RDMA bytes rec:          0
CYCLE:   2225000052 RDMA total latency:          0
CYCLE:   2225000052 WDMA bytes sent:          0
CYCLE:   2225000052 WDMA total latency:          0
CYCLE:   2225500052 RDMA bytes rec:          0
CYCLE:   2225500052 RDMA total latency:          0
CYCLE:   2225500052 WDMA bytes sent:          0
CYCLE:   2225500052 WDMA total latency:          0
CYCLE:   2226000052 Utilization ld q (incomplete):  0
CYCLE:   2226000052 RDMA bytes rec:          0
CYCLE:   2226000052 Utilization st q:  0
CYCLE:   2226000052 Utilization ld q:  0
CYCLE:   2226000052 Utilization:  0
CYCLE:   2226000052 Utilization ld q:  0
CYCLE:   2226000052 Utilization st q:  0
CYCLE:   2226000052 RDMA total latency:          0
CYCLE:   2226000052 Utilization st q (incomplete):  0
CYCLE:   2226000052 WDMA bytes sent:          0
CYCLE:   2226000052 Utilization ex q:  0
CYCLE:   2226000052 Utilization ex q (incomplete):  0
CYCLE:   2226000052 Utilization st q (incomplete):  0
CYCLE:   2226000052 Utilization ld q (incomplete):  0
CYCLE:   2226000052 WDMA total latency:          0
CYCLE:   2226000052 Utilization ex q:  0
CYCLE:   2226000052 Utilization:  0
CYCLE:   2226000052 Utilization ex q (incomplete):  0
CYCLE:   2226500052 RDMA bytes rec:          0
CYCLE:   2226500052 RDMA total latency:          0
CYCLE:   2226500052 WDMA bytes sent:          0
CYCLE:   2226500052 WDMA total latency:          0
CYCLE:   2227000052 RDMA bytes rec:          0
CYCLE:   2227000052 RDMA total latency:          0
CYCLE:   2227000052 WDMA bytes sent:          0
CYCLE:   2227000052 WDMA total latency:          0
CYCLE:   2227500052 RDMA bytes rec:          0
CYCLE:   2227500052 RDMA total latency:          0
CYCLE:   2227500052 WDMA bytes sent:          0
CYCLE:   2227500052 WDMA total latency:          0
CYCLE:   2228000052 Utilization ld q (incomplete):  0
CYCLE:   2228000052 RDMA bytes rec:          0
CYCLE:   2228000052 Utilization st q:  0
CYCLE:   2228000052 Utilization ld q:  0
CYCLE:   2228000052 Utilization:  0
CYCLE:   2228000052 Utilization ld q:  0
CYCLE:   2228000052 Utilization st q:  0
CYCLE:   2228000052 RDMA total latency:          0
CYCLE:   2228000052 Utilization st q (incomplete):  0
CYCLE:   2228000052 WDMA bytes sent:          0
CYCLE:   2228000052 Utilization ex q:  0
CYCLE:   2228000052 Utilization ex q (incomplete):  0
CYCLE:   2228000052 Utilization st q (incomplete):  0
CYCLE:   2228000052 Utilization ld q (incomplete):  0
CYCLE:   2228000052 WDMA total latency:          0
CYCLE:   2228000052 Utilization ex q:  0
CYCLE:   2228000052 Utilization:  0
CYCLE:   2228000052 Utilization ex q (incomplete):  0
CYCLE:   2228500052 RDMA bytes rec:          0
CYCLE:   2228500052 RDMA total latency:          0
CYCLE:   2228500052 WDMA bytes sent:          0
CYCLE:   2228500052 WDMA total latency:          0
CYCLE:   2229000052 RDMA bytes rec:          0
CYCLE:   2229000052 RDMA total latency:          0
CYCLE:   2229000052 WDMA bytes sent:          0
CYCLE:   2229000052 WDMA total latency:          0
CYCLE:   2229500052 RDMA bytes rec:          0
CYCLE:   2229500052 RDMA total latency:          0
CYCLE:   2229500052 WDMA bytes sent:          0
CYCLE:   2229500052 WDMA total latency:          0
CYCLE:   2230000052 Utilization ld q (incomplete):  0
CYCLE:   2230000052 RDMA bytes rec:          0
CYCLE:   2230000052 Utilization st q:  0
CYCLE:   2230000052 Utilization ld q:  0
CYCLE:   2230000052 Utilization:  0
CYCLE:   2230000052 Utilization ld q:  0
CYCLE:   2230000052 Utilization st q:  0
CYCLE:   2230000052 RDMA total latency:          0
CYCLE:   2230000052 Utilization st q (incomplete):  0
CYCLE:   2230000052 WDMA bytes sent:          0
CYCLE:   2230000052 Utilization ex q:  0
CYCLE:   2230000052 Utilization ex q (incomplete):  0
CYCLE:   2230000052 Utilization st q (incomplete):  0
CYCLE:   2230000052 Utilization ld q (incomplete):  0
CYCLE:   2230000052 WDMA total latency:          0
CYCLE:   2230000052 Utilization ex q:  0
CYCLE:   2230000052 Utilization:  0
CYCLE:   2230000052 Utilization ex q (incomplete):  0
CYCLE:   2230500052 RDMA bytes rec:          0
CYCLE:   2230500052 RDMA total latency:          0
CYCLE:   2230500052 WDMA bytes sent:          0
CYCLE:   2230500052 WDMA total latency:          0
CYCLE:   2231000052 RDMA bytes rec:          0
CYCLE:   2231000052 RDMA total latency:          0
CYCLE:   2231000052 WDMA bytes sent:          0
CYCLE:   2231000052 WDMA total latency:          0
CYCLE:   2231500052 RDMA bytes rec:          0
CYCLE:   2231500052 RDMA total latency:          0
CYCLE:   2231500052 WDMA bytes sent:          0
CYCLE:   2231500052 WDMA total latency:          0
CYCLE:   2232000052 Utilization ld q (incomplete):  0
CYCLE:   2232000052 RDMA bytes rec:          0
CYCLE:   2232000052 Utilization st q:  0
CYCLE:   2232000052 Utilization ld q:  0
CYCLE:   2232000052 Utilization:  0
CYCLE:   2232000052 Utilization ld q:  0
CYCLE:   2232000052 Utilization st q:  0
CYCLE:   2232000052 RDMA total latency:          0
CYCLE:   2232000052 Utilization st q (incomplete):  0
CYCLE:   2232000052 WDMA bytes sent:          0
CYCLE:   2232000052 Utilization ex q:  0
CYCLE:   2232000052 Utilization ex q (incomplete):  0
CYCLE:   2232000052 Utilization st q (incomplete):  0
CYCLE:   2232000052 Utilization ld q (incomplete):  0
CYCLE:   2232000052 WDMA total latency:          0
CYCLE:   2232000052 Utilization ex q:  0
CYCLE:   2232000052 Utilization:  0
CYCLE:   2232000052 Utilization ex q (incomplete):  0
CYCLE:   2232500052 RDMA bytes rec:          0
CYCLE:   2232500052 RDMA total latency:          0
CYCLE:   2232500052 WDMA bytes sent:          0
CYCLE:   2232500052 WDMA total latency:          0
CYCLE:   2233000052 RDMA bytes rec:          0
CYCLE:   2233000052 RDMA total latency:          0
CYCLE:   2233000052 WDMA bytes sent:          0
CYCLE:   2233000052 WDMA total latency:          0
CYCLE:   2233500052 RDMA bytes rec:          0
CYCLE:   2233500052 RDMA total latency:          0
CYCLE:   2233500052 WDMA bytes sent:          0
CYCLE:   2233500052 WDMA total latency:          0
CYCLE:   2234000052 Utilization ld q (incomplete):  0
CYCLE:   2234000052 RDMA bytes rec:          0
CYCLE:   2234000052 Utilization st q:  0
CYCLE:   2234000052 Utilization ld q:  0
CYCLE:   2234000052 Utilization:  0
CYCLE:   2234000052 Utilization ld q:  0
CYCLE:   2234000052 Utilization st q:  0
CYCLE:   2234000052 RDMA total latency:          0
CYCLE:   2234000052 Utilization st q (incomplete):  0
CYCLE:   2234000052 WDMA bytes sent:          0
CYCLE:   2234000052 Utilization ex q:  0
CYCLE:   2234000052 Utilization ex q (incomplete):  0
CYCLE:   2234000052 Utilization st q (incomplete):  0
CYCLE:   2234000052 Utilization ld q (incomplete):  0
CYCLE:   2234000052 WDMA total latency:          0
CYCLE:   2234000052 Utilization ex q:  0
CYCLE:   2234000052 Utilization:  0
CYCLE:   2234000052 Utilization ex q (incomplete):  0
CYCLE:   2234500052 RDMA bytes rec:          0
CYCLE:   2234500052 RDMA total latency:          0
CYCLE:   2234500052 WDMA bytes sent:          0
CYCLE:   2234500052 WDMA total latency:          0
CYCLE:   2235000052 RDMA bytes rec:          0
CYCLE:   2235000052 RDMA total latency:          0
CYCLE:   2235000052 WDMA bytes sent:          0
CYCLE:   2235000052 WDMA total latency:          0
CYCLE:   2235500052 RDMA bytes rec:          0
CYCLE:   2235500052 RDMA total latency:          0
CYCLE:   2235500052 WDMA bytes sent:          0
CYCLE:   2235500052 WDMA total latency:          0
CYCLE:   2236000052 Utilization ld q (incomplete):  0
CYCLE:   2236000052 RDMA bytes rec:          0
CYCLE:   2236000052 Utilization st q:  0
CYCLE:   2236000052 Utilization ld q:  0
CYCLE:   2236000052 Utilization:  0
CYCLE:   2236000052 Utilization ld q:  0
CYCLE:   2236000052 Utilization st q:  0
CYCLE:   2236000052 RDMA total latency:          0
CYCLE:   2236000052 Utilization st q (incomplete):  0
CYCLE:   2236000052 WDMA bytes sent:          0
CYCLE:   2236000052 Utilization ex q:  0
CYCLE:   2236000052 Utilization ex q (incomplete):  0
CYCLE:   2236000052 Utilization st q (incomplete):  0
CYCLE:   2236000052 Utilization ld q (incomplete):  0
CYCLE:   2236000052 WDMA total latency:          0
CYCLE:   2236000052 Utilization ex q:  0
CYCLE:   2236000052 Utilization:  0
CYCLE:   2236000052 Utilization ex q (incomplete):  0
CYCLE:   2236500052 RDMA bytes rec:          0
CYCLE:   2236500052 RDMA total latency:          0
CYCLE:   2236500052 WDMA bytes sent:          0
CYCLE:   2236500052 WDMA total latency:          0
CYCLE:   2237000052 RDMA bytes rec:          0
CYCLE:   2237000052 RDMA total latency:          0
CYCLE:   2237000052 WDMA bytes sent:          0
CYCLE:   2237000052 WDMA total latency:          0
CYCLE:   2237500052 RDMA bytes rec:          0
CYCLE:   2237500052 RDMA total latency:          0
CYCLE:   2237500052 WDMA bytes sent:          0
CYCLE:   2237500052 WDMA total latency:          0
CYCLE:   2238000052 Utilization ld q (incomplete):  0
CYCLE:   2238000052 RDMA bytes rec:          0
CYCLE:   2238000052 Utilization st q:  0
CYCLE:   2238000052 Utilization ld q:  0
CYCLE:   2238000052 Utilization:  0
CYCLE:   2238000052 Utilization ld q:  0
CYCLE:   2238000052 Utilization st q:  0
CYCLE:   2238000052 RDMA total latency:          0
CYCLE:   2238000052 Utilization st q (incomplete):  0
CYCLE:   2238000052 WDMA bytes sent:          0
CYCLE:   2238000052 Utilization ex q:  0
CYCLE:   2238000052 Utilization ex q (incomplete):  0
CYCLE:   2238000052 Utilization st q (incomplete):  0
CYCLE:   2238000052 Utilization ld q (incomplete):  0
CYCLE:   2238000052 WDMA total latency:          0
CYCLE:   2238000052 Utilization ex q:  0
CYCLE:   2238000052 Utilization:  0
CYCLE:   2238000052 Utilization ex q (incomplete):  0
CYCLE:   2238500052 RDMA bytes rec:          0
CYCLE:   2238500052 RDMA total latency:          0
CYCLE:   2238500052 WDMA bytes sent:          0
CYCLE:   2238500052 WDMA total latency:          0
CYCLE:   2239000052 RDMA bytes rec:          0
CYCLE:   2239000052 RDMA total latency:          0
CYCLE:   2239000052 WDMA bytes sent:          0
CYCLE:   2239000052 WDMA total latency:          0
CYCLE:   2239500052 RDMA bytes rec:          0
CYCLE:   2239500052 RDMA total latency:          0
CYCLE:   2239500052 WDMA bytes sent:          0
CYCLE:   2239500052 WDMA total latency:          0
CYCLE:   2240000052 Utilization ld q (incomplete):  0
CYCLE:   2240000052 RDMA bytes rec:          0
CYCLE:   2240000052 Utilization st q:  0
CYCLE:   2240000052 Utilization ld q:  0
CYCLE:   2240000052 Utilization:  0
CYCLE:   2240000052 Utilization ld q:  0
CYCLE:   2240000052 Utilization st q:  0
CYCLE:   2240000052 RDMA total latency:          0
CYCLE:   2240000052 Utilization st q (incomplete):  0
CYCLE:   2240000052 WDMA bytes sent:          0
CYCLE:   2240000052 Utilization ex q:  0
CYCLE:   2240000052 Utilization ex q (incomplete):  0
CYCLE:   2240000052 Utilization st q (incomplete):  0
CYCLE:   2240000052 Utilization ld q (incomplete):  0
CYCLE:   2240000052 WDMA total latency:          0
CYCLE:   2240000052 Utilization ex q:  0
CYCLE:   2240000052 Utilization:  0
CYCLE:   2240000052 Utilization ex q (incomplete):  0
CYCLE:   2240500052 RDMA bytes rec:          0
CYCLE:   2240500052 RDMA total latency:          0
CYCLE:   2240500052 WDMA bytes sent:          0
CYCLE:   2240500052 WDMA total latency:          0
CYCLE:   2241000052 RDMA bytes rec:          0
CYCLE:   2241000052 RDMA total latency:          0
CYCLE:   2241000052 WDMA bytes sent:          0
CYCLE:   2241000052 WDMA total latency:          0
CYCLE:   2241500052 RDMA bytes rec:          0
CYCLE:   2241500052 RDMA total latency:          0
CYCLE:   2241500052 WDMA bytes sent:          0
CYCLE:   2241500052 WDMA total latency:          0
CYCLE:   2242000052 Utilization ld q (incomplete):  0
CYCLE:   2242000052 RDMA bytes rec:          0
CYCLE:   2242000052 Utilization st q:  0
CYCLE:   2242000052 Utilization ld q:  0
CYCLE:   2242000052 Utilization:  0
CYCLE:   2242000052 Utilization ld q:  0
CYCLE:   2242000052 Utilization st q:  0
CYCLE:   2242000052 RDMA total latency:          0
CYCLE:   2242000052 Utilization st q (incomplete):  0
CYCLE:   2242000052 WDMA bytes sent:          0
CYCLE:   2242000052 Utilization ex q:  0
CYCLE:   2242000052 Utilization ex q (incomplete):  0
CYCLE:   2242000052 Utilization st q (incomplete):  0
CYCLE:   2242000052 Utilization ld q (incomplete):  0
CYCLE:   2242000052 WDMA total latency:          0
CYCLE:   2242000052 Utilization ex q:  0
CYCLE:   2242000052 Utilization:  0
CYCLE:   2242000052 Utilization ex q (incomplete):  0
CYCLE:   2242500052 RDMA bytes rec:          0
CYCLE:   2242500052 RDMA total latency:          0
CYCLE:   2242500052 WDMA bytes sent:          0
CYCLE:   2242500052 WDMA total latency:          0
CYCLE:   2243000052 RDMA bytes rec:          0
CYCLE:   2243000052 RDMA total latency:          0
CYCLE:   2243000052 WDMA bytes sent:          0
CYCLE:   2243000052 WDMA total latency:          0
CYCLE:   2243500052 RDMA bytes rec:          0
CYCLE:   2243500052 RDMA total latency:          0
CYCLE:   2243500052 WDMA bytes sent:          0
CYCLE:   2243500052 WDMA total latency:          0
CYCLE:   2244000052 Utilization ld q (incomplete):  0
CYCLE:   2244000052 RDMA bytes rec:          0
CYCLE:   2244000052 Utilization st q:  0
CYCLE:   2244000052 Utilization ld q:  0
CYCLE:   2244000052 Utilization:  0
CYCLE:   2244000052 Utilization ld q:  0
CYCLE:   2244000052 Utilization st q:  0
CYCLE:   2244000052 RDMA total latency:          0
CYCLE:   2244000052 Utilization st q (incomplete):  0
CYCLE:   2244000052 WDMA bytes sent:          0
CYCLE:   2244000052 Utilization ex q:  0
CYCLE:   2244000052 Utilization ex q (incomplete):  0
CYCLE:   2244000052 Utilization st q (incomplete):  0
CYCLE:   2244000052 Utilization ld q (incomplete):  0
CYCLE:   2244000052 WDMA total latency:          0
CYCLE:   2244000052 Utilization ex q:  0
CYCLE:   2244000052 Utilization:  0
CYCLE:   2244000052 Utilization ex q (incomplete):  0
CYCLE:   2244500052 RDMA bytes rec:          0
CYCLE:   2244500052 RDMA total latency:          0
CYCLE:   2244500052 WDMA bytes sent:          0
CYCLE:   2244500052 WDMA total latency:          0
CYCLE:   2245000052 RDMA bytes rec:          0
CYCLE:   2245000052 RDMA total latency:          0
CYCLE:   2245000052 WDMA bytes sent:          0
CYCLE:   2245000052 WDMA total latency:          0
CYCLE:   2245500052 RDMA bytes rec:          0
CYCLE:   2245500052 RDMA total latency:          0
CYCLE:   2245500052 WDMA bytes sent:          0
CYCLE:   2245500052 WDMA total latency:          0
CYCLE:   2246000052 Utilization ld q (incomplete):  0
CYCLE:   2246000052 RDMA bytes rec:          0
CYCLE:   2246000052 Utilization st q:  0
CYCLE:   2246000052 Utilization ld q:  0
CYCLE:   2246000052 Utilization:  0
CYCLE:   2246000052 Utilization ld q:  0
CYCLE:   2246000052 Utilization st q:  0
CYCLE:   2246000052 RDMA total latency:          0
CYCLE:   2246000052 Utilization st q (incomplete):  0
CYCLE:   2246000052 WDMA bytes sent:          0
CYCLE:   2246000052 Utilization ex q:  0
CYCLE:   2246000052 Utilization ex q (incomplete):  0
CYCLE:   2246000052 Utilization st q (incomplete):  0
CYCLE:   2246000052 Utilization ld q (incomplete):  0
CYCLE:   2246000052 WDMA total latency:          0
CYCLE:   2246000052 Utilization ex q:  0
CYCLE:   2246000052 Utilization:  0
CYCLE:   2246000052 Utilization ex q (incomplete):  0
CYCLE:   2246500052 RDMA bytes rec:          0
CYCLE:   2246500052 RDMA total latency:          0
CYCLE:   2246500052 WDMA bytes sent:          0
CYCLE:   2246500052 WDMA total latency:          0
CYCLE:   2247000052 RDMA bytes rec:          0
CYCLE:   2247000052 RDMA total latency:          0
CYCLE:   2247000052 WDMA bytes sent:          0
CYCLE:   2247000052 WDMA total latency:          0
CYCLE:   2247500052 RDMA bytes rec:          0
CYCLE:   2247500052 RDMA total latency:          0
CYCLE:   2247500052 WDMA bytes sent:          0
CYCLE:   2247500052 WDMA total latency:          0
CYCLE:   2248000052 Utilization ld q (incomplete):  0
CYCLE:   2248000052 RDMA bytes rec:          0
CYCLE:   2248000052 Utilization st q:  0
CYCLE:   2248000052 Utilization ld q:  0
CYCLE:   2248000052 Utilization:  0
CYCLE:   2248000052 Utilization ld q:  0
CYCLE:   2248000052 Utilization st q:  0
CYCLE:   2248000052 RDMA total latency:          0
CYCLE:   2248000052 Utilization st q (incomplete):  0
CYCLE:   2248000052 WDMA bytes sent:          0
CYCLE:   2248000052 Utilization ex q:  0
CYCLE:   2248000052 Utilization ex q (incomplete):  0
CYCLE:   2248000052 Utilization st q (incomplete):  0
CYCLE:   2248000052 Utilization ld q (incomplete):  0
CYCLE:   2248000052 WDMA total latency:          0
CYCLE:   2248000052 Utilization ex q:  0
CYCLE:   2248000052 Utilization:  0
CYCLE:   2248000052 Utilization ex q (incomplete):  0
CYCLE:   2248500052 RDMA bytes rec:          0
CYCLE:   2248500052 RDMA total latency:          0
CYCLE:   2248500052 WDMA bytes sent:          0
CYCLE:   2248500052 WDMA total latency:          0
CYCLE:   2249000052 RDMA bytes rec:          0
CYCLE:   2249000052 RDMA total latency:          0
CYCLE:   2249000052 WDMA bytes sent:          0
CYCLE:   2249000052 WDMA total latency:          0
CYCLE:   2249500052 RDMA bytes rec:          0
CYCLE:   2249500052 RDMA total latency:          0
CYCLE:   2249500052 WDMA bytes sent:          0
CYCLE:   2249500052 WDMA total latency:          0
CYCLE:   2250000052 Utilization ld q (incomplete):  0
CYCLE:   2250000052 RDMA bytes rec:          0
CYCLE:   2250000052 Utilization st q:  0
CYCLE:   2250000052 Utilization ld q:  0
CYCLE:   2250000052 Utilization:  0
CYCLE:   2250000052 Utilization ld q:  0
CYCLE:   2250000052 Utilization st q:  0
CYCLE:   2250000052 RDMA total latency:          0
CYCLE:   2250000052 Utilization st q (incomplete):  0
CYCLE:   2250000052 WDMA bytes sent:          0
CYCLE:   2250000052 Utilization ex q:  0
CYCLE:   2250000052 Utilization ex q (incomplete):  0
CYCLE:   2250000052 Utilization st q (incomplete):  0
CYCLE:   2250000052 Utilization ld q (incomplete):  0
CYCLE:   2250000052 WDMA total latency:          0
CYCLE:   2250000052 Utilization ex q:  0
CYCLE:   2250000052 Utilization:  0
CYCLE:   2250000052 Utilization ex q (incomplete):  0
CYCLE:   2250500052 RDMA bytes rec:          0
CYCLE:   2250500052 RDMA total latency:          0
CYCLE:   2250500052 WDMA bytes sent:          0
CYCLE:   2250500052 WDMA total latency:          0
CYCLE:   2251000052 RDMA bytes rec:          0
CYCLE:   2251000052 RDMA total latency:          0
CYCLE:   2251000052 WDMA bytes sent:          0
CYCLE:   2251000052 WDMA total latency:          0
CYCLE:   2251500052 RDMA bytes rec:          0
CYCLE:   2251500052 RDMA total latency:          0
CYCLE:   2251500052 WDMA bytes sent:          0
CYCLE:   2251500052 WDMA total latency:          0
CYCLE:   2252000052 Utilization ld q (incomplete):  0
CYCLE:   2252000052 RDMA bytes rec:          0
CYCLE:   2252000052 Utilization st q:  0
CYCLE:   2252000052 Utilization ld q:  0
CYCLE:   2252000052 Utilization:  0
CYCLE:   2252000052 Utilization ld q:  0
CYCLE:   2252000052 Utilization st q:  0
CYCLE:   2252000052 RDMA total latency:          0
CYCLE:   2252000052 Utilization st q (incomplete):  0
CYCLE:   2252000052 WDMA bytes sent:          0
CYCLE:   2252000052 Utilization ex q:  0
CYCLE:   2252000052 Utilization ex q (incomplete):  0
CYCLE:   2252000052 Utilization st q (incomplete):  0
CYCLE:   2252000052 Utilization ld q (incomplete):  0
CYCLE:   2252000052 WDMA total latency:          0
CYCLE:   2252000052 Utilization ex q:  0
CYCLE:   2252000052 Utilization:  0
CYCLE:   2252000052 Utilization ex q (incomplete):  0
CYCLE:   2252500052 RDMA bytes rec:          0
CYCLE:   2252500052 RDMA total latency:          0
CYCLE:   2252500052 WDMA bytes sent:          0
CYCLE:   2252500052 WDMA total latency:          0
CYCLE:   2253000052 RDMA bytes rec:          0
CYCLE:   2253000052 RDMA total latency:          0
CYCLE:   2253000052 WDMA bytes sent:          0
CYCLE:   2253000052 WDMA total latency:          0
CYCLE:   2253500052 RDMA bytes rec:          0
CYCLE:   2253500052 RDMA total latency:          0
CYCLE:   2253500052 WDMA bytes sent:          0
CYCLE:   2253500052 WDMA total latency:          0
CYCLE:   2254000052 Utilization ld q (incomplete):  0
CYCLE:   2254000052 RDMA bytes rec:          0
CYCLE:   2254000052 Utilization st q:  0
CYCLE:   2254000052 Utilization ld q:  0
CYCLE:   2254000052 Utilization:  0
CYCLE:   2254000052 Utilization ld q:  0
CYCLE:   2254000052 Utilization st q:  0
CYCLE:   2254000052 RDMA total latency:          0
CYCLE:   2254000052 Utilization st q (incomplete):  0
CYCLE:   2254000052 WDMA bytes sent:          0
CYCLE:   2254000052 Utilization ex q:  0
CYCLE:   2254000052 Utilization ex q (incomplete):  0
CYCLE:   2254000052 Utilization st q (incomplete):  0
CYCLE:   2254000052 Utilization ld q (incomplete):  0
CYCLE:   2254000052 WDMA total latency:          0
CYCLE:   2254000052 Utilization ex q:  0
CYCLE:   2254000052 Utilization:  0
CYCLE:   2254000052 Utilization ex q (incomplete):  0
CYCLE:   2254500052 RDMA bytes rec:          0
CYCLE:   2254500052 RDMA total latency:          0
CYCLE:   2254500052 WDMA bytes sent:          0
CYCLE:   2254500052 WDMA total latency:          0
CYCLE:   2255000052 RDMA bytes rec:          0
CYCLE:   2255000052 RDMA total latency:          0
CYCLE:   2255000052 WDMA bytes sent:          0
CYCLE:   2255000052 WDMA total latency:          0
CYCLE:   2255500052 RDMA bytes rec:          0
CYCLE:   2255500052 RDMA total latency:          0
CYCLE:   2255500052 WDMA bytes sent:          0
CYCLE:   2255500052 WDMA total latency:          0
CYCLE:   2256000052 Utilization ld q (incomplete):  0
CYCLE:   2256000052 RDMA bytes rec:          0
CYCLE:   2256000052 Utilization st q:  0
CYCLE:   2256000052 Utilization ld q:  0
CYCLE:   2256000052 Utilization:  0
CYCLE:   2256000052 Utilization ld q:  0
CYCLE:   2256000052 Utilization st q:  0
CYCLE:   2256000052 RDMA total latency:          0
CYCLE:   2256000052 Utilization st q (incomplete):  0
CYCLE:   2256000052 WDMA bytes sent:          0
CYCLE:   2256000052 Utilization ex q:  0
CYCLE:   2256000052 Utilization ex q (incomplete):  0
CYCLE:   2256000052 Utilization st q (incomplete):  0
CYCLE:   2256000052 Utilization ld q (incomplete):  0
CYCLE:   2256000052 WDMA total latency:          0
CYCLE:   2256000052 Utilization ex q:  0
CYCLE:   2256000052 Utilization:  0
CYCLE:   2256000052 Utilization ex q (incomplete):  0
CYCLE:   2256500052 RDMA bytes rec:          0
CYCLE:   2256500052 RDMA total latency:          0
CYCLE:   2256500052 WDMA bytes sent:          0
CYCLE:   2256500052 WDMA total latency:          0
CYCLE:   2257000052 RDMA bytes rec:          0
CYCLE:   2257000052 RDMA total latency:          0
CYCLE:   2257000052 WDMA bytes sent:          0
CYCLE:   2257000052 WDMA total latency:          0
CYCLE:   2257500052 RDMA bytes rec:          0
CYCLE:   2257500052 RDMA total latency:          0
CYCLE:   2257500052 WDMA bytes sent:          0
CYCLE:   2257500052 WDMA total latency:          0
CYCLE:   2258000052 Utilization ld q (incomplete):  0
CYCLE:   2258000052 RDMA bytes rec:          0
CYCLE:   2258000052 Utilization st q:  0
CYCLE:   2258000052 Utilization ld q:  0
CYCLE:   2258000052 Utilization:  0
CYCLE:   2258000052 Utilization ld q:  0
CYCLE:   2258000052 Utilization st q:  0
CYCLE:   2258000052 RDMA total latency:          0
CYCLE:   2258000052 Utilization st q (incomplete):  0
CYCLE:   2258000052 WDMA bytes sent:          0
CYCLE:   2258000052 Utilization ex q:  0
CYCLE:   2258000052 Utilization ex q (incomplete):  0
CYCLE:   2258000052 Utilization st q (incomplete):  0
CYCLE:   2258000052 Utilization ld q (incomplete):  0
CYCLE:   2258000052 WDMA total latency:          0
CYCLE:   2258000052 Utilization ex q:  0
CYCLE:   2258000052 Utilization:  0
CYCLE:   2258000052 Utilization ex q (incomplete):  0
CYCLE:   2258500052 RDMA bytes rec:          0
CYCLE:   2258500052 RDMA total latency:          0
CYCLE:   2258500052 WDMA bytes sent:          0
CYCLE:   2258500052 WDMA total latency:          0
CYCLE:   2259000052 RDMA bytes rec:          0
CYCLE:   2259000052 RDMA total latency:          0
CYCLE:   2259000052 WDMA bytes sent:          0
CYCLE:   2259000052 WDMA total latency:          0
CYCLE:   2259500052 RDMA bytes rec:          0
CYCLE:   2259500052 RDMA total latency:          0
CYCLE:   2259500052 WDMA bytes sent:          0
CYCLE:   2259500052 WDMA total latency:          0
CYCLE:   2260000052 Utilization ld q (incomplete):  0
CYCLE:   2260000052 RDMA bytes rec:          0
CYCLE:   2260000052 Utilization st q:  0
CYCLE:   2260000052 Utilization ld q:  0
CYCLE:   2260000052 Utilization:  0
CYCLE:   2260000052 Utilization ld q:  0
CYCLE:   2260000052 Utilization st q:  0
CYCLE:   2260000052 RDMA total latency:          0
CYCLE:   2260000052 Utilization st q (incomplete):  0
CYCLE:   2260000052 WDMA bytes sent:          0
CYCLE:   2260000052 Utilization ex q:  0
CYCLE:   2260000052 Utilization ex q (incomplete):  0
CYCLE:   2260000052 Utilization st q (incomplete):  0
CYCLE:   2260000052 Utilization ld q (incomplete):  0
CYCLE:   2260000052 WDMA total latency:          0
CYCLE:   2260000052 Utilization ex q:  0
CYCLE:   2260000052 Utilization:  0
CYCLE:   2260000052 Utilization ex q (incomplete):  0
CYCLE:   2260500052 RDMA bytes rec:          0
CYCLE:   2260500052 RDMA total latency:          0
CYCLE:   2260500052 WDMA bytes sent:          0
CYCLE:   2260500052 WDMA total latency:          0
CYCLE:   2261000052 RDMA bytes rec:          0
CYCLE:   2261000052 RDMA total latency:          0
CYCLE:   2261000052 WDMA bytes sent:          0
CYCLE:   2261000052 WDMA total latency:          0
CYCLE:   2261500052 RDMA bytes rec:          0
CYCLE:   2261500052 RDMA total latency:          0
CYCLE:   2261500052 WDMA bytes sent:          0
CYCLE:   2261500052 WDMA total latency:          0
CYCLE:   2262000052 Utilization ld q (incomplete):  0
CYCLE:   2262000052 RDMA bytes rec:          0
CYCLE:   2262000052 Utilization st q:  0
CYCLE:   2262000052 Utilization ld q:  0
CYCLE:   2262000052 Utilization:  0
CYCLE:   2262000052 Utilization ld q:  0
CYCLE:   2262000052 Utilization st q:  0
CYCLE:   2262000052 RDMA total latency:          0
CYCLE:   2262000052 Utilization st q (incomplete):  0
CYCLE:   2262000052 WDMA bytes sent:          0
CYCLE:   2262000052 Utilization ex q:  0
CYCLE:   2262000052 Utilization ex q (incomplete):  0
CYCLE:   2262000052 Utilization st q (incomplete):  0
CYCLE:   2262000052 Utilization ld q (incomplete):  0
CYCLE:   2262000052 WDMA total latency:          0
CYCLE:   2262000052 Utilization ex q:  0
CYCLE:   2262000052 Utilization:  0
CYCLE:   2262000052 Utilization ex q (incomplete):  0
CYCLE:   2262500052 RDMA bytes rec:          0
CYCLE:   2262500052 RDMA total latency:          0
CYCLE:   2262500052 WDMA bytes sent:          0
CYCLE:   2262500052 WDMA total latency:          0
CYCLE:   2263000052 RDMA bytes rec:          0
CYCLE:   2263000052 RDMA total latency:          0
CYCLE:   2263000052 WDMA bytes sent:          0
CYCLE:   2263000052 WDMA total latency:          0
CYCLE:   2263500052 RDMA bytes rec:          0
CYCLE:   2263500052 RDMA total latency:          0
CYCLE:   2263500052 WDMA bytes sent:          0
CYCLE:   2263500052 WDMA total latency:          0
CYCLE:   2264000052 Utilization ld q (incomplete):  0
CYCLE:   2264000052 RDMA bytes rec:          0
CYCLE:   2264000052 Utilization st q:  0
CYCLE:   2264000052 Utilization ld q:  0
CYCLE:   2264000052 Utilization:  0
CYCLE:   2264000052 Utilization ld q:  0
CYCLE:   2264000052 Utilization st q:  0
CYCLE:   2264000052 RDMA total latency:          0
CYCLE:   2264000052 Utilization st q (incomplete):  0
CYCLE:   2264000052 WDMA bytes sent:          0
CYCLE:   2264000052 Utilization ex q:  0
CYCLE:   2264000052 Utilization ex q (incomplete):  0
CYCLE:   2264000052 Utilization st q (incomplete):  0
CYCLE:   2264000052 Utilization ld q (incomplete):  0
CYCLE:   2264000052 WDMA total latency:          0
CYCLE:   2264000052 Utilization ex q:  0
CYCLE:   2264000052 Utilization:  0
CYCLE:   2264000052 Utilization ex q (incomplete):  0
CYCLE:   2264500052 RDMA bytes rec:          0
CYCLE:   2264500052 RDMA total latency:          0
CYCLE:   2264500052 WDMA bytes sent:          0
CYCLE:   2264500052 WDMA total latency:          0
CYCLE:   2265000052 RDMA bytes rec:          0
CYCLE:   2265000052 RDMA total latency:          0
CYCLE:   2265000052 WDMA bytes sent:          0
CYCLE:   2265000052 WDMA total latency:          0
CYCLE:   2265500052 RDMA bytes rec:          0
CYCLE:   2265500052 RDMA total latency:          0
CYCLE:   2265500052 WDMA bytes sent:          0
CYCLE:   2265500052 WDMA total latency:          0
CYCLE:   2266000052 Utilization ld q (incomplete):  0
CYCLE:   2266000052 RDMA bytes rec:          0
CYCLE:   2266000052 Utilization st q:  0
CYCLE:   2266000052 Utilization ld q:  0
CYCLE:   2266000052 Utilization:  0
CYCLE:   2266000052 Utilization ld q:  0
CYCLE:   2266000052 Utilization st q:  0
CYCLE:   2266000052 RDMA total latency:          0
CYCLE:   2266000052 Utilization st q (incomplete):  0
CYCLE:   2266000052 WDMA bytes sent:          0
CYCLE:   2266000052 Utilization ex q:  0
CYCLE:   2266000052 Utilization ex q (incomplete):  0
CYCLE:   2266000052 Utilization st q (incomplete):  0
CYCLE:   2266000052 Utilization ld q (incomplete):  0
CYCLE:   2266000052 WDMA total latency:          0
CYCLE:   2266000052 Utilization ex q:  0
CYCLE:   2266000052 Utilization:  0
CYCLE:   2266000052 Utilization ex q (incomplete):  0
CYCLE:   2266500052 RDMA bytes rec:          0
CYCLE:   2266500052 RDMA total latency:          0
CYCLE:   2266500052 WDMA bytes sent:          0
CYCLE:   2266500052 WDMA total latency:          0
CYCLE:   2267000052 RDMA bytes rec:          0
CYCLE:   2267000052 RDMA total latency:          0
CYCLE:   2267000052 WDMA bytes sent:          0
CYCLE:   2267000052 WDMA total latency:          0
CYCLE:   2267500052 RDMA bytes rec:          0
CYCLE:   2267500052 RDMA total latency:          0
CYCLE:   2267500052 WDMA bytes sent:          0
CYCLE:   2267500052 WDMA total latency:          0
CYCLE:   2268000052 Utilization ld q (incomplete):  0
CYCLE:   2268000052 RDMA bytes rec:          0
CYCLE:   2268000052 Utilization st q:  0
CYCLE:   2268000052 Utilization ld q:  0
CYCLE:   2268000052 Utilization:  0
CYCLE:   2268000052 Utilization ld q:  0
CYCLE:   2268000052 Utilization st q:  0
CYCLE:   2268000052 RDMA total latency:          0
CYCLE:   2268000052 Utilization st q (incomplete):  0
CYCLE:   2268000052 WDMA bytes sent:          0
CYCLE:   2268000052 Utilization ex q:  0
CYCLE:   2268000052 Utilization ex q (incomplete):  0
CYCLE:   2268000052 Utilization st q (incomplete):  0
CYCLE:   2268000052 Utilization ld q (incomplete):  0
CYCLE:   2268000052 WDMA total latency:          0
CYCLE:   2268000052 Utilization ex q:  0
CYCLE:   2268000052 Utilization:  0
CYCLE:   2268000052 Utilization ex q (incomplete):  0
CYCLE:   2268500052 RDMA bytes rec:          0
CYCLE:   2268500052 RDMA total latency:          0
CYCLE:   2268500052 WDMA bytes sent:          0
CYCLE:   2268500052 WDMA total latency:          0
CYCLE:   2269000052 RDMA bytes rec:          0
CYCLE:   2269000052 RDMA total latency:          0
CYCLE:   2269000052 WDMA bytes sent:          0
CYCLE:   2269000052 WDMA total latency:          0
CYCLE:   2269500052 RDMA bytes rec:          0
CYCLE:   2269500052 RDMA total latency:          0
CYCLE:   2269500052 WDMA bytes sent:          0
CYCLE:   2269500052 WDMA total latency:          0
CYCLE:   2270000052 Utilization ld q (incomplete):  0
CYCLE:   2270000052 RDMA bytes rec:          0
CYCLE:   2270000052 Utilization st q:  0
CYCLE:   2270000052 Utilization ld q:  0
CYCLE:   2270000052 Utilization:  0
CYCLE:   2270000052 Utilization ld q:  0
CYCLE:   2270000052 Utilization st q:  0
CYCLE:   2270000052 RDMA total latency:          0
CYCLE:   2270000052 Utilization st q (incomplete):  0
CYCLE:   2270000052 WDMA bytes sent:          0
CYCLE:   2270000052 Utilization ex q:  0
CYCLE:   2270000052 Utilization ex q (incomplete):  0
CYCLE:   2270000052 Utilization st q (incomplete):  0
CYCLE:   2270000052 Utilization ld q (incomplete):  0
CYCLE:   2270000052 WDMA total latency:          0
CYCLE:   2270000052 Utilization ex q:  0
CYCLE:   2270000052 Utilization:  0
CYCLE:   2270000052 Utilization ex q (incomplete):  0
CYCLE:   2270500052 RDMA bytes rec:          0
CYCLE:   2270500052 RDMA total latency:          0
CYCLE:   2270500052 WDMA bytes sent:          0
CYCLE:   2270500052 WDMA total latency:          0
CYCLE:   2271000052 RDMA bytes rec:          0
CYCLE:   2271000052 RDMA total latency:          0
CYCLE:   2271000052 WDMA bytes sent:          0
CYCLE:   2271000052 WDMA total latency:          0
CYCLE:   2271500052 RDMA bytes rec:          0
CYCLE:   2271500052 RDMA total latency:          0
CYCLE:   2271500052 WDMA bytes sent:          0
CYCLE:   2271500052 WDMA total latency:          0
CYCLE:   2272000052 Utilization ld q (incomplete):  0
CYCLE:   2272000052 RDMA bytes rec:          0
CYCLE:   2272000052 Utilization st q:  0
CYCLE:   2272000052 Utilization ld q:  0
CYCLE:   2272000052 Utilization:  0
CYCLE:   2272000052 Utilization ld q:  0
CYCLE:   2272000052 Utilization st q:  0
CYCLE:   2272000052 RDMA total latency:          0
CYCLE:   2272000052 Utilization st q (incomplete):  0
CYCLE:   2272000052 WDMA bytes sent:          0
CYCLE:   2272000052 Utilization ex q:  0
CYCLE:   2272000052 Utilization ex q (incomplete):  0
CYCLE:   2272000052 Utilization st q (incomplete):  0
CYCLE:   2272000052 Utilization ld q (incomplete):  0
CYCLE:   2272000052 WDMA total latency:          0
CYCLE:   2272000052 Utilization ex q:  0
CYCLE:   2272000052 Utilization:  0
CYCLE:   2272000052 Utilization ex q (incomplete):  0
CYCLE:   2272500052 RDMA bytes rec:          0
CYCLE:   2272500052 RDMA total latency:          0
CYCLE:   2272500052 WDMA bytes sent:          0
CYCLE:   2272500052 WDMA total latency:          0
CYCLE:   2273000052 RDMA bytes rec:          0
CYCLE:   2273000052 RDMA total latency:          0
CYCLE:   2273000052 WDMA bytes sent:          0
CYCLE:   2273000052 WDMA total latency:          0
CYCLE:   2273500052 RDMA bytes rec:          0
CYCLE:   2273500052 RDMA total latency:          0
CYCLE:   2273500052 WDMA bytes sent:          0
CYCLE:   2273500052 WDMA total latency:          0
CYCLE:   2274000052 Utilization ld q (incomplete):  0
CYCLE:   2274000052 RDMA bytes rec:          0
CYCLE:   2274000052 Utilization st q:  0
CYCLE:   2274000052 Utilization ld q:  0
CYCLE:   2274000052 Utilization:  0
CYCLE:   2274000052 Utilization ld q:  0
CYCLE:   2274000052 Utilization st q:  0
CYCLE:   2274000052 RDMA total latency:          0
CYCLE:   2274000052 Utilization st q (incomplete):  0
CYCLE:   2274000052 WDMA bytes sent:          0
CYCLE:   2274000052 Utilization ex q:  0
CYCLE:   2274000052 Utilization ex q (incomplete):  0
CYCLE:   2274000052 Utilization st q (incomplete):  0
CYCLE:   2274000052 Utilization ld q (incomplete):  0
CYCLE:   2274000052 WDMA total latency:          0
CYCLE:   2274000052 Utilization ex q:  0
CYCLE:   2274000052 Utilization:  0
CYCLE:   2274000052 Utilization ex q (incomplete):  0
CYCLE:   2274500052 RDMA bytes rec:          0
CYCLE:   2274500052 RDMA total latency:          0
CYCLE:   2274500052 WDMA bytes sent:          0
CYCLE:   2274500052 WDMA total latency:          0
CYCLE:   2275000052 RDMA bytes rec:          0
CYCLE:   2275000052 RDMA total latency:          0
CYCLE:   2275000052 WDMA bytes sent:          0
CYCLE:   2275000052 WDMA total latency:          0
CYCLE:   2275500052 RDMA bytes rec:          0
CYCLE:   2275500052 RDMA total latency:          0
CYCLE:   2275500052 WDMA bytes sent:          0
CYCLE:   2275500052 WDMA total latency:          0
CYCLE:   2276000052 Utilization ld q (incomplete):  0
CYCLE:   2276000052 RDMA bytes rec:          0
CYCLE:   2276000052 Utilization st q:  0
CYCLE:   2276000052 Utilization ld q:  0
CYCLE:   2276000052 Utilization:  0
CYCLE:   2276000052 Utilization ld q:  0
CYCLE:   2276000052 Utilization st q:  0
CYCLE:   2276000052 RDMA total latency:          0
CYCLE:   2276000052 Utilization st q (incomplete):  0
CYCLE:   2276000052 WDMA bytes sent:          0
CYCLE:   2276000052 Utilization ex q:  0
CYCLE:   2276000052 Utilization ex q (incomplete):  0
CYCLE:   2276000052 Utilization st q (incomplete):  0
CYCLE:   2276000052 Utilization ld q (incomplete):  0
CYCLE:   2276000052 WDMA total latency:          0
CYCLE:   2276000052 Utilization ex q:  0
CYCLE:   2276000052 Utilization:  0
CYCLE:   2276000052 Utilization ex q (incomplete):  0
CYCLE:   2276500052 RDMA bytes rec:          0
CYCLE:   2276500052 RDMA total latency:          0
CYCLE:   2276500052 WDMA bytes sent:          0
CYCLE:   2276500052 WDMA total latency:          0
CYCLE:   2277000052 RDMA bytes rec:          0
CYCLE:   2277000052 RDMA total latency:          0
CYCLE:   2277000052 WDMA bytes sent:          0
CYCLE:   2277000052 WDMA total latency:          0
CYCLE:   2277500052 RDMA bytes rec:          0
CYCLE:   2277500052 RDMA total latency:          0
CYCLE:   2277500052 WDMA bytes sent:          0
CYCLE:   2277500052 WDMA total latency:          0
CYCLE:   2278000052 Utilization ld q (incomplete):  0
CYCLE:   2278000052 RDMA bytes rec:          0
CYCLE:   2278000052 Utilization st q:  0
CYCLE:   2278000052 Utilization ld q:  0
CYCLE:   2278000052 Utilization:  0
CYCLE:   2278000052 Utilization ld q:  0
CYCLE:   2278000052 Utilization st q:  0
CYCLE:   2278000052 RDMA total latency:          0
CYCLE:   2278000052 Utilization st q (incomplete):  0
CYCLE:   2278000052 WDMA bytes sent:          0
CYCLE:   2278000052 Utilization ex q:  0
CYCLE:   2278000052 Utilization ex q (incomplete):  0
CYCLE:   2278000052 Utilization st q (incomplete):  0
CYCLE:   2278000052 Utilization ld q (incomplete):  0
CYCLE:   2278000052 WDMA total latency:          0
CYCLE:   2278000052 Utilization ex q:  0
CYCLE:   2278000052 Utilization:  0
CYCLE:   2278000052 Utilization ex q (incomplete):  0
CYCLE:   2278500052 RDMA bytes rec:          0
CYCLE:   2278500052 RDMA total latency:          0
CYCLE:   2278500052 WDMA bytes sent:          0
CYCLE:   2278500052 WDMA total latency:          0
CYCLE:   2279000052 RDMA bytes rec:          0
CYCLE:   2279000052 RDMA total latency:          0
CYCLE:   2279000052 WDMA bytes sent:          0
CYCLE:   2279000052 WDMA total latency:          0
CYCLE:   2279500052 RDMA bytes rec:          0
CYCLE:   2279500052 RDMA total latency:          0
CYCLE:   2279500052 WDMA bytes sent:          0
CYCLE:   2279500052 WDMA total latency:          0
CYCLE:   2280000052 Utilization ld q (incomplete):  0
CYCLE:   2280000052 RDMA bytes rec:          0
CYCLE:   2280000052 Utilization st q:  0
CYCLE:   2280000052 Utilization ld q:  0
CYCLE:   2280000052 Utilization:  0
CYCLE:   2280000052 Utilization ld q:  0
CYCLE:   2280000052 Utilization st q:  0
CYCLE:   2280000052 RDMA total latency:          0
CYCLE:   2280000052 Utilization st q (incomplete):  0
CYCLE:   2280000052 WDMA bytes sent:          0
CYCLE:   2280000052 Utilization ex q:  0
CYCLE:   2280000052 Utilization ex q (incomplete):  0
CYCLE:   2280000052 Utilization st q (incomplete):  0
CYCLE:   2280000052 Utilization ld q (incomplete):  0
CYCLE:   2280000052 WDMA total latency:          0
CYCLE:   2280000052 Utilization ex q:  0
CYCLE:   2280000052 Utilization:  0
CYCLE:   2280000052 Utilization ex q (incomplete):  0
CYCLE:   2280500052 RDMA bytes rec:          0
CYCLE:   2280500052 RDMA total latency:          0
CYCLE:   2280500052 WDMA bytes sent:          0
CYCLE:   2280500052 WDMA total latency:          0
CYCLE:   2281000052 RDMA bytes rec:          0
CYCLE:   2281000052 RDMA total latency:          0
CYCLE:   2281000052 WDMA bytes sent:          0
CYCLE:   2281000052 WDMA total latency:          0
CYCLE:   2281500052 RDMA bytes rec:          0
CYCLE:   2281500052 RDMA total latency:          0
CYCLE:   2281500052 WDMA bytes sent:          0
CYCLE:   2281500052 WDMA total latency:          0
CYCLE:   2282000052 Utilization ld q (incomplete):  0
CYCLE:   2282000052 RDMA bytes rec:          0
CYCLE:   2282000052 Utilization st q:  0
CYCLE:   2282000052 Utilization ld q:  0
CYCLE:   2282000052 Utilization:  0
CYCLE:   2282000052 Utilization ld q:  0
CYCLE:   2282000052 Utilization st q:  0
CYCLE:   2282000052 RDMA total latency:          0
CYCLE:   2282000052 Utilization st q (incomplete):  0
CYCLE:   2282000052 WDMA bytes sent:          0
CYCLE:   2282000052 Utilization ex q:  0
CYCLE:   2282000052 Utilization ex q (incomplete):  0
CYCLE:   2282000052 Utilization st q (incomplete):  0
CYCLE:   2282000052 Utilization ld q (incomplete):  0
CYCLE:   2282000052 WDMA total latency:          0
CYCLE:   2282000052 Utilization ex q:  0
CYCLE:   2282000052 Utilization:  0
CYCLE:   2282000052 Utilization ex q (incomplete):  0
CYCLE:   2282500052 RDMA bytes rec:          0
CYCLE:   2282500052 RDMA total latency:          0
CYCLE:   2282500052 WDMA bytes sent:          0
CYCLE:   2282500052 WDMA total latency:          0
CYCLE:   2283000052 RDMA bytes rec:          0
CYCLE:   2283000052 RDMA total latency:          0
CYCLE:   2283000052 WDMA bytes sent:          0
CYCLE:   2283000052 WDMA total latency:          0
CYCLE:   2283500052 RDMA bytes rec:          0
CYCLE:   2283500052 RDMA total latency:          0
CYCLE:   2283500052 WDMA bytes sent:          0
CYCLE:   2283500052 WDMA total latency:          0
CYCLE:   2284000052 Utilization ld q (incomplete):  0
CYCLE:   2284000052 RDMA bytes rec:          0
CYCLE:   2284000052 Utilization st q:  0
CYCLE:   2284000052 Utilization ld q:  0
CYCLE:   2284000052 Utilization:  0
CYCLE:   2284000052 Utilization ld q:  0
CYCLE:   2284000052 Utilization st q:  0
CYCLE:   2284000052 RDMA total latency:          0
CYCLE:   2284000052 Utilization st q (incomplete):  0
CYCLE:   2284000052 WDMA bytes sent:          0
CYCLE:   2284000052 Utilization ex q:  0
CYCLE:   2284000052 Utilization ex q (incomplete):  0
CYCLE:   2284000052 Utilization st q (incomplete):  0
CYCLE:   2284000052 Utilization ld q (incomplete):  0
CYCLE:   2284000052 WDMA total latency:          0
CYCLE:   2284000052 Utilization ex q:  0
CYCLE:   2284000052 Utilization:  0
CYCLE:   2284000052 Utilization ex q (incomplete):  0
CYCLE:   2284500052 RDMA bytes rec:          0
CYCLE:   2284500052 RDMA total latency:          0
CYCLE:   2284500052 WDMA bytes sent:          0
CYCLE:   2284500052 WDMA total latency:          0
CYCLE:   2285000052 RDMA bytes rec:          0
CYCLE:   2285000052 RDMA total latency:          0
CYCLE:   2285000052 WDMA bytes sent:          0
CYCLE:   2285000052 WDMA total latency:          0
CYCLE:   2285500052 RDMA bytes rec:          0
CYCLE:   2285500052 RDMA total latency:          0
CYCLE:   2285500052 WDMA bytes sent:          0
CYCLE:   2285500052 WDMA total latency:          0
CYCLE:   2286000052 Utilization ld q (incomplete):  0
CYCLE:   2286000052 RDMA bytes rec:          0
CYCLE:   2286000052 Utilization st q:  0
CYCLE:   2286000052 Utilization ld q:  0
CYCLE:   2286000052 Utilization:  0
CYCLE:   2286000052 Utilization ld q:  0
CYCLE:   2286000052 Utilization st q:  0
CYCLE:   2286000052 RDMA total latency:          0
CYCLE:   2286000052 Utilization st q (incomplete):  0
CYCLE:   2286000052 WDMA bytes sent:          0
CYCLE:   2286000052 Utilization ex q:  0
CYCLE:   2286000052 Utilization ex q (incomplete):  0
CYCLE:   2286000052 Utilization st q (incomplete):  0
CYCLE:   2286000052 Utilization ld q (incomplete):  0
CYCLE:   2286000052 WDMA total latency:          0
CYCLE:   2286000052 Utilization ex q:  0
CYCLE:   2286000052 Utilization:  0
CYCLE:   2286000052 Utilization ex q (incomplete):  0
CYCLE:   2286500052 RDMA bytes rec:          0
CYCLE:   2286500052 RDMA total latency:          0
CYCLE:   2286500052 WDMA bytes sent:          0
CYCLE:   2286500052 WDMA total latency:          0
CYCLE:   2287000052 RDMA bytes rec:          0
CYCLE:   2287000052 RDMA total latency:          0
CYCLE:   2287000052 WDMA bytes sent:          0
CYCLE:   2287000052 WDMA total latency:          0
CYCLE:   2287500052 RDMA bytes rec:          0
CYCLE:   2287500052 RDMA total latency:          0
CYCLE:   2287500052 WDMA bytes sent:          0
CYCLE:   2287500052 WDMA total latency:          0
CYCLE:   2288000052 Utilization ld q (incomplete):  0
CYCLE:   2288000052 RDMA bytes rec:          0
CYCLE:   2288000052 Utilization st q:  0
CYCLE:   2288000052 Utilization ld q:  0
CYCLE:   2288000052 Utilization:  0
CYCLE:   2288000052 Utilization ld q:  0
CYCLE:   2288000052 Utilization st q:  0
CYCLE:   2288000052 RDMA total latency:          0
CYCLE:   2288000052 Utilization st q (incomplete):  0
CYCLE:   2288000052 WDMA bytes sent:          0
CYCLE:   2288000052 Utilization ex q:  0
CYCLE:   2288000052 Utilization ex q (incomplete):  0
CYCLE:   2288000052 Utilization st q (incomplete):  0
CYCLE:   2288000052 Utilization ld q (incomplete):  0
CYCLE:   2288000052 WDMA total latency:          0
CYCLE:   2288000052 Utilization ex q:  0
CYCLE:   2288000052 Utilization:  0
CYCLE:   2288000052 Utilization ex q (incomplete):  0
CYCLE:   2288500052 RDMA bytes rec:          0
CYCLE:   2288500052 RDMA total latency:          0
CYCLE:   2288500052 WDMA bytes sent:          0
CYCLE:   2288500052 WDMA total latency:          0
CYCLE:   2289000052 RDMA bytes rec:          0
CYCLE:   2289000052 RDMA total latency:          0
CYCLE:   2289000052 WDMA bytes sent:          0
CYCLE:   2289000052 WDMA total latency:          0
CYCLE:   2289500052 RDMA bytes rec:          0
CYCLE:   2289500052 RDMA total latency:          0
CYCLE:   2289500052 WDMA bytes sent:          0
CYCLE:   2289500052 WDMA total latency:          0
CYCLE:   2290000052 Utilization ld q (incomplete):  0
CYCLE:   2290000052 RDMA bytes rec:          0
CYCLE:   2290000052 Utilization st q:  0
CYCLE:   2290000052 Utilization ld q:  0
CYCLE:   2290000052 Utilization:  0
CYCLE:   2290000052 Utilization ld q:  0
CYCLE:   2290000052 Utilization st q:  0
CYCLE:   2290000052 RDMA total latency:          0
CYCLE:   2290000052 Utilization st q (incomplete):  0
CYCLE:   2290000052 WDMA bytes sent:          0
CYCLE:   2290000052 Utilization ex q:  0
CYCLE:   2290000052 Utilization ex q (incomplete):  0
CYCLE:   2290000052 Utilization st q (incomplete):  0
CYCLE:   2290000052 Utilization ld q (incomplete):  0
CYCLE:   2290000052 WDMA total latency:          0
CYCLE:   2290000052 Utilization ex q:  0
CYCLE:   2290000052 Utilization:  0
CYCLE:   2290000052 Utilization ex q (incomplete):  0
CYCLE:   2290500052 RDMA bytes rec:          0
CYCLE:   2290500052 RDMA total latency:          0
CYCLE:   2290500052 WDMA bytes sent:          0
CYCLE:   2290500052 WDMA total latency:          0
CYCLE:   2291000052 RDMA bytes rec:          0
CYCLE:   2291000052 RDMA total latency:          0
CYCLE:   2291000052 WDMA bytes sent:          0
CYCLE:   2291000052 WDMA total latency:          0
CYCLE:   2291500052 RDMA bytes rec:          0
CYCLE:   2291500052 RDMA total latency:          0
CYCLE:   2291500052 WDMA bytes sent:          0
CYCLE:   2291500052 WDMA total latency:          0
CYCLE:   2292000052 Utilization ld q (incomplete):  0
CYCLE:   2292000052 RDMA bytes rec:          0
CYCLE:   2292000052 Utilization st q:  0
CYCLE:   2292000052 Utilization ld q:  0
CYCLE:   2292000052 Utilization:  0
CYCLE:   2292000052 Utilization ld q:  0
CYCLE:   2292000052 Utilization st q:  0
CYCLE:   2292000052 RDMA total latency:          0
CYCLE:   2292000052 Utilization st q (incomplete):  0
CYCLE:   2292000052 WDMA bytes sent:          0
CYCLE:   2292000052 Utilization ex q:  0
CYCLE:   2292000052 Utilization ex q (incomplete):  0
CYCLE:   2292000052 Utilization st q (incomplete):  0
CYCLE:   2292000052 Utilization ld q (incomplete):  0
CYCLE:   2292000052 WDMA total latency:          0
CYCLE:   2292000052 Utilization ex q:  0
CYCLE:   2292000052 Utilization:  0
CYCLE:   2292000052 Utilization ex q (incomplete):  0
CYCLE:   2292500052 RDMA bytes rec:          0
CYCLE:   2292500052 RDMA total latency:          0
CYCLE:   2292500052 WDMA bytes sent:          0
CYCLE:   2292500052 WDMA total latency:          0
CYCLE:   2293000052 RDMA bytes rec:          0
CYCLE:   2293000052 RDMA total latency:          0
CYCLE:   2293000052 WDMA bytes sent:          0
CYCLE:   2293000052 WDMA total latency:          0
CYCLE:   2293500052 RDMA bytes rec:          0
CYCLE:   2293500052 RDMA total latency:          0
CYCLE:   2293500052 WDMA bytes sent:          0
CYCLE:   2293500052 WDMA total latency:          0
CYCLE:   2294000052 Utilization ld q (incomplete):  0
CYCLE:   2294000052 RDMA bytes rec:          0
CYCLE:   2294000052 Utilization st q:  0
CYCLE:   2294000052 Utilization ld q:  0
CYCLE:   2294000052 Utilization:  0
CYCLE:   2294000052 Utilization ld q:  0
CYCLE:   2294000052 Utilization st q:  0
CYCLE:   2294000052 RDMA total latency:          0
CYCLE:   2294000052 Utilization st q (incomplete):  0
CYCLE:   2294000052 WDMA bytes sent:          0
CYCLE:   2294000052 Utilization ex q:  0
CYCLE:   2294000052 Utilization ex q (incomplete):  0
CYCLE:   2294000052 Utilization st q (incomplete):  0
CYCLE:   2294000052 Utilization ld q (incomplete):  0
CYCLE:   2294000052 WDMA total latency:          0
CYCLE:   2294000052 Utilization ex q:  0
CYCLE:   2294000052 Utilization:  0
CYCLE:   2294000052 Utilization ex q (incomplete):  0
CYCLE:   2294500052 RDMA bytes rec:          0
CYCLE:   2294500052 RDMA total latency:          0
CYCLE:   2294500052 WDMA bytes sent:          0
CYCLE:   2294500052 WDMA total latency:          0
CYCLE:   2295000052 RDMA bytes rec:          0
CYCLE:   2295000052 RDMA total latency:          0
CYCLE:   2295000052 WDMA bytes sent:          0
CYCLE:   2295000052 WDMA total latency:          0
CYCLE:   2295500052 RDMA bytes rec:          0
CYCLE:   2295500052 RDMA total latency:          0
CYCLE:   2295500052 WDMA bytes sent:          0
CYCLE:   2295500052 WDMA total latency:          0
CYCLE:   2296000052 Utilization ld q (incomplete):  0
CYCLE:   2296000052 RDMA bytes rec:          0
CYCLE:   2296000052 Utilization st q:  0
CYCLE:   2296000052 Utilization ld q:  0
CYCLE:   2296000052 Utilization:  0
CYCLE:   2296000052 Utilization ld q:  0
CYCLE:   2296000052 Utilization st q:  0
CYCLE:   2296000052 RDMA total latency:          0
CYCLE:   2296000052 Utilization st q (incomplete):  0
CYCLE:   2296000052 WDMA bytes sent:          0
CYCLE:   2296000052 Utilization ex q:  0
CYCLE:   2296000052 Utilization ex q (incomplete):  0
CYCLE:   2296000052 Utilization st q (incomplete):  0
CYCLE:   2296000052 Utilization ld q (incomplete):  0
CYCLE:   2296000052 WDMA total latency:          0
CYCLE:   2296000052 Utilization ex q:  0
CYCLE:   2296000052 Utilization:  0
CYCLE:   2296000052 Utilization ex q (incomplete):  0
CYCLE:   2296500052 RDMA bytes rec:          0
CYCLE:   2296500052 RDMA total latency:          0
CYCLE:   2296500052 WDMA bytes sent:          0
CYCLE:   2296500052 WDMA total latency:          0
CYCLE:   2297000052 RDMA bytes rec:          0
CYCLE:   2297000052 RDMA total latency:          0
CYCLE:   2297000052 WDMA bytes sent:          0
CYCLE:   2297000052 WDMA total latency:          0
CYCLE:   2297500052 RDMA bytes rec:          0
CYCLE:   2297500052 RDMA total latency:          0
CYCLE:   2297500052 WDMA bytes sent:          0
CYCLE:   2297500052 WDMA total latency:          0
CYCLE:   2298000052 Utilization ld q (incomplete):  0
CYCLE:   2298000052 RDMA bytes rec:          0
CYCLE:   2298000052 Utilization st q:  0
CYCLE:   2298000052 Utilization ld q:  0
CYCLE:   2298000052 Utilization:  0
CYCLE:   2298000052 Utilization ld q:  0
CYCLE:   2298000052 Utilization st q:  0
CYCLE:   2298000052 RDMA total latency:          0
CYCLE:   2298000052 Utilization st q (incomplete):  0
CYCLE:   2298000052 WDMA bytes sent:          0
CYCLE:   2298000052 Utilization ex q:  0
CYCLE:   2298000052 Utilization ex q (incomplete):  0
CYCLE:   2298000052 Utilization st q (incomplete):  0
CYCLE:   2298000052 Utilization ld q (incomplete):  0
CYCLE:   2298000052 WDMA total latency:          0
CYCLE:   2298000052 Utilization ex q:  0
CYCLE:   2298000052 Utilization:  0
CYCLE:   2298000052 Utilization ex q (incomplete):  0
CYCLE:   2298500052 RDMA bytes rec:          0
CYCLE:   2298500052 RDMA total latency:          0
CYCLE:   2298500052 WDMA bytes sent:          0
CYCLE:   2298500052 WDMA total latency:          0
CYCLE:   2299000052 RDMA bytes rec:          0
CYCLE:   2299000052 RDMA total latency:          0
CYCLE:   2299000052 WDMA bytes sent:          0
CYCLE:   2299000052 WDMA total latency:          0
CYCLE:   2299500052 RDMA bytes rec:          0
CYCLE:   2299500052 RDMA total latency:          0
CYCLE:   2299500052 WDMA bytes sent:          0
CYCLE:   2299500052 WDMA total latency:          0
CYCLE:   2300000052 Utilization ld q (incomplete):  0
CYCLE:   2300000052 RDMA bytes rec:          0
CYCLE:   2300000052 Utilization st q:  0
CYCLE:   2300000052 Utilization ld q:  0
CYCLE:   2300000052 Utilization:  0
CYCLE:   2300000052 Utilization ld q:  0
CYCLE:   2300000052 Utilization st q:  0
CYCLE:   2300000052 RDMA total latency:          0
CYCLE:   2300000052 Utilization st q (incomplete):  0
CYCLE:   2300000052 WDMA bytes sent:          0
CYCLE:   2300000052 Utilization ex q:  0
CYCLE:   2300000052 Utilization ex q (incomplete):  0
CYCLE:   2300000052 Utilization st q (incomplete):  0
CYCLE:   2300000052 Utilization ld q (incomplete):  0
CYCLE:   2300000052 WDMA total latency:          0
CYCLE:   2300000052 Utilization ex q:  0
CYCLE:   2300000052 Utilization:  0
CYCLE:   2300000052 Utilization ex q (incomplete):  0
CYCLE:   2300500052 RDMA bytes rec:          0
CYCLE:   2300500052 RDMA total latency:          0
CYCLE:   2300500052 WDMA bytes sent:          0
CYCLE:   2300500052 WDMA total latency:          0
CYCLE:   2301000052 RDMA bytes rec:          0
CYCLE:   2301000052 RDMA total latency:          0
CYCLE:   2301000052 WDMA bytes sent:          0
CYCLE:   2301000052 WDMA total latency:          0
CYCLE:   2301500052 RDMA bytes rec:          0
CYCLE:   2301500052 RDMA total latency:          0
CYCLE:   2301500052 WDMA bytes sent:          0
CYCLE:   2301500052 WDMA total latency:          0
CYCLE:   2302000052 Utilization ld q (incomplete):  0
CYCLE:   2302000052 RDMA bytes rec:          0
CYCLE:   2302000052 Utilization st q:  0
CYCLE:   2302000052 Utilization ld q:  0
CYCLE:   2302000052 Utilization:  0
CYCLE:   2302000052 Utilization ld q:  0
CYCLE:   2302000052 Utilization st q:  0
CYCLE:   2302000052 RDMA total latency:          0
CYCLE:   2302000052 Utilization st q (incomplete):  0
CYCLE:   2302000052 WDMA bytes sent:          0
CYCLE:   2302000052 Utilization ex q:  0
CYCLE:   2302000052 Utilization ex q (incomplete):  0
CYCLE:   2302000052 Utilization st q (incomplete):  0
CYCLE:   2302000052 Utilization ld q (incomplete):  0
CYCLE:   2302000052 WDMA total latency:          0
CYCLE:   2302000052 Utilization ex q:  0
CYCLE:   2302000052 Utilization:  0
CYCLE:   2302000052 Utilization ex q (incomplete):  0
CYCLE:   2302500052 RDMA bytes rec:          0
CYCLE:   2302500052 RDMA total latency:          0
CYCLE:   2302500052 WDMA bytes sent:          0
CYCLE:   2302500052 WDMA total latency:          0
CYCLE:   2303000052 RDMA bytes rec:          0
CYCLE:   2303000052 RDMA total latency:          0
CYCLE:   2303000052 WDMA bytes sent:          0
CYCLE:   2303000052 WDMA total latency:          0
CYCLE:   2303500052 RDMA bytes rec:          0
CYCLE:   2303500052 RDMA total latency:          0
CYCLE:   2303500052 WDMA bytes sent:          0
CYCLE:   2303500052 WDMA total latency:          0
CYCLE:   2304000052 Utilization ld q (incomplete):  0
CYCLE:   2304000052 RDMA bytes rec:          0
CYCLE:   2304000052 Utilization st q:  0
CYCLE:   2304000052 Utilization ld q:  0
CYCLE:   2304000052 Utilization:  0
CYCLE:   2304000052 Utilization ld q:  0
CYCLE:   2304000052 Utilization st q:  0
CYCLE:   2304000052 RDMA total latency:          0
CYCLE:   2304000052 Utilization st q (incomplete):  0
CYCLE:   2304000052 WDMA bytes sent:          0
CYCLE:   2304000052 Utilization ex q:  0
CYCLE:   2304000052 Utilization ex q (incomplete):  0
CYCLE:   2304000052 Utilization st q (incomplete):  0
CYCLE:   2304000052 Utilization ld q (incomplete):  0
CYCLE:   2304000052 WDMA total latency:          0
CYCLE:   2304000052 Utilization ex q:  0
CYCLE:   2304000052 Utilization:  0
CYCLE:   2304000052 Utilization ex q (incomplete):  0
CYCLE:   2304500052 RDMA bytes rec:          0
CYCLE:   2304500052 RDMA total latency:          0
CYCLE:   2304500052 WDMA bytes sent:          0
CYCLE:   2304500052 WDMA total latency:          0
CYCLE:   2305000052 RDMA bytes rec:          0
CYCLE:   2305000052 RDMA total latency:          0
CYCLE:   2305000052 WDMA bytes sent:          0
CYCLE:   2305000052 WDMA total latency:          0
CYCLE:   2305500052 RDMA bytes rec:          0
CYCLE:   2305500052 RDMA total latency:          0
CYCLE:   2305500052 WDMA bytes sent:          0
CYCLE:   2305500052 WDMA total latency:          0
CYCLE:   2306000052 Utilization ld q (incomplete):  0
CYCLE:   2306000052 RDMA bytes rec:          0
CYCLE:   2306000052 Utilization st q:  0
CYCLE:   2306000052 Utilization ld q:  0
CYCLE:   2306000052 Utilization:  0
CYCLE:   2306000052 Utilization ld q:  0
CYCLE:   2306000052 Utilization st q:  0
CYCLE:   2306000052 RDMA total latency:          0
CYCLE:   2306000052 Utilization st q (incomplete):  0
CYCLE:   2306000052 WDMA bytes sent:          0
CYCLE:   2306000052 Utilization ex q:  0
CYCLE:   2306000052 Utilization ex q (incomplete):  0
CYCLE:   2306000052 Utilization st q (incomplete):  0
CYCLE:   2306000052 Utilization ld q (incomplete):  0
CYCLE:   2306000052 WDMA total latency:          0
CYCLE:   2306000052 Utilization ex q:  0
CYCLE:   2306000052 Utilization:  0
CYCLE:   2306000052 Utilization ex q (incomplete):  0
CYCLE:   2306500052 RDMA bytes rec:          0
CYCLE:   2306500052 RDMA total latency:          0
CYCLE:   2306500052 WDMA bytes sent:          0
CYCLE:   2306500052 WDMA total latency:          0
CYCLE:   2307000052 RDMA bytes rec:          0
CYCLE:   2307000052 RDMA total latency:          0
CYCLE:   2307000052 WDMA bytes sent:          0
CYCLE:   2307000052 WDMA total latency:          0
CYCLE:   2307500052 RDMA bytes rec:          0
CYCLE:   2307500052 RDMA total latency:          0
CYCLE:   2307500052 WDMA bytes sent:          0
CYCLE:   2307500052 WDMA total latency:          0
CYCLE:   2308000052 Utilization ld q (incomplete):  0
CYCLE:   2308000052 RDMA bytes rec:          0
CYCLE:   2308000052 Utilization st q:  0
CYCLE:   2308000052 Utilization ld q:  0
CYCLE:   2308000052 Utilization:  0
CYCLE:   2308000052 Utilization ld q:  0
CYCLE:   2308000052 Utilization st q:  0
CYCLE:   2308000052 RDMA total latency:          0
CYCLE:   2308000052 Utilization st q (incomplete):  0
CYCLE:   2308000052 WDMA bytes sent:          0
CYCLE:   2308000052 Utilization ex q:  0
CYCLE:   2308000052 Utilization ex q (incomplete):  0
CYCLE:   2308000052 Utilization st q (incomplete):  0
CYCLE:   2308000052 Utilization ld q (incomplete):  0
CYCLE:   2308000052 WDMA total latency:          0
CYCLE:   2308000052 Utilization ex q:  0
CYCLE:   2308000052 Utilization:  0
CYCLE:   2308000052 Utilization ex q (incomplete):  0
CYCLE:   2308500052 RDMA bytes rec:          0
CYCLE:   2308500052 RDMA total latency:          0
CYCLE:   2308500052 WDMA bytes sent:          0
CYCLE:   2308500052 WDMA total latency:          0
CYCLE:   2309000052 RDMA bytes rec:          0
CYCLE:   2309000052 RDMA total latency:          0
CYCLE:   2309000052 WDMA bytes sent:          0
CYCLE:   2309000052 WDMA total latency:          0
CYCLE:   2309500052 RDMA bytes rec:          0
CYCLE:   2309500052 RDMA total latency:          0
CYCLE:   2309500052 WDMA bytes sent:          0
CYCLE:   2309500052 WDMA total latency:          0
CYCLE:   2310000052 Utilization ld q (incomplete):  0
CYCLE:   2310000052 RDMA bytes rec:          0
CYCLE:   2310000052 Utilization st q:  0
CYCLE:   2310000052 Utilization ld q:  0
CYCLE:   2310000052 Utilization:  0
CYCLE:   2310000052 Utilization ld q:  0
CYCLE:   2310000052 Utilization st q:  0
CYCLE:   2310000052 RDMA total latency:          0
CYCLE:   2310000052 Utilization st q (incomplete):  0
CYCLE:   2310000052 WDMA bytes sent:          0
CYCLE:   2310000052 Utilization ex q:  0
CYCLE:   2310000052 Utilization ex q (incomplete):  0
CYCLE:   2310000052 Utilization st q (incomplete):  0
CYCLE:   2310000052 Utilization ld q (incomplete):  0
CYCLE:   2310000052 WDMA total latency:          0
CYCLE:   2310000052 Utilization ex q:  0
CYCLE:   2310000052 Utilization:  0
CYCLE:   2310000052 Utilization ex q (incomplete):  0
CYCLE:   2310500052 RDMA bytes rec:          0
CYCLE:   2310500052 RDMA total latency:          0
CYCLE:   2310500052 WDMA bytes sent:          0
CYCLE:   2310500052 WDMA total latency:          0
CYCLE:   2311000052 RDMA bytes rec:          0
CYCLE:   2311000052 RDMA total latency:          0
CYCLE:   2311000052 WDMA bytes sent:          0
CYCLE:   2311000052 WDMA total latency:          0
CYCLE:   2311500052 RDMA bytes rec:          0
CYCLE:   2311500052 RDMA total latency:          0
CYCLE:   2311500052 WDMA bytes sent:          0
CYCLE:   2311500052 WDMA total latency:          0
CYCLE:   2312000052 Utilization ld q (incomplete):  0
CYCLE:   2312000052 RDMA bytes rec:          0
CYCLE:   2312000052 Utilization st q:  0
CYCLE:   2312000052 Utilization ld q:  0
CYCLE:   2312000052 Utilization:  0
CYCLE:   2312000052 Utilization ld q:  0
CYCLE:   2312000052 Utilization st q:  0
CYCLE:   2312000052 RDMA total latency:          0
CYCLE:   2312000052 Utilization st q (incomplete):  0
CYCLE:   2312000052 WDMA bytes sent:          0
CYCLE:   2312000052 Utilization ex q:  0
CYCLE:   2312000052 Utilization ex q (incomplete):  0
CYCLE:   2312000052 Utilization st q (incomplete):  0
CYCLE:   2312000052 Utilization ld q (incomplete):  0
CYCLE:   2312000052 WDMA total latency:          0
CYCLE:   2312000052 Utilization ex q:  0
CYCLE:   2312000052 Utilization:  0
CYCLE:   2312000052 Utilization ex q (incomplete):  0
CYCLE:   2312500052 RDMA bytes rec:          0
CYCLE:   2312500052 RDMA total latency:          0
CYCLE:   2312500052 WDMA bytes sent:          0
CYCLE:   2312500052 WDMA total latency:          0
CYCLE:   2313000052 RDMA bytes rec:          0
CYCLE:   2313000052 RDMA total latency:          0
CYCLE:   2313000052 WDMA bytes sent:          0
CYCLE:   2313000052 WDMA total latency:          0
CYCLE:   2313500052 RDMA bytes rec:          0
CYCLE:   2313500052 RDMA total latency:          0
CYCLE:   2313500052 WDMA bytes sent:          0
CYCLE:   2313500052 WDMA total latency:          0
CYCLE:   2314000052 Utilization ld q (incomplete):  0
CYCLE:   2314000052 RDMA bytes rec:          0
CYCLE:   2314000052 Utilization st q:  0
CYCLE:   2314000052 Utilization ld q:  0
CYCLE:   2314000052 Utilization:  0
CYCLE:   2314000052 Utilization ld q:  0
CYCLE:   2314000052 Utilization st q:  0
CYCLE:   2314000052 RDMA total latency:          0
CYCLE:   2314000052 Utilization st q (incomplete):  0
CYCLE:   2314000052 WDMA bytes sent:          0
CYCLE:   2314000052 Utilization ex q:  0
CYCLE:   2314000052 Utilization ex q (incomplete):  0
CYCLE:   2314000052 Utilization st q (incomplete):  0
CYCLE:   2314000052 Utilization ld q (incomplete):  0
CYCLE:   2314000052 WDMA total latency:          0
CYCLE:   2314000052 Utilization ex q:  0
CYCLE:   2314000052 Utilization:  0
CYCLE:   2314000052 Utilization ex q (incomplete):  0
CYCLE:   2314500052 RDMA bytes rec:          0
CYCLE:   2314500052 RDMA total latency:          0
CYCLE:   2314500052 WDMA bytes sent:          0
CYCLE:   2314500052 WDMA total latency:          0
CYCLE:   2315000052 RDMA bytes rec:          0
CYCLE:   2315000052 RDMA total latency:          0
CYCLE:   2315000052 WDMA bytes sent:          0
CYCLE:   2315000052 WDMA total latency:          0
CYCLE:   2315500052 RDMA bytes rec:          0
CYCLE:   2315500052 RDMA total latency:          0
CYCLE:   2315500052 WDMA bytes sent:          0
CYCLE:   2315500052 WDMA total latency:          0
CYCLE:   2316000052 Utilization ld q (incomplete):  0
CYCLE:   2316000052 RDMA bytes rec:          0
CYCLE:   2316000052 Utilization st q:  0
CYCLE:   2316000052 Utilization ld q:  0
CYCLE:   2316000052 Utilization:  0
CYCLE:   2316000052 Utilization ld q:  0
CYCLE:   2316000052 Utilization st q:  0
CYCLE:   2316000052 RDMA total latency:          0
CYCLE:   2316000052 Utilization st q (incomplete):  0
CYCLE:   2316000052 WDMA bytes sent:          0
CYCLE:   2316000052 Utilization ex q:  0
CYCLE:   2316000052 Utilization ex q (incomplete):  0
CYCLE:   2316000052 Utilization st q (incomplete):  0
CYCLE:   2316000052 Utilization ld q (incomplete):  0
CYCLE:   2316000052 WDMA total latency:          0
CYCLE:   2316000052 Utilization ex q:  0
CYCLE:   2316000052 Utilization:  0
CYCLE:   2316000052 Utilization ex q (incomplete):  0
CYCLE:   2316500052 RDMA bytes rec:          0
CYCLE:   2316500052 RDMA total latency:          0
CYCLE:   2316500052 WDMA bytes sent:          0
CYCLE:   2316500052 WDMA total latency:          0
CYCLE:   2317000052 RDMA bytes rec:          0
CYCLE:   2317000052 RDMA total latency:          0
CYCLE:   2317000052 WDMA bytes sent:          0
CYCLE:   2317000052 WDMA total latency:          0
CYCLE:   2317500052 RDMA bytes rec:          0
CYCLE:   2317500052 RDMA total latency:          0
CYCLE:   2317500052 WDMA bytes sent:          0
CYCLE:   2317500052 WDMA total latency:          0
CYCLE:   2318000052 Utilization ld q (incomplete):  0
CYCLE:   2318000052 RDMA bytes rec:          0
CYCLE:   2318000052 Utilization st q:  0
CYCLE:   2318000052 Utilization ld q:  0
CYCLE:   2318000052 Utilization:  0
CYCLE:   2318000052 Utilization ld q:  0
CYCLE:   2318000052 Utilization st q:  0
CYCLE:   2318000052 RDMA total latency:          0
CYCLE:   2318000052 Utilization st q (incomplete):  0
CYCLE:   2318000052 WDMA bytes sent:          0
CYCLE:   2318000052 Utilization ex q:  0
CYCLE:   2318000052 Utilization ex q (incomplete):  0
CYCLE:   2318000052 Utilization st q (incomplete):  0
CYCLE:   2318000052 Utilization ld q (incomplete):  0
CYCLE:   2318000052 WDMA total latency:          0
CYCLE:   2318000052 Utilization ex q:  0
CYCLE:   2318000052 Utilization:  0
CYCLE:   2318000052 Utilization ex q (incomplete):  0
CYCLE:   2318500052 RDMA bytes rec:          0
CYCLE:   2318500052 RDMA total latency:          0
CYCLE:   2318500052 WDMA bytes sent:          0
CYCLE:   2318500052 WDMA total latency:          0
CYCLE:   2319000052 RDMA bytes rec:          0
CYCLE:   2319000052 RDMA total latency:          0
CYCLE:   2319000052 WDMA bytes sent:          0
CYCLE:   2319000052 WDMA total latency:          0
CYCLE:   2319500052 RDMA bytes rec:          0
CYCLE:   2319500052 RDMA total latency:          0
CYCLE:   2319500052 WDMA bytes sent:          0
CYCLE:   2319500052 WDMA total latency:          0
CYCLE:   2320000052 Utilization ld q (incomplete):  0
CYCLE:   2320000052 RDMA bytes rec:          0
CYCLE:   2320000052 Utilization st q:  0
CYCLE:   2320000052 Utilization ld q:  0
CYCLE:   2320000052 Utilization:  0
CYCLE:   2320000052 Utilization ld q:  0
CYCLE:   2320000052 Utilization st q:  0
CYCLE:   2320000052 RDMA total latency:          0
CYCLE:   2320000052 Utilization st q (incomplete):  0
CYCLE:   2320000052 WDMA bytes sent:          0
CYCLE:   2320000052 Utilization ex q:  0
CYCLE:   2320000052 Utilization ex q (incomplete):  0
CYCLE:   2320000052 Utilization st q (incomplete):  0
CYCLE:   2320000052 Utilization ld q (incomplete):  0
CYCLE:   2320000052 WDMA total latency:          0
CYCLE:   2320000052 Utilization ex q:  0
CYCLE:   2320000052 Utilization:  0
CYCLE:   2320000052 Utilization ex q (incomplete):  0
CYCLE:   2320500052 RDMA bytes rec:          0
CYCLE:   2320500052 RDMA total latency:          0
CYCLE:   2320500052 WDMA bytes sent:          0
CYCLE:   2320500052 WDMA total latency:          0
CYCLE:   2321000052 RDMA bytes rec:          0
CYCLE:   2321000052 RDMA total latency:          0
CYCLE:   2321000052 WDMA bytes sent:          0
CYCLE:   2321000052 WDMA total latency:          0
CYCLE:   2321500052 RDMA bytes rec:          0
CYCLE:   2321500052 RDMA total latency:          0
CYCLE:   2321500052 WDMA bytes sent:          0
CYCLE:   2321500052 WDMA total latency:          0
CYCLE:   2322000052 Utilization ld q (incomplete):  0
CYCLE:   2322000052 RDMA bytes rec:          0
CYCLE:   2322000052 Utilization st q:  0
CYCLE:   2322000052 Utilization ld q:  0
CYCLE:   2322000052 Utilization:  0
CYCLE:   2322000052 Utilization ld q:  0
CYCLE:   2322000052 Utilization st q:  0
CYCLE:   2322000052 RDMA total latency:          0
CYCLE:   2322000052 Utilization st q (incomplete):  0
CYCLE:   2322000052 WDMA bytes sent:          0
CYCLE:   2322000052 Utilization ex q:  0
CYCLE:   2322000052 Utilization ex q (incomplete):  0
CYCLE:   2322000052 Utilization st q (incomplete):  0
CYCLE:   2322000052 Utilization ld q (incomplete):  0
CYCLE:   2322000052 WDMA total latency:          0
CYCLE:   2322000052 Utilization ex q:  0
CYCLE:   2322000052 Utilization:  0
CYCLE:   2322000052 Utilization ex q (incomplete):  0
CYCLE:   2322500052 RDMA bytes rec:          0
CYCLE:   2322500052 RDMA total latency:          0
CYCLE:   2322500052 WDMA bytes sent:          0
CYCLE:   2322500052 WDMA total latency:          0
CYCLE:   2323000052 RDMA bytes rec:          0
CYCLE:   2323000052 RDMA total latency:          0
CYCLE:   2323000052 WDMA bytes sent:          0
CYCLE:   2323000052 WDMA total latency:          0
CYCLE:   2323500052 RDMA bytes rec:          0
CYCLE:   2323500052 RDMA total latency:          0
CYCLE:   2323500052 WDMA bytes sent:          0
CYCLE:   2323500052 WDMA total latency:          0
CYCLE:   2324000052 Utilization ld q (incomplete):  0
CYCLE:   2324000052 RDMA bytes rec:          0
CYCLE:   2324000052 Utilization st q:  0
CYCLE:   2324000052 Utilization ld q:  0
CYCLE:   2324000052 Utilization:  0
CYCLE:   2324000052 Utilization ld q:  0
CYCLE:   2324000052 Utilization st q:  0
CYCLE:   2324000052 RDMA total latency:          0
CYCLE:   2324000052 Utilization st q (incomplete):  0
CYCLE:   2324000052 WDMA bytes sent:          0
CYCLE:   2324000052 Utilization ex q:  0
CYCLE:   2324000052 Utilization ex q (incomplete):  0
CYCLE:   2324000052 Utilization st q (incomplete):  0
CYCLE:   2324000052 Utilization ld q (incomplete):  0
CYCLE:   2324000052 WDMA total latency:          0
CYCLE:   2324000052 Utilization ex q:  0
CYCLE:   2324000052 Utilization:  0
CYCLE:   2324000052 Utilization ex q (incomplete):  0
CYCLE:   2324500052 RDMA bytes rec:          0
CYCLE:   2324500052 RDMA total latency:          0
CYCLE:   2324500052 WDMA bytes sent:          0
CYCLE:   2324500052 WDMA total latency:          0
CYCLE:   2325000052 RDMA bytes rec:          0
CYCLE:   2325000052 RDMA total latency:          0
CYCLE:   2325000052 WDMA bytes sent:          0
CYCLE:   2325000052 WDMA total latency:          0
CYCLE:   2325500052 RDMA bytes rec:          0
CYCLE:   2325500052 RDMA total latency:          0
CYCLE:   2325500052 WDMA bytes sent:          0
CYCLE:   2325500052 WDMA total latency:          0
CYCLE:   2326000052 Utilization ld q (incomplete):  0
CYCLE:   2326000052 RDMA bytes rec:          0
CYCLE:   2326000052 Utilization st q:  0
CYCLE:   2326000052 Utilization ld q:  0
CYCLE:   2326000052 Utilization:  0
CYCLE:   2326000052 Utilization ld q:  0
CYCLE:   2326000052 Utilization st q:  0
CYCLE:   2326000052 RDMA total latency:          0
CYCLE:   2326000052 Utilization st q (incomplete):  0
CYCLE:   2326000052 WDMA bytes sent:          0
CYCLE:   2326000052 Utilization ex q:  0
CYCLE:   2326000052 Utilization ex q (incomplete):  0
CYCLE:   2326000052 Utilization st q (incomplete):  0
CYCLE:   2326000052 Utilization ld q (incomplete):  0
CYCLE:   2326000052 WDMA total latency:          0
CYCLE:   2326000052 Utilization ex q:  0
CYCLE:   2326000052 Utilization:  0
CYCLE:   2326000052 Utilization ex q (incomplete):  0
CYCLE:   2326500052 RDMA bytes rec:          0
CYCLE:   2326500052 RDMA total latency:          0
CYCLE:   2326500052 WDMA bytes sent:          0
CYCLE:   2326500052 WDMA total latency:          0
CYCLE:   2327000052 RDMA bytes rec:          0
CYCLE:   2327000052 RDMA total latency:          0
CYCLE:   2327000052 WDMA bytes sent:          0
CYCLE:   2327000052 WDMA total latency:          0
CYCLE:   2327500052 RDMA bytes rec:          0
CYCLE:   2327500052 RDMA total latency:          0
CYCLE:   2327500052 WDMA bytes sent:          0
CYCLE:   2327500052 WDMA total latency:          0
CYCLE:   2328000052 Utilization ld q (incomplete):  0
CYCLE:   2328000052 RDMA bytes rec:          0
CYCLE:   2328000052 Utilization st q:  0
CYCLE:   2328000052 Utilization ld q:  0
CYCLE:   2328000052 Utilization:  0
CYCLE:   2328000052 Utilization ld q:  0
CYCLE:   2328000052 Utilization st q:  0
CYCLE:   2328000052 RDMA total latency:          0
CYCLE:   2328000052 Utilization st q (incomplete):  0
CYCLE:   2328000052 WDMA bytes sent:          0
CYCLE:   2328000052 Utilization ex q:  0
CYCLE:   2328000052 Utilization ex q (incomplete):  0
CYCLE:   2328000052 Utilization st q (incomplete):  0
CYCLE:   2328000052 Utilization ld q (incomplete):  0
CYCLE:   2328000052 WDMA total latency:          0
CYCLE:   2328000052 Utilization ex q:  0
CYCLE:   2328000052 Utilization:  0
CYCLE:   2328000052 Utilization ex q (incomplete):  0
CYCLE:   2328500052 RDMA bytes rec:          0
CYCLE:   2328500052 RDMA total latency:          0
CYCLE:   2328500052 WDMA bytes sent:          0
CYCLE:   2328500052 WDMA total latency:          0
CYCLE:   2329000052 RDMA bytes rec:          0
CYCLE:   2329000052 RDMA total latency:          0
CYCLE:   2329000052 WDMA bytes sent:          0
CYCLE:   2329000052 WDMA total latency:          0
CYCLE:   2329500052 RDMA bytes rec:          0
CYCLE:   2329500052 RDMA total latency:          0
CYCLE:   2329500052 WDMA bytes sent:          0
CYCLE:   2329500052 WDMA total latency:          0
CYCLE:   2330000052 Utilization ld q (incomplete):  0
CYCLE:   2330000052 RDMA bytes rec:          0
CYCLE:   2330000052 Utilization st q:  0
CYCLE:   2330000052 Utilization ld q:  0
CYCLE:   2330000052 Utilization:  0
CYCLE:   2330000052 Utilization ld q:  0
CYCLE:   2330000052 Utilization st q:  0
CYCLE:   2330000052 RDMA total latency:          0
CYCLE:   2330000052 Utilization st q (incomplete):  0
CYCLE:   2330000052 WDMA bytes sent:          0
CYCLE:   2330000052 Utilization ex q:  0
CYCLE:   2330000052 Utilization ex q (incomplete):  0
CYCLE:   2330000052 Utilization st q (incomplete):  0
CYCLE:   2330000052 Utilization ld q (incomplete):  0
CYCLE:   2330000052 WDMA total latency:          0
CYCLE:   2330000052 Utilization ex q:  0
CYCLE:   2330000052 Utilization:  0
CYCLE:   2330000052 Utilization ex q (incomplete):  0
CYCLE:   2330500052 RDMA bytes rec:          0
CYCLE:   2330500052 RDMA total latency:          0
CYCLE:   2330500052 WDMA bytes sent:          0
CYCLE:   2330500052 WDMA total latency:          0
CYCLE:   2331000052 RDMA bytes rec:          0
CYCLE:   2331000052 RDMA total latency:          0
CYCLE:   2331000052 WDMA bytes sent:          0
CYCLE:   2331000052 WDMA total latency:          0
CYCLE:   2331500052 RDMA bytes rec:          0
CYCLE:   2331500052 RDMA total latency:          0
CYCLE:   2331500052 WDMA bytes sent:          0
CYCLE:   2331500052 WDMA total latency:          0
CYCLE:   2332000052 Utilization ld q (incomplete):  0
CYCLE:   2332000052 RDMA bytes rec:          0
CYCLE:   2332000052 Utilization st q:  0
CYCLE:   2332000052 Utilization ld q:  0
CYCLE:   2332000052 Utilization:  0
CYCLE:   2332000052 Utilization ld q:  0
CYCLE:   2332000052 Utilization st q:  0
CYCLE:   2332000052 RDMA total latency:          0
CYCLE:   2332000052 Utilization st q (incomplete):  0
CYCLE:   2332000052 WDMA bytes sent:          0
CYCLE:   2332000052 Utilization ex q:  0
CYCLE:   2332000052 Utilization ex q (incomplete):  0
CYCLE:   2332000052 Utilization st q (incomplete):  0
CYCLE:   2332000052 Utilization ld q (incomplete):  0
CYCLE:   2332000052 WDMA total latency:          0
CYCLE:   2332000052 Utilization ex q:  0
CYCLE:   2332000052 Utilization:  0
CYCLE:   2332000052 Utilization ex q (incomplete):  0
CYCLE:   2332500052 RDMA bytes rec:          0
CYCLE:   2332500052 RDMA total latency:          0
CYCLE:   2332500052 WDMA bytes sent:          0
CYCLE:   2332500052 WDMA total latency:          0
CYCLE:   2333000052 RDMA bytes rec:          0
CYCLE:   2333000052 RDMA total latency:          0
CYCLE:   2333000052 WDMA bytes sent:          0
CYCLE:   2333000052 WDMA total latency:          0
CYCLE:   2333500052 RDMA bytes rec:          0
CYCLE:   2333500052 RDMA total latency:          0
CYCLE:   2333500052 WDMA bytes sent:          0
CYCLE:   2333500052 WDMA total latency:          0
CYCLE:   2334000052 Utilization ld q (incomplete):  0
CYCLE:   2334000052 RDMA bytes rec:          0
CYCLE:   2334000052 Utilization st q:  0
CYCLE:   2334000052 Utilization ld q:  0
CYCLE:   2334000052 Utilization:  0
CYCLE:   2334000052 Utilization ld q:  0
CYCLE:   2334000052 Utilization st q:  0
CYCLE:   2334000052 RDMA total latency:          0
CYCLE:   2334000052 Utilization st q (incomplete):  0
CYCLE:   2334000052 WDMA bytes sent:          0
CYCLE:   2334000052 Utilization ex q:  0
CYCLE:   2334000052 Utilization ex q (incomplete):  0
CYCLE:   2334000052 Utilization st q (incomplete):  0
CYCLE:   2334000052 Utilization ld q (incomplete):  0
CYCLE:   2334000052 WDMA total latency:          0
CYCLE:   2334000052 Utilization ex q:  0
CYCLE:   2334000052 Utilization:  0
CYCLE:   2334000052 Utilization ex q (incomplete):  0
CYCLE:   2334500052 RDMA bytes rec:          0
CYCLE:   2334500052 RDMA total latency:          0
CYCLE:   2334500052 WDMA bytes sent:          0
CYCLE:   2334500052 WDMA total latency:          0
CYCLE:   2335000052 RDMA bytes rec:          0
CYCLE:   2335000052 RDMA total latency:          0
CYCLE:   2335000052 WDMA bytes sent:          0
CYCLE:   2335000052 WDMA total latency:          0
CYCLE:   2335500052 RDMA bytes rec:          0
CYCLE:   2335500052 RDMA total latency:          0
CYCLE:   2335500052 WDMA bytes sent:          0
CYCLE:   2335500052 WDMA total latency:          0
CYCLE:   2336000052 Utilization ld q (incomplete):  0
CYCLE:   2336000052 RDMA bytes rec:          0
CYCLE:   2336000052 Utilization st q:  0
CYCLE:   2336000052 Utilization ld q:  0
CYCLE:   2336000052 Utilization:  0
CYCLE:   2336000052 Utilization ld q:  0
CYCLE:   2336000052 Utilization st q:  0
CYCLE:   2336000052 RDMA total latency:          0
CYCLE:   2336000052 Utilization st q (incomplete):  0
CYCLE:   2336000052 WDMA bytes sent:          0
CYCLE:   2336000052 Utilization ex q:  0
CYCLE:   2336000052 Utilization ex q (incomplete):  0
CYCLE:   2336000052 Utilization st q (incomplete):  0
CYCLE:   2336000052 Utilization ld q (incomplete):  0
CYCLE:   2336000052 WDMA total latency:          0
CYCLE:   2336000052 Utilization ex q:  0
CYCLE:   2336000052 Utilization:  0
CYCLE:   2336000052 Utilization ex q (incomplete):  0
CYCLE:   2336500052 RDMA bytes rec:          0
CYCLE:   2336500052 RDMA total latency:          0
CYCLE:   2336500052 WDMA bytes sent:          0
CYCLE:   2336500052 WDMA total latency:          0
CYCLE:   2337000052 RDMA bytes rec:          0
CYCLE:   2337000052 RDMA total latency:          0
CYCLE:   2337000052 WDMA bytes sent:          0
CYCLE:   2337000052 WDMA total latency:          0
CYCLE:   2337500052 RDMA bytes rec:          0
CYCLE:   2337500052 RDMA total latency:          0
CYCLE:   2337500052 WDMA bytes sent:          0
CYCLE:   2337500052 WDMA total latency:          0
CYCLE:   2338000052 Utilization ld q (incomplete):  0
CYCLE:   2338000052 RDMA bytes rec:          0
CYCLE:   2338000052 Utilization st q:  0
CYCLE:   2338000052 Utilization ld q:  0
CYCLE:   2338000052 Utilization:  0
CYCLE:   2338000052 Utilization ld q:  0
CYCLE:   2338000052 Utilization st q:  0
CYCLE:   2338000052 RDMA total latency:          0
CYCLE:   2338000052 Utilization st q (incomplete):  0
CYCLE:   2338000052 WDMA bytes sent:          0
CYCLE:   2338000052 Utilization ex q:  0
CYCLE:   2338000052 Utilization ex q (incomplete):  0
CYCLE:   2338000052 Utilization st q (incomplete):  0
CYCLE:   2338000052 Utilization ld q (incomplete):  0
CYCLE:   2338000052 WDMA total latency:          0
CYCLE:   2338000052 Utilization ex q:  0
CYCLE:   2338000052 Utilization:  0
CYCLE:   2338000052 Utilization ex q (incomplete):  0
CYCLE:   2338500052 RDMA bytes rec:          0
CYCLE:   2338500052 RDMA total latency:          0
CYCLE:   2338500052 WDMA bytes sent:          0
CYCLE:   2338500052 WDMA total latency:          0
CYCLE:   2339000052 RDMA bytes rec:          0
CYCLE:   2339000052 RDMA total latency:          0
CYCLE:   2339000052 WDMA bytes sent:          0
CYCLE:   2339000052 WDMA total latency:          0
CYCLE:   2339500052 RDMA bytes rec:          0
CYCLE:   2339500052 RDMA total latency:          0
CYCLE:   2339500052 WDMA bytes sent:          0
CYCLE:   2339500052 WDMA total latency:          0
CYCLE:   2340000052 Utilization ld q (incomplete):  0
CYCLE:   2340000052 RDMA bytes rec:          0
CYCLE:   2340000052 Utilization st q:  0
CYCLE:   2340000052 Utilization ld q:  0
CYCLE:   2340000052 Utilization:  0
CYCLE:   2340000052 Utilization ld q:  0
CYCLE:   2340000052 Utilization st q:  0
CYCLE:   2340000052 RDMA total latency:          0
CYCLE:   2340000052 Utilization st q (incomplete):  0
CYCLE:   2340000052 WDMA bytes sent:          0
CYCLE:   2340000052 Utilization ex q:  0
CYCLE:   2340000052 Utilization ex q (incomplete):  0
CYCLE:   2340000052 Utilization st q (incomplete):  0
CYCLE:   2340000052 Utilization ld q (incomplete):  0
CYCLE:   2340000052 WDMA total latency:          0
CYCLE:   2340000052 Utilization ex q:  0
CYCLE:   2340000052 Utilization:  0
CYCLE:   2340000052 Utilization ex q (incomplete):  0
CYCLE:   2340500052 RDMA bytes rec:          0
CYCLE:   2340500052 RDMA total latency:          0
CYCLE:   2340500052 WDMA bytes sent:          0
CYCLE:   2340500052 WDMA total latency:          0
CYCLE:   2341000052 RDMA bytes rec:          0
CYCLE:   2341000052 RDMA total latency:          0
CYCLE:   2341000052 WDMA bytes sent:          0
CYCLE:   2341000052 WDMA total latency:          0
CYCLE:   2341500052 RDMA bytes rec:          0
CYCLE:   2341500052 RDMA total latency:          0
CYCLE:   2341500052 WDMA bytes sent:          0
CYCLE:   2341500052 WDMA total latency:          0
CYCLE:   2342000052 Utilization ld q (incomplete):  0
CYCLE:   2342000052 RDMA bytes rec:          0
CYCLE:   2342000052 Utilization st q:  0
CYCLE:   2342000052 Utilization ld q:  0
CYCLE:   2342000052 Utilization:  0
CYCLE:   2342000052 Utilization ld q:  0
CYCLE:   2342000052 Utilization st q:  0
CYCLE:   2342000052 RDMA total latency:          0
CYCLE:   2342000052 Utilization st q (incomplete):  0
CYCLE:   2342000052 WDMA bytes sent:          0
CYCLE:   2342000052 Utilization ex q:  0
CYCLE:   2342000052 Utilization ex q (incomplete):  0
CYCLE:   2342000052 Utilization st q (incomplete):  0
CYCLE:   2342000052 Utilization ld q (incomplete):  0
CYCLE:   2342000052 WDMA total latency:          0
CYCLE:   2342000052 Utilization ex q:  0
CYCLE:   2342000052 Utilization:  0
CYCLE:   2342000052 Utilization ex q (incomplete):  0
CYCLE:   2342500052 RDMA bytes rec:          0
CYCLE:   2342500052 RDMA total latency:          0
CYCLE:   2342500052 WDMA bytes sent:          0
CYCLE:   2342500052 WDMA total latency:          0
CYCLE:   2343000052 RDMA bytes rec:          0
CYCLE:   2343000052 RDMA total latency:          0
CYCLE:   2343000052 WDMA bytes sent:          0
CYCLE:   2343000052 WDMA total latency:          0
CYCLE:   2343500052 RDMA bytes rec:          0
CYCLE:   2343500052 RDMA total latency:          0
CYCLE:   2343500052 WDMA bytes sent:          0
CYCLE:   2343500052 WDMA total latency:          0
CYCLE:   2344000052 Utilization ld q (incomplete):  0
CYCLE:   2344000052 RDMA bytes rec:          0
CYCLE:   2344000052 Utilization st q:  0
CYCLE:   2344000052 Utilization ld q:  0
CYCLE:   2344000052 Utilization:  0
CYCLE:   2344000052 Utilization ld q:  0
CYCLE:   2344000052 Utilization st q:  0
CYCLE:   2344000052 RDMA total latency:          0
CYCLE:   2344000052 Utilization st q (incomplete):  0
CYCLE:   2344000052 WDMA bytes sent:          0
CYCLE:   2344000052 Utilization ex q:  0
CYCLE:   2344000052 Utilization ex q (incomplete):  0
CYCLE:   2344000052 Utilization st q (incomplete):  0
CYCLE:   2344000052 Utilization ld q (incomplete):  0
CYCLE:   2344000052 WDMA total latency:          0
CYCLE:   2344000052 Utilization ex q:  0
CYCLE:   2344000052 Utilization:  0
CYCLE:   2344000052 Utilization ex q (incomplete):  0
CYCLE:   2344500052 RDMA bytes rec:          0
CYCLE:   2344500052 RDMA total latency:          0
CYCLE:   2344500052 WDMA bytes sent:          0
CYCLE:   2344500052 WDMA total latency:          0
CYCLE:   2345000052 RDMA bytes rec:          0
CYCLE:   2345000052 RDMA total latency:          0
CYCLE:   2345000052 WDMA bytes sent:          0
CYCLE:   2345000052 WDMA total latency:          0
CYCLE:   2345500052 RDMA bytes rec:          0
CYCLE:   2345500052 RDMA total latency:          0
CYCLE:   2345500052 WDMA bytes sent:          0
CYCLE:   2345500052 WDMA total latency:          0
CYCLE:   2346000052 Utilization ld q (incomplete):  0
CYCLE:   2346000052 RDMA bytes rec:          0
CYCLE:   2346000052 Utilization st q:  0
CYCLE:   2346000052 Utilization ld q:  0
CYCLE:   2346000052 Utilization:  0
CYCLE:   2346000052 Utilization ld q:  0
CYCLE:   2346000052 Utilization st q:  0
CYCLE:   2346000052 RDMA total latency:          0
CYCLE:   2346000052 Utilization st q (incomplete):  0
CYCLE:   2346000052 WDMA bytes sent:          0
CYCLE:   2346000052 Utilization ex q:  0
CYCLE:   2346000052 Utilization ex q (incomplete):  0
CYCLE:   2346000052 Utilization st q (incomplete):  0
CYCLE:   2346000052 Utilization ld q (incomplete):  0
CYCLE:   2346000052 WDMA total latency:          0
CYCLE:   2346000052 Utilization ex q:  0
CYCLE:   2346000052 Utilization:  0
CYCLE:   2346000052 Utilization ex q (incomplete):  0
CYCLE:   2346500052 RDMA bytes rec:          0
CYCLE:   2346500052 RDMA total latency:          0
CYCLE:   2346500052 WDMA bytes sent:          0
CYCLE:   2346500052 WDMA total latency:          0
CYCLE:   2347000052 RDMA bytes rec:          0
CYCLE:   2347000052 RDMA total latency:          0
CYCLE:   2347000052 WDMA bytes sent:          0
CYCLE:   2347000052 WDMA total latency:          0
CYCLE:   2347500052 RDMA bytes rec:          0
CYCLE:   2347500052 RDMA total latency:          0
CYCLE:   2347500052 WDMA bytes sent:          0
CYCLE:   2347500052 WDMA total latency:          0
CYCLE:   2348000052 Utilization ld q (incomplete):  0
CYCLE:   2348000052 RDMA bytes rec:          0
CYCLE:   2348000052 Utilization st q:  0
CYCLE:   2348000052 Utilization ld q:  0
CYCLE:   2348000052 Utilization:  0
CYCLE:   2348000052 Utilization ld q:  0
CYCLE:   2348000052 Utilization st q:  0
CYCLE:   2348000052 RDMA total latency:          0
CYCLE:   2348000052 Utilization st q (incomplete):  0
CYCLE:   2348000052 WDMA bytes sent:          0
CYCLE:   2348000052 Utilization ex q:  0
CYCLE:   2348000052 Utilization ex q (incomplete):  0
CYCLE:   2348000052 Utilization st q (incomplete):  0
CYCLE:   2348000052 Utilization ld q (incomplete):  0
CYCLE:   2348000052 WDMA total latency:          0
CYCLE:   2348000052 Utilization ex q:  0
CYCLE:   2348000052 Utilization:  0
CYCLE:   2348000052 Utilization ex q (incomplete):  0
CYCLE:   2348500052 RDMA bytes rec:          0
CYCLE:   2348500052 RDMA total latency:          0
CYCLE:   2348500052 WDMA bytes sent:          0
CYCLE:   2348500052 WDMA total latency:          0
CYCLE:   2349000052 RDMA bytes rec:          0
CYCLE:   2349000052 RDMA total latency:          0
CYCLE:   2349000052 WDMA bytes sent:          0
CYCLE:   2349000052 WDMA total latency:          0
CYCLE:   2349500052 RDMA bytes rec:          0
CYCLE:   2349500052 RDMA total latency:          0
CYCLE:   2349500052 WDMA bytes sent:          0
CYCLE:   2349500052 WDMA total latency:          0
CYCLE:   2350000052 Utilization ld q (incomplete):  0
CYCLE:   2350000052 RDMA bytes rec:          0
CYCLE:   2350000052 Utilization st q:  0
CYCLE:   2350000052 Utilization ld q:  0
CYCLE:   2350000052 Utilization:  0
CYCLE:   2350000052 Utilization ld q:  0
CYCLE:   2350000052 Utilization st q:  0
CYCLE:   2350000052 RDMA total latency:          0
CYCLE:   2350000052 Utilization st q (incomplete):  0
CYCLE:   2350000052 WDMA bytes sent:          0
CYCLE:   2350000052 Utilization ex q:  0
CYCLE:   2350000052 Utilization ex q (incomplete):  0
CYCLE:   2350000052 Utilization st q (incomplete):  0
CYCLE:   2350000052 Utilization ld q (incomplete):  0
CYCLE:   2350000052 WDMA total latency:          0
CYCLE:   2350000052 Utilization ex q:  0
CYCLE:   2350000052 Utilization:  0
CYCLE:   2350000052 Utilization ex q (incomplete):  0
CYCLE:   2350500052 RDMA bytes rec:          0
CYCLE:   2350500052 RDMA total latency:          0
CYCLE:   2350500052 WDMA bytes sent:          0
CYCLE:   2350500052 WDMA total latency:          0
CYCLE:   2351000052 RDMA bytes rec:          0
CYCLE:   2351000052 RDMA total latency:          0
CYCLE:   2351000052 WDMA bytes sent:          0
CYCLE:   2351000052 WDMA total latency:          0
CYCLE:   2351500052 RDMA bytes rec:          0
CYCLE:   2351500052 RDMA total latency:          0
CYCLE:   2351500052 WDMA bytes sent:          0
CYCLE:   2351500052 WDMA total latency:          0
CYCLE:   2352000052 Utilization ld q (incomplete):  0
CYCLE:   2352000052 RDMA bytes rec:          0
CYCLE:   2352000052 Utilization st q:  0
CYCLE:   2352000052 Utilization ld q:  0
CYCLE:   2352000052 Utilization:  0
CYCLE:   2352000052 Utilization ld q:  0
CYCLE:   2352000052 Utilization st q:  0
CYCLE:   2352000052 RDMA total latency:          0
CYCLE:   2352000052 Utilization st q (incomplete):  0
CYCLE:   2352000052 WDMA bytes sent:          0
CYCLE:   2352000052 Utilization ex q:  0
CYCLE:   2352000052 Utilization ex q (incomplete):  0
CYCLE:   2352000052 Utilization st q (incomplete):  0
CYCLE:   2352000052 Utilization ld q (incomplete):  0
CYCLE:   2352000052 WDMA total latency:          0
CYCLE:   2352000052 Utilization ex q:  0
CYCLE:   2352000052 Utilization:  0
CYCLE:   2352000052 Utilization ex q (incomplete):  0
CYCLE:   2352500052 RDMA bytes rec:          0
CYCLE:   2352500052 RDMA total latency:          0
CYCLE:   2352500052 WDMA bytes sent:          0
CYCLE:   2352500052 WDMA total latency:          0
CYCLE:   2353000052 RDMA bytes rec:          0
CYCLE:   2353000052 RDMA total latency:          0
CYCLE:   2353000052 WDMA bytes sent:          0
CYCLE:   2353000052 WDMA total latency:          0
CYCLE:   2353500052 RDMA bytes rec:          0
CYCLE:   2353500052 RDMA total latency:          0
CYCLE:   2353500052 WDMA bytes sent:          0
CYCLE:   2353500052 WDMA total latency:          0
CYCLE:   2354000052 Utilization ld q (incomplete):  0
CYCLE:   2354000052 RDMA bytes rec:          0
CYCLE:   2354000052 Utilization st q:  0
CYCLE:   2354000052 Utilization ld q:  0
CYCLE:   2354000052 Utilization:  0
CYCLE:   2354000052 Utilization ld q:  0
CYCLE:   2354000052 Utilization st q:  0
CYCLE:   2354000052 RDMA total latency:          0
CYCLE:   2354000052 Utilization st q (incomplete):  0
CYCLE:   2354000052 WDMA bytes sent:          0
CYCLE:   2354000052 Utilization ex q:  0
CYCLE:   2354000052 Utilization ex q (incomplete):  0
CYCLE:   2354000052 Utilization st q (incomplete):  0
CYCLE:   2354000052 Utilization ld q (incomplete):  0
CYCLE:   2354000052 WDMA total latency:          0
CYCLE:   2354000052 Utilization ex q:  0
CYCLE:   2354000052 Utilization:  0
CYCLE:   2354000052 Utilization ex q (incomplete):  0
CYCLE:   2354500052 RDMA bytes rec:          0
CYCLE:   2354500052 RDMA total latency:          0
CYCLE:   2354500052 WDMA bytes sent:          0
CYCLE:   2354500052 WDMA total latency:          0
CYCLE:   2355000052 RDMA bytes rec:          0
CYCLE:   2355000052 RDMA total latency:          0
CYCLE:   2355000052 WDMA bytes sent:          0
CYCLE:   2355000052 WDMA total latency:          0
CYCLE:   2355500052 RDMA bytes rec:          0
CYCLE:   2355500052 RDMA total latency:          0
CYCLE:   2355500052 WDMA bytes sent:          0
CYCLE:   2355500052 WDMA total latency:          0
CYCLE:   2356000052 Utilization ld q (incomplete):  0
CYCLE:   2356000052 RDMA bytes rec:          0
CYCLE:   2356000052 Utilization st q:  0
CYCLE:   2356000052 Utilization ld q:  0
CYCLE:   2356000052 Utilization:  0
CYCLE:   2356000052 Utilization ld q:  0
CYCLE:   2356000052 Utilization st q:  0
CYCLE:   2356000052 RDMA total latency:          0
CYCLE:   2356000052 Utilization st q (incomplete):  0
CYCLE:   2356000052 WDMA bytes sent:          0
CYCLE:   2356000052 Utilization ex q:  0
CYCLE:   2356000052 Utilization ex q (incomplete):  0
CYCLE:   2356000052 Utilization st q (incomplete):  0
CYCLE:   2356000052 Utilization ld q (incomplete):  0
CYCLE:   2356000052 WDMA total latency:          0
CYCLE:   2356000052 Utilization ex q:  0
CYCLE:   2356000052 Utilization:  0
CYCLE:   2356000052 Utilization ex q (incomplete):  0
CYCLE:   2356500052 RDMA bytes rec:          0
CYCLE:   2356500052 RDMA total latency:          0
CYCLE:   2356500052 WDMA bytes sent:          0
CYCLE:   2356500052 WDMA total latency:          0
CYCLE:   2357000052 RDMA bytes rec:          0
CYCLE:   2357000052 RDMA total latency:          0
CYCLE:   2357000052 WDMA bytes sent:          0
CYCLE:   2357000052 WDMA total latency:          0
CYCLE:   2357500052 RDMA bytes rec:          0
CYCLE:   2357500052 RDMA total latency:          0
CYCLE:   2357500052 WDMA bytes sent:          0
CYCLE:   2357500052 WDMA total latency:          0
CYCLE:   2358000052 Utilization ld q (incomplete):  0
CYCLE:   2358000052 RDMA bytes rec:          0
CYCLE:   2358000052 Utilization st q:  0
CYCLE:   2358000052 Utilization ld q:  0
CYCLE:   2358000052 Utilization:  0
CYCLE:   2358000052 Utilization ld q:  0
CYCLE:   2358000052 Utilization st q:  0
CYCLE:   2358000052 RDMA total latency:          0
CYCLE:   2358000052 Utilization st q (incomplete):  0
CYCLE:   2358000052 WDMA bytes sent:          0
CYCLE:   2358000052 Utilization ex q:  0
CYCLE:   2358000052 Utilization ex q (incomplete):  0
CYCLE:   2358000052 Utilization st q (incomplete):  0
CYCLE:   2358000052 Utilization ld q (incomplete):  0
CYCLE:   2358000052 WDMA total latency:          0
CYCLE:   2358000052 Utilization ex q:  0
CYCLE:   2358000052 Utilization:  0
CYCLE:   2358000052 Utilization ex q (incomplete):  0
CYCLE:   2358500052 RDMA bytes rec:          0
CYCLE:   2358500052 RDMA total latency:          0
CYCLE:   2358500052 WDMA bytes sent:          0
CYCLE:   2358500052 WDMA total latency:          0
CYCLE:   2359000052 RDMA bytes rec:          0
CYCLE:   2359000052 RDMA total latency:          0
CYCLE:   2359000052 WDMA bytes sent:          0
CYCLE:   2359000052 WDMA total latency:          0
CYCLE:   2359500052 RDMA bytes rec:          0
CYCLE:   2359500052 RDMA total latency:          0
CYCLE:   2359500052 WDMA bytes sent:          0
CYCLE:   2359500052 WDMA total latency:          0
CYCLE:   2360000052 Utilization ld q (incomplete):  0
CYCLE:   2360000052 RDMA bytes rec:          0
CYCLE:   2360000052 Utilization st q:  0
CYCLE:   2360000052 Utilization ld q:  0
CYCLE:   2360000052 Utilization:  0
CYCLE:   2360000052 Utilization ld q:  0
CYCLE:   2360000052 Utilization st q:  0
CYCLE:   2360000052 RDMA total latency:          0
CYCLE:   2360000052 Utilization st q (incomplete):  0
CYCLE:   2360000052 WDMA bytes sent:          0
CYCLE:   2360000052 Utilization ex q:  0
CYCLE:   2360000052 Utilization ex q (incomplete):  0
CYCLE:   2360000052 Utilization st q (incomplete):  0
CYCLE:   2360000052 Utilization ld q (incomplete):  0
CYCLE:   2360000052 WDMA total latency:          0
CYCLE:   2360000052 Utilization ex q:  0
CYCLE:   2360000052 Utilization:  0
CYCLE:   2360000052 Utilization ex q (incomplete):  0
CYCLE:   2360500052 RDMA bytes rec:          0
CYCLE:   2360500052 RDMA total latency:          0
CYCLE:   2360500052 WDMA bytes sent:          0
CYCLE:   2360500052 WDMA total latency:          0
CYCLE:   2361000052 RDMA bytes rec:          0
CYCLE:   2361000052 RDMA total latency:          0
CYCLE:   2361000052 WDMA bytes sent:          0
CYCLE:   2361000052 WDMA total latency:          0
CYCLE:   2361500052 RDMA bytes rec:          0
CYCLE:   2361500052 RDMA total latency:          0
CYCLE:   2361500052 WDMA bytes sent:          0
CYCLE:   2361500052 WDMA total latency:          0
CYCLE:   2362000052 Utilization ld q (incomplete):  0
CYCLE:   2362000052 RDMA bytes rec:          0
CYCLE:   2362000052 Utilization st q:  0
CYCLE:   2362000052 Utilization ld q:  0
CYCLE:   2362000052 Utilization:  0
CYCLE:   2362000052 Utilization ld q:  0
CYCLE:   2362000052 Utilization st q:  0
CYCLE:   2362000052 RDMA total latency:          0
CYCLE:   2362000052 Utilization st q (incomplete):  0
CYCLE:   2362000052 WDMA bytes sent:          0
CYCLE:   2362000052 Utilization ex q:  0
CYCLE:   2362000052 Utilization ex q (incomplete):  0
CYCLE:   2362000052 Utilization st q (incomplete):  0
CYCLE:   2362000052 Utilization ld q (incomplete):  0
CYCLE:   2362000052 WDMA total latency:          0
CYCLE:   2362000052 Utilization ex q:  0
CYCLE:   2362000052 Utilization:  0
CYCLE:   2362000052 Utilization ex q (incomplete):  0
CYCLE:   2362500052 RDMA bytes rec:          0
CYCLE:   2362500052 RDMA total latency:          0
CYCLE:   2362500052 WDMA bytes sent:          0
CYCLE:   2362500052 WDMA total latency:          0
CYCLE:   2363000052 RDMA bytes rec:          0
CYCLE:   2363000052 RDMA total latency:          0
CYCLE:   2363000052 WDMA bytes sent:          0
CYCLE:   2363000052 WDMA total latency:          0
CYCLE:   2363500052 RDMA bytes rec:          0
CYCLE:   2363500052 RDMA total latency:          0
CYCLE:   2363500052 WDMA bytes sent:          0
CYCLE:   2363500052 WDMA total latency:          0
CYCLE:   2364000052 Utilization ld q (incomplete):  0
CYCLE:   2364000052 RDMA bytes rec:          0
CYCLE:   2364000052 Utilization st q:  0
CYCLE:   2364000052 Utilization ld q:  0
CYCLE:   2364000052 Utilization:  0
CYCLE:   2364000052 Utilization ld q:  0
CYCLE:   2364000052 Utilization st q:  0
CYCLE:   2364000052 RDMA total latency:          0
CYCLE:   2364000052 Utilization st q (incomplete):  0
CYCLE:   2364000052 WDMA bytes sent:          0
CYCLE:   2364000052 Utilization ex q:  0
CYCLE:   2364000052 Utilization ex q (incomplete):  0
CYCLE:   2364000052 Utilization st q (incomplete):  0
CYCLE:   2364000052 Utilization ld q (incomplete):  0
CYCLE:   2364000052 WDMA total latency:          0
CYCLE:   2364000052 Utilization ex q:  0
CYCLE:   2364000052 Utilization:  0
CYCLE:   2364000052 Utilization ex q (incomplete):  0
CYCLE:   2364500052 RDMA bytes rec:          0
CYCLE:   2364500052 RDMA total latency:          0
CYCLE:   2364500052 WDMA bytes sent:          0
CYCLE:   2364500052 WDMA total latency:          0
CYCLE:   2365000052 RDMA bytes rec:          0
CYCLE:   2365000052 RDMA total latency:          0
CYCLE:   2365000052 WDMA bytes sent:          0
CYCLE:   2365000052 WDMA total latency:          0
CYCLE:   2365500052 RDMA bytes rec:          0
CYCLE:   2365500052 RDMA total latency:          0
CYCLE:   2365500052 WDMA bytes sent:          0
CYCLE:   2365500052 WDMA total latency:          0
CYCLE:   2366000052 Utilization ld q (incomplete):  0
CYCLE:   2366000052 RDMA bytes rec:          0
CYCLE:   2366000052 Utilization st q:  0
CYCLE:   2366000052 Utilization ld q:  0
CYCLE:   2366000052 Utilization:  0
CYCLE:   2366000052 Utilization ld q:  0
CYCLE:   2366000052 Utilization st q:  0
CYCLE:   2366000052 RDMA total latency:          0
CYCLE:   2366000052 Utilization st q (incomplete):  0
CYCLE:   2366000052 WDMA bytes sent:          0
CYCLE:   2366000052 Utilization ex q:  0
CYCLE:   2366000052 Utilization ex q (incomplete):  0
CYCLE:   2366000052 Utilization st q (incomplete):  0
CYCLE:   2366000052 Utilization ld q (incomplete):  0
CYCLE:   2366000052 WDMA total latency:          0
CYCLE:   2366000052 Utilization ex q:  0
CYCLE:   2366000052 Utilization:  0
CYCLE:   2366000052 Utilization ex q (incomplete):  0
CYCLE:   2366500052 RDMA bytes rec:          0
CYCLE:   2366500052 RDMA total latency:          0
CYCLE:   2366500052 WDMA bytes sent:          0
CYCLE:   2366500052 WDMA total latency:          0
CYCLE:   2367000052 RDMA bytes rec:          0
CYCLE:   2367000052 RDMA total latency:          0
CYCLE:   2367000052 WDMA bytes sent:          0
CYCLE:   2367000052 WDMA total latency:          0
CYCLE:   2367500052 RDMA bytes rec:          0
CYCLE:   2367500052 RDMA total latency:          0
CYCLE:   2367500052 WDMA bytes sent:          0
CYCLE:   2367500052 WDMA total latency:          0
CYCLE:   2368000052 Utilization ld q (incomplete):  0
CYCLE:   2368000052 RDMA bytes rec:          0
CYCLE:   2368000052 Utilization st q:  0
CYCLE:   2368000052 Utilization ld q:  0
CYCLE:   2368000052 Utilization:  0
CYCLE:   2368000052 Utilization ld q:  0
CYCLE:   2368000052 Utilization st q:  0
CYCLE:   2368000052 RDMA total latency:          0
CYCLE:   2368000052 Utilization st q (incomplete):  0
CYCLE:   2368000052 WDMA bytes sent:          0
CYCLE:   2368000052 Utilization ex q:  0
CYCLE:   2368000052 Utilization ex q (incomplete):  0
CYCLE:   2368000052 Utilization st q (incomplete):  0
CYCLE:   2368000052 Utilization ld q (incomplete):  0
CYCLE:   2368000052 WDMA total latency:          0
CYCLE:   2368000052 Utilization ex q:  0
CYCLE:   2368000052 Utilization:  0
CYCLE:   2368000052 Utilization ex q (incomplete):  0
CYCLE:   2368500052 RDMA bytes rec:          0
CYCLE:   2368500052 RDMA total latency:          0
CYCLE:   2368500052 WDMA bytes sent:          0
CYCLE:   2368500052 WDMA total latency:          0
CYCLE:   2369000052 RDMA bytes rec:          0
CYCLE:   2369000052 RDMA total latency:          0
CYCLE:   2369000052 WDMA bytes sent:          0
CYCLE:   2369000052 WDMA total latency:          0
CYCLE:   2369500052 RDMA bytes rec:          0
CYCLE:   2369500052 RDMA total latency:          0
CYCLE:   2369500052 WDMA bytes sent:          0
CYCLE:   2369500052 WDMA total latency:          0
CYCLE:   2370000052 Utilization ld q (incomplete):  0
CYCLE:   2370000052 RDMA bytes rec:          0
CYCLE:   2370000052 Utilization st q:  0
CYCLE:   2370000052 Utilization ld q:  0
CYCLE:   2370000052 Utilization:  0
CYCLE:   2370000052 Utilization ld q:  0
CYCLE:   2370000052 Utilization st q:  0
CYCLE:   2370000052 RDMA total latency:          0
CYCLE:   2370000052 Utilization st q (incomplete):  0
CYCLE:   2370000052 WDMA bytes sent:          0
CYCLE:   2370000052 Utilization ex q:  0
CYCLE:   2370000052 Utilization ex q (incomplete):  0
CYCLE:   2370000052 Utilization st q (incomplete):  0
CYCLE:   2370000052 Utilization ld q (incomplete):  0
CYCLE:   2370000052 WDMA total latency:          0
CYCLE:   2370000052 Utilization ex q:  0
CYCLE:   2370000052 Utilization:  0
CYCLE:   2370000052 Utilization ex q (incomplete):  0
CYCLE:   2370500052 RDMA bytes rec:          0
CYCLE:   2370500052 RDMA total latency:          0
CYCLE:   2370500052 WDMA bytes sent:          0
CYCLE:   2370500052 WDMA total latency:          0
CYCLE:   2371000052 RDMA bytes rec:          0
CYCLE:   2371000052 RDMA total latency:          0
CYCLE:   2371000052 WDMA bytes sent:          0
CYCLE:   2371000052 WDMA total latency:          0
CYCLE:   2371500052 RDMA bytes rec:          0
CYCLE:   2371500052 RDMA total latency:          0
CYCLE:   2371500052 WDMA bytes sent:          0
CYCLE:   2371500052 WDMA total latency:          0
CYCLE:   2372000052 Utilization ld q (incomplete):  0
CYCLE:   2372000052 RDMA bytes rec:          0
CYCLE:   2372000052 Utilization st q:  0
CYCLE:   2372000052 Utilization ld q:  0
CYCLE:   2372000052 Utilization:  0
CYCLE:   2372000052 Utilization ld q:  0
CYCLE:   2372000052 Utilization st q:  0
CYCLE:   2372000052 RDMA total latency:          0
CYCLE:   2372000052 Utilization st q (incomplete):  0
CYCLE:   2372000052 WDMA bytes sent:          0
CYCLE:   2372000052 Utilization ex q:  0
CYCLE:   2372000052 Utilization ex q (incomplete):  0
CYCLE:   2372000052 Utilization st q (incomplete):  0
CYCLE:   2372000052 Utilization ld q (incomplete):  0
CYCLE:   2372000052 WDMA total latency:          0
CYCLE:   2372000052 Utilization ex q:  0
CYCLE:   2372000052 Utilization:  0
CYCLE:   2372000052 Utilization ex q (incomplete):  0
CYCLE:   2372500052 RDMA bytes rec:          0
CYCLE:   2372500052 RDMA total latency:          0
CYCLE:   2372500052 WDMA bytes sent:          0
CYCLE:   2372500052 WDMA total latency:          0
CYCLE:   2373000052 RDMA bytes rec:          0
CYCLE:   2373000052 RDMA total latency:          0
CYCLE:   2373000052 WDMA bytes sent:          0
CYCLE:   2373000052 WDMA total latency:          0
CYCLE:   2373500052 RDMA bytes rec:          0
CYCLE:   2373500052 RDMA total latency:          0
CYCLE:   2373500052 WDMA bytes sent:          0
CYCLE:   2373500052 WDMA total latency:          0
CYCLE:   2374000052 Utilization ld q (incomplete):  0
CYCLE:   2374000052 RDMA bytes rec:          0
CYCLE:   2374000052 Utilization st q:  0
CYCLE:   2374000052 Utilization ld q:  0
CYCLE:   2374000052 Utilization:  0
CYCLE:   2374000052 Utilization ld q:  0
CYCLE:   2374000052 Utilization st q:  0
CYCLE:   2374000052 RDMA total latency:          0
CYCLE:   2374000052 Utilization st q (incomplete):  0
CYCLE:   2374000052 WDMA bytes sent:          0
CYCLE:   2374000052 Utilization ex q:  0
CYCLE:   2374000052 Utilization ex q (incomplete):  0
CYCLE:   2374000052 Utilization st q (incomplete):  0
CYCLE:   2374000052 Utilization ld q (incomplete):  0
CYCLE:   2374000052 WDMA total latency:          0
CYCLE:   2374000052 Utilization ex q:  0
CYCLE:   2374000052 Utilization:  0
CYCLE:   2374000052 Utilization ex q (incomplete):  0
CYCLE:   2374500052 RDMA bytes rec:          0
CYCLE:   2374500052 RDMA total latency:          0
CYCLE:   2374500052 WDMA bytes sent:          0
CYCLE:   2374500052 WDMA total latency:          0
CYCLE:   2375000052 RDMA bytes rec:          0
CYCLE:   2375000052 RDMA total latency:          0
CYCLE:   2375000052 WDMA bytes sent:          0
CYCLE:   2375000052 WDMA total latency:          0
CYCLE:   2375500052 RDMA bytes rec:          0
CYCLE:   2375500052 RDMA total latency:          0
CYCLE:   2375500052 WDMA bytes sent:          0
CYCLE:   2375500052 WDMA total latency:          0
CYCLE:   2376000052 Utilization ld q (incomplete):  0
CYCLE:   2376000052 RDMA bytes rec:          0
CYCLE:   2376000052 Utilization st q:  0
CYCLE:   2376000052 Utilization ld q:  0
CYCLE:   2376000052 Utilization:  0
CYCLE:   2376000052 Utilization ld q:  0
CYCLE:   2376000052 Utilization st q:  0
CYCLE:   2376000052 RDMA total latency:          0
CYCLE:   2376000052 Utilization st q (incomplete):  0
CYCLE:   2376000052 WDMA bytes sent:          0
CYCLE:   2376000052 Utilization ex q:  0
CYCLE:   2376000052 Utilization ex q (incomplete):  0
CYCLE:   2376000052 Utilization st q (incomplete):  0
CYCLE:   2376000052 Utilization ld q (incomplete):  0
CYCLE:   2376000052 WDMA total latency:          0
CYCLE:   2376000052 Utilization ex q:  0
CYCLE:   2376000052 Utilization:  0
CYCLE:   2376000052 Utilization ex q (incomplete):  0
CYCLE:   2376500052 RDMA bytes rec:          0
CYCLE:   2376500052 RDMA total latency:          0
CYCLE:   2376500052 WDMA bytes sent:          0
CYCLE:   2376500052 WDMA total latency:          0
CYCLE:   2377000052 RDMA bytes rec:          0
CYCLE:   2377000052 RDMA total latency:          0
CYCLE:   2377000052 WDMA bytes sent:          0
CYCLE:   2377000052 WDMA total latency:          0
CYCLE:   2377500052 RDMA bytes rec:          0
CYCLE:   2377500052 RDMA total latency:          0
CYCLE:   2377500052 WDMA bytes sent:          0
CYCLE:   2377500052 WDMA total latency:          0
CYCLE:   2378000052 Utilization ld q (incomplete):  0
CYCLE:   2378000052 RDMA bytes rec:          0
CYCLE:   2378000052 Utilization st q:  0
CYCLE:   2378000052 Utilization ld q:  0
CYCLE:   2378000052 Utilization:  0
CYCLE:   2378000052 Utilization ld q:  0
CYCLE:   2378000052 Utilization st q:  0
CYCLE:   2378000052 RDMA total latency:          0
CYCLE:   2378000052 Utilization st q (incomplete):  0
CYCLE:   2378000052 WDMA bytes sent:          0
CYCLE:   2378000052 Utilization ex q:  0
CYCLE:   2378000052 Utilization ex q (incomplete):  0
CYCLE:   2378000052 Utilization st q (incomplete):  0
CYCLE:   2378000052 Utilization ld q (incomplete):  0
CYCLE:   2378000052 WDMA total latency:          0
CYCLE:   2378000052 Utilization ex q:  0
CYCLE:   2378000052 Utilization:  0
CYCLE:   2378000052 Utilization ex q (incomplete):  0
CYCLE:   2378500052 RDMA bytes rec:          0
CYCLE:   2378500052 RDMA total latency:          0
CYCLE:   2378500052 WDMA bytes sent:          0
CYCLE:   2378500052 WDMA total latency:          0
CYCLE:   2379000052 RDMA bytes rec:          0
CYCLE:   2379000052 RDMA total latency:          0
CYCLE:   2379000052 WDMA bytes sent:          0
CYCLE:   2379000052 WDMA total latency:          0
CYCLE:   2379500052 RDMA bytes rec:          0
CYCLE:   2379500052 RDMA total latency:          0
CYCLE:   2379500052 WDMA bytes sent:          0
CYCLE:   2379500052 WDMA total latency:          0
CYCLE:   2380000052 Utilization ld q (incomplete):  0
CYCLE:   2380000052 RDMA bytes rec:          0
CYCLE:   2380000052 Utilization st q:  0
CYCLE:   2380000052 Utilization ld q:  0
CYCLE:   2380000052 Utilization:  0
CYCLE:   2380000052 Utilization ld q:  0
CYCLE:   2380000052 Utilization st q:  0
CYCLE:   2380000052 RDMA total latency:          0
CYCLE:   2380000052 Utilization st q (incomplete):  0
CYCLE:   2380000052 WDMA bytes sent:          0
CYCLE:   2380000052 Utilization ex q:  0
CYCLE:   2380000052 Utilization ex q (incomplete):  0
CYCLE:   2380000052 Utilization st q (incomplete):  0
CYCLE:   2380000052 Utilization ld q (incomplete):  0
CYCLE:   2380000052 WDMA total latency:          0
CYCLE:   2380000052 Utilization ex q:  0
CYCLE:   2380000052 Utilization:  0
CYCLE:   2380000052 Utilization ex q (incomplete):  0
CYCLE:   2380500052 RDMA bytes rec:          0
CYCLE:   2380500052 RDMA total latency:          0
CYCLE:   2380500052 WDMA bytes sent:          0
CYCLE:   2380500052 WDMA total latency:          0
CYCLE:   2381000052 RDMA bytes rec:          0
CYCLE:   2381000052 RDMA total latency:          0
CYCLE:   2381000052 WDMA bytes sent:          0
CYCLE:   2381000052 WDMA total latency:          0
CYCLE:   2381500052 RDMA bytes rec:          0
CYCLE:   2381500052 RDMA total latency:          0
CYCLE:   2381500052 WDMA bytes sent:          0
CYCLE:   2381500052 WDMA total latency:          0
CYCLE:   2382000052 Utilization ld q (incomplete):  0
CYCLE:   2382000052 RDMA bytes rec:          0
CYCLE:   2382000052 Utilization st q:  0
CYCLE:   2382000052 Utilization ld q:  0
CYCLE:   2382000052 Utilization:  0
CYCLE:   2382000052 Utilization ld q:  0
CYCLE:   2382000052 Utilization st q:  0
CYCLE:   2382000052 RDMA total latency:          0
CYCLE:   2382000052 Utilization st q (incomplete):  0
CYCLE:   2382000052 WDMA bytes sent:          0
CYCLE:   2382000052 Utilization ex q:  0
CYCLE:   2382000052 Utilization ex q (incomplete):  0
CYCLE:   2382000052 Utilization st q (incomplete):  0
CYCLE:   2382000052 Utilization ld q (incomplete):  0
CYCLE:   2382000052 WDMA total latency:          0
CYCLE:   2382000052 Utilization ex q:  0
CYCLE:   2382000052 Utilization:  0
CYCLE:   2382000052 Utilization ex q (incomplete):  0
CYCLE:   2382500052 RDMA bytes rec:          0
CYCLE:   2382500052 RDMA total latency:          0
CYCLE:   2382500052 WDMA bytes sent:          0
CYCLE:   2382500052 WDMA total latency:          0
CYCLE:   2383000052 RDMA bytes rec:          0
CYCLE:   2383000052 RDMA total latency:          0
CYCLE:   2383000052 WDMA bytes sent:          0
CYCLE:   2383000052 WDMA total latency:          0
CYCLE:   2383500052 RDMA bytes rec:          0
CYCLE:   2383500052 RDMA total latency:          0
CYCLE:   2383500052 WDMA bytes sent:          0
CYCLE:   2383500052 WDMA total latency:          0
CYCLE:   2384000052 Utilization ld q (incomplete):  0
CYCLE:   2384000052 RDMA bytes rec:          0
CYCLE:   2384000052 Utilization st q:  0
CYCLE:   2384000052 Utilization ld q:  0
CYCLE:   2384000052 Utilization:  0
CYCLE:   2384000052 Utilization ld q:  0
CYCLE:   2384000052 Utilization st q:  0
CYCLE:   2384000052 RDMA total latency:          0
CYCLE:   2384000052 Utilization st q (incomplete):  0
CYCLE:   2384000052 WDMA bytes sent:          0
CYCLE:   2384000052 Utilization ex q:  0
CYCLE:   2384000052 Utilization ex q (incomplete):  0
CYCLE:   2384000052 Utilization st q (incomplete):  0
CYCLE:   2384000052 Utilization ld q (incomplete):  0
CYCLE:   2384000052 WDMA total latency:          0
CYCLE:   2384000052 Utilization ex q:  0
CYCLE:   2384000052 Utilization:  0
CYCLE:   2384000052 Utilization ex q (incomplete):  0
CYCLE:   2384500052 RDMA bytes rec:          0
CYCLE:   2384500052 RDMA total latency:          0
CYCLE:   2384500052 WDMA bytes sent:          0
CYCLE:   2384500052 WDMA total latency:          0
CYCLE:   2385000052 RDMA bytes rec:          0
CYCLE:   2385000052 RDMA total latency:          0
CYCLE:   2385000052 WDMA bytes sent:          0
CYCLE:   2385000052 WDMA total latency:          0
CYCLE:   2385500052 RDMA bytes rec:          0
CYCLE:   2385500052 RDMA total latency:          0
CYCLE:   2385500052 WDMA bytes sent:          0
CYCLE:   2385500052 WDMA total latency:          0
CYCLE:   2386000052 Utilization ld q (incomplete):  0
CYCLE:   2386000052 RDMA bytes rec:          0
CYCLE:   2386000052 Utilization st q:  0
CYCLE:   2386000052 Utilization ld q:  0
CYCLE:   2386000052 Utilization:  0
CYCLE:   2386000052 Utilization ld q:  0
CYCLE:   2386000052 Utilization st q:  0
CYCLE:   2386000052 RDMA total latency:          0
CYCLE:   2386000052 Utilization st q (incomplete):  0
CYCLE:   2386000052 WDMA bytes sent:          0
CYCLE:   2386000052 Utilization ex q:  0
CYCLE:   2386000052 Utilization ex q (incomplete):  0
CYCLE:   2386000052 Utilization st q (incomplete):  0
CYCLE:   2386000052 Utilization ld q (incomplete):  0
CYCLE:   2386000052 WDMA total latency:          0
CYCLE:   2386000052 Utilization ex q:  0
CYCLE:   2386000052 Utilization:  0
CYCLE:   2386000052 Utilization ex q (incomplete):  0
CYCLE:   2386500052 RDMA bytes rec:          0
CYCLE:   2386500052 RDMA total latency:          0
CYCLE:   2386500052 WDMA bytes sent:          0
CYCLE:   2386500052 WDMA total latency:          0
CYCLE:   2387000052 RDMA bytes rec:          0
CYCLE:   2387000052 RDMA total latency:          0
CYCLE:   2387000052 WDMA bytes sent:          0
CYCLE:   2387000052 WDMA total latency:          0
CYCLE:   2387500052 RDMA bytes rec:          0
CYCLE:   2387500052 RDMA total latency:          0
CYCLE:   2387500052 WDMA bytes sent:          0
CYCLE:   2387500052 WDMA total latency:          0
CYCLE:   2388000052 Utilization ld q (incomplete):  0
CYCLE:   2388000052 RDMA bytes rec:          0
CYCLE:   2388000052 Utilization st q:  0
CYCLE:   2388000052 Utilization ld q:  0
CYCLE:   2388000052 Utilization:  0
CYCLE:   2388000052 Utilization ld q:  0
CYCLE:   2388000052 Utilization st q:  0
CYCLE:   2388000052 RDMA total latency:          0
CYCLE:   2388000052 Utilization st q (incomplete):  0
CYCLE:   2388000052 WDMA bytes sent:          0
CYCLE:   2388000052 Utilization ex q:  0
CYCLE:   2388000052 Utilization ex q (incomplete):  0
CYCLE:   2388000052 Utilization st q (incomplete):  0
CYCLE:   2388000052 Utilization ld q (incomplete):  0
CYCLE:   2388000052 WDMA total latency:          0
CYCLE:   2388000052 Utilization ex q:  0
CYCLE:   2388000052 Utilization:  0
CYCLE:   2388000052 Utilization ex q (incomplete):  0
CYCLE:   2388500052 RDMA bytes rec:          0
CYCLE:   2388500052 RDMA total latency:          0
CYCLE:   2388500052 WDMA bytes sent:          0
CYCLE:   2388500052 WDMA total latency:          0
CYCLE:   2389000052 RDMA bytes rec:          0
CYCLE:   2389000052 RDMA total latency:          0
CYCLE:   2389000052 WDMA bytes sent:          0
CYCLE:   2389000052 WDMA total latency:          0
CYCLE:   2389500052 RDMA bytes rec:          0
CYCLE:   2389500052 RDMA total latency:          0
CYCLE:   2389500052 WDMA bytes sent:          0
CYCLE:   2389500052 WDMA total latency:          0
CYCLE:   2390000052 Utilization ld q (incomplete):  0
CYCLE:   2390000052 RDMA bytes rec:          0
CYCLE:   2390000052 Utilization st q:  0
CYCLE:   2390000052 Utilization ld q:  0
CYCLE:   2390000052 Utilization:  0
CYCLE:   2390000052 Utilization ld q:  0
CYCLE:   2390000052 Utilization st q:  0
CYCLE:   2390000052 RDMA total latency:          0
CYCLE:   2390000052 Utilization st q (incomplete):  0
CYCLE:   2390000052 WDMA bytes sent:          0
CYCLE:   2390000052 Utilization ex q:  0
CYCLE:   2390000052 Utilization ex q (incomplete):  0
CYCLE:   2390000052 Utilization st q (incomplete):  0
CYCLE:   2390000052 Utilization ld q (incomplete):  0
CYCLE:   2390000052 WDMA total latency:          0
CYCLE:   2390000052 Utilization ex q:  0
CYCLE:   2390000052 Utilization:  0
CYCLE:   2390000052 Utilization ex q (incomplete):  0
CYCLE:   2390500052 RDMA bytes rec:          0
CYCLE:   2390500052 RDMA total latency:          0
CYCLE:   2390500052 WDMA bytes sent:          0
CYCLE:   2390500052 WDMA total latency:          0
CYCLE:   2391000052 RDMA bytes rec:          0
CYCLE:   2391000052 RDMA total latency:          0
CYCLE:   2391000052 WDMA bytes sent:          0
CYCLE:   2391000052 WDMA total latency:          0
CYCLE:   2391500052 RDMA bytes rec:          0
CYCLE:   2391500052 RDMA total latency:          0
CYCLE:   2391500052 WDMA bytes sent:          0
CYCLE:   2391500052 WDMA total latency:          0
CYCLE:   2392000052 Utilization ld q (incomplete):  0
CYCLE:   2392000052 RDMA bytes rec:          0
CYCLE:   2392000052 Utilization st q:  0
CYCLE:   2392000052 Utilization ld q:  0
CYCLE:   2392000052 Utilization:  0
CYCLE:   2392000052 Utilization ld q:  0
CYCLE:   2392000052 Utilization st q:  0
CYCLE:   2392000052 RDMA total latency:          0
CYCLE:   2392000052 Utilization st q (incomplete):  0
CYCLE:   2392000052 WDMA bytes sent:          0
CYCLE:   2392000052 Utilization ex q:  0
CYCLE:   2392000052 Utilization ex q (incomplete):  0
CYCLE:   2392000052 Utilization st q (incomplete):  0
CYCLE:   2392000052 Utilization ld q (incomplete):  0
CYCLE:   2392000052 WDMA total latency:          0
CYCLE:   2392000052 Utilization ex q:  0
CYCLE:   2392000052 Utilization:  0
CYCLE:   2392000052 Utilization ex q (incomplete):  0
CYCLE:   2392500052 RDMA bytes rec:          0
CYCLE:   2392500052 RDMA total latency:          0
CYCLE:   2392500052 WDMA bytes sent:          0
CYCLE:   2392500052 WDMA total latency:          0
CYCLE:   2393000052 RDMA bytes rec:          0
CYCLE:   2393000052 RDMA total latency:          0
CYCLE:   2393000052 WDMA bytes sent:          0
CYCLE:   2393000052 WDMA total latency:          0
CYCLE:   2393500052 RDMA bytes rec:          0
CYCLE:   2393500052 RDMA total latency:          0
CYCLE:   2393500052 WDMA bytes sent:          0
CYCLE:   2393500052 WDMA total latency:          0
CYCLE:   2394000052 Utilization ld q (incomplete):  0
CYCLE:   2394000052 RDMA bytes rec:          0
CYCLE:   2394000052 Utilization st q:  0
CYCLE:   2394000052 Utilization ld q:  0
CYCLE:   2394000052 Utilization:  0
CYCLE:   2394000052 Utilization ld q:  0
CYCLE:   2394000052 Utilization st q:  0
CYCLE:   2394000052 RDMA total latency:          0
CYCLE:   2394000052 Utilization st q (incomplete):  0
CYCLE:   2394000052 WDMA bytes sent:          0
CYCLE:   2394000052 Utilization ex q:  0
CYCLE:   2394000052 Utilization ex q (incomplete):  0
CYCLE:   2394000052 Utilization st q (incomplete):  0
CYCLE:   2394000052 Utilization ld q (incomplete):  0
CYCLE:   2394000052 WDMA total latency:          0
CYCLE:   2394000052 Utilization ex q:  0
CYCLE:   2394000052 Utilization:  0
CYCLE:   2394000052 Utilization ex q (incomplete):  0
CYCLE:   2394500052 RDMA bytes rec:          0
CYCLE:   2394500052 RDMA total latency:          0
CYCLE:   2394500052 WDMA bytes sent:          0
CYCLE:   2394500052 WDMA total latency:          0
CYCLE:   2395000052 RDMA bytes rec:          0
CYCLE:   2395000052 RDMA total latency:          0
CYCLE:   2395000052 WDMA bytes sent:          0
CYCLE:   2395000052 WDMA total latency:          0
CYCLE:   2395500052 RDMA bytes rec:          0
CYCLE:   2395500052 RDMA total latency:          0
CYCLE:   2395500052 WDMA bytes sent:          0
CYCLE:   2395500052 WDMA total latency:          0
CYCLE:   2396000052 Utilization ld q (incomplete):  0
CYCLE:   2396000052 RDMA bytes rec:          0
CYCLE:   2396000052 Utilization st q:  0
CYCLE:   2396000052 Utilization ld q:  0
CYCLE:   2396000052 Utilization:  0
CYCLE:   2396000052 Utilization ld q:  0
CYCLE:   2396000052 Utilization st q:  0
CYCLE:   2396000052 RDMA total latency:          0
CYCLE:   2396000052 Utilization st q (incomplete):  0
CYCLE:   2396000052 WDMA bytes sent:          0
CYCLE:   2396000052 Utilization ex q:  0
CYCLE:   2396000052 Utilization ex q (incomplete):  0
CYCLE:   2396000052 Utilization st q (incomplete):  0
CYCLE:   2396000052 Utilization ld q (incomplete):  0
CYCLE:   2396000052 WDMA total latency:          0
CYCLE:   2396000052 Utilization ex q:  0
CYCLE:   2396000052 Utilization:  0
CYCLE:   2396000052 Utilization ex q (incomplete):  0
CYCLE:   2396500052 RDMA bytes rec:          0
CYCLE:   2396500052 RDMA total latency:          0
CYCLE:   2396500052 WDMA bytes sent:          0
CYCLE:   2396500052 WDMA total latency:          0
CYCLE:   2397000052 RDMA bytes rec:          0
CYCLE:   2397000052 RDMA total latency:          0
CYCLE:   2397000052 WDMA bytes sent:          0
CYCLE:   2397000052 WDMA total latency:          0
CYCLE:   2397500052 RDMA bytes rec:          0
CYCLE:   2397500052 RDMA total latency:          0
CYCLE:   2397500052 WDMA bytes sent:          0
CYCLE:   2397500052 WDMA total latency:          0
CYCLE:   2398000052 Utilization ld q (incomplete):  0
CYCLE:   2398000052 RDMA bytes rec:          0
CYCLE:   2398000052 Utilization st q:  0
CYCLE:   2398000052 Utilization ld q:  0
CYCLE:   2398000052 Utilization:  0
CYCLE:   2398000052 Utilization ld q:  0
CYCLE:   2398000052 Utilization st q:  0
CYCLE:   2398000052 RDMA total latency:          0
CYCLE:   2398000052 Utilization st q (incomplete):  0
CYCLE:   2398000052 WDMA bytes sent:          0
CYCLE:   2398000052 Utilization ex q:  0
CYCLE:   2398000052 Utilization ex q (incomplete):  0
CYCLE:   2398000052 Utilization st q (incomplete):  0
CYCLE:   2398000052 Utilization ld q (incomplete):  0
CYCLE:   2398000052 WDMA total latency:          0
CYCLE:   2398000052 Utilization ex q:  0
CYCLE:   2398000052 Utilization:  0
CYCLE:   2398000052 Utilization ex q (incomplete):  0
CYCLE:   2398500052 RDMA bytes rec:          0
CYCLE:   2398500052 RDMA total latency:          0
CYCLE:   2398500052 WDMA bytes sent:          0
CYCLE:   2398500052 WDMA total latency:          0
CYCLE:   2399000052 RDMA bytes rec:          0
CYCLE:   2399000052 RDMA total latency:          0
CYCLE:   2399000052 WDMA bytes sent:          0
CYCLE:   2399000052 WDMA total latency:          0
CYCLE:   2399500052 RDMA bytes rec:          0
CYCLE:   2399500052 RDMA total latency:          0
CYCLE:   2399500052 WDMA bytes sent:          0
CYCLE:   2399500052 WDMA total latency:          0
CYCLE:   2400000052 Utilization ld q (incomplete):  0
CYCLE:   2400000052 RDMA bytes rec:          0
CYCLE:   2400000052 Utilization st q:  0
CYCLE:   2400000052 Utilization ld q:  0
CYCLE:   2400000052 Utilization:  0
CYCLE:   2400000052 Utilization ld q:  0
CYCLE:   2400000052 Utilization st q:  0
CYCLE:   2400000052 RDMA total latency:          0
CYCLE:   2400000052 Utilization st q (incomplete):  0
CYCLE:   2400000052 WDMA bytes sent:          0
CYCLE:   2400000052 Utilization ex q:  0
CYCLE:   2400000052 Utilization ex q (incomplete):  0
CYCLE:   2400000052 Utilization st q (incomplete):  0
CYCLE:   2400000052 Utilization ld q (incomplete):  0
CYCLE:   2400000052 WDMA total latency:          0
CYCLE:   2400000052 Utilization ex q:  0
CYCLE:   2400000052 Utilization:  0
CYCLE:   2400000052 Utilization ex q (incomplete):  0
CYCLE:   2400500052 RDMA bytes rec:          0
CYCLE:   2400500052 RDMA total latency:          0
CYCLE:   2400500052 WDMA bytes sent:          0
CYCLE:   2400500052 WDMA total latency:          0
CYCLE:   2401000052 RDMA bytes rec:          0
CYCLE:   2401000052 RDMA total latency:          0
CYCLE:   2401000052 WDMA bytes sent:          0
CYCLE:   2401000052 WDMA total latency:          0
CYCLE:   2401500052 RDMA bytes rec:          0
CYCLE:   2401500052 RDMA total latency:          0
CYCLE:   2401500052 WDMA bytes sent:          0
CYCLE:   2401500052 WDMA total latency:          0
CYCLE:   2402000052 Utilization ld q (incomplete):  0
CYCLE:   2402000052 RDMA bytes rec:          0
CYCLE:   2402000052 Utilization st q:  0
CYCLE:   2402000052 Utilization ld q:  0
CYCLE:   2402000052 Utilization:  0
CYCLE:   2402000052 Utilization ld q:  0
CYCLE:   2402000052 Utilization st q:  0
CYCLE:   2402000052 RDMA total latency:          0
CYCLE:   2402000052 Utilization st q (incomplete):  0
CYCLE:   2402000052 WDMA bytes sent:          0
CYCLE:   2402000052 Utilization ex q:  0
CYCLE:   2402000052 Utilization ex q (incomplete):  0
CYCLE:   2402000052 Utilization st q (incomplete):  0
CYCLE:   2402000052 Utilization ld q (incomplete):  0
CYCLE:   2402000052 WDMA total latency:          0
CYCLE:   2402000052 Utilization ex q:  0
CYCLE:   2402000052 Utilization:  0
CYCLE:   2402000052 Utilization ex q (incomplete):  0
CYCLE:   2402500052 RDMA bytes rec:          0
CYCLE:   2402500052 RDMA total latency:          0
CYCLE:   2402500052 WDMA bytes sent:          0
CYCLE:   2402500052 WDMA total latency:          0
CYCLE:   2403000052 RDMA bytes rec:          0
CYCLE:   2403000052 RDMA total latency:          0
CYCLE:   2403000052 WDMA bytes sent:          0
CYCLE:   2403000052 WDMA total latency:          0
CYCLE:   2403500052 RDMA bytes rec:          0
CYCLE:   2403500052 RDMA total latency:          0
CYCLE:   2403500052 WDMA bytes sent:          0
CYCLE:   2403500052 WDMA total latency:          0
CYCLE:   2404000052 Utilization ld q (incomplete):  0
CYCLE:   2404000052 RDMA bytes rec:          0
CYCLE:   2404000052 Utilization st q:  0
CYCLE:   2404000052 Utilization ld q:  0
CYCLE:   2404000052 Utilization:  0
CYCLE:   2404000052 Utilization ld q:  0
CYCLE:   2404000052 Utilization st q:  0
CYCLE:   2404000052 RDMA total latency:          0
CYCLE:   2404000052 Utilization st q (incomplete):  0
CYCLE:   2404000052 WDMA bytes sent:          0
CYCLE:   2404000052 Utilization ex q:  0
CYCLE:   2404000052 Utilization ex q (incomplete):  0
CYCLE:   2404000052 Utilization st q (incomplete):  0
CYCLE:   2404000052 Utilization ld q (incomplete):  0
CYCLE:   2404000052 WDMA total latency:          0
CYCLE:   2404000052 Utilization ex q:  0
CYCLE:   2404000052 Utilization:  0
CYCLE:   2404000052 Utilization ex q (incomplete):  0
CYCLE:   2404500052 RDMA bytes rec:          0
CYCLE:   2404500052 RDMA total latency:          0
CYCLE:   2404500052 WDMA bytes sent:          0
CYCLE:   2404500052 WDMA total latency:          0
CYCLE:   2405000052 RDMA bytes rec:          0
CYCLE:   2405000052 RDMA total latency:          0
CYCLE:   2405000052 WDMA bytes sent:          0
CYCLE:   2405000052 WDMA total latency:          0
CYCLE:   2405500052 RDMA bytes rec:          0
CYCLE:   2405500052 RDMA total latency:          0
CYCLE:   2405500052 WDMA bytes sent:          0
CYCLE:   2405500052 WDMA total latency:          0
CYCLE:   2406000052 Utilization ld q (incomplete):  0
CYCLE:   2406000052 RDMA bytes rec:          0
CYCLE:   2406000052 Utilization st q:  0
CYCLE:   2406000052 Utilization ld q:  0
CYCLE:   2406000052 Utilization:  0
CYCLE:   2406000052 Utilization ld q:  0
CYCLE:   2406000052 Utilization st q:  0
CYCLE:   2406000052 RDMA total latency:          0
CYCLE:   2406000052 Utilization st q (incomplete):  0
CYCLE:   2406000052 WDMA bytes sent:          0
CYCLE:   2406000052 Utilization ex q:  0
CYCLE:   2406000052 Utilization ex q (incomplete):  0
CYCLE:   2406000052 Utilization st q (incomplete):  0
CYCLE:   2406000052 Utilization ld q (incomplete):  0
CYCLE:   2406000052 WDMA total latency:          0
CYCLE:   2406000052 Utilization ex q:  0
CYCLE:   2406000052 Utilization:  0
CYCLE:   2406000052 Utilization ex q (incomplete):  0
CYCLE:   2406500052 RDMA bytes rec:          0
CYCLE:   2406500052 RDMA total latency:          0
CYCLE:   2406500052 WDMA bytes sent:          0
CYCLE:   2406500052 WDMA total latency:          0
CYCLE:   2407000052 RDMA bytes rec:          0
CYCLE:   2407000052 RDMA total latency:          0
CYCLE:   2407000052 WDMA bytes sent:          0
CYCLE:   2407000052 WDMA total latency:          0
CYCLE:   2407500052 RDMA bytes rec:          0
CYCLE:   2407500052 RDMA total latency:          0
CYCLE:   2407500052 WDMA bytes sent:          0
CYCLE:   2407500052 WDMA total latency:          0
CYCLE:   2408000052 Utilization ld q (incomplete):  0
CYCLE:   2408000052 RDMA bytes rec:          0
CYCLE:   2408000052 Utilization st q:  0
CYCLE:   2408000052 Utilization ld q:  0
CYCLE:   2408000052 Utilization:  0
CYCLE:   2408000052 Utilization ld q:  0
CYCLE:   2408000052 Utilization st q:  0
CYCLE:   2408000052 RDMA total latency:          0
CYCLE:   2408000052 Utilization st q (incomplete):  0
CYCLE:   2408000052 WDMA bytes sent:          0
CYCLE:   2408000052 Utilization ex q:  0
CYCLE:   2408000052 Utilization ex q (incomplete):  0
CYCLE:   2408000052 Utilization st q (incomplete):  0
CYCLE:   2408000052 Utilization ld q (incomplete):  0
CYCLE:   2408000052 WDMA total latency:          0
CYCLE:   2408000052 Utilization ex q:  0
CYCLE:   2408000052 Utilization:  0
CYCLE:   2408000052 Utilization ex q (incomplete):  0
CYCLE:   2408500052 RDMA bytes rec:          0
CYCLE:   2408500052 RDMA total latency:          0
CYCLE:   2408500052 WDMA bytes sent:          0
CYCLE:   2408500052 WDMA total latency:          0
CYCLE:   2409000052 RDMA bytes rec:          0
CYCLE:   2409000052 RDMA total latency:          0
CYCLE:   2409000052 WDMA bytes sent:          0
CYCLE:   2409000052 WDMA total latency:          0
CYCLE:   2409500052 RDMA bytes rec:          0
CYCLE:   2409500052 RDMA total latency:          0
CYCLE:   2409500052 WDMA bytes sent:          0
CYCLE:   2409500052 WDMA total latency:          0
CYCLE:   2410000052 Utilization ld q (incomplete):  0
CYCLE:   2410000052 RDMA bytes rec:          0
CYCLE:   2410000052 Utilization st q:  0
CYCLE:   2410000052 Utilization ld q:  0
CYCLE:   2410000052 Utilization:  0
CYCLE:   2410000052 Utilization ld q:  0
CYCLE:   2410000052 Utilization st q:  0
CYCLE:   2410000052 RDMA total latency:          0
CYCLE:   2410000052 Utilization st q (incomplete):  0
CYCLE:   2410000052 WDMA bytes sent:          0
CYCLE:   2410000052 Utilization ex q:  0
CYCLE:   2410000052 Utilization ex q (incomplete):  0
CYCLE:   2410000052 Utilization st q (incomplete):  0
CYCLE:   2410000052 Utilization ld q (incomplete):  0
CYCLE:   2410000052 WDMA total latency:          0
CYCLE:   2410000052 Utilization ex q:  0
CYCLE:   2410000052 Utilization:  0
CYCLE:   2410000052 Utilization ex q (incomplete):  0
CYCLE:   2410500052 RDMA bytes rec:          0
CYCLE:   2410500052 RDMA total latency:          0
CYCLE:   2410500052 WDMA bytes sent:          0
CYCLE:   2410500052 WDMA total latency:          0
CYCLE:   2411000052 RDMA bytes rec:          0
CYCLE:   2411000052 RDMA total latency:          0
CYCLE:   2411000052 WDMA bytes sent:          0
CYCLE:   2411000052 WDMA total latency:          0
CYCLE:   2411500052 RDMA bytes rec:          0
CYCLE:   2411500052 RDMA total latency:          0
CYCLE:   2411500052 WDMA bytes sent:          0
CYCLE:   2411500052 WDMA total latency:          0
CYCLE:   2412000052 Utilization ld q (incomplete):  0
CYCLE:   2412000052 RDMA bytes rec:          0
CYCLE:   2412000052 Utilization st q:  0
CYCLE:   2412000052 Utilization ld q:  0
CYCLE:   2412000052 Utilization:  0
CYCLE:   2412000052 Utilization ld q:  0
CYCLE:   2412000052 Utilization st q:  0
CYCLE:   2412000052 RDMA total latency:          0
CYCLE:   2412000052 Utilization st q (incomplete):  0
CYCLE:   2412000052 WDMA bytes sent:          0
CYCLE:   2412000052 Utilization ex q:  0
CYCLE:   2412000052 Utilization ex q (incomplete):  0
CYCLE:   2412000052 Utilization st q (incomplete):  0
CYCLE:   2412000052 Utilization ld q (incomplete):  0
CYCLE:   2412000052 WDMA total latency:          0
CYCLE:   2412000052 Utilization ex q:  0
CYCLE:   2412000052 Utilization:  0
CYCLE:   2412000052 Utilization ex q (incomplete):  0
CYCLE:   2412500052 RDMA bytes rec:          0
CYCLE:   2412500052 RDMA total latency:          0
CYCLE:   2412500052 WDMA bytes sent:          0
CYCLE:   2412500052 WDMA total latency:          0
CYCLE:   2413000052 RDMA bytes rec:          0
CYCLE:   2413000052 RDMA total latency:          0
CYCLE:   2413000052 WDMA bytes sent:          0
CYCLE:   2413000052 WDMA total latency:          0
CYCLE:   2413500052 RDMA bytes rec:          0
CYCLE:   2413500052 RDMA total latency:          0
CYCLE:   2413500052 WDMA bytes sent:          0
CYCLE:   2413500052 WDMA total latency:          0
CYCLE:   2414000052 Utilization ld q (incomplete):  0
CYCLE:   2414000052 RDMA bytes rec:          0
CYCLE:   2414000052 Utilization st q:  0
CYCLE:   2414000052 Utilization ld q:  0
CYCLE:   2414000052 Utilization:  0
CYCLE:   2414000052 Utilization ld q:  0
CYCLE:   2414000052 Utilization st q:  0
CYCLE:   2414000052 RDMA total latency:          0
CYCLE:   2414000052 Utilization st q (incomplete):  0
CYCLE:   2414000052 WDMA bytes sent:          0
CYCLE:   2414000052 Utilization ex q:  0
CYCLE:   2414000052 Utilization ex q (incomplete):  0
CYCLE:   2414000052 Utilization st q (incomplete):  0
CYCLE:   2414000052 Utilization ld q (incomplete):  0
CYCLE:   2414000052 WDMA total latency:          0
CYCLE:   2414000052 Utilization ex q:  0
CYCLE:   2414000052 Utilization:  0
CYCLE:   2414000052 Utilization ex q (incomplete):  0
CYCLE:   2414500052 RDMA bytes rec:          0
CYCLE:   2414500052 RDMA total latency:          0
CYCLE:   2414500052 WDMA bytes sent:          0
CYCLE:   2414500052 WDMA total latency:          0
CYCLE:   2415000052 RDMA bytes rec:          0
CYCLE:   2415000052 RDMA total latency:          0
CYCLE:   2415000052 WDMA bytes sent:          0
CYCLE:   2415000052 WDMA total latency:          0
CYCLE:   2415500052 RDMA bytes rec:          0
CYCLE:   2415500052 RDMA total latency:          0
CYCLE:   2415500052 WDMA bytes sent:          0
CYCLE:   2415500052 WDMA total latency:          0
CYCLE:   2416000052 Utilization ld q (incomplete):  0
CYCLE:   2416000052 RDMA bytes rec:          0
CYCLE:   2416000052 Utilization st q:  0
CYCLE:   2416000052 Utilization ld q:  0
CYCLE:   2416000052 Utilization:  0
CYCLE:   2416000052 Utilization ld q:  0
CYCLE:   2416000052 Utilization st q:  0
CYCLE:   2416000052 RDMA total latency:          0
CYCLE:   2416000052 Utilization st q (incomplete):  0
CYCLE:   2416000052 WDMA bytes sent:          0
CYCLE:   2416000052 Utilization ex q:  0
CYCLE:   2416000052 Utilization ex q (incomplete):  0
CYCLE:   2416000052 Utilization st q (incomplete):  0
CYCLE:   2416000052 Utilization ld q (incomplete):  0
CYCLE:   2416000052 WDMA total latency:          0
CYCLE:   2416000052 Utilization ex q:  0
CYCLE:   2416000052 Utilization:  0
CYCLE:   2416000052 Utilization ex q (incomplete):  0
CYCLE:   2416500052 RDMA bytes rec:          0
CYCLE:   2416500052 RDMA total latency:          0
CYCLE:   2416500052 WDMA bytes sent:          0
CYCLE:   2416500052 WDMA total latency:          0
CYCLE:   2417000052 RDMA bytes rec:          0
CYCLE:   2417000052 RDMA total latency:          0
CYCLE:   2417000052 WDMA bytes sent:          0
CYCLE:   2417000052 WDMA total latency:          0
CYCLE:   2417500052 RDMA bytes rec:          0
CYCLE:   2417500052 RDMA total latency:          0
CYCLE:   2417500052 WDMA bytes sent:          0
CYCLE:   2417500052 WDMA total latency:          0
CYCLE:   2418000052 Utilization ld q (incomplete):  0
CYCLE:   2418000052 RDMA bytes rec:          0
CYCLE:   2418000052 Utilization st q:  0
CYCLE:   2418000052 Utilization ld q:  0
CYCLE:   2418000052 Utilization:  0
CYCLE:   2418000052 Utilization ld q:  0
CYCLE:   2418000052 Utilization st q:  0
CYCLE:   2418000052 RDMA total latency:          0
CYCLE:   2418000052 Utilization st q (incomplete):  0
CYCLE:   2418000052 WDMA bytes sent:          0
CYCLE:   2418000052 Utilization ex q:  0
CYCLE:   2418000052 Utilization ex q (incomplete):  0
CYCLE:   2418000052 Utilization st q (incomplete):  0
CYCLE:   2418000052 Utilization ld q (incomplete):  0
CYCLE:   2418000052 WDMA total latency:          0
CYCLE:   2418000052 Utilization ex q:  0
CYCLE:   2418000052 Utilization:  0
CYCLE:   2418000052 Utilization ex q (incomplete):  0
CYCLE:   2418500052 RDMA bytes rec:          0
CYCLE:   2418500052 RDMA total latency:          0
CYCLE:   2418500052 WDMA bytes sent:          0
CYCLE:   2418500052 WDMA total latency:          0
CYCLE:   2419000052 RDMA bytes rec:          0
CYCLE:   2419000052 RDMA total latency:          0
CYCLE:   2419000052 WDMA bytes sent:          0
CYCLE:   2419000052 WDMA total latency:          0
CYCLE:   2419500052 RDMA bytes rec:          0
CYCLE:   2419500052 RDMA total latency:          0
CYCLE:   2419500052 WDMA bytes sent:          0
CYCLE:   2419500052 WDMA total latency:          0
CYCLE:   2420000052 Utilization ld q (incomplete):  0
CYCLE:   2420000052 RDMA bytes rec:          0
CYCLE:   2420000052 Utilization st q:  0
CYCLE:   2420000052 Utilization ld q:  0
CYCLE:   2420000052 Utilization:  0
CYCLE:   2420000052 Utilization ld q:  0
CYCLE:   2420000052 Utilization st q:  0
CYCLE:   2420000052 RDMA total latency:          0
CYCLE:   2420000052 Utilization st q (incomplete):  0
CYCLE:   2420000052 WDMA bytes sent:          0
CYCLE:   2420000052 Utilization ex q:  0
CYCLE:   2420000052 Utilization ex q (incomplete):  0
CYCLE:   2420000052 Utilization st q (incomplete):  0
CYCLE:   2420000052 Utilization ld q (incomplete):  0
CYCLE:   2420000052 WDMA total latency:          0
CYCLE:   2420000052 Utilization ex q:  0
CYCLE:   2420000052 Utilization:  0
CYCLE:   2420000052 Utilization ex q (incomplete):  0
CYCLE:   2420500052 RDMA bytes rec:          0
CYCLE:   2420500052 RDMA total latency:          0
CYCLE:   2420500052 WDMA bytes sent:          0
CYCLE:   2420500052 WDMA total latency:          0
CYCLE:   2421000052 RDMA bytes rec:          0
CYCLE:   2421000052 RDMA total latency:          0
CYCLE:   2421000052 WDMA bytes sent:          0
CYCLE:   2421000052 WDMA total latency:          0
CYCLE:   2421500052 RDMA bytes rec:          0
CYCLE:   2421500052 RDMA total latency:          0
CYCLE:   2421500052 WDMA bytes sent:          0
CYCLE:   2421500052 WDMA total latency:          0
CYCLE:   2422000052 Utilization ld q (incomplete):  0
CYCLE:   2422000052 RDMA bytes rec:          0
CYCLE:   2422000052 Utilization st q:  0
CYCLE:   2422000052 Utilization ld q:  0
CYCLE:   2422000052 Utilization:  0
CYCLE:   2422000052 Utilization ld q:  0
CYCLE:   2422000052 Utilization st q:  0
CYCLE:   2422000052 RDMA total latency:          0
CYCLE:   2422000052 Utilization st q (incomplete):  0
CYCLE:   2422000052 WDMA bytes sent:          0
CYCLE:   2422000052 Utilization ex q:  0
CYCLE:   2422000052 Utilization ex q (incomplete):  0
CYCLE:   2422000052 Utilization st q (incomplete):  0
CYCLE:   2422000052 Utilization ld q (incomplete):  0
CYCLE:   2422000052 WDMA total latency:          0
CYCLE:   2422000052 Utilization ex q:  0
CYCLE:   2422000052 Utilization:  0
CYCLE:   2422000052 Utilization ex q (incomplete):  0
CYCLE:   2422500052 RDMA bytes rec:          0
CYCLE:   2422500052 RDMA total latency:          0
CYCLE:   2422500052 WDMA bytes sent:          0
CYCLE:   2422500052 WDMA total latency:          0
CYCLE:   2423000052 RDMA bytes rec:          0
CYCLE:   2423000052 RDMA total latency:          0
CYCLE:   2423000052 WDMA bytes sent:          0
CYCLE:   2423000052 WDMA total latency:          0
CYCLE:   2423500052 RDMA bytes rec:          0
CYCLE:   2423500052 RDMA total latency:          0
CYCLE:   2423500052 WDMA bytes sent:          0
CYCLE:   2423500052 WDMA total latency:          0
CYCLE:   2424000052 Utilization ld q (incomplete):  0
CYCLE:   2424000052 RDMA bytes rec:          0
CYCLE:   2424000052 Utilization st q:  0
CYCLE:   2424000052 Utilization ld q:  0
CYCLE:   2424000052 Utilization:  0
CYCLE:   2424000052 Utilization ld q:  0
CYCLE:   2424000052 Utilization st q:  0
CYCLE:   2424000052 RDMA total latency:          0
CYCLE:   2424000052 Utilization st q (incomplete):  0
CYCLE:   2424000052 WDMA bytes sent:          0
CYCLE:   2424000052 Utilization ex q:  0
CYCLE:   2424000052 Utilization ex q (incomplete):  0
CYCLE:   2424000052 Utilization st q (incomplete):  0
CYCLE:   2424000052 Utilization ld q (incomplete):  0
CYCLE:   2424000052 WDMA total latency:          0
CYCLE:   2424000052 Utilization ex q:  0
CYCLE:   2424000052 Utilization:  0
CYCLE:   2424000052 Utilization ex q (incomplete):  0
CYCLE:   2424500052 RDMA bytes rec:          0
CYCLE:   2424500052 RDMA total latency:          0
CYCLE:   2424500052 WDMA bytes sent:          0
CYCLE:   2424500052 WDMA total latency:          0
CYCLE:   2425000052 RDMA bytes rec:          0
CYCLE:   2425000052 RDMA total latency:          0
CYCLE:   2425000052 WDMA bytes sent:          0
CYCLE:   2425000052 WDMA total latency:          0
CYCLE:   2425500052 RDMA bytes rec:          0
CYCLE:   2425500052 RDMA total latency:          0
CYCLE:   2425500052 WDMA bytes sent:          0
CYCLE:   2425500052 WDMA total latency:          0
CYCLE:   2426000052 Utilization ld q (incomplete):  0
CYCLE:   2426000052 RDMA bytes rec:          0
CYCLE:   2426000052 Utilization st q:  0
CYCLE:   2426000052 Utilization ld q:  0
CYCLE:   2426000052 Utilization:  0
CYCLE:   2426000052 Utilization ld q:  0
CYCLE:   2426000052 Utilization st q:  0
CYCLE:   2426000052 RDMA total latency:          0
CYCLE:   2426000052 Utilization st q (incomplete):  0
CYCLE:   2426000052 WDMA bytes sent:          0
CYCLE:   2426000052 Utilization ex q:  0
CYCLE:   2426000052 Utilization ex q (incomplete):  0
CYCLE:   2426000052 Utilization st q (incomplete):  0
CYCLE:   2426000052 Utilization ld q (incomplete):  0
CYCLE:   2426000052 WDMA total latency:          0
CYCLE:   2426000052 Utilization ex q:  0
CYCLE:   2426000052 Utilization:  0
CYCLE:   2426000052 Utilization ex q (incomplete):  0
CYCLE:   2426500052 RDMA bytes rec:          0
CYCLE:   2426500052 RDMA total latency:          0
CYCLE:   2426500052 WDMA bytes sent:          0
CYCLE:   2426500052 WDMA total latency:          0
CYCLE:   2427000052 RDMA bytes rec:          0
CYCLE:   2427000052 RDMA total latency:          0
CYCLE:   2427000052 WDMA bytes sent:          0
CYCLE:   2427000052 WDMA total latency:          0
CYCLE:   2427500052 RDMA bytes rec:          0
CYCLE:   2427500052 RDMA total latency:          0
CYCLE:   2427500052 WDMA bytes sent:          0
CYCLE:   2427500052 WDMA total latency:          0
CYCLE:   2428000052 Utilization ld q (incomplete):  0
CYCLE:   2428000052 RDMA bytes rec:          0
CYCLE:   2428000052 Utilization st q:  0
CYCLE:   2428000052 Utilization ld q:  0
CYCLE:   2428000052 Utilization:  0
CYCLE:   2428000052 Utilization ld q:  0
CYCLE:   2428000052 Utilization st q:  0
CYCLE:   2428000052 RDMA total latency:          0
CYCLE:   2428000052 Utilization st q (incomplete):  0
CYCLE:   2428000052 WDMA bytes sent:          0
CYCLE:   2428000052 Utilization ex q:  0
CYCLE:   2428000052 Utilization ex q (incomplete):  0
CYCLE:   2428000052 Utilization st q (incomplete):  0
CYCLE:   2428000052 Utilization ld q (incomplete):  0
CYCLE:   2428000052 WDMA total latency:          0
CYCLE:   2428000052 Utilization ex q:  0
CYCLE:   2428000052 Utilization:  0
CYCLE:   2428000052 Utilization ex q (incomplete):  0
CYCLE:   2428500052 RDMA bytes rec:          0
CYCLE:   2428500052 RDMA total latency:          0
CYCLE:   2428500052 WDMA bytes sent:          0
CYCLE:   2428500052 WDMA total latency:          0
CYCLE:   2429000052 RDMA bytes rec:          0
CYCLE:   2429000052 RDMA total latency:          0
CYCLE:   2429000052 WDMA bytes sent:          0
CYCLE:   2429000052 WDMA total latency:          0
CYCLE:   2429500052 RDMA bytes rec:          0
CYCLE:   2429500052 RDMA total latency:          0
CYCLE:   2429500052 WDMA bytes sent:          0
CYCLE:   2429500052 WDMA total latency:          0
CYCLE:   2430000052 Utilization ld q (incomplete):  0
CYCLE:   2430000052 RDMA bytes rec:          0
CYCLE:   2430000052 Utilization st q:  0
CYCLE:   2430000052 Utilization ld q:  0
CYCLE:   2430000052 Utilization:  0
CYCLE:   2430000052 Utilization ld q:  0
CYCLE:   2430000052 Utilization st q:  0
CYCLE:   2430000052 RDMA total latency:          0
CYCLE:   2430000052 Utilization st q (incomplete):  0
CYCLE:   2430000052 WDMA bytes sent:          0
CYCLE:   2430000052 Utilization ex q:  0
CYCLE:   2430000052 Utilization ex q (incomplete):  0
CYCLE:   2430000052 Utilization st q (incomplete):  0
CYCLE:   2430000052 Utilization ld q (incomplete):  0
CYCLE:   2430000052 WDMA total latency:          0
CYCLE:   2430000052 Utilization ex q:  0
CYCLE:   2430000052 Utilization:  0
CYCLE:   2430000052 Utilization ex q (incomplete):  0
CYCLE:   2430500052 RDMA bytes rec:          0
CYCLE:   2430500052 RDMA total latency:          0
CYCLE:   2430500052 WDMA bytes sent:          0
CYCLE:   2430500052 WDMA total latency:          0
CYCLE:   2431000052 RDMA bytes rec:          0
CYCLE:   2431000052 RDMA total latency:          0
CYCLE:   2431000052 WDMA bytes sent:          0
CYCLE:   2431000052 WDMA total latency:          0
CYCLE:   2431500052 RDMA bytes rec:          0
CYCLE:   2431500052 RDMA total latency:          0
CYCLE:   2431500052 WDMA bytes sent:          0
CYCLE:   2431500052 WDMA total latency:          0
CYCLE:   2432000052 Utilization ld q (incomplete):  0
CYCLE:   2432000052 RDMA bytes rec:          0
CYCLE:   2432000052 Utilization st q:  0
CYCLE:   2432000052 Utilization ld q:  0
CYCLE:   2432000052 Utilization:  0
CYCLE:   2432000052 Utilization ld q:  0
CYCLE:   2432000052 Utilization st q:  0
CYCLE:   2432000052 RDMA total latency:          0
CYCLE:   2432000052 Utilization st q (incomplete):  0
CYCLE:   2432000052 WDMA bytes sent:          0
CYCLE:   2432000052 Utilization ex q:  0
CYCLE:   2432000052 Utilization ex q (incomplete):  0
CYCLE:   2432000052 Utilization st q (incomplete):  0
CYCLE:   2432000052 Utilization ld q (incomplete):  0
CYCLE:   2432000052 WDMA total latency:          0
CYCLE:   2432000052 Utilization ex q:  0
CYCLE:   2432000052 Utilization:  0
CYCLE:   2432000052 Utilization ex q (incomplete):  0
CYCLE:   2432500052 RDMA bytes rec:          0
CYCLE:   2432500052 RDMA total latency:          0
CYCLE:   2432500052 WDMA bytes sent:          0
CYCLE:   2432500052 WDMA total latency:          0
CYCLE:   2433000052 RDMA bytes rec:          0
CYCLE:   2433000052 RDMA total latency:          0
CYCLE:   2433000052 WDMA bytes sent:          0
CYCLE:   2433000052 WDMA total latency:          0
CYCLE:   2433500052 RDMA bytes rec:          0
CYCLE:   2433500052 RDMA total latency:          0
CYCLE:   2433500052 WDMA bytes sent:          0
CYCLE:   2433500052 WDMA total latency:          0
CYCLE:   2434000052 Utilization ld q (incomplete):  0
CYCLE:   2434000052 RDMA bytes rec:          0
CYCLE:   2434000052 Utilization st q:  0
CYCLE:   2434000052 Utilization ld q:  0
CYCLE:   2434000052 Utilization:  0
CYCLE:   2434000052 Utilization ld q:  0
CYCLE:   2434000052 Utilization st q:  0
CYCLE:   2434000052 RDMA total latency:          0
CYCLE:   2434000052 Utilization st q (incomplete):  0
CYCLE:   2434000052 WDMA bytes sent:          0
CYCLE:   2434000052 Utilization ex q:  0
CYCLE:   2434000052 Utilization ex q (incomplete):  0
CYCLE:   2434000052 Utilization st q (incomplete):  0
CYCLE:   2434000052 Utilization ld q (incomplete):  0
CYCLE:   2434000052 WDMA total latency:          0
CYCLE:   2434000052 Utilization ex q:  0
CYCLE:   2434000052 Utilization:  0
CYCLE:   2434000052 Utilization ex q (incomplete):  0
CYCLE:   2434500052 RDMA bytes rec:          0
CYCLE:   2434500052 RDMA total latency:          0
CYCLE:   2434500052 WDMA bytes sent:          0
CYCLE:   2434500052 WDMA total latency:          0
CYCLE:   2435000052 RDMA bytes rec:          0
CYCLE:   2435000052 RDMA total latency:          0
CYCLE:   2435000052 WDMA bytes sent:          0
CYCLE:   2435000052 WDMA total latency:          0
CYCLE:   2435500052 RDMA bytes rec:          0
CYCLE:   2435500052 RDMA total latency:          0
CYCLE:   2435500052 WDMA bytes sent:          0
CYCLE:   2435500052 WDMA total latency:          0
CYCLE:   2436000052 Utilization ld q (incomplete):  0
CYCLE:   2436000052 RDMA bytes rec:          0
CYCLE:   2436000052 Utilization st q:  0
CYCLE:   2436000052 Utilization ld q:  0
CYCLE:   2436000052 Utilization:  0
CYCLE:   2436000052 Utilization ld q:  0
CYCLE:   2436000052 Utilization st q:  0
CYCLE:   2436000052 RDMA total latency:          0
CYCLE:   2436000052 Utilization st q (incomplete):  0
CYCLE:   2436000052 WDMA bytes sent:          0
CYCLE:   2436000052 Utilization ex q:  0
CYCLE:   2436000052 Utilization ex q (incomplete):  0
CYCLE:   2436000052 Utilization st q (incomplete):  0
CYCLE:   2436000052 Utilization ld q (incomplete):  0
CYCLE:   2436000052 WDMA total latency:          0
CYCLE:   2436000052 Utilization ex q:  0
CYCLE:   2436000052 Utilization:  0
CYCLE:   2436000052 Utilization ex q (incomplete):  0
CYCLE:   2436500052 RDMA bytes rec:          0
CYCLE:   2436500052 RDMA total latency:          0
CYCLE:   2436500052 WDMA bytes sent:          0
CYCLE:   2436500052 WDMA total latency:          0
CYCLE:   2437000052 RDMA bytes rec:          0
CYCLE:   2437000052 RDMA total latency:          0
CYCLE:   2437000052 WDMA bytes sent:          0
CYCLE:   2437000052 WDMA total latency:          0
CYCLE:   2437500052 RDMA bytes rec:          0
CYCLE:   2437500052 RDMA total latency:          0
CYCLE:   2437500052 WDMA bytes sent:          0
CYCLE:   2437500052 WDMA total latency:          0
CYCLE:   2438000052 Utilization ld q (incomplete):  0
CYCLE:   2438000052 RDMA bytes rec:          0
CYCLE:   2438000052 Utilization st q:  0
CYCLE:   2438000052 Utilization ld q:  0
CYCLE:   2438000052 Utilization:  0
CYCLE:   2438000052 Utilization ld q:  0
CYCLE:   2438000052 Utilization st q:  0
CYCLE:   2438000052 RDMA total latency:          0
CYCLE:   2438000052 Utilization st q (incomplete):  0
CYCLE:   2438000052 WDMA bytes sent:          0
CYCLE:   2438000052 Utilization ex q:  0
CYCLE:   2438000052 Utilization ex q (incomplete):  0
CYCLE:   2438000052 Utilization st q (incomplete):  0
CYCLE:   2438000052 Utilization ld q (incomplete):  0
CYCLE:   2438000052 WDMA total latency:          0
CYCLE:   2438000052 Utilization ex q:  0
CYCLE:   2438000052 Utilization:  0
CYCLE:   2438000052 Utilization ex q (incomplete):  0
CYCLE:   2438500052 RDMA bytes rec:          0
CYCLE:   2438500052 RDMA total latency:          0
CYCLE:   2438500052 WDMA bytes sent:          0
CYCLE:   2438500052 WDMA total latency:          0
CYCLE:   2439000052 RDMA bytes rec:          0
CYCLE:   2439000052 RDMA total latency:          0
CYCLE:   2439000052 WDMA bytes sent:          0
CYCLE:   2439000052 WDMA total latency:          0
CYCLE:   2439500052 RDMA bytes rec:          0
CYCLE:   2439500052 RDMA total latency:          0
CYCLE:   2439500052 WDMA bytes sent:          0
CYCLE:   2439500052 WDMA total latency:          0
CYCLE:   2440000052 Utilization ld q (incomplete):  0
CYCLE:   2440000052 RDMA bytes rec:          0
CYCLE:   2440000052 Utilization st q:  0
CYCLE:   2440000052 Utilization ld q:  0
CYCLE:   2440000052 Utilization:  0
CYCLE:   2440000052 Utilization ld q:  0
CYCLE:   2440000052 Utilization st q:  0
CYCLE:   2440000052 RDMA total latency:          0
CYCLE:   2440000052 Utilization st q (incomplete):  0
CYCLE:   2440000052 WDMA bytes sent:          0
CYCLE:   2440000052 Utilization ex q:  0
CYCLE:   2440000052 Utilization ex q (incomplete):  0
CYCLE:   2440000052 Utilization st q (incomplete):  0
CYCLE:   2440000052 Utilization ld q (incomplete):  0
CYCLE:   2440000052 WDMA total latency:          0
CYCLE:   2440000052 Utilization ex q:  0
CYCLE:   2440000052 Utilization:  0
CYCLE:   2440000052 Utilization ex q (incomplete):  0
CYCLE:   2440500052 RDMA bytes rec:          0
CYCLE:   2440500052 RDMA total latency:          0
CYCLE:   2440500052 WDMA bytes sent:          0
CYCLE:   2440500052 WDMA total latency:          0
CYCLE:   2441000052 RDMA bytes rec:          0
CYCLE:   2441000052 RDMA total latency:          0
CYCLE:   2441000052 WDMA bytes sent:          0
CYCLE:   2441000052 WDMA total latency:          0
CYCLE:   2441500052 RDMA bytes rec:          0
CYCLE:   2441500052 RDMA total latency:          0
CYCLE:   2441500052 WDMA bytes sent:          0
CYCLE:   2441500052 WDMA total latency:          0
CYCLE:   2442000052 Utilization ld q (incomplete):  0
CYCLE:   2442000052 RDMA bytes rec:          0
CYCLE:   2442000052 Utilization st q:  0
CYCLE:   2442000052 Utilization ld q:  0
CYCLE:   2442000052 Utilization:  0
CYCLE:   2442000052 Utilization ld q:  0
CYCLE:   2442000052 Utilization st q:  0
CYCLE:   2442000052 RDMA total latency:          0
CYCLE:   2442000052 Utilization st q (incomplete):  0
CYCLE:   2442000052 WDMA bytes sent:          0
CYCLE:   2442000052 Utilization ex q:  0
CYCLE:   2442000052 Utilization ex q (incomplete):  0
CYCLE:   2442000052 Utilization st q (incomplete):  0
CYCLE:   2442000052 Utilization ld q (incomplete):  0
CYCLE:   2442000052 WDMA total latency:          0
CYCLE:   2442000052 Utilization ex q:  0
CYCLE:   2442000052 Utilization:  0
CYCLE:   2442000052 Utilization ex q (incomplete):  0
CYCLE:   2442500052 RDMA bytes rec:          0
CYCLE:   2442500052 RDMA total latency:          0
CYCLE:   2442500052 WDMA bytes sent:          0
CYCLE:   2442500052 WDMA total latency:          0
CYCLE:   2443000052 RDMA bytes rec:          0
CYCLE:   2443000052 RDMA total latency:          0
CYCLE:   2443000052 WDMA bytes sent:          0
CYCLE:   2443000052 WDMA total latency:          0
CYCLE:   2443500052 RDMA bytes rec:          0
CYCLE:   2443500052 RDMA total latency:          0
CYCLE:   2443500052 WDMA bytes sent:          0
CYCLE:   2443500052 WDMA total latency:          0
CYCLE:   2444000052 Utilization ld q (incomplete):  0
CYCLE:   2444000052 RDMA bytes rec:          0
CYCLE:   2444000052 Utilization st q:  0
CYCLE:   2444000052 Utilization ld q:  0
CYCLE:   2444000052 Utilization:  0
CYCLE:   2444000052 Utilization ld q:  0
CYCLE:   2444000052 Utilization st q:  0
CYCLE:   2444000052 RDMA total latency:          0
CYCLE:   2444000052 Utilization st q (incomplete):  0
CYCLE:   2444000052 WDMA bytes sent:          0
CYCLE:   2444000052 Utilization ex q:  0
CYCLE:   2444000052 Utilization ex q (incomplete):  0
CYCLE:   2444000052 Utilization st q (incomplete):  0
CYCLE:   2444000052 Utilization ld q (incomplete):  0
CYCLE:   2444000052 WDMA total latency:          0
CYCLE:   2444000052 Utilization ex q:  0
CYCLE:   2444000052 Utilization:  0
CYCLE:   2444000052 Utilization ex q (incomplete):  0
CYCLE:   2444500052 RDMA bytes rec:          0
CYCLE:   2444500052 RDMA total latency:          0
CYCLE:   2444500052 WDMA bytes sent:          0
CYCLE:   2444500052 WDMA total latency:          0
CYCLE:   2445000052 RDMA bytes rec:          0
CYCLE:   2445000052 RDMA total latency:          0
CYCLE:   2445000052 WDMA bytes sent:          0
CYCLE:   2445000052 WDMA total latency:          0
CYCLE:   2445500052 RDMA bytes rec:          0
CYCLE:   2445500052 RDMA total latency:          0
CYCLE:   2445500052 WDMA bytes sent:          0
CYCLE:   2445500052 WDMA total latency:          0
CYCLE:   2446000052 Utilization ld q (incomplete):  0
CYCLE:   2446000052 RDMA bytes rec:          0
CYCLE:   2446000052 Utilization st q:  0
CYCLE:   2446000052 Utilization ld q:  0
CYCLE:   2446000052 Utilization:  0
CYCLE:   2446000052 Utilization ld q:  0
CYCLE:   2446000052 Utilization st q:  0
CYCLE:   2446000052 RDMA total latency:          0
CYCLE:   2446000052 Utilization st q (incomplete):  0
CYCLE:   2446000052 WDMA bytes sent:          0
CYCLE:   2446000052 Utilization ex q:  0
CYCLE:   2446000052 Utilization ex q (incomplete):  0
CYCLE:   2446000052 Utilization st q (incomplete):  0
CYCLE:   2446000052 Utilization ld q (incomplete):  0
CYCLE:   2446000052 WDMA total latency:          0
CYCLE:   2446000052 Utilization ex q:  0
CYCLE:   2446000052 Utilization:  0
CYCLE:   2446000052 Utilization ex q (incomplete):  0
CYCLE:   2446500052 RDMA bytes rec:          0
CYCLE:   2446500052 RDMA total latency:          0
CYCLE:   2446500052 WDMA bytes sent:          0
CYCLE:   2446500052 WDMA total latency:          0
CYCLE:   2447000052 RDMA bytes rec:          0
CYCLE:   2447000052 RDMA total latency:          0
CYCLE:   2447000052 WDMA bytes sent:          0
CYCLE:   2447000052 WDMA total latency:          0
CYCLE:   2447500052 RDMA bytes rec:          0
CYCLE:   2447500052 RDMA total latency:          0
CYCLE:   2447500052 WDMA bytes sent:          0
CYCLE:   2447500052 WDMA total latency:          0
CYCLE:   2448000052 Utilization ld q (incomplete):  0
CYCLE:   2448000052 RDMA bytes rec:          0
CYCLE:   2448000052 Utilization st q:  0
CYCLE:   2448000052 Utilization ld q:  0
CYCLE:   2448000052 Utilization:  0
CYCLE:   2448000052 Utilization ld q:  0
CYCLE:   2448000052 Utilization st q:  0
CYCLE:   2448000052 RDMA total latency:          0
CYCLE:   2448000052 Utilization st q (incomplete):  0
CYCLE:   2448000052 WDMA bytes sent:          0
CYCLE:   2448000052 Utilization ex q:  0
CYCLE:   2448000052 Utilization ex q (incomplete):  0
CYCLE:   2448000052 Utilization st q (incomplete):  0
CYCLE:   2448000052 Utilization ld q (incomplete):  0
CYCLE:   2448000052 WDMA total latency:          0
CYCLE:   2448000052 Utilization ex q:  0
CYCLE:   2448000052 Utilization:  0
CYCLE:   2448000052 Utilization ex q (incomplete):  0
CYCLE:   2448500052 RDMA bytes rec:          0
CYCLE:   2448500052 RDMA total latency:          0
CYCLE:   2448500052 WDMA bytes sent:          0
CYCLE:   2448500052 WDMA total latency:          0
CYCLE:   2449000052 RDMA bytes rec:          0
CYCLE:   2449000052 RDMA total latency:          0
CYCLE:   2449000052 WDMA bytes sent:          0
CYCLE:   2449000052 WDMA total latency:          0
CYCLE:   2449500052 RDMA bytes rec:          0
CYCLE:   2449500052 RDMA total latency:          0
CYCLE:   2449500052 WDMA bytes sent:          0
CYCLE:   2449500052 WDMA total latency:          0
CYCLE:   2450000052 Utilization ld q (incomplete):  0
CYCLE:   2450000052 RDMA bytes rec:          0
CYCLE:   2450000052 Utilization st q:  0
CYCLE:   2450000052 Utilization ld q:  0
CYCLE:   2450000052 Utilization:  0
CYCLE:   2450000052 Utilization ld q:  0
CYCLE:   2450000052 Utilization st q:  0
CYCLE:   2450000052 RDMA total latency:          0
CYCLE:   2450000052 Utilization st q (incomplete):  0
CYCLE:   2450000052 WDMA bytes sent:          0
CYCLE:   2450000052 Utilization ex q:  0
CYCLE:   2450000052 Utilization ex q (incomplete):  0
CYCLE:   2450000052 Utilization st q (incomplete):  0
CYCLE:   2450000052 Utilization ld q (incomplete):  0
CYCLE:   2450000052 WDMA total latency:          0
CYCLE:   2450000052 Utilization ex q:  0
CYCLE:   2450000052 Utilization:  0
CYCLE:   2450000052 Utilization ex q (incomplete):  0
CYCLE:   2450500052 RDMA bytes rec:          0
CYCLE:   2450500052 RDMA total latency:          0
CYCLE:   2450500052 WDMA bytes sent:          0
CYCLE:   2450500052 WDMA total latency:          0
CYCLE:   2451000052 RDMA bytes rec:          0
CYCLE:   2451000052 RDMA total latency:          0
CYCLE:   2451000052 WDMA bytes sent:          0
CYCLE:   2451000052 WDMA total latency:          0
CYCLE:   2451500052 RDMA bytes rec:          0
CYCLE:   2451500052 RDMA total latency:          0
CYCLE:   2451500052 WDMA bytes sent:          0
CYCLE:   2451500052 WDMA total latency:          0
CYCLE:   2452000052 Utilization ld q (incomplete):  0
CYCLE:   2452000052 RDMA bytes rec:          0
CYCLE:   2452000052 Utilization st q:  0
CYCLE:   2452000052 Utilization ld q:  0
CYCLE:   2452000052 Utilization:  0
CYCLE:   2452000052 Utilization ld q:  0
CYCLE:   2452000052 Utilization st q:  0
CYCLE:   2452000052 RDMA total latency:          0
CYCLE:   2452000052 Utilization st q (incomplete):  0
CYCLE:   2452000052 WDMA bytes sent:          0
CYCLE:   2452000052 Utilization ex q:  0
CYCLE:   2452000052 Utilization ex q (incomplete):  0
CYCLE:   2452000052 Utilization st q (incomplete):  0
CYCLE:   2452000052 Utilization ld q (incomplete):  0
CYCLE:   2452000052 WDMA total latency:          0
CYCLE:   2452000052 Utilization ex q:  0
CYCLE:   2452000052 Utilization:  0
CYCLE:   2452000052 Utilization ex q (incomplete):  0
CYCLE:   2452500052 RDMA bytes rec:          0
CYCLE:   2452500052 RDMA total latency:          0
CYCLE:   2452500052 WDMA bytes sent:          0
CYCLE:   2452500052 WDMA total latency:          0
CYCLE:   2453000052 RDMA bytes rec:          0
CYCLE:   2453000052 RDMA total latency:          0
CYCLE:   2453000052 WDMA bytes sent:          0
CYCLE:   2453000052 WDMA total latency:          0
CYCLE:   2453500052 RDMA bytes rec:          0
CYCLE:   2453500052 RDMA total latency:          0
CYCLE:   2453500052 WDMA bytes sent:          0
CYCLE:   2453500052 WDMA total latency:          0
CYCLE:   2454000052 Utilization ld q (incomplete):  0
CYCLE:   2454000052 RDMA bytes rec:          0
CYCLE:   2454000052 Utilization st q:  0
CYCLE:   2454000052 Utilization ld q:  0
CYCLE:   2454000052 Utilization:  0
CYCLE:   2454000052 Utilization ld q:  0
CYCLE:   2454000052 Utilization st q:  0
CYCLE:   2454000052 RDMA total latency:          0
CYCLE:   2454000052 Utilization st q (incomplete):  0
CYCLE:   2454000052 WDMA bytes sent:          0
CYCLE:   2454000052 Utilization ex q:  0
CYCLE:   2454000052 Utilization ex q (incomplete):  0
CYCLE:   2454000052 Utilization st q (incomplete):  0
CYCLE:   2454000052 Utilization ld q (incomplete):  0
CYCLE:   2454000052 WDMA total latency:          0
CYCLE:   2454000052 Utilization ex q:  0
CYCLE:   2454000052 Utilization:  0
CYCLE:   2454000052 Utilization ex q (incomplete):  0
CYCLE:   2454500052 RDMA bytes rec:          0
CYCLE:   2454500052 RDMA total latency:          0
CYCLE:   2454500052 WDMA bytes sent:          0
CYCLE:   2454500052 WDMA total latency:          0
CYCLE:   2455000052 RDMA bytes rec:          0
CYCLE:   2455000052 RDMA total latency:          0
CYCLE:   2455000052 WDMA bytes sent:          0
CYCLE:   2455000052 WDMA total latency:          0
CYCLE:   2455500052 RDMA bytes rec:          0
CYCLE:   2455500052 RDMA total latency:          0
CYCLE:   2455500052 WDMA bytes sent:          0
CYCLE:   2455500052 WDMA total latency:          0
CYCLE:   2456000052 Utilization ld q (incomplete):  0
CYCLE:   2456000052 RDMA bytes rec:          0
CYCLE:   2456000052 Utilization st q:  0
CYCLE:   2456000052 Utilization ld q:  0
CYCLE:   2456000052 Utilization:  0
CYCLE:   2456000052 Utilization ld q:  0
CYCLE:   2456000052 Utilization st q:  0
CYCLE:   2456000052 RDMA total latency:          0
CYCLE:   2456000052 Utilization st q (incomplete):  0
CYCLE:   2456000052 WDMA bytes sent:          0
CYCLE:   2456000052 Utilization ex q:  0
CYCLE:   2456000052 Utilization ex q (incomplete):  0
CYCLE:   2456000052 Utilization st q (incomplete):  0
CYCLE:   2456000052 Utilization ld q (incomplete):  0
CYCLE:   2456000052 WDMA total latency:          0
CYCLE:   2456000052 Utilization ex q:  0
CYCLE:   2456000052 Utilization:  0
CYCLE:   2456000052 Utilization ex q (incomplete):  0
CYCLE:   2456500052 RDMA bytes rec:          0
CYCLE:   2456500052 RDMA total latency:          0
CYCLE:   2456500052 WDMA bytes sent:          0
CYCLE:   2456500052 WDMA total latency:          0
CYCLE:   2457000052 RDMA bytes rec:          0
CYCLE:   2457000052 RDMA total latency:          0
CYCLE:   2457000052 WDMA bytes sent:          0
CYCLE:   2457000052 WDMA total latency:          0
CYCLE:   2457500052 RDMA bytes rec:          0
CYCLE:   2457500052 RDMA total latency:          0
CYCLE:   2457500052 WDMA bytes sent:          0
CYCLE:   2457500052 WDMA total latency:          0
CYCLE:   2458000052 Utilization ld q (incomplete):  0
CYCLE:   2458000052 RDMA bytes rec:          0
CYCLE:   2458000052 Utilization st q:  0
CYCLE:   2458000052 Utilization ld q:  0
CYCLE:   2458000052 Utilization:  0
CYCLE:   2458000052 Utilization ld q:  0
CYCLE:   2458000052 Utilization st q:  0
CYCLE:   2458000052 RDMA total latency:          0
CYCLE:   2458000052 Utilization st q (incomplete):  0
CYCLE:   2458000052 WDMA bytes sent:          0
CYCLE:   2458000052 Utilization ex q:  0
CYCLE:   2458000052 Utilization ex q (incomplete):  0
CYCLE:   2458000052 Utilization st q (incomplete):  0
CYCLE:   2458000052 Utilization ld q (incomplete):  0
CYCLE:   2458000052 WDMA total latency:          0
CYCLE:   2458000052 Utilization ex q:  0
CYCLE:   2458000052 Utilization:  0
CYCLE:   2458000052 Utilization ex q (incomplete):  0
CYCLE:   2458500052 RDMA bytes rec:          0
CYCLE:   2458500052 RDMA total latency:          0
CYCLE:   2458500052 WDMA bytes sent:          0
CYCLE:   2458500052 WDMA total latency:          0
CYCLE:   2459000052 RDMA bytes rec:          0
CYCLE:   2459000052 RDMA total latency:          0
CYCLE:   2459000052 WDMA bytes sent:          0
CYCLE:   2459000052 WDMA total latency:          0
CYCLE:   2459500052 RDMA bytes rec:          0
CYCLE:   2459500052 RDMA total latency:          0
CYCLE:   2459500052 WDMA bytes sent:          0
CYCLE:   2459500052 WDMA total latency:          0
CYCLE:   2460000052 Utilization ld q (incomplete):  0
CYCLE:   2460000052 RDMA bytes rec:          0
CYCLE:   2460000052 Utilization st q:  0
CYCLE:   2460000052 Utilization ld q:  0
CYCLE:   2460000052 Utilization:  0
CYCLE:   2460000052 Utilization ld q:  0
CYCLE:   2460000052 Utilization st q:  0
CYCLE:   2460000052 RDMA total latency:          0
CYCLE:   2460000052 Utilization st q (incomplete):  0
CYCLE:   2460000052 WDMA bytes sent:          0
CYCLE:   2460000052 Utilization ex q:  0
CYCLE:   2460000052 Utilization ex q (incomplete):  0
CYCLE:   2460000052 Utilization st q (incomplete):  0
CYCLE:   2460000052 Utilization ld q (incomplete):  0
CYCLE:   2460000052 WDMA total latency:          0
CYCLE:   2460000052 Utilization ex q:  0
CYCLE:   2460000052 Utilization:  0
CYCLE:   2460000052 Utilization ex q (incomplete):  0
CYCLE:   2460500052 RDMA bytes rec:          0
CYCLE:   2460500052 RDMA total latency:          0
CYCLE:   2460500052 WDMA bytes sent:          0
CYCLE:   2460500052 WDMA total latency:          0
CYCLE:   2461000052 RDMA bytes rec:          0
CYCLE:   2461000052 RDMA total latency:          0
CYCLE:   2461000052 WDMA bytes sent:          0
CYCLE:   2461000052 WDMA total latency:          0
CYCLE:   2461500052 RDMA bytes rec:          0
CYCLE:   2461500052 RDMA total latency:          0
CYCLE:   2461500052 WDMA bytes sent:          0
CYCLE:   2461500052 WDMA total latency:          0
CYCLE:   2462000052 Utilization ld q (incomplete):  0
CYCLE:   2462000052 RDMA bytes rec:          0
CYCLE:   2462000052 Utilization st q:  0
CYCLE:   2462000052 Utilization ld q:  0
CYCLE:   2462000052 Utilization:  0
CYCLE:   2462000052 Utilization ld q:  0
CYCLE:   2462000052 Utilization st q:  0
CYCLE:   2462000052 RDMA total latency:          0
CYCLE:   2462000052 Utilization st q (incomplete):  0
CYCLE:   2462000052 WDMA bytes sent:          0
CYCLE:   2462000052 Utilization ex q:  0
CYCLE:   2462000052 Utilization ex q (incomplete):  0
CYCLE:   2462000052 Utilization st q (incomplete):  0
CYCLE:   2462000052 Utilization ld q (incomplete):  0
CYCLE:   2462000052 WDMA total latency:          0
CYCLE:   2462000052 Utilization ex q:  0
CYCLE:   2462000052 Utilization:  0
CYCLE:   2462000052 Utilization ex q (incomplete):  0
CYCLE:   2462500052 RDMA bytes rec:          0
CYCLE:   2462500052 RDMA total latency:          0
CYCLE:   2462500052 WDMA bytes sent:          0
CYCLE:   2462500052 WDMA total latency:          0
CYCLE:   2463000052 RDMA bytes rec:          0
CYCLE:   2463000052 RDMA total latency:          0
CYCLE:   2463000052 WDMA bytes sent:          0
CYCLE:   2463000052 WDMA total latency:          0
CYCLE:   2463500052 RDMA bytes rec:          0
CYCLE:   2463500052 RDMA total latency:          0
CYCLE:   2463500052 WDMA bytes sent:          0
CYCLE:   2463500052 WDMA total latency:          0
CYCLE:   2464000052 Utilization ld q (incomplete):  0
CYCLE:   2464000052 RDMA bytes rec:          0
CYCLE:   2464000052 Utilization st q:  0
CYCLE:   2464000052 Utilization ld q:  0
CYCLE:   2464000052 Utilization:  0
CYCLE:   2464000052 Utilization ld q:  0
CYCLE:   2464000052 Utilization st q:  0
CYCLE:   2464000052 RDMA total latency:          0
CYCLE:   2464000052 Utilization st q (incomplete):  0
CYCLE:   2464000052 WDMA bytes sent:          0
CYCLE:   2464000052 Utilization ex q:  0
CYCLE:   2464000052 Utilization ex q (incomplete):  0
CYCLE:   2464000052 Utilization st q (incomplete):  0
CYCLE:   2464000052 Utilization ld q (incomplete):  0
CYCLE:   2464000052 WDMA total latency:          0
CYCLE:   2464000052 Utilization ex q:  0
CYCLE:   2464000052 Utilization:  0
CYCLE:   2464000052 Utilization ex q (incomplete):  0
CYCLE:   2464500052 RDMA bytes rec:          0
CYCLE:   2464500052 RDMA total latency:          0
CYCLE:   2464500052 WDMA bytes sent:          0
CYCLE:   2464500052 WDMA total latency:          0
CYCLE:   2465000052 RDMA bytes rec:          0
CYCLE:   2465000052 RDMA total latency:          0
CYCLE:   2465000052 WDMA bytes sent:          0
CYCLE:   2465000052 WDMA total latency:          0
CYCLE:   2465500052 RDMA bytes rec:          0
CYCLE:   2465500052 RDMA total latency:          0
CYCLE:   2465500052 WDMA bytes sent:          0
CYCLE:   2465500052 WDMA total latency:          0
CYCLE:   2466000052 Utilization ld q (incomplete):  0
CYCLE:   2466000052 RDMA bytes rec:          0
CYCLE:   2466000052 Utilization st q:  0
CYCLE:   2466000052 Utilization ld q:  0
CYCLE:   2466000052 Utilization:  0
CYCLE:   2466000052 Utilization ld q:  0
CYCLE:   2466000052 Utilization st q:  0
CYCLE:   2466000052 RDMA total latency:          0
CYCLE:   2466000052 Utilization st q (incomplete):  0
CYCLE:   2466000052 WDMA bytes sent:          0
CYCLE:   2466000052 Utilization ex q:  0
CYCLE:   2466000052 Utilization ex q (incomplete):  0
CYCLE:   2466000052 Utilization st q (incomplete):  0
CYCLE:   2466000052 Utilization ld q (incomplete):  0
CYCLE:   2466000052 WDMA total latency:          0
CYCLE:   2466000052 Utilization ex q:  0
CYCLE:   2466000052 Utilization:  0
CYCLE:   2466000052 Utilization ex q (incomplete):  0
CYCLE:   2466500052 RDMA bytes rec:          0
CYCLE:   2466500052 RDMA total latency:          0
CYCLE:   2466500052 WDMA bytes sent:          0
CYCLE:   2466500052 WDMA total latency:          0
CYCLE:   2467000052 RDMA bytes rec:          0
CYCLE:   2467000052 RDMA total latency:          0
CYCLE:   2467000052 WDMA bytes sent:          0
CYCLE:   2467000052 WDMA total latency:          0
CYCLE:   2467500052 RDMA bytes rec:          0
CYCLE:   2467500052 RDMA total latency:          0
CYCLE:   2467500052 WDMA bytes sent:          0
CYCLE:   2467500052 WDMA total latency:          0
CYCLE:   2468000052 Utilization ld q (incomplete):  0
CYCLE:   2468000052 RDMA bytes rec:          0
CYCLE:   2468000052 Utilization st q:  0
CYCLE:   2468000052 Utilization ld q:  0
CYCLE:   2468000052 Utilization:  0
CYCLE:   2468000052 Utilization ld q:  0
CYCLE:   2468000052 Utilization st q:  0
CYCLE:   2468000052 RDMA total latency:          0
CYCLE:   2468000052 Utilization st q (incomplete):  0
CYCLE:   2468000052 WDMA bytes sent:          0
CYCLE:   2468000052 Utilization ex q:  0
CYCLE:   2468000052 Utilization ex q (incomplete):  0
CYCLE:   2468000052 Utilization st q (incomplete):  0
CYCLE:   2468000052 Utilization ld q (incomplete):  0
CYCLE:   2468000052 WDMA total latency:          0
CYCLE:   2468000052 Utilization ex q:  0
CYCLE:   2468000052 Utilization:  0
CYCLE:   2468000052 Utilization ex q (incomplete):  0
CYCLE:   2468500052 RDMA bytes rec:          0
CYCLE:   2468500052 RDMA total latency:          0
CYCLE:   2468500052 WDMA bytes sent:          0
CYCLE:   2468500052 WDMA total latency:          0
CYCLE:   2469000052 RDMA bytes rec:          0
CYCLE:   2469000052 RDMA total latency:          0
CYCLE:   2469000052 WDMA bytes sent:          0
CYCLE:   2469000052 WDMA total latency:          0
CYCLE:   2469500052 RDMA bytes rec:          0
CYCLE:   2469500052 RDMA total latency:          0
CYCLE:   2469500052 WDMA bytes sent:          0
CYCLE:   2469500052 WDMA total latency:          0
CYCLE:   2470000052 Utilization ld q (incomplete):  0
CYCLE:   2470000052 RDMA bytes rec:          0
CYCLE:   2470000052 Utilization st q:  0
CYCLE:   2470000052 Utilization ld q:  0
CYCLE:   2470000052 Utilization:  0
CYCLE:   2470000052 Utilization ld q:  0
CYCLE:   2470000052 Utilization st q:  0
CYCLE:   2470000052 RDMA total latency:          0
CYCLE:   2470000052 Utilization st q (incomplete):  0
CYCLE:   2470000052 WDMA bytes sent:          0
CYCLE:   2470000052 Utilization ex q:  0
CYCLE:   2470000052 Utilization ex q (incomplete):  0
CYCLE:   2470000052 Utilization st q (incomplete):  0
CYCLE:   2470000052 Utilization ld q (incomplete):  0
CYCLE:   2470000052 WDMA total latency:          0
CYCLE:   2470000052 Utilization ex q:  0
CYCLE:   2470000052 Utilization:  0
CYCLE:   2470000052 Utilization ex q (incomplete):  0
CYCLE:   2470500052 RDMA bytes rec:          0
CYCLE:   2470500052 RDMA total latency:          0
CYCLE:   2470500052 WDMA bytes sent:          0
CYCLE:   2470500052 WDMA total latency:          0
CYCLE:   2471000052 RDMA bytes rec:          0
CYCLE:   2471000052 RDMA total latency:          0
CYCLE:   2471000052 WDMA bytes sent:          0
CYCLE:   2471000052 WDMA total latency:          0
CYCLE:   2471500052 RDMA bytes rec:          0
CYCLE:   2471500052 RDMA total latency:          0
CYCLE:   2471500052 WDMA bytes sent:          0
CYCLE:   2471500052 WDMA total latency:          0
CYCLE:   2472000052 Utilization ld q (incomplete):  0
CYCLE:   2472000052 RDMA bytes rec:          0
CYCLE:   2472000052 Utilization st q:  0
CYCLE:   2472000052 Utilization ld q:  0
CYCLE:   2472000052 Utilization:  0
CYCLE:   2472000052 Utilization ld q:  0
CYCLE:   2472000052 Utilization st q:  0
CYCLE:   2472000052 RDMA total latency:          0
CYCLE:   2472000052 Utilization st q (incomplete):  0
CYCLE:   2472000052 WDMA bytes sent:          0
CYCLE:   2472000052 Utilization ex q:  0
CYCLE:   2472000052 Utilization ex q (incomplete):  0
CYCLE:   2472000052 Utilization st q (incomplete):  0
CYCLE:   2472000052 Utilization ld q (incomplete):  0
CYCLE:   2472000052 WDMA total latency:          0
CYCLE:   2472000052 Utilization ex q:  0
CYCLE:   2472000052 Utilization:  0
CYCLE:   2472000052 Utilization ex q (incomplete):  0
CYCLE:   2472500052 RDMA bytes rec:          0
CYCLE:   2472500052 RDMA total latency:          0
CYCLE:   2472500052 WDMA bytes sent:          0
CYCLE:   2472500052 WDMA total latency:          0
CYCLE:   2473000052 RDMA bytes rec:          0
CYCLE:   2473000052 RDMA total latency:          0
CYCLE:   2473000052 WDMA bytes sent:          0
CYCLE:   2473000052 WDMA total latency:          0
CYCLE:   2473500052 RDMA bytes rec:          0
CYCLE:   2473500052 RDMA total latency:          0
CYCLE:   2473500052 WDMA bytes sent:          0
CYCLE:   2473500052 WDMA total latency:          0
CYCLE:   2474000052 Utilization ld q (incomplete):  0
CYCLE:   2474000052 RDMA bytes rec:          0
CYCLE:   2474000052 Utilization st q:  0
CYCLE:   2474000052 Utilization ld q:  0
CYCLE:   2474000052 Utilization:  0
CYCLE:   2474000052 Utilization ld q:  0
CYCLE:   2474000052 Utilization st q:  0
CYCLE:   2474000052 RDMA total latency:          0
CYCLE:   2474000052 Utilization st q (incomplete):  0
CYCLE:   2474000052 WDMA bytes sent:          0
CYCLE:   2474000052 Utilization ex q:  0
CYCLE:   2474000052 Utilization ex q (incomplete):  0
CYCLE:   2474000052 Utilization st q (incomplete):  0
CYCLE:   2474000052 Utilization ld q (incomplete):  0
CYCLE:   2474000052 WDMA total latency:          0
CYCLE:   2474000052 Utilization ex q:  0
CYCLE:   2474000052 Utilization:  0
CYCLE:   2474000052 Utilization ex q (incomplete):  0
CYCLE:   2474500052 RDMA bytes rec:          0
CYCLE:   2474500052 RDMA total latency:          0
CYCLE:   2474500052 WDMA bytes sent:          0
CYCLE:   2474500052 WDMA total latency:          0
CYCLE:   2475000052 RDMA bytes rec:          0
CYCLE:   2475000052 RDMA total latency:          0
CYCLE:   2475000052 WDMA bytes sent:          0
CYCLE:   2475000052 WDMA total latency:          0
CYCLE:   2475500052 RDMA bytes rec:          0
CYCLE:   2475500052 RDMA total latency:          0
CYCLE:   2475500052 WDMA bytes sent:          0
CYCLE:   2475500052 WDMA total latency:          0
CYCLE:   2476000052 Utilization ld q (incomplete):  0
CYCLE:   2476000052 RDMA bytes rec:          0
CYCLE:   2476000052 Utilization st q:  0
CYCLE:   2476000052 Utilization ld q:  0
CYCLE:   2476000052 Utilization:  0
CYCLE:   2476000052 Utilization ld q:  0
CYCLE:   2476000052 Utilization st q:  0
CYCLE:   2476000052 RDMA total latency:          0
CYCLE:   2476000052 Utilization st q (incomplete):  0
CYCLE:   2476000052 WDMA bytes sent:          0
CYCLE:   2476000052 Utilization ex q:  0
CYCLE:   2476000052 Utilization ex q (incomplete):  0
CYCLE:   2476000052 Utilization st q (incomplete):  0
CYCLE:   2476000052 Utilization ld q (incomplete):  0
CYCLE:   2476000052 WDMA total latency:          0
CYCLE:   2476000052 Utilization ex q:  0
CYCLE:   2476000052 Utilization:  0
CYCLE:   2476000052 Utilization ex q (incomplete):  0
CYCLE:   2476500052 RDMA bytes rec:          0
CYCLE:   2476500052 RDMA total latency:          0
CYCLE:   2476500052 WDMA bytes sent:          0
CYCLE:   2476500052 WDMA total latency:          0
CYCLE:   2477000052 RDMA bytes rec:          0
CYCLE:   2477000052 RDMA total latency:          0
CYCLE:   2477000052 WDMA bytes sent:          0
CYCLE:   2477000052 WDMA total latency:          0
CYCLE:   2477500052 RDMA bytes rec:          0
CYCLE:   2477500052 RDMA total latency:          0
CYCLE:   2477500052 WDMA bytes sent:          0
CYCLE:   2477500052 WDMA total latency:          0
CYCLE:   2478000052 Utilization ld q (incomplete):  0
CYCLE:   2478000052 RDMA bytes rec:          0
CYCLE:   2478000052 Utilization st q:  0
CYCLE:   2478000052 Utilization ld q:  0
CYCLE:   2478000052 Utilization:  0
CYCLE:   2478000052 Utilization ld q:  0
CYCLE:   2478000052 Utilization st q:  0
CYCLE:   2478000052 RDMA total latency:          0
CYCLE:   2478000052 Utilization st q (incomplete):  0
CYCLE:   2478000052 WDMA bytes sent:          0
CYCLE:   2478000052 Utilization ex q:  0
CYCLE:   2478000052 Utilization ex q (incomplete):  0
CYCLE:   2478000052 Utilization st q (incomplete):  0
CYCLE:   2478000052 Utilization ld q (incomplete):  0
CYCLE:   2478000052 WDMA total latency:          0
CYCLE:   2478000052 Utilization ex q:  0
CYCLE:   2478000052 Utilization:  0
CYCLE:   2478000052 Utilization ex q (incomplete):  0
CYCLE:   2478500052 RDMA bytes rec:          0
CYCLE:   2478500052 RDMA total latency:          0
CYCLE:   2478500052 WDMA bytes sent:          0
CYCLE:   2478500052 WDMA total latency:          0
CYCLE:   2479000052 RDMA bytes rec:          0
CYCLE:   2479000052 RDMA total latency:          0
CYCLE:   2479000052 WDMA bytes sent:          0
CYCLE:   2479000052 WDMA total latency:          0
CYCLE:   2479500052 RDMA bytes rec:          0
CYCLE:   2479500052 RDMA total latency:          0
CYCLE:   2479500052 WDMA bytes sent:          0
CYCLE:   2479500052 WDMA total latency:          0
CYCLE:   2480000052 Utilization ld q (incomplete):  0
CYCLE:   2480000052 RDMA bytes rec:          0
CYCLE:   2480000052 Utilization st q:  0
CYCLE:   2480000052 Utilization ld q:  0
CYCLE:   2480000052 Utilization:  0
CYCLE:   2480000052 Utilization ld q:  0
CYCLE:   2480000052 Utilization st q:  0
CYCLE:   2480000052 RDMA total latency:          0
CYCLE:   2480000052 Utilization st q (incomplete):  0
CYCLE:   2480000052 WDMA bytes sent:          0
CYCLE:   2480000052 Utilization ex q:  0
CYCLE:   2480000052 Utilization ex q (incomplete):  0
CYCLE:   2480000052 Utilization st q (incomplete):  0
CYCLE:   2480000052 Utilization ld q (incomplete):  0
CYCLE:   2480000052 WDMA total latency:          0
CYCLE:   2480000052 Utilization ex q:  0
CYCLE:   2480000052 Utilization:  0
CYCLE:   2480000052 Utilization ex q (incomplete):  0
CYCLE:   2480500052 RDMA bytes rec:          0
CYCLE:   2480500052 RDMA total latency:          0
CYCLE:   2480500052 WDMA bytes sent:          0
CYCLE:   2480500052 WDMA total latency:          0
CYCLE:   2481000052 RDMA bytes rec:          0
CYCLE:   2481000052 RDMA total latency:          0
CYCLE:   2481000052 WDMA bytes sent:          0
CYCLE:   2481000052 WDMA total latency:          0
CYCLE:   2481500052 RDMA bytes rec:          0
CYCLE:   2481500052 RDMA total latency:          0
CYCLE:   2481500052 WDMA bytes sent:          0
CYCLE:   2481500052 WDMA total latency:          0
CYCLE:   2482000052 Utilization ld q (incomplete):  0
CYCLE:   2482000052 RDMA bytes rec:          0
CYCLE:   2482000052 Utilization st q:  0
CYCLE:   2482000052 Utilization ld q:  0
CYCLE:   2482000052 Utilization:  0
CYCLE:   2482000052 Utilization ld q:  0
CYCLE:   2482000052 Utilization st q:  0
CYCLE:   2482000052 RDMA total latency:          0
CYCLE:   2482000052 Utilization st q (incomplete):  0
CYCLE:   2482000052 WDMA bytes sent:          0
CYCLE:   2482000052 Utilization ex q:  0
CYCLE:   2482000052 Utilization ex q (incomplete):  0
CYCLE:   2482000052 Utilization st q (incomplete):  0
CYCLE:   2482000052 Utilization ld q (incomplete):  0
CYCLE:   2482000052 WDMA total latency:          0
CYCLE:   2482000052 Utilization ex q:  0
CYCLE:   2482000052 Utilization:  0
CYCLE:   2482000052 Utilization ex q (incomplete):  0
CYCLE:   2482500052 RDMA bytes rec:          0
CYCLE:   2482500052 RDMA total latency:          0
CYCLE:   2482500052 WDMA bytes sent:          0
CYCLE:   2482500052 WDMA total latency:          0
CYCLE:   2483000052 RDMA bytes rec:          0
CYCLE:   2483000052 RDMA total latency:          0
CYCLE:   2483000052 WDMA bytes sent:          0
CYCLE:   2483000052 WDMA total latency:          0
CYCLE:   2483500052 RDMA bytes rec:          0
CYCLE:   2483500052 RDMA total latency:          0
CYCLE:   2483500052 WDMA bytes sent:          0
CYCLE:   2483500052 WDMA total latency:          0
CYCLE:   2484000052 Utilization ld q (incomplete):  0
CYCLE:   2484000052 RDMA bytes rec:          0
CYCLE:   2484000052 Utilization st q:  0
CYCLE:   2484000052 Utilization ld q:  0
CYCLE:   2484000052 Utilization:  0
CYCLE:   2484000052 Utilization ld q:  0
CYCLE:   2484000052 Utilization st q:  0
CYCLE:   2484000052 RDMA total latency:          0
CYCLE:   2484000052 Utilization st q (incomplete):  0
CYCLE:   2484000052 WDMA bytes sent:          0
CYCLE:   2484000052 Utilization ex q:  0
CYCLE:   2484000052 Utilization ex q (incomplete):  0
CYCLE:   2484000052 Utilization st q (incomplete):  0
CYCLE:   2484000052 Utilization ld q (incomplete):  0
CYCLE:   2484000052 WDMA total latency:          0
CYCLE:   2484000052 Utilization ex q:  0
CYCLE:   2484000052 Utilization:  0
CYCLE:   2484000052 Utilization ex q (incomplete):  0
CYCLE:   2484500052 RDMA bytes rec:          0
CYCLE:   2484500052 RDMA total latency:          0
CYCLE:   2484500052 WDMA bytes sent:          0
CYCLE:   2484500052 WDMA total latency:          0
CYCLE:   2485000052 RDMA bytes rec:          0
CYCLE:   2485000052 RDMA total latency:          0
CYCLE:   2485000052 WDMA bytes sent:          0
CYCLE:   2485000052 WDMA total latency:          0
CYCLE:   2485500052 RDMA bytes rec:          0
CYCLE:   2485500052 RDMA total latency:          0
CYCLE:   2485500052 WDMA bytes sent:          0
CYCLE:   2485500052 WDMA total latency:          0
CYCLE:   2486000052 Utilization ld q (incomplete):  0
CYCLE:   2486000052 RDMA bytes rec:          0
CYCLE:   2486000052 Utilization st q:  0
CYCLE:   2486000052 Utilization ld q:  0
CYCLE:   2486000052 Utilization:  0
CYCLE:   2486000052 Utilization ld q:  0
CYCLE:   2486000052 Utilization st q:  0
CYCLE:   2486000052 RDMA total latency:          0
CYCLE:   2486000052 Utilization st q (incomplete):  0
CYCLE:   2486000052 WDMA bytes sent:          0
CYCLE:   2486000052 Utilization ex q:  0
CYCLE:   2486000052 Utilization ex q (incomplete):  0
CYCLE:   2486000052 Utilization st q (incomplete):  0
CYCLE:   2486000052 Utilization ld q (incomplete):  0
CYCLE:   2486000052 WDMA total latency:          0
CYCLE:   2486000052 Utilization ex q:  0
CYCLE:   2486000052 Utilization:  0
CYCLE:   2486000052 Utilization ex q (incomplete):  0
CYCLE:   2486500052 RDMA bytes rec:          0
CYCLE:   2486500052 RDMA total latency:          0
CYCLE:   2486500052 WDMA bytes sent:          0
CYCLE:   2486500052 WDMA total latency:          0
CYCLE:   2487000052 RDMA bytes rec:          0
CYCLE:   2487000052 RDMA total latency:          0
CYCLE:   2487000052 WDMA bytes sent:          0
CYCLE:   2487000052 WDMA total latency:          0
CYCLE:   2487500052 RDMA bytes rec:          0
CYCLE:   2487500052 RDMA total latency:          0
CYCLE:   2487500052 WDMA bytes sent:          0
CYCLE:   2487500052 WDMA total latency:          0
CYCLE:   2488000052 Utilization ld q (incomplete):  0
CYCLE:   2488000052 RDMA bytes rec:          0
CYCLE:   2488000052 Utilization st q:  0
CYCLE:   2488000052 Utilization ld q:  0
CYCLE:   2488000052 Utilization:  0
CYCLE:   2488000052 Utilization ld q:  0
CYCLE:   2488000052 Utilization st q:  0
CYCLE:   2488000052 RDMA total latency:          0
CYCLE:   2488000052 Utilization st q (incomplete):  0
CYCLE:   2488000052 WDMA bytes sent:          0
CYCLE:   2488000052 Utilization ex q:  0
CYCLE:   2488000052 Utilization ex q (incomplete):  0
CYCLE:   2488000052 Utilization st q (incomplete):  0
CYCLE:   2488000052 Utilization ld q (incomplete):  0
CYCLE:   2488000052 WDMA total latency:          0
CYCLE:   2488000052 Utilization ex q:  0
CYCLE:   2488000052 Utilization:  0
CYCLE:   2488000052 Utilization ex q (incomplete):  0
CYCLE:   2488500052 RDMA bytes rec:          0
CYCLE:   2488500052 RDMA total latency:          0
CYCLE:   2488500052 WDMA bytes sent:          0
CYCLE:   2488500052 WDMA total latency:          0
CYCLE:   2489000052 RDMA bytes rec:          0
CYCLE:   2489000052 RDMA total latency:          0
CYCLE:   2489000052 WDMA bytes sent:          0
CYCLE:   2489000052 WDMA total latency:          0
CYCLE:   2489500052 RDMA bytes rec:          0
CYCLE:   2489500052 RDMA total latency:          0
CYCLE:   2489500052 WDMA bytes sent:          0
CYCLE:   2489500052 WDMA total latency:          0
CYCLE:   2490000052 Utilization ld q (incomplete):  0
CYCLE:   2490000052 RDMA bytes rec:          0
CYCLE:   2490000052 Utilization st q:  0
CYCLE:   2490000052 Utilization ld q:  0
CYCLE:   2490000052 Utilization:  0
CYCLE:   2490000052 Utilization ld q:  0
CYCLE:   2490000052 Utilization st q:  0
CYCLE:   2490000052 RDMA total latency:          0
CYCLE:   2490000052 Utilization st q (incomplete):  0
CYCLE:   2490000052 WDMA bytes sent:          0
CYCLE:   2490000052 Utilization ex q:  0
CYCLE:   2490000052 Utilization ex q (incomplete):  0
CYCLE:   2490000052 Utilization st q (incomplete):  0
CYCLE:   2490000052 Utilization ld q (incomplete):  0
CYCLE:   2490000052 WDMA total latency:          0
CYCLE:   2490000052 Utilization ex q:  0
CYCLE:   2490000052 Utilization:  0
CYCLE:   2490000052 Utilization ex q (incomplete):  0
CYCLE:   2490500052 RDMA bytes rec:          0
CYCLE:   2490500052 RDMA total latency:          0
CYCLE:   2490500052 WDMA bytes sent:          0
CYCLE:   2490500052 WDMA total latency:          0
CYCLE:   2491000052 RDMA bytes rec:          0
CYCLE:   2491000052 RDMA total latency:          0
CYCLE:   2491000052 WDMA bytes sent:          0
CYCLE:   2491000052 WDMA total latency:          0
CYCLE:   2491500052 RDMA bytes rec:          0
CYCLE:   2491500052 RDMA total latency:          0
CYCLE:   2491500052 WDMA bytes sent:          0
CYCLE:   2491500052 WDMA total latency:          0
CYCLE:   2492000052 Utilization ld q (incomplete):  0
CYCLE:   2492000052 RDMA bytes rec:          0
CYCLE:   2492000052 Utilization st q:  0
CYCLE:   2492000052 Utilization ld q:  0
CYCLE:   2492000052 Utilization:  0
CYCLE:   2492000052 Utilization ld q:  0
CYCLE:   2492000052 Utilization st q:  0
CYCLE:   2492000052 RDMA total latency:          0
CYCLE:   2492000052 Utilization st q (incomplete):  0
CYCLE:   2492000052 WDMA bytes sent:          0
CYCLE:   2492000052 Utilization ex q:  0
CYCLE:   2492000052 Utilization ex q (incomplete):  0
CYCLE:   2492000052 Utilization st q (incomplete):  0
CYCLE:   2492000052 Utilization ld q (incomplete):  0
CYCLE:   2492000052 WDMA total latency:          0
CYCLE:   2492000052 Utilization ex q:  0
CYCLE:   2492000052 Utilization:  0
CYCLE:   2492000052 Utilization ex q (incomplete):  0
CYCLE:   2492500052 RDMA bytes rec:          0
CYCLE:   2492500052 RDMA total latency:          0
CYCLE:   2492500052 WDMA bytes sent:          0
CYCLE:   2492500052 WDMA total latency:          0
CYCLE:   2493000052 RDMA bytes rec:          0
CYCLE:   2493000052 RDMA total latency:          0
CYCLE:   2493000052 WDMA bytes sent:          0
CYCLE:   2493000052 WDMA total latency:          0
CYCLE:   2493500052 RDMA bytes rec:          0
CYCLE:   2493500052 RDMA total latency:          0
CYCLE:   2493500052 WDMA bytes sent:          0
CYCLE:   2493500052 WDMA total latency:          0
CYCLE:   2494000052 Utilization ld q (incomplete):  0
CYCLE:   2494000052 RDMA bytes rec:          0
CYCLE:   2494000052 Utilization st q:  0
CYCLE:   2494000052 Utilization ld q:  0
CYCLE:   2494000052 Utilization:  0
CYCLE:   2494000052 Utilization ld q:  0
CYCLE:   2494000052 Utilization st q:  0
CYCLE:   2494000052 RDMA total latency:          0
CYCLE:   2494000052 Utilization st q (incomplete):  0
CYCLE:   2494000052 WDMA bytes sent:          0
CYCLE:   2494000052 Utilization ex q:  0
CYCLE:   2494000052 Utilization ex q (incomplete):  0
CYCLE:   2494000052 Utilization st q (incomplete):  0
CYCLE:   2494000052 Utilization ld q (incomplete):  0
CYCLE:   2494000052 WDMA total latency:          0
CYCLE:   2494000052 Utilization ex q:  0
CYCLE:   2494000052 Utilization:  0
CYCLE:   2494000052 Utilization ex q (incomplete):  0
CYCLE:   2494500052 RDMA bytes rec:          0
CYCLE:   2494500052 RDMA total latency:          0
CYCLE:   2494500052 WDMA bytes sent:          0
CYCLE:   2494500052 WDMA total latency:          0
CYCLE:   2495000052 RDMA bytes rec:          0
CYCLE:   2495000052 RDMA total latency:          0
CYCLE:   2495000052 WDMA bytes sent:          0
CYCLE:   2495000052 WDMA total latency:          0
CYCLE:   2495500052 RDMA bytes rec:          0
CYCLE:   2495500052 RDMA total latency:          0
CYCLE:   2495500052 WDMA bytes sent:          0
CYCLE:   2495500052 WDMA total latency:          0
CYCLE:   2496000052 Utilization ld q (incomplete):  0
CYCLE:   2496000052 RDMA bytes rec:          0
CYCLE:   2496000052 Utilization st q:  0
CYCLE:   2496000052 Utilization ld q:  0
CYCLE:   2496000052 Utilization:  0
CYCLE:   2496000052 Utilization ld q:  0
CYCLE:   2496000052 Utilization st q:  0
CYCLE:   2496000052 RDMA total latency:          0
CYCLE:   2496000052 Utilization st q (incomplete):  0
CYCLE:   2496000052 WDMA bytes sent:          0
CYCLE:   2496000052 Utilization ex q:  0
CYCLE:   2496000052 Utilization ex q (incomplete):  0
CYCLE:   2496000052 Utilization st q (incomplete):  0
CYCLE:   2496000052 Utilization ld q (incomplete):  0
CYCLE:   2496000052 WDMA total latency:          0
CYCLE:   2496000052 Utilization ex q:  0
CYCLE:   2496000052 Utilization:  0
CYCLE:   2496000052 Utilization ex q (incomplete):  0
CYCLE:   2496500052 RDMA bytes rec:          0
CYCLE:   2496500052 RDMA total latency:          0
CYCLE:   2496500052 WDMA bytes sent:          0
CYCLE:   2496500052 WDMA total latency:          0
CYCLE:   2497000052 RDMA bytes rec:          0
CYCLE:   2497000052 RDMA total latency:          0
CYCLE:   2497000052 WDMA bytes sent:          0
CYCLE:   2497000052 WDMA total latency:          0
CYCLE:   2497500052 RDMA bytes rec:          0
CYCLE:   2497500052 RDMA total latency:          0
CYCLE:   2497500052 WDMA bytes sent:          0
CYCLE:   2497500052 WDMA total latency:          0
CYCLE:   2498000052 Utilization ld q (incomplete):  0
CYCLE:   2498000052 RDMA bytes rec:          0
CYCLE:   2498000052 Utilization st q:  0
CYCLE:   2498000052 Utilization ld q:  0
CYCLE:   2498000052 Utilization:  0
CYCLE:   2498000052 Utilization ld q:  0
CYCLE:   2498000052 Utilization st q:  0
CYCLE:   2498000052 RDMA total latency:          0
CYCLE:   2498000052 Utilization st q (incomplete):  0
CYCLE:   2498000052 WDMA bytes sent:          0
CYCLE:   2498000052 Utilization ex q:  0
CYCLE:   2498000052 Utilization ex q (incomplete):  0
CYCLE:   2498000052 Utilization st q (incomplete):  0
CYCLE:   2498000052 Utilization ld q (incomplete):  0
CYCLE:   2498000052 WDMA total latency:          0
CYCLE:   2498000052 Utilization ex q:  0
CYCLE:   2498000052 Utilization:  0
CYCLE:   2498000052 Utilization ex q (incomplete):  0
CYCLE:   2498500052 RDMA bytes rec:          0
CYCLE:   2498500052 RDMA total latency:          0
CYCLE:   2498500052 WDMA bytes sent:          0
CYCLE:   2498500052 WDMA total latency:          0
CYCLE:   2499000052 RDMA bytes rec:          0
CYCLE:   2499000052 RDMA total latency:          0
CYCLE:   2499000052 WDMA bytes sent:          0
CYCLE:   2499000052 WDMA total latency:          0
CYCLE:   2499500052 RDMA bytes rec:          0
CYCLE:   2499500052 RDMA total latency:          0
CYCLE:   2499500052 WDMA bytes sent:          0
CYCLE:   2499500052 WDMA total latency:          0
CYCLE:   2500000052 Utilization ld q (incomplete):  0
CYCLE:   2500000052 RDMA bytes rec:          0
CYCLE:   2500000052 Utilization st q:  0
CYCLE:   2500000052 Utilization ld q:  0
CYCLE:   2500000052 Utilization:  0
CYCLE:   2500000052 Utilization ld q:  0
CYCLE:   2500000052 Utilization st q:  0
CYCLE:   2500000052 RDMA total latency:          0
CYCLE:   2500000052 Utilization st q (incomplete):  0
CYCLE:   2500000052 WDMA bytes sent:          0
CYCLE:   2500000052 Utilization ex q:  0
CYCLE:   2500000052 Utilization ex q (incomplete):  0
CYCLE:   2500000052 Utilization st q (incomplete):  0
CYCLE:   2500000052 Utilization ld q (incomplete):  0
CYCLE:   2500000052 WDMA total latency:          0
CYCLE:   2500000052 Utilization ex q:  0
CYCLE:   2500000052 Utilization:  0
CYCLE:   2500000052 Utilization ex q (incomplete):  0
CYCLE:   2500500052 RDMA bytes rec:          0
CYCLE:   2500500052 RDMA total latency:          0
CYCLE:   2500500052 WDMA bytes sent:          0
CYCLE:   2500500052 WDMA total latency:          0
CYCLE:   2501000052 RDMA bytes rec:          0
CYCLE:   2501000052 RDMA total latency:          0
CYCLE:   2501000052 WDMA bytes sent:          0
CYCLE:   2501000052 WDMA total latency:          0
CYCLE:   2501500052 RDMA bytes rec:          0
CYCLE:   2501500052 RDMA total latency:          0
CYCLE:   2501500052 WDMA bytes sent:          0
CYCLE:   2501500052 WDMA total latency:          0
CYCLE:   2502000052 Utilization ld q (incomplete):  0
CYCLE:   2502000052 RDMA bytes rec:          0
CYCLE:   2502000052 Utilization st q:  0
CYCLE:   2502000052 Utilization ld q:  0
CYCLE:   2502000052 Utilization:  0
CYCLE:   2502000052 Utilization ld q:  0
CYCLE:   2502000052 Utilization st q:  0
CYCLE:   2502000052 RDMA total latency:          0
CYCLE:   2502000052 Utilization st q (incomplete):  0
CYCLE:   2502000052 WDMA bytes sent:          0
CYCLE:   2502000052 Utilization ex q:  0
CYCLE:   2502000052 Utilization ex q (incomplete):  0
CYCLE:   2502000052 Utilization st q (incomplete):  0
CYCLE:   2502000052 Utilization ld q (incomplete):  0
CYCLE:   2502000052 WDMA total latency:          0
CYCLE:   2502000052 Utilization ex q:  0
CYCLE:   2502000052 Utilization:  0
CYCLE:   2502000052 Utilization ex q (incomplete):  0
CYCLE:   2502500052 RDMA bytes rec:          0
CYCLE:   2502500052 RDMA total latency:          0
CYCLE:   2502500052 WDMA bytes sent:          0
CYCLE:   2502500052 WDMA total latency:          0
CYCLE:   2503000052 RDMA bytes rec:          0
CYCLE:   2503000052 RDMA total latency:          0
CYCLE:   2503000052 WDMA bytes sent:          0
CYCLE:   2503000052 WDMA total latency:          0
CYCLE:   2503500052 RDMA bytes rec:          0
CYCLE:   2503500052 RDMA total latency:          0
CYCLE:   2503500052 WDMA bytes sent:          0
CYCLE:   2503500052 WDMA total latency:          0
CYCLE:   2504000052 Utilization ld q (incomplete):  0
CYCLE:   2504000052 RDMA bytes rec:          0
CYCLE:   2504000052 Utilization st q:  0
CYCLE:   2504000052 Utilization ld q:  0
CYCLE:   2504000052 Utilization:  0
CYCLE:   2504000052 Utilization ld q:  0
CYCLE:   2504000052 Utilization st q:  0
CYCLE:   2504000052 RDMA total latency:          0
CYCLE:   2504000052 Utilization st q (incomplete):  0
CYCLE:   2504000052 WDMA bytes sent:          0
CYCLE:   2504000052 Utilization ex q:  0
CYCLE:   2504000052 Utilization ex q (incomplete):  0
CYCLE:   2504000052 Utilization st q (incomplete):  0
CYCLE:   2504000052 Utilization ld q (incomplete):  0
CYCLE:   2504000052 WDMA total latency:          0
CYCLE:   2504000052 Utilization ex q:  0
CYCLE:   2504000052 Utilization:  0
CYCLE:   2504000052 Utilization ex q (incomplete):  0
CYCLE:   2504500052 RDMA bytes rec:          0
CYCLE:   2504500052 RDMA total latency:          0
CYCLE:   2504500052 WDMA bytes sent:          0
CYCLE:   2504500052 WDMA total latency:          0
CYCLE:   2505000052 RDMA bytes rec:          0
CYCLE:   2505000052 RDMA total latency:          0
CYCLE:   2505000052 WDMA bytes sent:          0
CYCLE:   2505000052 WDMA total latency:          0
CYCLE:   2505500052 RDMA bytes rec:          0
CYCLE:   2505500052 RDMA total latency:          0
CYCLE:   2505500052 WDMA bytes sent:          0
CYCLE:   2505500052 WDMA total latency:          0
CYCLE:   2506000052 Utilization ld q (incomplete):  0
CYCLE:   2506000052 RDMA bytes rec:          0
CYCLE:   2506000052 Utilization st q:  0
CYCLE:   2506000052 Utilization ld q:  0
CYCLE:   2506000052 Utilization:  0
CYCLE:   2506000052 Utilization ld q:  0
CYCLE:   2506000052 Utilization st q:  0
CYCLE:   2506000052 RDMA total latency:          0
CYCLE:   2506000052 Utilization st q (incomplete):  0
CYCLE:   2506000052 WDMA bytes sent:          0
CYCLE:   2506000052 Utilization ex q:  0
CYCLE:   2506000052 Utilization ex q (incomplete):  0
CYCLE:   2506000052 Utilization st q (incomplete):  0
CYCLE:   2506000052 Utilization ld q (incomplete):  0
CYCLE:   2506000052 WDMA total latency:          0
CYCLE:   2506000052 Utilization ex q:  0
CYCLE:   2506000052 Utilization:  0
CYCLE:   2506000052 Utilization ex q (incomplete):  0
CYCLE:   2506500052 RDMA bytes rec:          0
CYCLE:   2506500052 RDMA total latency:          0
CYCLE:   2506500052 WDMA bytes sent:          0
CYCLE:   2506500052 WDMA total latency:          0
CYCLE:   2507000052 RDMA bytes rec:          0
CYCLE:   2507000052 RDMA total latency:          0
CYCLE:   2507000052 WDMA bytes sent:          0
CYCLE:   2507000052 WDMA total latency:          0
CYCLE:   2507500052 RDMA bytes rec:          0
CYCLE:   2507500052 RDMA total latency:          0
CYCLE:   2507500052 WDMA bytes sent:          0
CYCLE:   2507500052 WDMA total latency:          0
CYCLE:   2508000052 Utilization ld q (incomplete):  0
CYCLE:   2508000052 RDMA bytes rec:          0
CYCLE:   2508000052 Utilization st q:  0
CYCLE:   2508000052 Utilization ld q:  0
CYCLE:   2508000052 Utilization:  0
CYCLE:   2508000052 Utilization ld q:  0
CYCLE:   2508000052 Utilization st q:  0
CYCLE:   2508000052 RDMA total latency:          0
CYCLE:   2508000052 Utilization st q (incomplete):  0
CYCLE:   2508000052 WDMA bytes sent:          0
CYCLE:   2508000052 Utilization ex q:  0
CYCLE:   2508000052 Utilization ex q (incomplete):  0
CYCLE:   2508000052 Utilization st q (incomplete):  0
CYCLE:   2508000052 Utilization ld q (incomplete):  0
CYCLE:   2508000052 WDMA total latency:          0
CYCLE:   2508000052 Utilization ex q:  0
CYCLE:   2508000052 Utilization:  0
CYCLE:   2508000052 Utilization ex q (incomplete):  0
CYCLE:   2508500052 RDMA bytes rec:          0
CYCLE:   2508500052 RDMA total latency:          0
CYCLE:   2508500052 WDMA bytes sent:          0
CYCLE:   2508500052 WDMA total latency:          0
CYCLE:   2509000052 RDMA bytes rec:          0
CYCLE:   2509000052 RDMA total latency:          0
CYCLE:   2509000052 WDMA bytes sent:          0
CYCLE:   2509000052 WDMA total latency:          0
CYCLE:   2509500052 RDMA bytes rec:          0
CYCLE:   2509500052 RDMA total latency:          0
CYCLE:   2509500052 WDMA bytes sent:          0
CYCLE:   2509500052 WDMA total latency:          0
CYCLE:   2510000052 Utilization ld q (incomplete):  0
CYCLE:   2510000052 RDMA bytes rec:          0
CYCLE:   2510000052 Utilization st q:  0
CYCLE:   2510000052 Utilization ld q:  0
CYCLE:   2510000052 Utilization:  0
CYCLE:   2510000052 Utilization ld q:  0
CYCLE:   2510000052 Utilization st q:  0
CYCLE:   2510000052 RDMA total latency:          0
CYCLE:   2510000052 Utilization st q (incomplete):  0
CYCLE:   2510000052 WDMA bytes sent:          0
CYCLE:   2510000052 Utilization ex q:  0
CYCLE:   2510000052 Utilization ex q (incomplete):  0
CYCLE:   2510000052 Utilization st q (incomplete):  0
CYCLE:   2510000052 Utilization ld q (incomplete):  0
CYCLE:   2510000052 WDMA total latency:          0
CYCLE:   2510000052 Utilization ex q:  0
CYCLE:   2510000052 Utilization:  0
CYCLE:   2510000052 Utilization ex q (incomplete):  0
CYCLE:   2510500052 RDMA bytes rec:          0
CYCLE:   2510500052 RDMA total latency:          0
CYCLE:   2510500052 WDMA bytes sent:          0
CYCLE:   2510500052 WDMA total latency:          0
CYCLE:   2511000052 RDMA bytes rec:          0
CYCLE:   2511000052 RDMA total latency:          0
CYCLE:   2511000052 WDMA bytes sent:          0
CYCLE:   2511000052 WDMA total latency:          0
CYCLE:   2511500052 RDMA bytes rec:          0
CYCLE:   2511500052 RDMA total latency:          0
CYCLE:   2511500052 WDMA bytes sent:          0
CYCLE:   2511500052 WDMA total latency:          0
CYCLE:   2512000052 Utilization ld q (incomplete):  0
CYCLE:   2512000052 RDMA bytes rec:          0
CYCLE:   2512000052 Utilization st q:  0
CYCLE:   2512000052 Utilization ld q:  0
CYCLE:   2512000052 Utilization:  0
CYCLE:   2512000052 Utilization ld q:  0
CYCLE:   2512000052 Utilization st q:  0
CYCLE:   2512000052 RDMA total latency:          0
CYCLE:   2512000052 Utilization st q (incomplete):  0
CYCLE:   2512000052 WDMA bytes sent:          0
CYCLE:   2512000052 Utilization ex q:  0
CYCLE:   2512000052 Utilization ex q (incomplete):  0
CYCLE:   2512000052 Utilization st q (incomplete):  0
CYCLE:   2512000052 Utilization ld q (incomplete):  0
CYCLE:   2512000052 WDMA total latency:          0
CYCLE:   2512000052 Utilization ex q:  0
CYCLE:   2512000052 Utilization:  0
CYCLE:   2512000052 Utilization ex q (incomplete):  0
CYCLE:   2512500052 RDMA bytes rec:          0
CYCLE:   2512500052 RDMA total latency:          0
CYCLE:   2512500052 WDMA bytes sent:          0
CYCLE:   2512500052 WDMA total latency:          0
CYCLE:   2513000052 RDMA bytes rec:          0
CYCLE:   2513000052 RDMA total latency:          0
CYCLE:   2513000052 WDMA bytes sent:          0
CYCLE:   2513000052 WDMA total latency:          0
CYCLE:   2513500052 RDMA bytes rec:          0
CYCLE:   2513500052 RDMA total latency:          0
CYCLE:   2513500052 WDMA bytes sent:          0
CYCLE:   2513500052 WDMA total latency:          0
CYCLE:   2514000052 Utilization ld q (incomplete):  0
CYCLE:   2514000052 RDMA bytes rec:          0
CYCLE:   2514000052 Utilization st q:  0
CYCLE:   2514000052 Utilization ld q:  0
CYCLE:   2514000052 Utilization:  0
CYCLE:   2514000052 Utilization ld q:  0
CYCLE:   2514000052 Utilization st q:  0
CYCLE:   2514000052 RDMA total latency:          0
CYCLE:   2514000052 Utilization st q (incomplete):  0
CYCLE:   2514000052 WDMA bytes sent:          0
CYCLE:   2514000052 Utilization ex q:  0
CYCLE:   2514000052 Utilization ex q (incomplete):  0
CYCLE:   2514000052 Utilization st q (incomplete):  0
CYCLE:   2514000052 Utilization ld q (incomplete):  0
CYCLE:   2514000052 WDMA total latency:          0
CYCLE:   2514000052 Utilization ex q:  0
CYCLE:   2514000052 Utilization:  0
CYCLE:   2514000052 Utilization ex q (incomplete):  0
CYCLE:   2514500052 RDMA bytes rec:          0
CYCLE:   2514500052 RDMA total latency:          0
CYCLE:   2514500052 WDMA bytes sent:          0
CYCLE:   2514500052 WDMA total latency:          0
CYCLE:   2515000052 RDMA bytes rec:          0
CYCLE:   2515000052 RDMA total latency:          0
CYCLE:   2515000052 WDMA bytes sent:          0
CYCLE:   2515000052 WDMA total latency:          0
CYCLE:   2515500052 RDMA bytes rec:          0
CYCLE:   2515500052 RDMA total latency:          0
CYCLE:   2515500052 WDMA bytes sent:          0
CYCLE:   2515500052 WDMA total latency:          0
CYCLE:   2516000052 Utilization ld q (incomplete):  0
CYCLE:   2516000052 RDMA bytes rec:          0
CYCLE:   2516000052 Utilization st q:  0
CYCLE:   2516000052 Utilization ld q:  0
CYCLE:   2516000052 Utilization:  0
CYCLE:   2516000052 Utilization ld q:  0
CYCLE:   2516000052 Utilization st q:  0
CYCLE:   2516000052 RDMA total latency:          0
CYCLE:   2516000052 Utilization st q (incomplete):  0
CYCLE:   2516000052 WDMA bytes sent:          0
CYCLE:   2516000052 Utilization ex q:  0
CYCLE:   2516000052 Utilization ex q (incomplete):  0
CYCLE:   2516000052 Utilization st q (incomplete):  0
CYCLE:   2516000052 Utilization ld q (incomplete):  0
CYCLE:   2516000052 WDMA total latency:          0
CYCLE:   2516000052 Utilization ex q:  0
CYCLE:   2516000052 Utilization:  0
CYCLE:   2516000052 Utilization ex q (incomplete):  0
CYCLE:   2516500052 RDMA bytes rec:          0
CYCLE:   2516500052 RDMA total latency:          0
CYCLE:   2516500052 WDMA bytes sent:          0
CYCLE:   2516500052 WDMA total latency:          0
CYCLE:   2517000052 RDMA bytes rec:          0
CYCLE:   2517000052 RDMA total latency:          0
CYCLE:   2517000052 WDMA bytes sent:          0
CYCLE:   2517000052 WDMA total latency:          0
CYCLE:   2517500052 RDMA bytes rec:          0
CYCLE:   2517500052 RDMA total latency:          0
CYCLE:   2517500052 WDMA bytes sent:          0
CYCLE:   2517500052 WDMA total latency:          0
CYCLE:   2518000052 Utilization ld q (incomplete):  0
CYCLE:   2518000052 RDMA bytes rec:          0
CYCLE:   2518000052 Utilization st q:  0
CYCLE:   2518000052 Utilization ld q:  0
CYCLE:   2518000052 Utilization:  0
CYCLE:   2518000052 Utilization ld q:  0
CYCLE:   2518000052 Utilization st q:  0
CYCLE:   2518000052 RDMA total latency:          0
CYCLE:   2518000052 Utilization st q (incomplete):  0
CYCLE:   2518000052 WDMA bytes sent:          0
CYCLE:   2518000052 Utilization ex q:  0
CYCLE:   2518000052 Utilization ex q (incomplete):  0
CYCLE:   2518000052 Utilization st q (incomplete):  0
CYCLE:   2518000052 Utilization ld q (incomplete):  0
CYCLE:   2518000052 WDMA total latency:          0
CYCLE:   2518000052 Utilization ex q:  0
CYCLE:   2518000052 Utilization:  0
CYCLE:   2518000052 Utilization ex q (incomplete):  0
CYCLE:   2518500052 RDMA bytes rec:          0
CYCLE:   2518500052 RDMA total latency:          0
CYCLE:   2518500052 WDMA bytes sent:          0
CYCLE:   2518500052 WDMA total latency:          0
CYCLE:   2519000052 RDMA bytes rec:          0
CYCLE:   2519000052 RDMA total latency:          0
CYCLE:   2519000052 WDMA bytes sent:          0
CYCLE:   2519000052 WDMA total latency:          0
CYCLE:   2519500052 RDMA bytes rec:          0
CYCLE:   2519500052 RDMA total latency:          0
CYCLE:   2519500052 WDMA bytes sent:          0
CYCLE:   2519500052 WDMA total latency:          0
CYCLE:   2520000052 Utilization ld q (incomplete):  0
CYCLE:   2520000052 RDMA bytes rec:          0
CYCLE:   2520000052 Utilization st q:  0
CYCLE:   2520000052 Utilization ld q:  0
CYCLE:   2520000052 Utilization:  0
CYCLE:   2520000052 Utilization ld q:  0
CYCLE:   2520000052 Utilization st q:  0
CYCLE:   2520000052 RDMA total latency:          0
CYCLE:   2520000052 Utilization st q (incomplete):  0
CYCLE:   2520000052 WDMA bytes sent:          0
CYCLE:   2520000052 Utilization ex q:  0
CYCLE:   2520000052 Utilization ex q (incomplete):  0
CYCLE:   2520000052 Utilization st q (incomplete):  0
CYCLE:   2520000052 Utilization ld q (incomplete):  0
CYCLE:   2520000052 WDMA total latency:          0
CYCLE:   2520000052 Utilization ex q:  0
CYCLE:   2520000052 Utilization:  0
CYCLE:   2520000052 Utilization ex q (incomplete):  0
CYCLE:   2520500052 RDMA bytes rec:          0
CYCLE:   2520500052 RDMA total latency:          0
CYCLE:   2520500052 WDMA bytes sent:          0
CYCLE:   2520500052 WDMA total latency:          0
CYCLE:   2521000052 RDMA bytes rec:          0
CYCLE:   2521000052 RDMA total latency:          0
CYCLE:   2521000052 WDMA bytes sent:          0
CYCLE:   2521000052 WDMA total latency:          0
CYCLE:   2521500052 RDMA bytes rec:          0
CYCLE:   2521500052 RDMA total latency:          0
CYCLE:   2521500052 WDMA bytes sent:          0
CYCLE:   2521500052 WDMA total latency:          0
CYCLE:   2522000052 Utilization ld q (incomplete):  0
CYCLE:   2522000052 RDMA bytes rec:          0
CYCLE:   2522000052 Utilization st q:  0
CYCLE:   2522000052 Utilization ld q:  0
CYCLE:   2522000052 Utilization:  0
CYCLE:   2522000052 Utilization ld q:  0
CYCLE:   2522000052 Utilization st q:  0
CYCLE:   2522000052 RDMA total latency:          0
CYCLE:   2522000052 Utilization st q (incomplete):  0
CYCLE:   2522000052 WDMA bytes sent:          0
CYCLE:   2522000052 Utilization ex q:  0
CYCLE:   2522000052 Utilization ex q (incomplete):  0
CYCLE:   2522000052 Utilization st q (incomplete):  0
CYCLE:   2522000052 Utilization ld q (incomplete):  0
CYCLE:   2522000052 WDMA total latency:          0
CYCLE:   2522000052 Utilization ex q:  0
CYCLE:   2522000052 Utilization:  0
CYCLE:   2522000052 Utilization ex q (incomplete):  0
CYCLE:   2522500052 RDMA bytes rec:          0
CYCLE:   2522500052 RDMA total latency:          0
CYCLE:   2522500052 WDMA bytes sent:          0
CYCLE:   2522500052 WDMA total latency:          0
CYCLE:   2523000052 RDMA bytes rec:          0
CYCLE:   2523000052 RDMA total latency:          0
CYCLE:   2523000052 WDMA bytes sent:          0
CYCLE:   2523000052 WDMA total latency:          0
CYCLE:   2523500052 RDMA bytes rec:          0
CYCLE:   2523500052 RDMA total latency:          0
CYCLE:   2523500052 WDMA bytes sent:          0
CYCLE:   2523500052 WDMA total latency:          0
CYCLE:   2524000052 Utilization ld q (incomplete):  0
CYCLE:   2524000052 RDMA bytes rec:          0
CYCLE:   2524000052 Utilization st q:  0
CYCLE:   2524000052 Utilization ld q:  0
CYCLE:   2524000052 Utilization:  0
CYCLE:   2524000052 Utilization ld q:  0
CYCLE:   2524000052 Utilization st q:  0
CYCLE:   2524000052 RDMA total latency:          0
CYCLE:   2524000052 Utilization st q (incomplete):  0
CYCLE:   2524000052 WDMA bytes sent:          0
CYCLE:   2524000052 Utilization ex q:  0
CYCLE:   2524000052 Utilization ex q (incomplete):  0
CYCLE:   2524000052 Utilization st q (incomplete):  0
CYCLE:   2524000052 Utilization ld q (incomplete):  0
CYCLE:   2524000052 WDMA total latency:          0
CYCLE:   2524000052 Utilization ex q:  0
CYCLE:   2524000052 Utilization:  0
CYCLE:   2524000052 Utilization ex q (incomplete):  0
CYCLE:   2524500052 RDMA bytes rec:          0
CYCLE:   2524500052 RDMA total latency:          0
CYCLE:   2524500052 WDMA bytes sent:          0
CYCLE:   2524500052 WDMA total latency:          0
CYCLE:   2525000052 RDMA bytes rec:          0
CYCLE:   2525000052 RDMA total latency:          0
CYCLE:   2525000052 WDMA bytes sent:          0
CYCLE:   2525000052 WDMA total latency:          0
CYCLE:   2525500052 RDMA bytes rec:          0
CYCLE:   2525500052 RDMA total latency:          0
CYCLE:   2525500052 WDMA bytes sent:          0
CYCLE:   2525500052 WDMA total latency:          0
CYCLE:   2526000052 Utilization ld q (incomplete):  0
CYCLE:   2526000052 RDMA bytes rec:          0
CYCLE:   2526000052 Utilization st q:  0
CYCLE:   2526000052 Utilization ld q:  0
CYCLE:   2526000052 Utilization:  0
CYCLE:   2526000052 Utilization ld q:  0
CYCLE:   2526000052 Utilization st q:  0
CYCLE:   2526000052 RDMA total latency:          0
CYCLE:   2526000052 Utilization st q (incomplete):  0
CYCLE:   2526000052 WDMA bytes sent:          0
CYCLE:   2526000052 Utilization ex q:  0
CYCLE:   2526000052 Utilization ex q (incomplete):  0
CYCLE:   2526000052 Utilization st q (incomplete):  0
CYCLE:   2526000052 Utilization ld q (incomplete):  0
CYCLE:   2526000052 WDMA total latency:          0
CYCLE:   2526000052 Utilization ex q:  0
CYCLE:   2526000052 Utilization:  0
CYCLE:   2526000052 Utilization ex q (incomplete):  0
CYCLE:   2526500052 RDMA bytes rec:          0
CYCLE:   2526500052 RDMA total latency:          0
CYCLE:   2526500052 WDMA bytes sent:          0
CYCLE:   2526500052 WDMA total latency:          0
CYCLE:   2527000052 RDMA bytes rec:          0
CYCLE:   2527000052 RDMA total latency:          0
CYCLE:   2527000052 WDMA bytes sent:          0
CYCLE:   2527000052 WDMA total latency:          0
CYCLE:   2527500052 RDMA bytes rec:          0
CYCLE:   2527500052 RDMA total latency:          0
CYCLE:   2527500052 WDMA bytes sent:          0
CYCLE:   2527500052 WDMA total latency:          0
CYCLE:   2528000052 Utilization ld q (incomplete):  0
CYCLE:   2528000052 RDMA bytes rec:          0
CYCLE:   2528000052 Utilization st q:  0
CYCLE:   2528000052 Utilization ld q:  0
CYCLE:   2528000052 Utilization:  0
CYCLE:   2528000052 Utilization ld q:  0
CYCLE:   2528000052 Utilization st q:  0
CYCLE:   2528000052 RDMA total latency:          0
CYCLE:   2528000052 Utilization st q (incomplete):  0
CYCLE:   2528000052 WDMA bytes sent:          0
CYCLE:   2528000052 Utilization ex q:  0
CYCLE:   2528000052 Utilization ex q (incomplete):  0
CYCLE:   2528000052 Utilization st q (incomplete):  0
CYCLE:   2528000052 Utilization ld q (incomplete):  0
CYCLE:   2528000052 WDMA total latency:          0
CYCLE:   2528000052 Utilization ex q:  0
CYCLE:   2528000052 Utilization:  0
CYCLE:   2528000052 Utilization ex q (incomplete):  0
CYCLE:   2528500052 RDMA bytes rec:          0
CYCLE:   2528500052 RDMA total latency:          0
CYCLE:   2528500052 WDMA bytes sent:          0
CYCLE:   2528500052 WDMA total latency:          0
CYCLE:   2529000052 RDMA bytes rec:          0
CYCLE:   2529000052 RDMA total latency:          0
CYCLE:   2529000052 WDMA bytes sent:          0
CYCLE:   2529000052 WDMA total latency:          0
CYCLE:   2529500052 RDMA bytes rec:          0
CYCLE:   2529500052 RDMA total latency:          0
CYCLE:   2529500052 WDMA bytes sent:          0
CYCLE:   2529500052 WDMA total latency:          0
CYCLE:   2530000052 Utilization ld q (incomplete):  0
CYCLE:   2530000052 RDMA bytes rec:          0
CYCLE:   2530000052 Utilization st q:  0
CYCLE:   2530000052 Utilization ld q:  0
CYCLE:   2530000052 Utilization:  0
CYCLE:   2530000052 Utilization ld q:  0
CYCLE:   2530000052 Utilization st q:  0
CYCLE:   2530000052 RDMA total latency:          0
CYCLE:   2530000052 Utilization st q (incomplete):  0
CYCLE:   2530000052 WDMA bytes sent:          0
CYCLE:   2530000052 Utilization ex q:  0
CYCLE:   2530000052 Utilization ex q (incomplete):  0
CYCLE:   2530000052 Utilization st q (incomplete):  0
CYCLE:   2530000052 Utilization ld q (incomplete):  0
CYCLE:   2530000052 WDMA total latency:          0
CYCLE:   2530000052 Utilization ex q:  0
CYCLE:   2530000052 Utilization:  0
CYCLE:   2530000052 Utilization ex q (incomplete):  0
CYCLE:   2530500052 RDMA bytes rec:          0
CYCLE:   2530500052 RDMA total latency:          0
CYCLE:   2530500052 WDMA bytes sent:          0
CYCLE:   2530500052 WDMA total latency:          0
CYCLE:   2531000052 RDMA bytes rec:          0
CYCLE:   2531000052 RDMA total latency:          0
CYCLE:   2531000052 WDMA bytes sent:          0
CYCLE:   2531000052 WDMA total latency:          0
CYCLE:   2531500052 RDMA bytes rec:          0
CYCLE:   2531500052 RDMA total latency:          0
CYCLE:   2531500052 WDMA bytes sent:          0
CYCLE:   2531500052 WDMA total latency:          0
CYCLE:   2532000052 Utilization ld q (incomplete):  0
CYCLE:   2532000052 RDMA bytes rec:          0
CYCLE:   2532000052 Utilization st q:  0
CYCLE:   2532000052 Utilization ld q:  0
CYCLE:   2532000052 Utilization:  0
CYCLE:   2532000052 Utilization ld q:  0
CYCLE:   2532000052 Utilization st q:  0
CYCLE:   2532000052 RDMA total latency:          0
CYCLE:   2532000052 Utilization st q (incomplete):  0
CYCLE:   2532000052 WDMA bytes sent:          0
CYCLE:   2532000052 Utilization ex q:  0
CYCLE:   2532000052 Utilization ex q (incomplete):  0
CYCLE:   2532000052 Utilization st q (incomplete):  0
CYCLE:   2532000052 Utilization ld q (incomplete):  0
CYCLE:   2532000052 WDMA total latency:          0
CYCLE:   2532000052 Utilization ex q:  0
CYCLE:   2532000052 Utilization:  0
CYCLE:   2532000052 Utilization ex q (incomplete):  0
CYCLE:   2532500052 RDMA bytes rec:          0
CYCLE:   2532500052 RDMA total latency:          0
CYCLE:   2532500052 WDMA bytes sent:          0
CYCLE:   2532500052 WDMA total latency:          0
CYCLE:   2533000052 RDMA bytes rec:          0
CYCLE:   2533000052 RDMA total latency:          0
CYCLE:   2533000052 WDMA bytes sent:          0
CYCLE:   2533000052 WDMA total latency:          0
CYCLE:   2533500052 RDMA bytes rec:          0
CYCLE:   2533500052 RDMA total latency:          0
CYCLE:   2533500052 WDMA bytes sent:          0
CYCLE:   2533500052 WDMA total latency:          0
CYCLE:   2534000052 Utilization ld q (incomplete):  0
CYCLE:   2534000052 RDMA bytes rec:          0
CYCLE:   2534000052 Utilization st q:  0
CYCLE:   2534000052 Utilization ld q:  0
CYCLE:   2534000052 Utilization:  0
CYCLE:   2534000052 Utilization ld q:  0
CYCLE:   2534000052 Utilization st q:  0
CYCLE:   2534000052 RDMA total latency:          0
CYCLE:   2534000052 Utilization st q (incomplete):  0
CYCLE:   2534000052 WDMA bytes sent:          0
CYCLE:   2534000052 Utilization ex q:  0
CYCLE:   2534000052 Utilization ex q (incomplete):  0
CYCLE:   2534000052 Utilization st q (incomplete):  0
CYCLE:   2534000052 Utilization ld q (incomplete):  0
CYCLE:   2534000052 WDMA total latency:          0
CYCLE:   2534000052 Utilization ex q:  0
CYCLE:   2534000052 Utilization:  0
CYCLE:   2534000052 Utilization ex q (incomplete):  0
CYCLE:   2534500052 RDMA bytes rec:          0
CYCLE:   2534500052 RDMA total latency:          0
CYCLE:   2534500052 WDMA bytes sent:          0
CYCLE:   2534500052 WDMA total latency:          0
CYCLE:   2535000052 RDMA bytes rec:          0
CYCLE:   2535000052 RDMA total latency:          0
CYCLE:   2535000052 WDMA bytes sent:          0
CYCLE:   2535000052 WDMA total latency:          0
CYCLE:   2535500052 RDMA bytes rec:          0
CYCLE:   2535500052 RDMA total latency:          0
CYCLE:   2535500052 WDMA bytes sent:          0
CYCLE:   2535500052 WDMA total latency:          0
CYCLE:   2536000052 Utilization ld q (incomplete):  0
CYCLE:   2536000052 RDMA bytes rec:          0
CYCLE:   2536000052 Utilization st q:  0
CYCLE:   2536000052 Utilization ld q:  0
CYCLE:   2536000052 Utilization:  0
CYCLE:   2536000052 Utilization ld q:  0
CYCLE:   2536000052 Utilization st q:  0
CYCLE:   2536000052 RDMA total latency:          0
CYCLE:   2536000052 Utilization st q (incomplete):  0
CYCLE:   2536000052 WDMA bytes sent:          0
CYCLE:   2536000052 Utilization ex q:  0
CYCLE:   2536000052 Utilization ex q (incomplete):  0
CYCLE:   2536000052 Utilization st q (incomplete):  0
CYCLE:   2536000052 Utilization ld q (incomplete):  0
CYCLE:   2536000052 WDMA total latency:          0
CYCLE:   2536000052 Utilization ex q:  0
CYCLE:   2536000052 Utilization:  0
CYCLE:   2536000052 Utilization ex q (incomplete):  0
CYCLE:   2536500052 RDMA bytes rec:          0
CYCLE:   2536500052 RDMA total latency:          0
CYCLE:   2536500052 WDMA bytes sent:          0
CYCLE:   2536500052 WDMA total latency:          0
CYCLE:   2537000052 RDMA bytes rec:          0
CYCLE:   2537000052 RDMA total latency:          0
CYCLE:   2537000052 WDMA bytes sent:          0
CYCLE:   2537000052 WDMA total latency:          0
CYCLE:   2537500052 RDMA bytes rec:          0
CYCLE:   2537500052 RDMA total latency:          0
CYCLE:   2537500052 WDMA bytes sent:          0
CYCLE:   2537500052 WDMA total latency:          0
CYCLE:   2538000052 Utilization ld q (incomplete):  0
CYCLE:   2538000052 RDMA bytes rec:          0
CYCLE:   2538000052 Utilization st q:  0
CYCLE:   2538000052 Utilization ld q:  0
CYCLE:   2538000052 Utilization:  0
CYCLE:   2538000052 Utilization ld q:  0
CYCLE:   2538000052 Utilization st q:  0
CYCLE:   2538000052 RDMA total latency:          0
CYCLE:   2538000052 Utilization st q (incomplete):  0
CYCLE:   2538000052 WDMA bytes sent:          0
CYCLE:   2538000052 Utilization ex q:  0
CYCLE:   2538000052 Utilization ex q (incomplete):  0
CYCLE:   2538000052 Utilization st q (incomplete):  0
CYCLE:   2538000052 Utilization ld q (incomplete):  0
CYCLE:   2538000052 WDMA total latency:          0
CYCLE:   2538000052 Utilization ex q:  0
CYCLE:   2538000052 Utilization:  0
CYCLE:   2538000052 Utilization ex q (incomplete):  0
CYCLE:   2538500052 RDMA bytes rec:          0
CYCLE:   2538500052 RDMA total latency:          0
CYCLE:   2538500052 WDMA bytes sent:          0
CYCLE:   2538500052 WDMA total latency:          0
CYCLE:   2539000052 RDMA bytes rec:          0
CYCLE:   2539000052 RDMA total latency:          0
CYCLE:   2539000052 WDMA bytes sent:          0
CYCLE:   2539000052 WDMA total latency:          0
CYCLE:   2539500052 RDMA bytes rec:          0
CYCLE:   2539500052 RDMA total latency:          0
CYCLE:   2539500052 WDMA bytes sent:          0
CYCLE:   2539500052 WDMA total latency:          0
CYCLE:   2540000052 Utilization ld q (incomplete):  0
CYCLE:   2540000052 RDMA bytes rec:          0
CYCLE:   2540000052 Utilization st q:  0
CYCLE:   2540000052 Utilization ld q:  0
CYCLE:   2540000052 Utilization:  0
CYCLE:   2540000052 Utilization ld q:  0
CYCLE:   2540000052 Utilization st q:  0
CYCLE:   2540000052 RDMA total latency:          0
CYCLE:   2540000052 Utilization st q (incomplete):  0
CYCLE:   2540000052 WDMA bytes sent:          0
CYCLE:   2540000052 Utilization ex q:  0
CYCLE:   2540000052 Utilization ex q (incomplete):  0
CYCLE:   2540000052 Utilization st q (incomplete):  0
CYCLE:   2540000052 Utilization ld q (incomplete):  0
CYCLE:   2540000052 WDMA total latency:          0
CYCLE:   2540000052 Utilization ex q:  0
CYCLE:   2540000052 Utilization:  0
CYCLE:   2540000052 Utilization ex q (incomplete):  0
CYCLE:   2540500052 RDMA bytes rec:          0
CYCLE:   2540500052 RDMA total latency:          0
CYCLE:   2540500052 WDMA bytes sent:          0
CYCLE:   2540500052 WDMA total latency:          0
CYCLE:   2541000052 RDMA bytes rec:          0
CYCLE:   2541000052 RDMA total latency:          0
CYCLE:   2541000052 WDMA bytes sent:          0
CYCLE:   2541000052 WDMA total latency:          0
CYCLE:   2541500052 RDMA bytes rec:          0
CYCLE:   2541500052 RDMA total latency:          0
CYCLE:   2541500052 WDMA bytes sent:          0
CYCLE:   2541500052 WDMA total latency:          0
CYCLE:   2542000052 Utilization ld q (incomplete):  0
CYCLE:   2542000052 RDMA bytes rec:          0
CYCLE:   2542000052 Utilization st q:  0
CYCLE:   2542000052 Utilization ld q:  0
CYCLE:   2542000052 Utilization:  0
CYCLE:   2542000052 Utilization ld q:  0
CYCLE:   2542000052 Utilization st q:  0
CYCLE:   2542000052 RDMA total latency:          0
CYCLE:   2542000052 Utilization st q (incomplete):  0
CYCLE:   2542000052 WDMA bytes sent:          0
CYCLE:   2542000052 Utilization ex q:  0
CYCLE:   2542000052 Utilization ex q (incomplete):  0
CYCLE:   2542000052 Utilization st q (incomplete):  0
CYCLE:   2542000052 Utilization ld q (incomplete):  0
CYCLE:   2542000052 WDMA total latency:          0
CYCLE:   2542000052 Utilization ex q:  0
CYCLE:   2542000052 Utilization:  0
CYCLE:   2542000052 Utilization ex q (incomplete):  0
CYCLE:   2542500052 RDMA bytes rec:          0
CYCLE:   2542500052 RDMA total latency:          0
CYCLE:   2542500052 WDMA bytes sent:          0
CYCLE:   2542500052 WDMA total latency:          0
CYCLE:   2543000052 RDMA bytes rec:          0
CYCLE:   2543000052 RDMA total latency:          0
CYCLE:   2543000052 WDMA bytes sent:          0
CYCLE:   2543000052 WDMA total latency:          0
CYCLE:   2543500052 RDMA bytes rec:          0
CYCLE:   2543500052 RDMA total latency:          0
CYCLE:   2543500052 WDMA bytes sent:          0
CYCLE:   2543500052 WDMA total latency:          0
CYCLE:   2544000052 Utilization ld q (incomplete):  0
CYCLE:   2544000052 RDMA bytes rec:          0
CYCLE:   2544000052 Utilization st q:  0
CYCLE:   2544000052 Utilization ld q:  0
CYCLE:   2544000052 Utilization:  0
CYCLE:   2544000052 Utilization ld q:  0
CYCLE:   2544000052 Utilization st q:  0
CYCLE:   2544000052 RDMA total latency:          0
CYCLE:   2544000052 Utilization st q (incomplete):  0
CYCLE:   2544000052 WDMA bytes sent:          0
CYCLE:   2544000052 Utilization ex q:  0
CYCLE:   2544000052 Utilization ex q (incomplete):  0
CYCLE:   2544000052 Utilization st q (incomplete):  0
CYCLE:   2544000052 Utilization ld q (incomplete):  0
CYCLE:   2544000052 WDMA total latency:          0
CYCLE:   2544000052 Utilization ex q:  0
CYCLE:   2544000052 Utilization:  0
CYCLE:   2544000052 Utilization ex q (incomplete):  0
CYCLE:   2544500052 RDMA bytes rec:          0
CYCLE:   2544500052 RDMA total latency:          0
CYCLE:   2544500052 WDMA bytes sent:          0
CYCLE:   2544500052 WDMA total latency:          0
CYCLE:   2545000052 RDMA bytes rec:          0
CYCLE:   2545000052 RDMA total latency:          0
CYCLE:   2545000052 WDMA bytes sent:          0
CYCLE:   2545000052 WDMA total latency:          0
CYCLE:   2545500052 RDMA bytes rec:          0
CYCLE:   2545500052 RDMA total latency:          0
CYCLE:   2545500052 WDMA bytes sent:          0
CYCLE:   2545500052 WDMA total latency:          0
CYCLE:   2546000052 Utilization ld q (incomplete):  0
CYCLE:   2546000052 RDMA bytes rec:          0
CYCLE:   2546000052 Utilization st q:  0
CYCLE:   2546000052 Utilization ld q:  0
CYCLE:   2546000052 Utilization:  0
CYCLE:   2546000052 Utilization ld q:  0
CYCLE:   2546000052 Utilization st q:  0
CYCLE:   2546000052 RDMA total latency:          0
CYCLE:   2546000052 Utilization st q (incomplete):  0
CYCLE:   2546000052 WDMA bytes sent:          0
CYCLE:   2546000052 Utilization ex q:  0
CYCLE:   2546000052 Utilization ex q (incomplete):  0
CYCLE:   2546000052 Utilization st q (incomplete):  0
CYCLE:   2546000052 Utilization ld q (incomplete):  0
CYCLE:   2546000052 WDMA total latency:          0
CYCLE:   2546000052 Utilization ex q:  0
CYCLE:   2546000052 Utilization:  0
CYCLE:   2546000052 Utilization ex q (incomplete):  0
CYCLE:   2546500052 RDMA bytes rec:          0
CYCLE:   2546500052 RDMA total latency:          0
CYCLE:   2546500052 WDMA bytes sent:          0
CYCLE:   2546500052 WDMA total latency:          0
CYCLE:   2547000052 RDMA bytes rec:          0
CYCLE:   2547000052 RDMA total latency:          0
CYCLE:   2547000052 WDMA bytes sent:          0
CYCLE:   2547000052 WDMA total latency:          0
CYCLE:   2547500052 RDMA bytes rec:          0
CYCLE:   2547500052 RDMA total latency:          0
CYCLE:   2547500052 WDMA bytes sent:          0
CYCLE:   2547500052 WDMA total latency:          0
CYCLE:   2548000052 Utilization ld q (incomplete):  0
CYCLE:   2548000052 RDMA bytes rec:          0
CYCLE:   2548000052 Utilization st q:  0
CYCLE:   2548000052 Utilization ld q:  0
CYCLE:   2548000052 Utilization:  0
CYCLE:   2548000052 Utilization ld q:  0
CYCLE:   2548000052 Utilization st q:  0
CYCLE:   2548000052 RDMA total latency:          0
CYCLE:   2548000052 Utilization st q (incomplete):  0
CYCLE:   2548000052 WDMA bytes sent:          0
CYCLE:   2548000052 Utilization ex q:  0
CYCLE:   2548000052 Utilization ex q (incomplete):  0
CYCLE:   2548000052 Utilization st q (incomplete):  0
CYCLE:   2548000052 Utilization ld q (incomplete):  0
CYCLE:   2548000052 WDMA total latency:          0
CYCLE:   2548000052 Utilization ex q:  0
CYCLE:   2548000052 Utilization:  0
CYCLE:   2548000052 Utilization ex q (incomplete):  0
CYCLE:   2548500052 RDMA bytes rec:          0
CYCLE:   2548500052 RDMA total latency:          0
CYCLE:   2548500052 WDMA bytes sent:          0
CYCLE:   2548500052 WDMA total latency:          0
CYCLE:   2549000052 RDMA bytes rec:          0
CYCLE:   2549000052 RDMA total latency:          0
CYCLE:   2549000052 WDMA bytes sent:          0
CYCLE:   2549000052 WDMA total latency:          0
CYCLE:   2549500052 RDMA bytes rec:          0
CYCLE:   2549500052 RDMA total latency:          0
CYCLE:   2549500052 WDMA bytes sent:          0
CYCLE:   2549500052 WDMA total latency:          0
CYCLE:   2550000052 Utilization ld q (incomplete):  0
CYCLE:   2550000052 RDMA bytes rec:          0
CYCLE:   2550000052 Utilization st q:  0
CYCLE:   2550000052 Utilization ld q:  0
CYCLE:   2550000052 Utilization:  0
CYCLE:   2550000052 Utilization ld q:  0
CYCLE:   2550000052 Utilization st q:  0
CYCLE:   2550000052 RDMA total latency:          0
CYCLE:   2550000052 Utilization st q (incomplete):  0
CYCLE:   2550000052 WDMA bytes sent:          0
CYCLE:   2550000052 Utilization ex q:  0
CYCLE:   2550000052 Utilization ex q (incomplete):  0
CYCLE:   2550000052 Utilization st q (incomplete):  0
CYCLE:   2550000052 Utilization ld q (incomplete):  0
CYCLE:   2550000052 WDMA total latency:          0
CYCLE:   2550000052 Utilization ex q:  0
CYCLE:   2550000052 Utilization:  0
CYCLE:   2550000052 Utilization ex q (incomplete):  0
CYCLE:   2550500052 RDMA bytes rec:          0
CYCLE:   2550500052 RDMA total latency:          0
CYCLE:   2550500052 WDMA bytes sent:          0
CYCLE:   2550500052 WDMA total latency:          0
CYCLE:   2551000052 RDMA bytes rec:          0
CYCLE:   2551000052 RDMA total latency:          0
CYCLE:   2551000052 WDMA bytes sent:          0
CYCLE:   2551000052 WDMA total latency:          0
CYCLE:   2551500052 RDMA bytes rec:          0
CYCLE:   2551500052 RDMA total latency:          0
CYCLE:   2551500052 WDMA bytes sent:          0
CYCLE:   2551500052 WDMA total latency:          0
CYCLE:   2552000052 Utilization ld q (incomplete):  0
CYCLE:   2552000052 RDMA bytes rec:          0
CYCLE:   2552000052 Utilization st q:  0
CYCLE:   2552000052 Utilization ld q:  0
CYCLE:   2552000052 Utilization:  0
CYCLE:   2552000052 Utilization ld q:  0
CYCLE:   2552000052 Utilization st q:  0
CYCLE:   2552000052 RDMA total latency:          0
CYCLE:   2552000052 Utilization st q (incomplete):  0
CYCLE:   2552000052 WDMA bytes sent:          0
CYCLE:   2552000052 Utilization ex q:  0
CYCLE:   2552000052 Utilization ex q (incomplete):  0
CYCLE:   2552000052 Utilization st q (incomplete):  0
CYCLE:   2552000052 Utilization ld q (incomplete):  0
CYCLE:   2552000052 WDMA total latency:          0
CYCLE:   2552000052 Utilization ex q:  0
CYCLE:   2552000052 Utilization:  0
CYCLE:   2552000052 Utilization ex q (incomplete):  0
CYCLE:   2552500052 RDMA bytes rec:          0
CYCLE:   2552500052 RDMA total latency:          0
CYCLE:   2552500052 WDMA bytes sent:          0
CYCLE:   2552500052 WDMA total latency:          0
CYCLE:   2553000052 RDMA bytes rec:          0
CYCLE:   2553000052 RDMA total latency:          0
CYCLE:   2553000052 WDMA bytes sent:          0
CYCLE:   2553000052 WDMA total latency:          0
CYCLE:   2553500052 RDMA bytes rec:          0
CYCLE:   2553500052 RDMA total latency:          0
CYCLE:   2553500052 WDMA bytes sent:          0
CYCLE:   2553500052 WDMA total latency:          0
CYCLE:   2554000052 Utilization ld q (incomplete):  0
CYCLE:   2554000052 RDMA bytes rec:          0
CYCLE:   2554000052 Utilization st q:  0
CYCLE:   2554000052 Utilization ld q:  0
CYCLE:   2554000052 Utilization:  0
CYCLE:   2554000052 Utilization ld q:  0
CYCLE:   2554000052 Utilization st q:  0
CYCLE:   2554000052 RDMA total latency:          0
CYCLE:   2554000052 Utilization st q (incomplete):  0
CYCLE:   2554000052 WDMA bytes sent:          0
CYCLE:   2554000052 Utilization ex q:  0
CYCLE:   2554000052 Utilization ex q (incomplete):  0
CYCLE:   2554000052 Utilization st q (incomplete):  0
CYCLE:   2554000052 Utilization ld q (incomplete):  0
CYCLE:   2554000052 WDMA total latency:          0
CYCLE:   2554000052 Utilization ex q:  0
CYCLE:   2554000052 Utilization:  0
CYCLE:   2554000052 Utilization ex q (incomplete):  0
CYCLE:   2554500052 RDMA bytes rec:          0
CYCLE:   2554500052 RDMA total latency:          0
CYCLE:   2554500052 WDMA bytes sent:          0
CYCLE:   2554500052 WDMA total latency:          0
CYCLE:   2555000052 RDMA bytes rec:          0
CYCLE:   2555000052 RDMA total latency:          0
CYCLE:   2555000052 WDMA bytes sent:          0
CYCLE:   2555000052 WDMA total latency:          0
CYCLE:   2555500052 RDMA bytes rec:          0
CYCLE:   2555500052 RDMA total latency:          0
CYCLE:   2555500052 WDMA bytes sent:          0
CYCLE:   2555500052 WDMA total latency:          0
CYCLE:   2556000052 Utilization ld q (incomplete):  0
CYCLE:   2556000052 RDMA bytes rec:          0
CYCLE:   2556000052 Utilization st q:  0
CYCLE:   2556000052 Utilization ld q:  0
CYCLE:   2556000052 Utilization:  0
CYCLE:   2556000052 Utilization ld q:  0
CYCLE:   2556000052 Utilization st q:  0
CYCLE:   2556000052 RDMA total latency:          0
CYCLE:   2556000052 Utilization st q (incomplete):  0
CYCLE:   2556000052 WDMA bytes sent:          0
CYCLE:   2556000052 Utilization ex q:  0
CYCLE:   2556000052 Utilization ex q (incomplete):  0
CYCLE:   2556000052 Utilization st q (incomplete):  0
CYCLE:   2556000052 Utilization ld q (incomplete):  0
CYCLE:   2556000052 WDMA total latency:          0
CYCLE:   2556000052 Utilization ex q:  0
CYCLE:   2556000052 Utilization:  0
CYCLE:   2556000052 Utilization ex q (incomplete):  0
CYCLE:   2556500052 RDMA bytes rec:          0
CYCLE:   2556500052 RDMA total latency:          0
CYCLE:   2556500052 WDMA bytes sent:          0
CYCLE:   2556500052 WDMA total latency:          0
CYCLE:   2557000052 RDMA bytes rec:          0
CYCLE:   2557000052 RDMA total latency:          0
CYCLE:   2557000052 WDMA bytes sent:          0
CYCLE:   2557000052 WDMA total latency:          0
CYCLE:   2557500052 RDMA bytes rec:          0
CYCLE:   2557500052 RDMA total latency:          0
CYCLE:   2557500052 WDMA bytes sent:          0
CYCLE:   2557500052 WDMA total latency:          0
CYCLE:   2558000052 Utilization ld q (incomplete):  0
CYCLE:   2558000052 RDMA bytes rec:          0
CYCLE:   2558000052 Utilization st q:  0
CYCLE:   2558000052 Utilization ld q:  0
CYCLE:   2558000052 Utilization:  0
CYCLE:   2558000052 Utilization ld q:  0
CYCLE:   2558000052 Utilization st q:  0
CYCLE:   2558000052 RDMA total latency:          0
CYCLE:   2558000052 Utilization st q (incomplete):  0
CYCLE:   2558000052 WDMA bytes sent:          0
CYCLE:   2558000052 Utilization ex q:  0
CYCLE:   2558000052 Utilization ex q (incomplete):  0
CYCLE:   2558000052 Utilization st q (incomplete):  0
CYCLE:   2558000052 Utilization ld q (incomplete):  0
CYCLE:   2558000052 WDMA total latency:          0
CYCLE:   2558000052 Utilization ex q:  0
CYCLE:   2558000052 Utilization:  0
CYCLE:   2558000052 Utilization ex q (incomplete):  0
CYCLE:   2558500052 RDMA bytes rec:          0
CYCLE:   2558500052 RDMA total latency:          0
CYCLE:   2558500052 WDMA bytes sent:          0
CYCLE:   2558500052 WDMA total latency:          0
CYCLE:   2559000052 RDMA bytes rec:          0
CYCLE:   2559000052 RDMA total latency:          0
CYCLE:   2559000052 WDMA bytes sent:          0
CYCLE:   2559000052 WDMA total latency:          0
CYCLE:   2559500052 RDMA bytes rec:          0
CYCLE:   2559500052 RDMA total latency:          0
CYCLE:   2559500052 WDMA bytes sent:          0
CYCLE:   2559500052 WDMA total latency:          0
CYCLE:   2560000052 Utilization ld q (incomplete):  0
CYCLE:   2560000052 RDMA bytes rec:          0
CYCLE:   2560000052 Utilization st q:  0
CYCLE:   2560000052 Utilization ld q:  0
CYCLE:   2560000052 Utilization:  0
CYCLE:   2560000052 Utilization ld q:  0
CYCLE:   2560000052 Utilization st q:  0
CYCLE:   2560000052 RDMA total latency:          0
CYCLE:   2560000052 Utilization st q (incomplete):  0
CYCLE:   2560000052 WDMA bytes sent:          0
CYCLE:   2560000052 Utilization ex q:  0
CYCLE:   2560000052 Utilization ex q (incomplete):  0
CYCLE:   2560000052 Utilization st q (incomplete):  0
CYCLE:   2560000052 Utilization ld q (incomplete):  0
CYCLE:   2560000052 WDMA total latency:          0
CYCLE:   2560000052 Utilization ex q:  0
CYCLE:   2560000052 Utilization:  0
CYCLE:   2560000052 Utilization ex q (incomplete):  0
CYCLE:   2560500052 RDMA bytes rec:          0
CYCLE:   2560500052 RDMA total latency:          0
CYCLE:   2560500052 WDMA bytes sent:          0
CYCLE:   2560500052 WDMA total latency:          0
CYCLE:   2561000052 RDMA bytes rec:          0
CYCLE:   2561000052 RDMA total latency:          0
CYCLE:   2561000052 WDMA bytes sent:          0
CYCLE:   2561000052 WDMA total latency:          0
CYCLE:   2561500052 RDMA bytes rec:          0
CYCLE:   2561500052 RDMA total latency:          0
CYCLE:   2561500052 WDMA bytes sent:          0
CYCLE:   2561500052 WDMA total latency:          0
CYCLE:   2562000052 Utilization ld q (incomplete):  0
CYCLE:   2562000052 RDMA bytes rec:          0
CYCLE:   2562000052 Utilization st q:  0
CYCLE:   2562000052 Utilization ld q:  0
CYCLE:   2562000052 Utilization:  0
CYCLE:   2562000052 Utilization ld q:  0
CYCLE:   2562000052 Utilization st q:  0
CYCLE:   2562000052 RDMA total latency:          0
CYCLE:   2562000052 Utilization st q (incomplete):  0
CYCLE:   2562000052 WDMA bytes sent:          0
CYCLE:   2562000052 Utilization ex q:  0
CYCLE:   2562000052 Utilization ex q (incomplete):  0
CYCLE:   2562000052 Utilization st q (incomplete):  0
CYCLE:   2562000052 Utilization ld q (incomplete):  0
CYCLE:   2562000052 WDMA total latency:          0
CYCLE:   2562000052 Utilization ex q:  0
CYCLE:   2562000052 Utilization:  0
CYCLE:   2562000052 Utilization ex q (incomplete):  0
CYCLE:   2562500052 RDMA bytes rec:          0
CYCLE:   2562500052 RDMA total latency:          0
CYCLE:   2562500052 WDMA bytes sent:          0
CYCLE:   2562500052 WDMA total latency:          0
CYCLE:   2563000052 RDMA bytes rec:          0
CYCLE:   2563000052 RDMA total latency:          0
CYCLE:   2563000052 WDMA bytes sent:          0
CYCLE:   2563000052 WDMA total latency:          0
CYCLE:   2563500052 RDMA bytes rec:          0
CYCLE:   2563500052 RDMA total latency:          0
CYCLE:   2563500052 WDMA bytes sent:          0
CYCLE:   2563500052 WDMA total latency:          0
CYCLE:   2564000052 Utilization ld q (incomplete):  0
CYCLE:   2564000052 RDMA bytes rec:          0
CYCLE:   2564000052 Utilization st q:  0
CYCLE:   2564000052 Utilization ld q:  0
CYCLE:   2564000052 Utilization:  0
CYCLE:   2564000052 Utilization ld q:  0
CYCLE:   2564000052 Utilization st q:  0
CYCLE:   2564000052 RDMA total latency:          0
CYCLE:   2564000052 Utilization st q (incomplete):  0
CYCLE:   2564000052 WDMA bytes sent:          0
CYCLE:   2564000052 Utilization ex q:  0
CYCLE:   2564000052 Utilization ex q (incomplete):  0
CYCLE:   2564000052 Utilization st q (incomplete):  0
CYCLE:   2564000052 Utilization ld q (incomplete):  0
CYCLE:   2564000052 WDMA total latency:          0
CYCLE:   2564000052 Utilization ex q:  0
CYCLE:   2564000052 Utilization:  0
CYCLE:   2564000052 Utilization ex q (incomplete):  0
CYCLE:   2564500052 RDMA bytes rec:          0
CYCLE:   2564500052 RDMA total latency:          0
CYCLE:   2564500052 WDMA bytes sent:          0
CYCLE:   2564500052 WDMA total latency:          0
CYCLE:   2565000052 RDMA bytes rec:          0
CYCLE:   2565000052 RDMA total latency:          0
CYCLE:   2565000052 WDMA bytes sent:          0
CYCLE:   2565000052 WDMA total latency:          0
CYCLE:   2565500052 RDMA bytes rec:          0
CYCLE:   2565500052 RDMA total latency:          0
CYCLE:   2565500052 WDMA bytes sent:          0
CYCLE:   2565500052 WDMA total latency:          0
CYCLE:   2566000052 Utilization ld q (incomplete):  0
CYCLE:   2566000052 RDMA bytes rec:          0
CYCLE:   2566000052 Utilization st q:  0
CYCLE:   2566000052 Utilization ld q:  0
CYCLE:   2566000052 Utilization:  0
CYCLE:   2566000052 Utilization ld q:  0
CYCLE:   2566000052 Utilization st q:  0
CYCLE:   2566000052 RDMA total latency:          0
CYCLE:   2566000052 Utilization st q (incomplete):  0
CYCLE:   2566000052 WDMA bytes sent:          0
CYCLE:   2566000052 Utilization ex q:  0
CYCLE:   2566000052 Utilization ex q (incomplete):  0
CYCLE:   2566000052 Utilization st q (incomplete):  0
CYCLE:   2566000052 Utilization ld q (incomplete):  0
CYCLE:   2566000052 WDMA total latency:          0
CYCLE:   2566000052 Utilization ex q:  0
CYCLE:   2566000052 Utilization:  0
CYCLE:   2566000052 Utilization ex q (incomplete):  0
CYCLE:   2566500052 RDMA bytes rec:          0
CYCLE:   2566500052 RDMA total latency:          0
CYCLE:   2566500052 WDMA bytes sent:          0
CYCLE:   2566500052 WDMA total latency:          0
CYCLE:   2567000052 RDMA bytes rec:          0
CYCLE:   2567000052 RDMA total latency:          0
CYCLE:   2567000052 WDMA bytes sent:          0
CYCLE:   2567000052 WDMA total latency:          0
CYCLE:   2567500052 RDMA bytes rec:          0
CYCLE:   2567500052 RDMA total latency:          0
CYCLE:   2567500052 WDMA bytes sent:          0
CYCLE:   2567500052 WDMA total latency:          0
CYCLE:   2568000052 Utilization ld q (incomplete):  0
CYCLE:   2568000052 RDMA bytes rec:          0
CYCLE:   2568000052 Utilization st q:  0
CYCLE:   2568000052 Utilization ld q:  0
CYCLE:   2568000052 Utilization:  0
CYCLE:   2568000052 Utilization ld q:  0
CYCLE:   2568000052 Utilization st q:  0
CYCLE:   2568000052 RDMA total latency:          0
CYCLE:   2568000052 Utilization st q (incomplete):  0
CYCLE:   2568000052 WDMA bytes sent:          0
CYCLE:   2568000052 Utilization ex q:  0
CYCLE:   2568000052 Utilization ex q (incomplete):  0
CYCLE:   2568000052 Utilization st q (incomplete):  0
CYCLE:   2568000052 Utilization ld q (incomplete):  0
CYCLE:   2568000052 WDMA total latency:          0
CYCLE:   2568000052 Utilization ex q:  0
CYCLE:   2568000052 Utilization:  0
CYCLE:   2568000052 Utilization ex q (incomplete):  0
CYCLE:   2568500052 RDMA bytes rec:          0
CYCLE:   2568500052 RDMA total latency:          0
CYCLE:   2568500052 WDMA bytes sent:          0
CYCLE:   2568500052 WDMA total latency:          0
CYCLE:   2569000052 RDMA bytes rec:          0
CYCLE:   2569000052 RDMA total latency:          0
CYCLE:   2569000052 WDMA bytes sent:          0
CYCLE:   2569000052 WDMA total latency:          0
CYCLE:   2569500052 RDMA bytes rec:          0
CYCLE:   2569500052 RDMA total latency:          0
CYCLE:   2569500052 WDMA bytes sent:          0
CYCLE:   2569500052 WDMA total latency:          0
CYCLE:   2570000052 Utilization ld q (incomplete):  0
CYCLE:   2570000052 RDMA bytes rec:          0
CYCLE:   2570000052 Utilization st q:  0
CYCLE:   2570000052 Utilization ld q:  0
CYCLE:   2570000052 Utilization:  0
CYCLE:   2570000052 Utilization ld q:  0
CYCLE:   2570000052 Utilization st q:  0
CYCLE:   2570000052 RDMA total latency:          0
CYCLE:   2570000052 Utilization st q (incomplete):  0
CYCLE:   2570000052 WDMA bytes sent:          0
CYCLE:   2570000052 Utilization ex q:  0
CYCLE:   2570000052 Utilization ex q (incomplete):  0
CYCLE:   2570000052 Utilization st q (incomplete):  0
CYCLE:   2570000052 Utilization ld q (incomplete):  0
CYCLE:   2570000052 WDMA total latency:          0
CYCLE:   2570000052 Utilization ex q:  0
CYCLE:   2570000052 Utilization:  0
CYCLE:   2570000052 Utilization ex q (incomplete):  0
CYCLE:   2570500052 RDMA bytes rec:          0
CYCLE:   2570500052 RDMA total latency:          0
CYCLE:   2570500052 WDMA bytes sent:          0
CYCLE:   2570500052 WDMA total latency:          0
CYCLE:   2571000052 RDMA bytes rec:          0
CYCLE:   2571000052 RDMA total latency:          0
CYCLE:   2571000052 WDMA bytes sent:          0
CYCLE:   2571000052 WDMA total latency:          0
CYCLE:   2571500052 RDMA bytes rec:          0
CYCLE:   2571500052 RDMA total latency:          0
CYCLE:   2571500052 WDMA bytes sent:          0
CYCLE:   2571500052 WDMA total latency:          0
CYCLE:   2572000052 Utilization ld q (incomplete):  0
CYCLE:   2572000052 RDMA bytes rec:          0
CYCLE:   2572000052 Utilization st q:  0
CYCLE:   2572000052 Utilization ld q:  0
CYCLE:   2572000052 Utilization:  0
CYCLE:   2572000052 Utilization ld q:  0
CYCLE:   2572000052 Utilization st q:  0
CYCLE:   2572000052 RDMA total latency:          0
CYCLE:   2572000052 Utilization st q (incomplete):  0
CYCLE:   2572000052 WDMA bytes sent:          0
CYCLE:   2572000052 Utilization ex q:  0
CYCLE:   2572000052 Utilization ex q (incomplete):  0
CYCLE:   2572000052 Utilization st q (incomplete):  0
CYCLE:   2572000052 Utilization ld q (incomplete):  0
CYCLE:   2572000052 WDMA total latency:          0
CYCLE:   2572000052 Utilization ex q:  0
CYCLE:   2572000052 Utilization:  0
CYCLE:   2572000052 Utilization ex q (incomplete):  0
CYCLE:   2572500052 RDMA bytes rec:          0
CYCLE:   2572500052 RDMA total latency:          0
CYCLE:   2572500052 WDMA bytes sent:          0
CYCLE:   2572500052 WDMA total latency:          0
CYCLE:   2573000052 RDMA bytes rec:          0
CYCLE:   2573000052 RDMA total latency:          0
CYCLE:   2573000052 WDMA bytes sent:          0
CYCLE:   2573000052 WDMA total latency:          0
CYCLE:   2573500052 RDMA bytes rec:          0
CYCLE:   2573500052 RDMA total latency:          0
CYCLE:   2573500052 WDMA bytes sent:          0
CYCLE:   2573500052 WDMA total latency:          0
CYCLE:   2574000052 Utilization ld q (incomplete):  0
CYCLE:   2574000052 RDMA bytes rec:          0
CYCLE:   2574000052 Utilization st q:  0
CYCLE:   2574000052 Utilization ld q:  0
CYCLE:   2574000052 Utilization:  0
CYCLE:   2574000052 Utilization ld q:  0
CYCLE:   2574000052 Utilization st q:  0
CYCLE:   2574000052 RDMA total latency:          0
CYCLE:   2574000052 Utilization st q (incomplete):  0
CYCLE:   2574000052 WDMA bytes sent:          0
CYCLE:   2574000052 Utilization ex q:  0
CYCLE:   2574000052 Utilization ex q (incomplete):  0
CYCLE:   2574000052 Utilization st q (incomplete):  0
CYCLE:   2574000052 Utilization ld q (incomplete):  0
CYCLE:   2574000052 WDMA total latency:          0
CYCLE:   2574000052 Utilization ex q:  0
CYCLE:   2574000052 Utilization:  0
CYCLE:   2574000052 Utilization ex q (incomplete):  0
CYCLE:   2574500052 RDMA bytes rec:          0
CYCLE:   2574500052 RDMA total latency:          0
CYCLE:   2574500052 WDMA bytes sent:          0
CYCLE:   2574500052 WDMA total latency:          0
CYCLE:   2575000052 RDMA bytes rec:          0
CYCLE:   2575000052 RDMA total latency:          0
CYCLE:   2575000052 WDMA bytes sent:          0
CYCLE:   2575000052 WDMA total latency:          0
CYCLE:   2575500052 RDMA bytes rec:          0
CYCLE:   2575500052 RDMA total latency:          0
CYCLE:   2575500052 WDMA bytes sent:          0
CYCLE:   2575500052 WDMA total latency:          0
CYCLE:   2576000052 Utilization ld q (incomplete):  0
CYCLE:   2576000052 RDMA bytes rec:          0
CYCLE:   2576000052 Utilization st q:  0
CYCLE:   2576000052 Utilization ld q:  0
CYCLE:   2576000052 Utilization:  0
CYCLE:   2576000052 Utilization ld q:  0
CYCLE:   2576000052 Utilization st q:  0
CYCLE:   2576000052 RDMA total latency:          0
CYCLE:   2576000052 Utilization st q (incomplete):  0
CYCLE:   2576000052 WDMA bytes sent:          0
CYCLE:   2576000052 Utilization ex q:  0
CYCLE:   2576000052 Utilization ex q (incomplete):  0
CYCLE:   2576000052 Utilization st q (incomplete):  0
CYCLE:   2576000052 Utilization ld q (incomplete):  0
CYCLE:   2576000052 WDMA total latency:          0
CYCLE:   2576000052 Utilization ex q:  0
CYCLE:   2576000052 Utilization:  0
CYCLE:   2576000052 Utilization ex q (incomplete):  0
CYCLE:   2576500052 RDMA bytes rec:          0
CYCLE:   2576500052 RDMA total latency:          0
CYCLE:   2576500052 WDMA bytes sent:          0
CYCLE:   2576500052 WDMA total latency:          0
CYCLE:   2577000052 RDMA bytes rec:          0
CYCLE:   2577000052 RDMA total latency:          0
CYCLE:   2577000052 WDMA bytes sent:          0
CYCLE:   2577000052 WDMA total latency:          0
CYCLE:   2577500052 RDMA bytes rec:          0
CYCLE:   2577500052 RDMA total latency:          0
CYCLE:   2577500052 WDMA bytes sent:          0
CYCLE:   2577500052 WDMA total latency:          0
CYCLE:   2578000052 Utilization ld q (incomplete):  0
CYCLE:   2578000052 RDMA bytes rec:          0
CYCLE:   2578000052 Utilization st q:  0
CYCLE:   2578000052 Utilization ld q:  0
CYCLE:   2578000052 Utilization:  0
CYCLE:   2578000052 Utilization ld q:  0
CYCLE:   2578000052 Utilization st q:  0
CYCLE:   2578000052 RDMA total latency:          0
CYCLE:   2578000052 Utilization st q (incomplete):  0
CYCLE:   2578000052 WDMA bytes sent:          0
CYCLE:   2578000052 Utilization ex q:  0
CYCLE:   2578000052 Utilization ex q (incomplete):  0
CYCLE:   2578000052 Utilization st q (incomplete):  0
CYCLE:   2578000052 Utilization ld q (incomplete):  0
CYCLE:   2578000052 WDMA total latency:          0
CYCLE:   2578000052 Utilization ex q:  0
CYCLE:   2578000052 Utilization:  0
CYCLE:   2578000052 Utilization ex q (incomplete):  0
CYCLE:   2578500052 RDMA bytes rec:          0
CYCLE:   2578500052 RDMA total latency:          0
CYCLE:   2578500052 WDMA bytes sent:          0
CYCLE:   2578500052 WDMA total latency:          0
CYCLE:   2579000052 RDMA bytes rec:          0
CYCLE:   2579000052 RDMA total latency:          0
CYCLE:   2579000052 WDMA bytes sent:          0
CYCLE:   2579000052 WDMA total latency:          0
CYCLE:   2579500052 RDMA bytes rec:          0
CYCLE:   2579500052 RDMA total latency:          0
CYCLE:   2579500052 WDMA bytes sent:          0
CYCLE:   2579500052 WDMA total latency:          0
CYCLE:   2580000052 Utilization ld q (incomplete):  0
CYCLE:   2580000052 RDMA bytes rec:          0
CYCLE:   2580000052 Utilization st q:  0
CYCLE:   2580000052 Utilization ld q:  0
CYCLE:   2580000052 Utilization:  0
CYCLE:   2580000052 Utilization ld q:  0
CYCLE:   2580000052 Utilization st q:  0
CYCLE:   2580000052 RDMA total latency:          0
CYCLE:   2580000052 Utilization st q (incomplete):  0
CYCLE:   2580000052 WDMA bytes sent:          0
CYCLE:   2580000052 Utilization ex q:  0
CYCLE:   2580000052 Utilization ex q (incomplete):  0
CYCLE:   2580000052 Utilization st q (incomplete):  0
CYCLE:   2580000052 Utilization ld q (incomplete):  0
CYCLE:   2580000052 WDMA total latency:          0
CYCLE:   2580000052 Utilization ex q:  0
CYCLE:   2580000052 Utilization:  0
CYCLE:   2580000052 Utilization ex q (incomplete):  0
CYCLE:   2580500052 RDMA bytes rec:          0
CYCLE:   2580500052 RDMA total latency:          0
CYCLE:   2580500052 WDMA bytes sent:          0
CYCLE:   2580500052 WDMA total latency:          0
CYCLE:   2581000052 RDMA bytes rec:          0
CYCLE:   2581000052 RDMA total latency:          0
CYCLE:   2581000052 WDMA bytes sent:          0
CYCLE:   2581000052 WDMA total latency:          0
CYCLE:   2581500052 RDMA bytes rec:          0
CYCLE:   2581500052 RDMA total latency:          0
CYCLE:   2581500052 WDMA bytes sent:          0
CYCLE:   2581500052 WDMA total latency:          0
CYCLE:   2582000052 Utilization ld q (incomplete):  0
CYCLE:   2582000052 RDMA bytes rec:          0
CYCLE:   2582000052 Utilization st q:  0
CYCLE:   2582000052 Utilization ld q:  0
CYCLE:   2582000052 Utilization:  0
CYCLE:   2582000052 Utilization ld q:  0
CYCLE:   2582000052 Utilization st q:  0
CYCLE:   2582000052 RDMA total latency:          0
CYCLE:   2582000052 Utilization st q (incomplete):  0
CYCLE:   2582000052 WDMA bytes sent:          0
CYCLE:   2582000052 Utilization ex q:  0
CYCLE:   2582000052 Utilization ex q (incomplete):  0
CYCLE:   2582000052 Utilization st q (incomplete):  0
CYCLE:   2582000052 Utilization ld q (incomplete):  0
CYCLE:   2582000052 WDMA total latency:          0
CYCLE:   2582000052 Utilization ex q:  0
CYCLE:   2582000052 Utilization:  0
CYCLE:   2582000052 Utilization ex q (incomplete):  0
CYCLE:   2582500052 RDMA bytes rec:          0
CYCLE:   2582500052 RDMA total latency:          0
CYCLE:   2582500052 WDMA bytes sent:          0
CYCLE:   2582500052 WDMA total latency:          0
CYCLE:   2583000052 RDMA bytes rec:          0
CYCLE:   2583000052 RDMA total latency:          0
CYCLE:   2583000052 WDMA bytes sent:          0
CYCLE:   2583000052 WDMA total latency:          0
CYCLE:   2583500052 RDMA bytes rec:          0
CYCLE:   2583500052 RDMA total latency:          0
CYCLE:   2583500052 WDMA bytes sent:          0
CYCLE:   2583500052 WDMA total latency:          0
CYCLE:   2584000052 Utilization ld q (incomplete):  0
CYCLE:   2584000052 RDMA bytes rec:          0
CYCLE:   2584000052 Utilization st q:  0
CYCLE:   2584000052 Utilization ld q:  0
CYCLE:   2584000052 Utilization:  0
CYCLE:   2584000052 Utilization ld q:  0
CYCLE:   2584000052 Utilization st q:  0
CYCLE:   2584000052 RDMA total latency:          0
CYCLE:   2584000052 Utilization st q (incomplete):  0
CYCLE:   2584000052 WDMA bytes sent:          0
CYCLE:   2584000052 Utilization ex q:  0
CYCLE:   2584000052 Utilization ex q (incomplete):  0
CYCLE:   2584000052 Utilization st q (incomplete):  0
CYCLE:   2584000052 Utilization ld q (incomplete):  0
CYCLE:   2584000052 WDMA total latency:          0
CYCLE:   2584000052 Utilization ex q:  0
CYCLE:   2584000052 Utilization:  0
CYCLE:   2584000052 Utilization ex q (incomplete):  0
CYCLE:   2584500052 RDMA bytes rec:          0
CYCLE:   2584500052 RDMA total latency:          0
CYCLE:   2584500052 WDMA bytes sent:          0
CYCLE:   2584500052 WDMA total latency:          0
CYCLE:   2585000052 RDMA bytes rec:          0
CYCLE:   2585000052 RDMA total latency:          0
CYCLE:   2585000052 WDMA bytes sent:          0
CYCLE:   2585000052 WDMA total latency:          0
CYCLE:   2585500052 RDMA bytes rec:          0
CYCLE:   2585500052 RDMA total latency:          0
CYCLE:   2585500052 WDMA bytes sent:          0
CYCLE:   2585500052 WDMA total latency:          0
CYCLE:   2586000052 Utilization ld q (incomplete):  0
CYCLE:   2586000052 RDMA bytes rec:          0
CYCLE:   2586000052 Utilization st q:  0
CYCLE:   2586000052 Utilization ld q:  0
CYCLE:   2586000052 Utilization:  0
CYCLE:   2586000052 Utilization ld q:  0
CYCLE:   2586000052 Utilization st q:  0
CYCLE:   2586000052 RDMA total latency:          0
CYCLE:   2586000052 Utilization st q (incomplete):  0
CYCLE:   2586000052 WDMA bytes sent:          0
CYCLE:   2586000052 Utilization ex q:  0
CYCLE:   2586000052 Utilization ex q (incomplete):  0
CYCLE:   2586000052 Utilization st q (incomplete):  0
CYCLE:   2586000052 Utilization ld q (incomplete):  0
CYCLE:   2586000052 WDMA total latency:          0
CYCLE:   2586000052 Utilization ex q:  0
CYCLE:   2586000052 Utilization:  0
CYCLE:   2586000052 Utilization ex q (incomplete):  0
CYCLE:   2586500052 RDMA bytes rec:          0
CYCLE:   2586500052 RDMA total latency:          0
CYCLE:   2586500052 WDMA bytes sent:          0
CYCLE:   2586500052 WDMA total latency:          0
CYCLE:   2587000052 RDMA bytes rec:          0
CYCLE:   2587000052 RDMA total latency:          0
CYCLE:   2587000052 WDMA bytes sent:          0
CYCLE:   2587000052 WDMA total latency:          0
CYCLE:   2587500052 RDMA bytes rec:          0
CYCLE:   2587500052 RDMA total latency:          0
CYCLE:   2587500052 WDMA bytes sent:          0
CYCLE:   2587500052 WDMA total latency:          0
CYCLE:   2588000052 Utilization ld q (incomplete):  0
CYCLE:   2588000052 RDMA bytes rec:          0
CYCLE:   2588000052 Utilization st q:  0
CYCLE:   2588000052 Utilization ld q:  0
CYCLE:   2588000052 Utilization:  0
CYCLE:   2588000052 Utilization ld q:  0
CYCLE:   2588000052 Utilization st q:  0
CYCLE:   2588000052 RDMA total latency:          0
CYCLE:   2588000052 Utilization st q (incomplete):  0
CYCLE:   2588000052 WDMA bytes sent:          0
CYCLE:   2588000052 Utilization ex q:  0
CYCLE:   2588000052 Utilization ex q (incomplete):  0
CYCLE:   2588000052 Utilization st q (incomplete):  0
CYCLE:   2588000052 Utilization ld q (incomplete):  0
CYCLE:   2588000052 WDMA total latency:          0
CYCLE:   2588000052 Utilization ex q:  0
CYCLE:   2588000052 Utilization:  0
CYCLE:   2588000052 Utilization ex q (incomplete):  0
CYCLE:   2588500052 RDMA bytes rec:          0
CYCLE:   2588500052 RDMA total latency:          0
CYCLE:   2588500052 WDMA bytes sent:          0
CYCLE:   2588500052 WDMA total latency:          0
CYCLE:   2589000052 RDMA bytes rec:          0
CYCLE:   2589000052 RDMA total latency:          0
CYCLE:   2589000052 WDMA bytes sent:          0
CYCLE:   2589000052 WDMA total latency:          0
CYCLE:   2589500052 RDMA bytes rec:          0
CYCLE:   2589500052 RDMA total latency:          0
CYCLE:   2589500052 WDMA bytes sent:          0
CYCLE:   2589500052 WDMA total latency:          0
CYCLE:   2590000052 Utilization ld q (incomplete):  0
CYCLE:   2590000052 RDMA bytes rec:          0
CYCLE:   2590000052 Utilization st q:  0
CYCLE:   2590000052 Utilization ld q:  0
CYCLE:   2590000052 Utilization:  0
CYCLE:   2590000052 Utilization ld q:  0
CYCLE:   2590000052 Utilization st q:  0
CYCLE:   2590000052 RDMA total latency:          0
CYCLE:   2590000052 Utilization st q (incomplete):  0
CYCLE:   2590000052 WDMA bytes sent:          0
CYCLE:   2590000052 Utilization ex q:  0
CYCLE:   2590000052 Utilization ex q (incomplete):  0
CYCLE:   2590000052 Utilization st q (incomplete):  0
CYCLE:   2590000052 Utilization ld q (incomplete):  0
CYCLE:   2590000052 WDMA total latency:          0
CYCLE:   2590000052 Utilization ex q:  0
CYCLE:   2590000052 Utilization:  0
CYCLE:   2590000052 Utilization ex q (incomplete):  0
CYCLE:   2590500052 RDMA bytes rec:          0
CYCLE:   2590500052 RDMA total latency:          0
CYCLE:   2590500052 WDMA bytes sent:          0
CYCLE:   2590500052 WDMA total latency:          0
CYCLE:   2591000052 RDMA bytes rec:          0
CYCLE:   2591000052 RDMA total latency:          0
CYCLE:   2591000052 WDMA bytes sent:          0
CYCLE:   2591000052 WDMA total latency:          0
CYCLE:   2591500052 RDMA bytes rec:          0
CYCLE:   2591500052 RDMA total latency:          0
CYCLE:   2591500052 WDMA bytes sent:          0
CYCLE:   2591500052 WDMA total latency:          0
CYCLE:   2592000052 Utilization ld q (incomplete):  0
CYCLE:   2592000052 RDMA bytes rec:          0
CYCLE:   2592000052 Utilization st q:  0
CYCLE:   2592000052 Utilization ld q:  0
CYCLE:   2592000052 Utilization:  0
CYCLE:   2592000052 Utilization ld q:  0
CYCLE:   2592000052 Utilization st q:  0
CYCLE:   2592000052 RDMA total latency:          0
CYCLE:   2592000052 Utilization st q (incomplete):  0
CYCLE:   2592000052 WDMA bytes sent:          0
CYCLE:   2592000052 Utilization ex q:  0
CYCLE:   2592000052 Utilization ex q (incomplete):  0
CYCLE:   2592000052 Utilization st q (incomplete):  0
CYCLE:   2592000052 Utilization ld q (incomplete):  0
CYCLE:   2592000052 WDMA total latency:          0
CYCLE:   2592000052 Utilization ex q:  0
CYCLE:   2592000052 Utilization:  0
CYCLE:   2592000052 Utilization ex q (incomplete):  0
CYCLE:   2592500052 RDMA bytes rec:          0
CYCLE:   2592500052 RDMA total latency:          0
CYCLE:   2592500052 WDMA bytes sent:          0
CYCLE:   2592500052 WDMA total latency:          0
CYCLE:   2593000052 RDMA bytes rec:          0
CYCLE:   2593000052 RDMA total latency:          0
CYCLE:   2593000052 WDMA bytes sent:          0
CYCLE:   2593000052 WDMA total latency:          0
CYCLE:   2593500052 RDMA bytes rec:          0
CYCLE:   2593500052 RDMA total latency:          0
CYCLE:   2593500052 WDMA bytes sent:          0
CYCLE:   2593500052 WDMA total latency:          0
CYCLE:   2594000052 Utilization ld q (incomplete):  0
CYCLE:   2594000052 RDMA bytes rec:          0
CYCLE:   2594000052 Utilization st q:  0
CYCLE:   2594000052 Utilization ld q:  0
CYCLE:   2594000052 Utilization:  0
CYCLE:   2594000052 Utilization ld q:  0
CYCLE:   2594000052 Utilization st q:  0
CYCLE:   2594000052 RDMA total latency:          0
CYCLE:   2594000052 Utilization st q (incomplete):  0
CYCLE:   2594000052 WDMA bytes sent:          0
CYCLE:   2594000052 Utilization ex q:  0
CYCLE:   2594000052 Utilization ex q (incomplete):  0
CYCLE:   2594000052 Utilization st q (incomplete):  0
CYCLE:   2594000052 Utilization ld q (incomplete):  0
CYCLE:   2594000052 WDMA total latency:          0
CYCLE:   2594000052 Utilization ex q:  0
CYCLE:   2594000052 Utilization:  0
CYCLE:   2594000052 Utilization ex q (incomplete):  0
CYCLE:   2594500052 RDMA bytes rec:          0
CYCLE:   2594500052 RDMA total latency:          0
CYCLE:   2594500052 WDMA bytes sent:          0
CYCLE:   2594500052 WDMA total latency:          0
CYCLE:   2595000052 RDMA bytes rec:          0
CYCLE:   2595000052 RDMA total latency:          0
CYCLE:   2595000052 WDMA bytes sent:          0
CYCLE:   2595000052 WDMA total latency:          0
CYCLE:   2595500052 RDMA bytes rec:          0
CYCLE:   2595500052 RDMA total latency:          0
CYCLE:   2595500052 WDMA bytes sent:          0
CYCLE:   2595500052 WDMA total latency:          0
CYCLE:   2596000052 Utilization ld q (incomplete):  0
CYCLE:   2596000052 RDMA bytes rec:          0
CYCLE:   2596000052 Utilization st q:  0
CYCLE:   2596000052 Utilization ld q:  0
CYCLE:   2596000052 Utilization:  0
CYCLE:   2596000052 Utilization ld q:  0
CYCLE:   2596000052 Utilization st q:  0
CYCLE:   2596000052 RDMA total latency:          0
CYCLE:   2596000052 Utilization st q (incomplete):  0
CYCLE:   2596000052 WDMA bytes sent:          0
CYCLE:   2596000052 Utilization ex q:  0
CYCLE:   2596000052 Utilization ex q (incomplete):  0
CYCLE:   2596000052 Utilization st q (incomplete):  0
CYCLE:   2596000052 Utilization ld q (incomplete):  0
CYCLE:   2596000052 WDMA total latency:          0
CYCLE:   2596000052 Utilization ex q:  0
CYCLE:   2596000052 Utilization:  0
CYCLE:   2596000052 Utilization ex q (incomplete):  0
CYCLE:   2596500052 RDMA bytes rec:          0
CYCLE:   2596500052 RDMA total latency:          0
CYCLE:   2596500052 WDMA bytes sent:          0
CYCLE:   2596500052 WDMA total latency:          0
CYCLE:   2597000052 RDMA bytes rec:          0
CYCLE:   2597000052 RDMA total latency:          0
CYCLE:   2597000052 WDMA bytes sent:          0
CYCLE:   2597000052 WDMA total latency:          0
CYCLE:   2597500052 RDMA bytes rec:          0
CYCLE:   2597500052 RDMA total latency:          0
CYCLE:   2597500052 WDMA bytes sent:          0
CYCLE:   2597500052 WDMA total latency:          0
CYCLE:   2598000052 Utilization ld q (incomplete):  0
CYCLE:   2598000052 RDMA bytes rec:          0
CYCLE:   2598000052 Utilization st q:  0
CYCLE:   2598000052 Utilization ld q:  0
CYCLE:   2598000052 Utilization:  0
CYCLE:   2598000052 Utilization ld q:  0
CYCLE:   2598000052 Utilization st q:  0
CYCLE:   2598000052 RDMA total latency:          0
CYCLE:   2598000052 Utilization st q (incomplete):  0
CYCLE:   2598000052 WDMA bytes sent:          0
CYCLE:   2598000052 Utilization ex q:  0
CYCLE:   2598000052 Utilization ex q (incomplete):  0
CYCLE:   2598000052 Utilization st q (incomplete):  0
CYCLE:   2598000052 Utilization ld q (incomplete):  0
CYCLE:   2598000052 WDMA total latency:          0
CYCLE:   2598000052 Utilization ex q:  0
CYCLE:   2598000052 Utilization:  0
CYCLE:   2598000052 Utilization ex q (incomplete):  0
CYCLE:   2598500052 RDMA bytes rec:          0
CYCLE:   2598500052 RDMA total latency:          0
CYCLE:   2598500052 WDMA bytes sent:          0
CYCLE:   2598500052 WDMA total latency:          0
CYCLE:   2599000052 RDMA bytes rec:          0
CYCLE:   2599000052 RDMA total latency:          0
CYCLE:   2599000052 WDMA bytes sent:          0
CYCLE:   2599000052 WDMA total latency:          0
CYCLE:   2599500052 RDMA bytes rec:          0
CYCLE:   2599500052 RDMA total latency:          0
CYCLE:   2599500052 WDMA bytes sent:          0
CYCLE:   2599500052 WDMA total latency:          0
CYCLE:   2600000052 Utilization ld q (incomplete):  0
CYCLE:   2600000052 RDMA bytes rec:          0
CYCLE:   2600000052 Utilization st q:  0
CYCLE:   2600000052 Utilization ld q:  0
CYCLE:   2600000052 Utilization:  0
CYCLE:   2600000052 Utilization ld q:  0
CYCLE:   2600000052 Utilization st q:  0
CYCLE:   2600000052 RDMA total latency:          0
CYCLE:   2600000052 Utilization st q (incomplete):  0
CYCLE:   2600000052 WDMA bytes sent:          0
CYCLE:   2600000052 Utilization ex q:  0
CYCLE:   2600000052 Utilization ex q (incomplete):  0
CYCLE:   2600000052 Utilization st q (incomplete):  0
CYCLE:   2600000052 Utilization ld q (incomplete):  0
CYCLE:   2600000052 WDMA total latency:          0
CYCLE:   2600000052 Utilization ex q:  0
CYCLE:   2600000052 Utilization:  0
CYCLE:   2600000052 Utilization ex q (incomplete):  0
CYCLE:   2600500052 RDMA bytes rec:          0
CYCLE:   2600500052 RDMA total latency:          0
CYCLE:   2600500052 WDMA bytes sent:          0
CYCLE:   2600500052 WDMA total latency:          0
CYCLE:   2601000052 RDMA bytes rec:          0
CYCLE:   2601000052 RDMA total latency:          0
CYCLE:   2601000052 WDMA bytes sent:          0
CYCLE:   2601000052 WDMA total latency:          0
CYCLE:   2601500052 RDMA bytes rec:          0
CYCLE:   2601500052 RDMA total latency:          0
CYCLE:   2601500052 WDMA bytes sent:          0
CYCLE:   2601500052 WDMA total latency:          0
CYCLE:   2602000052 Utilization ld q (incomplete):  0
CYCLE:   2602000052 RDMA bytes rec:          0
CYCLE:   2602000052 Utilization st q:  0
CYCLE:   2602000052 Utilization ld q:  0
CYCLE:   2602000052 Utilization:  0
CYCLE:   2602000052 Utilization ld q:  0
CYCLE:   2602000052 Utilization st q:  0
CYCLE:   2602000052 RDMA total latency:          0
CYCLE:   2602000052 Utilization st q (incomplete):  0
CYCLE:   2602000052 WDMA bytes sent:          0
CYCLE:   2602000052 Utilization ex q:  0
CYCLE:   2602000052 Utilization ex q (incomplete):  0
CYCLE:   2602000052 Utilization st q (incomplete):  0
CYCLE:   2602000052 Utilization ld q (incomplete):  0
CYCLE:   2602000052 WDMA total latency:          0
CYCLE:   2602000052 Utilization ex q:  0
CYCLE:   2602000052 Utilization:  0
CYCLE:   2602000052 Utilization ex q (incomplete):  0
CYCLE:   2602500052 RDMA bytes rec:          0
CYCLE:   2602500052 RDMA total latency:          0
CYCLE:   2602500052 WDMA bytes sent:          0
CYCLE:   2602500052 WDMA total latency:          0
CYCLE:   2603000052 RDMA bytes rec:          0
CYCLE:   2603000052 RDMA total latency:          0
CYCLE:   2603000052 WDMA bytes sent:          0
CYCLE:   2603000052 WDMA total latency:          0
CYCLE:   2603500052 RDMA bytes rec:          0
CYCLE:   2603500052 RDMA total latency:          0
CYCLE:   2603500052 WDMA bytes sent:          0
CYCLE:   2603500052 WDMA total latency:          0
CYCLE:   2604000052 Utilization ld q (incomplete):  0
CYCLE:   2604000052 RDMA bytes rec:          0
CYCLE:   2604000052 Utilization st q:  0
CYCLE:   2604000052 Utilization ld q:  0
CYCLE:   2604000052 Utilization:  0
CYCLE:   2604000052 Utilization ld q:  0
CYCLE:   2604000052 Utilization st q:  0
CYCLE:   2604000052 RDMA total latency:          0
CYCLE:   2604000052 Utilization st q (incomplete):  0
CYCLE:   2604000052 WDMA bytes sent:          0
CYCLE:   2604000052 Utilization ex q:  0
CYCLE:   2604000052 Utilization ex q (incomplete):  0
CYCLE:   2604000052 Utilization st q (incomplete):  0
CYCLE:   2604000052 Utilization ld q (incomplete):  0
CYCLE:   2604000052 WDMA total latency:          0
CYCLE:   2604000052 Utilization ex q:  0
CYCLE:   2604000052 Utilization:  0
CYCLE:   2604000052 Utilization ex q (incomplete):  0
CYCLE:   2604500052 RDMA bytes rec:          0
CYCLE:   2604500052 RDMA total latency:          0
CYCLE:   2604500052 WDMA bytes sent:          0
CYCLE:   2604500052 WDMA total latency:          0
CYCLE:   2605000052 RDMA bytes rec:          0
CYCLE:   2605000052 RDMA total latency:          0
CYCLE:   2605000052 WDMA bytes sent:          0
CYCLE:   2605000052 WDMA total latency:          0
CYCLE:   2605500052 RDMA bytes rec:          0
CYCLE:   2605500052 RDMA total latency:          0
CYCLE:   2605500052 WDMA bytes sent:          0
CYCLE:   2605500052 WDMA total latency:          0
CYCLE:   2606000052 Utilization ld q (incomplete):  0
CYCLE:   2606000052 RDMA bytes rec:          0
CYCLE:   2606000052 Utilization st q:  0
CYCLE:   2606000052 Utilization ld q:  0
CYCLE:   2606000052 Utilization:  0
CYCLE:   2606000052 Utilization ld q:  0
CYCLE:   2606000052 Utilization st q:  0
CYCLE:   2606000052 RDMA total latency:          0
CYCLE:   2606000052 Utilization st q (incomplete):  0
CYCLE:   2606000052 WDMA bytes sent:          0
CYCLE:   2606000052 Utilization ex q:  0
CYCLE:   2606000052 Utilization ex q (incomplete):  0
CYCLE:   2606000052 Utilization st q (incomplete):  0
CYCLE:   2606000052 Utilization ld q (incomplete):  0
CYCLE:   2606000052 WDMA total latency:          0
CYCLE:   2606000052 Utilization ex q:  0
CYCLE:   2606000052 Utilization:  0
CYCLE:   2606000052 Utilization ex q (incomplete):  0
CYCLE:   2606500052 RDMA bytes rec:          0
CYCLE:   2606500052 RDMA total latency:          0
CYCLE:   2606500052 WDMA bytes sent:          0
CYCLE:   2606500052 WDMA total latency:          0
CYCLE:   2607000052 RDMA bytes rec:          0
CYCLE:   2607000052 RDMA total latency:          0
CYCLE:   2607000052 WDMA bytes sent:          0
CYCLE:   2607000052 WDMA total latency:          0
CYCLE:   2607500052 RDMA bytes rec:          0
CYCLE:   2607500052 RDMA total latency:          0
CYCLE:   2607500052 WDMA bytes sent:          0
CYCLE:   2607500052 WDMA total latency:          0
CYCLE:   2608000052 Utilization ld q (incomplete):  0
CYCLE:   2608000052 RDMA bytes rec:          0
CYCLE:   2608000052 Utilization st q:  0
CYCLE:   2608000052 Utilization ld q:  0
CYCLE:   2608000052 Utilization:  0
CYCLE:   2608000052 Utilization ld q:  0
CYCLE:   2608000052 Utilization st q:  0
CYCLE:   2608000052 RDMA total latency:          0
CYCLE:   2608000052 Utilization st q (incomplete):  0
CYCLE:   2608000052 WDMA bytes sent:          0
CYCLE:   2608000052 Utilization ex q:  0
CYCLE:   2608000052 Utilization ex q (incomplete):  0
CYCLE:   2608000052 Utilization st q (incomplete):  0
CYCLE:   2608000052 Utilization ld q (incomplete):  0
CYCLE:   2608000052 WDMA total latency:          0
CYCLE:   2608000052 Utilization ex q:  0
CYCLE:   2608000052 Utilization:  0
CYCLE:   2608000052 Utilization ex q (incomplete):  0
CYCLE:   2608500052 RDMA bytes rec:          0
CYCLE:   2608500052 RDMA total latency:          0
CYCLE:   2608500052 WDMA bytes sent:          0
CYCLE:   2608500052 WDMA total latency:          0
CYCLE:   2609000052 RDMA bytes rec:          0
CYCLE:   2609000052 RDMA total latency:          0
CYCLE:   2609000052 WDMA bytes sent:          0
CYCLE:   2609000052 WDMA total latency:          0
CYCLE:   2609500052 RDMA bytes rec:          0
CYCLE:   2609500052 RDMA total latency:          0
CYCLE:   2609500052 WDMA bytes sent:          0
CYCLE:   2609500052 WDMA total latency:          0
CYCLE:   2610000052 Utilization ld q (incomplete):  0
CYCLE:   2610000052 RDMA bytes rec:          0
CYCLE:   2610000052 Utilization st q:  0
CYCLE:   2610000052 Utilization ld q:  0
CYCLE:   2610000052 Utilization:  0
CYCLE:   2610000052 Utilization ld q:  0
CYCLE:   2610000052 Utilization st q:  0
CYCLE:   2610000052 RDMA total latency:          0
CYCLE:   2610000052 Utilization st q (incomplete):  0
CYCLE:   2610000052 WDMA bytes sent:          0
CYCLE:   2610000052 Utilization ex q:  0
CYCLE:   2610000052 Utilization ex q (incomplete):  0
CYCLE:   2610000052 Utilization st q (incomplete):  0
CYCLE:   2610000052 Utilization ld q (incomplete):  0
CYCLE:   2610000052 WDMA total latency:          0
CYCLE:   2610000052 Utilization ex q:  0
CYCLE:   2610000052 Utilization:  0
CYCLE:   2610000052 Utilization ex q (incomplete):  0
CYCLE:   2610500052 RDMA bytes rec:          0
CYCLE:   2610500052 RDMA total latency:          0
CYCLE:   2610500052 WDMA bytes sent:          0
CYCLE:   2610500052 WDMA total latency:          0
CYCLE:   2611000052 RDMA bytes rec:          0
CYCLE:   2611000052 RDMA total latency:          0
CYCLE:   2611000052 WDMA bytes sent:          0
CYCLE:   2611000052 WDMA total latency:          0
CYCLE:   2611500052 RDMA bytes rec:          0
CYCLE:   2611500052 RDMA total latency:          0
CYCLE:   2611500052 WDMA bytes sent:          0
CYCLE:   2611500052 WDMA total latency:          0
CYCLE:   2612000052 Utilization ld q (incomplete):  0
CYCLE:   2612000052 RDMA bytes rec:          0
CYCLE:   2612000052 Utilization st q:  0
CYCLE:   2612000052 Utilization ld q:  0
CYCLE:   2612000052 Utilization:  0
CYCLE:   2612000052 Utilization ld q:  0
CYCLE:   2612000052 Utilization st q:  0
CYCLE:   2612000052 RDMA total latency:          0
CYCLE:   2612000052 Utilization st q (incomplete):  0
CYCLE:   2612000052 WDMA bytes sent:          0
CYCLE:   2612000052 Utilization ex q:  0
CYCLE:   2612000052 Utilization ex q (incomplete):  0
CYCLE:   2612000052 Utilization st q (incomplete):  0
CYCLE:   2612000052 Utilization ld q (incomplete):  0
CYCLE:   2612000052 WDMA total latency:          0
CYCLE:   2612000052 Utilization ex q:  0
CYCLE:   2612000052 Utilization:  0
CYCLE:   2612000052 Utilization ex q (incomplete):  0
CYCLE:   2612500052 RDMA bytes rec:          0
CYCLE:   2612500052 RDMA total latency:          0
CYCLE:   2612500052 WDMA bytes sent:          0
CYCLE:   2612500052 WDMA total latency:          0
CYCLE:   2613000052 RDMA bytes rec:          0
CYCLE:   2613000052 RDMA total latency:          0
CYCLE:   2613000052 WDMA bytes sent:          0
CYCLE:   2613000052 WDMA total latency:          0
CYCLE:   2613500052 RDMA bytes rec:          0
CYCLE:   2613500052 RDMA total latency:          0
CYCLE:   2613500052 WDMA bytes sent:          0
CYCLE:   2613500052 WDMA total latency:          0
CYCLE:   2614000052 Utilization ld q (incomplete):  0
CYCLE:   2614000052 RDMA bytes rec:          0
CYCLE:   2614000052 Utilization st q:  0
CYCLE:   2614000052 Utilization ld q:  0
CYCLE:   2614000052 Utilization:  0
CYCLE:   2614000052 Utilization ld q:  0
CYCLE:   2614000052 Utilization st q:  0
CYCLE:   2614000052 RDMA total latency:          0
CYCLE:   2614000052 Utilization st q (incomplete):  0
CYCLE:   2614000052 WDMA bytes sent:          0
CYCLE:   2614000052 Utilization ex q:  0
CYCLE:   2614000052 Utilization ex q (incomplete):  0
CYCLE:   2614000052 Utilization st q (incomplete):  0
CYCLE:   2614000052 Utilization ld q (incomplete):  0
CYCLE:   2614000052 WDMA total latency:          0
CYCLE:   2614000052 Utilization ex q:  0
CYCLE:   2614000052 Utilization:  0
CYCLE:   2614000052 Utilization ex q (incomplete):  0
CYCLE:   2614500052 RDMA bytes rec:          0
CYCLE:   2614500052 RDMA total latency:          0
CYCLE:   2614500052 WDMA bytes sent:          0
CYCLE:   2614500052 WDMA total latency:          0
CYCLE:   2615000052 RDMA bytes rec:          0
CYCLE:   2615000052 RDMA total latency:          0
CYCLE:   2615000052 WDMA bytes sent:          0
CYCLE:   2615000052 WDMA total latency:          0
CYCLE:   2615500052 RDMA bytes rec:          0
CYCLE:   2615500052 RDMA total latency:          0
CYCLE:   2615500052 WDMA bytes sent:          0
CYCLE:   2615500052 WDMA total latency:          0
CYCLE:   2616000052 Utilization ld q (incomplete):  0
CYCLE:   2616000052 RDMA bytes rec:          0
CYCLE:   2616000052 Utilization st q:  0
CYCLE:   2616000052 Utilization ld q:  0
CYCLE:   2616000052 Utilization:  0
CYCLE:   2616000052 Utilization ld q:  0
CYCLE:   2616000052 Utilization st q:  0
CYCLE:   2616000052 RDMA total latency:          0
CYCLE:   2616000052 Utilization st q (incomplete):  0
CYCLE:   2616000052 WDMA bytes sent:          0
CYCLE:   2616000052 Utilization ex q:  0
CYCLE:   2616000052 Utilization ex q (incomplete):  0
CYCLE:   2616000052 Utilization st q (incomplete):  0
CYCLE:   2616000052 Utilization ld q (incomplete):  0
CYCLE:   2616000052 WDMA total latency:          0
CYCLE:   2616000052 Utilization ex q:  0
CYCLE:   2616000052 Utilization:  0
CYCLE:   2616000052 Utilization ex q (incomplete):  0
CYCLE:   2616500052 RDMA bytes rec:          0
CYCLE:   2616500052 RDMA total latency:          0
CYCLE:   2616500052 WDMA bytes sent:          0
CYCLE:   2616500052 WDMA total latency:          0
CYCLE:   2617000052 RDMA bytes rec:          0
CYCLE:   2617000052 RDMA total latency:          0
CYCLE:   2617000052 WDMA bytes sent:          0
CYCLE:   2617000052 WDMA total latency:          0
CYCLE:   2617500052 RDMA bytes rec:          0
CYCLE:   2617500052 RDMA total latency:          0
CYCLE:   2617500052 WDMA bytes sent:          0
CYCLE:   2617500052 WDMA total latency:          0
CYCLE:   2618000052 Utilization ld q (incomplete):  0
CYCLE:   2618000052 RDMA bytes rec:          0
CYCLE:   2618000052 Utilization st q:  0
CYCLE:   2618000052 Utilization ld q:  0
CYCLE:   2618000052 Utilization:  0
CYCLE:   2618000052 Utilization ld q:  0
CYCLE:   2618000052 Utilization st q:  0
CYCLE:   2618000052 RDMA total latency:          0
CYCLE:   2618000052 Utilization st q (incomplete):  0
CYCLE:   2618000052 WDMA bytes sent:          0
CYCLE:   2618000052 Utilization ex q:  0
CYCLE:   2618000052 Utilization ex q (incomplete):  0
CYCLE:   2618000052 Utilization st q (incomplete):  0
CYCLE:   2618000052 Utilization ld q (incomplete):  0
CYCLE:   2618000052 WDMA total latency:          0
CYCLE:   2618000052 Utilization ex q:  0
CYCLE:   2618000052 Utilization:  0
CYCLE:   2618000052 Utilization ex q (incomplete):  0
CYCLE:   2618500052 RDMA bytes rec:          0
CYCLE:   2618500052 RDMA total latency:          0
CYCLE:   2618500052 WDMA bytes sent:          0
CYCLE:   2618500052 WDMA total latency:          0
CYCLE:   2619000052 RDMA bytes rec:          0
CYCLE:   2619000052 RDMA total latency:          0
CYCLE:   2619000052 WDMA bytes sent:          0
CYCLE:   2619000052 WDMA total latency:          0
CYCLE:   2619500052 RDMA bytes rec:          0
CYCLE:   2619500052 RDMA total latency:          0
CYCLE:   2619500052 WDMA bytes sent:          0
CYCLE:   2619500052 WDMA total latency:          0
CYCLE:   2620000052 Utilization ld q (incomplete):  0
CYCLE:   2620000052 RDMA bytes rec:          0
CYCLE:   2620000052 Utilization st q:  0
CYCLE:   2620000052 Utilization ld q:  0
CYCLE:   2620000052 Utilization:  0
CYCLE:   2620000052 Utilization ld q:  0
CYCLE:   2620000052 Utilization st q:  0
CYCLE:   2620000052 RDMA total latency:          0
CYCLE:   2620000052 Utilization st q (incomplete):  0
CYCLE:   2620000052 WDMA bytes sent:          0
CYCLE:   2620000052 Utilization ex q:  0
CYCLE:   2620000052 Utilization ex q (incomplete):  0
CYCLE:   2620000052 Utilization st q (incomplete):  0
CYCLE:   2620000052 Utilization ld q (incomplete):  0
CYCLE:   2620000052 WDMA total latency:          0
CYCLE:   2620000052 Utilization ex q:  0
CYCLE:   2620000052 Utilization:  0
CYCLE:   2620000052 Utilization ex q (incomplete):  0
CYCLE:   2620500052 RDMA bytes rec:          0
CYCLE:   2620500052 RDMA total latency:          0
CYCLE:   2620500052 WDMA bytes sent:          0
CYCLE:   2620500052 WDMA total latency:          0
CYCLE:   2621000052 RDMA bytes rec:          0
CYCLE:   2621000052 RDMA total latency:          0
CYCLE:   2621000052 WDMA bytes sent:          0
CYCLE:   2621000052 WDMA total latency:          0
CYCLE:   2621500052 RDMA bytes rec:          0
CYCLE:   2621500052 RDMA total latency:          0
CYCLE:   2621500052 WDMA bytes sent:          0
CYCLE:   2621500052 WDMA total latency:          0
CYCLE:   2622000052 Utilization ld q (incomplete):  0
CYCLE:   2622000052 RDMA bytes rec:          0
CYCLE:   2622000052 Utilization st q:  0
CYCLE:   2622000052 Utilization ld q:  0
CYCLE:   2622000052 Utilization:  0
CYCLE:   2622000052 Utilization ld q:  0
CYCLE:   2622000052 Utilization st q:  0
CYCLE:   2622000052 RDMA total latency:          0
CYCLE:   2622000052 Utilization st q (incomplete):  0
CYCLE:   2622000052 WDMA bytes sent:          0
CYCLE:   2622000052 Utilization ex q:  0
CYCLE:   2622000052 Utilization ex q (incomplete):  0
CYCLE:   2622000052 Utilization st q (incomplete):  0
CYCLE:   2622000052 Utilization ld q (incomplete):  0
CYCLE:   2622000052 WDMA total latency:          0
CYCLE:   2622000052 Utilization ex q:  0
CYCLE:   2622000052 Utilization:  0
CYCLE:   2622000052 Utilization ex q (incomplete):  0
CYCLE:   2622500052 RDMA bytes rec:          0
CYCLE:   2622500052 RDMA total latency:          0
CYCLE:   2622500052 WDMA bytes sent:          0
CYCLE:   2622500052 WDMA total latency:          0
CYCLE:   2623000052 RDMA bytes rec:          0
CYCLE:   2623000052 RDMA total latency:          0
CYCLE:   2623000052 WDMA bytes sent:          0
CYCLE:   2623000052 WDMA total latency:          0
CYCLE:   2623500052 RDMA bytes rec:          0
CYCLE:   2623500052 RDMA total latency:          0
CYCLE:   2623500052 WDMA bytes sent:          0
CYCLE:   2623500052 WDMA total latency:          0
CYCLE:   2624000052 Utilization ld q (incomplete):  0
CYCLE:   2624000052 RDMA bytes rec:          0
CYCLE:   2624000052 Utilization st q:  0
CYCLE:   2624000052 Utilization ld q:  0
CYCLE:   2624000052 Utilization:  0
CYCLE:   2624000052 Utilization ld q:  0
CYCLE:   2624000052 Utilization st q:  0
CYCLE:   2624000052 RDMA total latency:          0
CYCLE:   2624000052 Utilization st q (incomplete):  0
CYCLE:   2624000052 WDMA bytes sent:          0
CYCLE:   2624000052 Utilization ex q:  0
CYCLE:   2624000052 Utilization ex q (incomplete):  0
CYCLE:   2624000052 Utilization st q (incomplete):  0
CYCLE:   2624000052 Utilization ld q (incomplete):  0
CYCLE:   2624000052 WDMA total latency:          0
CYCLE:   2624000052 Utilization ex q:  0
CYCLE:   2624000052 Utilization:  0
CYCLE:   2624000052 Utilization ex q (incomplete):  0
CYCLE:   2624500052 RDMA bytes rec:          0
CYCLE:   2624500052 RDMA total latency:          0
CYCLE:   2624500052 WDMA bytes sent:          0
CYCLE:   2624500052 WDMA total latency:          0
CYCLE:   2625000052 RDMA bytes rec:          0
CYCLE:   2625000052 RDMA total latency:          0
CYCLE:   2625000052 WDMA bytes sent:          0
CYCLE:   2625000052 WDMA total latency:          0
CYCLE:   2625500052 RDMA bytes rec:          0
CYCLE:   2625500052 RDMA total latency:          0
CYCLE:   2625500052 WDMA bytes sent:          0
CYCLE:   2625500052 WDMA total latency:          0
CYCLE:   2626000052 Utilization ld q (incomplete):  0
CYCLE:   2626000052 RDMA bytes rec:          0
CYCLE:   2626000052 Utilization st q:  0
CYCLE:   2626000052 Utilization ld q:  0
CYCLE:   2626000052 Utilization:  0
CYCLE:   2626000052 Utilization ld q:  0
CYCLE:   2626000052 Utilization st q:  0
CYCLE:   2626000052 RDMA total latency:          0
CYCLE:   2626000052 Utilization st q (incomplete):  0
CYCLE:   2626000052 WDMA bytes sent:          0
CYCLE:   2626000052 Utilization ex q:  0
CYCLE:   2626000052 Utilization ex q (incomplete):  0
CYCLE:   2626000052 Utilization st q (incomplete):  0
CYCLE:   2626000052 Utilization ld q (incomplete):  0
CYCLE:   2626000052 WDMA total latency:          0
CYCLE:   2626000052 Utilization ex q:  0
CYCLE:   2626000052 Utilization:  0
CYCLE:   2626000052 Utilization ex q (incomplete):  0
CYCLE:   2626500052 RDMA bytes rec:          0
CYCLE:   2626500052 RDMA total latency:          0
CYCLE:   2626500052 WDMA bytes sent:          0
CYCLE:   2626500052 WDMA total latency:          0
CYCLE:   2627000052 RDMA bytes rec:          0
CYCLE:   2627000052 RDMA total latency:          0
CYCLE:   2627000052 WDMA bytes sent:          0
CYCLE:   2627000052 WDMA total latency:          0
CYCLE:   2627500052 RDMA bytes rec:          0
CYCLE:   2627500052 RDMA total latency:          0
CYCLE:   2627500052 WDMA bytes sent:          0
CYCLE:   2627500052 WDMA total latency:          0
CYCLE:   2628000052 Utilization ld q (incomplete):  0
CYCLE:   2628000052 RDMA bytes rec:          0
CYCLE:   2628000052 Utilization st q:  0
CYCLE:   2628000052 Utilization ld q:  0
CYCLE:   2628000052 Utilization:  0
CYCLE:   2628000052 Utilization ld q:  0
CYCLE:   2628000052 Utilization st q:  0
CYCLE:   2628000052 RDMA total latency:          0
CYCLE:   2628000052 Utilization st q (incomplete):  0
CYCLE:   2628000052 WDMA bytes sent:          0
CYCLE:   2628000052 Utilization ex q:  0
CYCLE:   2628000052 Utilization ex q (incomplete):  0
CYCLE:   2628000052 Utilization st q (incomplete):  0
CYCLE:   2628000052 Utilization ld q (incomplete):  0
CYCLE:   2628000052 WDMA total latency:          0
CYCLE:   2628000052 Utilization ex q:  0
CYCLE:   2628000052 Utilization:  0
CYCLE:   2628000052 Utilization ex q (incomplete):  0
CYCLE:   2628500052 RDMA bytes rec:          0
CYCLE:   2628500052 RDMA total latency:          0
CYCLE:   2628500052 WDMA bytes sent:          0
CYCLE:   2628500052 WDMA total latency:          0
CYCLE:   2629000052 RDMA bytes rec:          0
CYCLE:   2629000052 RDMA total latency:          0
CYCLE:   2629000052 WDMA bytes sent:          0
CYCLE:   2629000052 WDMA total latency:          0
CYCLE:   2629500052 RDMA bytes rec:          0
CYCLE:   2629500052 RDMA total latency:          0
CYCLE:   2629500052 WDMA bytes sent:          0
CYCLE:   2629500052 WDMA total latency:          0
CYCLE:   2630000052 Utilization ld q (incomplete):  0
CYCLE:   2630000052 RDMA bytes rec:          0
CYCLE:   2630000052 Utilization st q:  0
CYCLE:   2630000052 Utilization ld q:  0
CYCLE:   2630000052 Utilization:  0
CYCLE:   2630000052 Utilization ld q:  0
CYCLE:   2630000052 Utilization st q:  0
CYCLE:   2630000052 RDMA total latency:          0
CYCLE:   2630000052 Utilization st q (incomplete):  0
CYCLE:   2630000052 WDMA bytes sent:          0
CYCLE:   2630000052 Utilization ex q:  0
CYCLE:   2630000052 Utilization ex q (incomplete):  0
CYCLE:   2630000052 Utilization st q (incomplete):  0
CYCLE:   2630000052 Utilization ld q (incomplete):  0
CYCLE:   2630000052 WDMA total latency:          0
CYCLE:   2630000052 Utilization ex q:  0
CYCLE:   2630000052 Utilization:  0
CYCLE:   2630000052 Utilization ex q (incomplete):  0
CYCLE:   2630500052 RDMA bytes rec:          0
CYCLE:   2630500052 RDMA total latency:          0
CYCLE:   2630500052 WDMA bytes sent:          0
CYCLE:   2630500052 WDMA total latency:          0
CYCLE:   2631000052 RDMA bytes rec:          0
CYCLE:   2631000052 RDMA total latency:          0
CYCLE:   2631000052 WDMA bytes sent:          0
CYCLE:   2631000052 WDMA total latency:          0
CYCLE:   2631500052 RDMA bytes rec:          0
CYCLE:   2631500052 RDMA total latency:          0
CYCLE:   2631500052 WDMA bytes sent:          0
CYCLE:   2631500052 WDMA total latency:          0
CYCLE:   2632000052 Utilization ld q (incomplete):  0
CYCLE:   2632000052 RDMA bytes rec:          0
CYCLE:   2632000052 Utilization st q:  0
CYCLE:   2632000052 Utilization ld q:  0
CYCLE:   2632000052 Utilization:  0
CYCLE:   2632000052 Utilization ld q:  0
CYCLE:   2632000052 Utilization st q:  0
CYCLE:   2632000052 RDMA total latency:          0
CYCLE:   2632000052 Utilization st q (incomplete):  0
CYCLE:   2632000052 WDMA bytes sent:          0
CYCLE:   2632000052 Utilization ex q:  0
CYCLE:   2632000052 Utilization ex q (incomplete):  0
CYCLE:   2632000052 Utilization st q (incomplete):  0
CYCLE:   2632000052 Utilization ld q (incomplete):  0
CYCLE:   2632000052 WDMA total latency:          0
CYCLE:   2632000052 Utilization ex q:  0
CYCLE:   2632000052 Utilization:  0
CYCLE:   2632000052 Utilization ex q (incomplete):  0
CYCLE:   2632500052 RDMA bytes rec:          0
CYCLE:   2632500052 RDMA total latency:          0
CYCLE:   2632500052 WDMA bytes sent:          0
CYCLE:   2632500052 WDMA total latency:          0
CYCLE:   2633000052 RDMA bytes rec:          0
CYCLE:   2633000052 RDMA total latency:          0
CYCLE:   2633000052 WDMA bytes sent:          0
CYCLE:   2633000052 WDMA total latency:          0
CYCLE:   2633500052 RDMA bytes rec:          0
CYCLE:   2633500052 RDMA total latency:          0
CYCLE:   2633500052 WDMA bytes sent:          0
CYCLE:   2633500052 WDMA total latency:          0
CYCLE:   2634000052 Utilization ld q (incomplete):  0
CYCLE:   2634000052 RDMA bytes rec:          0
CYCLE:   2634000052 Utilization st q:  0
CYCLE:   2634000052 Utilization ld q:  0
CYCLE:   2634000052 Utilization:  0
CYCLE:   2634000052 Utilization ld q:  0
CYCLE:   2634000052 Utilization st q:  0
CYCLE:   2634000052 RDMA total latency:          0
CYCLE:   2634000052 Utilization st q (incomplete):  0
CYCLE:   2634000052 WDMA bytes sent:          0
CYCLE:   2634000052 Utilization ex q:  0
CYCLE:   2634000052 Utilization ex q (incomplete):  0
CYCLE:   2634000052 Utilization st q (incomplete):  0
CYCLE:   2634000052 Utilization ld q (incomplete):  0
CYCLE:   2634000052 WDMA total latency:          0
CYCLE:   2634000052 Utilization ex q:  0
CYCLE:   2634000052 Utilization:  0
CYCLE:   2634000052 Utilization ex q (incomplete):  0
CYCLE:   2634500052 RDMA bytes rec:          0
CYCLE:   2634500052 RDMA total latency:          0
CYCLE:   2634500052 WDMA bytes sent:          0
CYCLE:   2634500052 WDMA total latency:          0
CYCLE:   2635000052 RDMA bytes rec:          0
CYCLE:   2635000052 RDMA total latency:          0
CYCLE:   2635000052 WDMA bytes sent:          0
CYCLE:   2635000052 WDMA total latency:          0
CYCLE:   2635500052 RDMA bytes rec:          0
CYCLE:   2635500052 RDMA total latency:          0
CYCLE:   2635500052 WDMA bytes sent:          0
CYCLE:   2635500052 WDMA total latency:          0
CYCLE:   2636000052 Utilization ld q (incomplete):  0
CYCLE:   2636000052 RDMA bytes rec:          0
CYCLE:   2636000052 Utilization st q:  0
CYCLE:   2636000052 Utilization ld q:  0
CYCLE:   2636000052 Utilization:  0
CYCLE:   2636000052 Utilization ld q:  0
CYCLE:   2636000052 Utilization st q:  0
CYCLE:   2636000052 RDMA total latency:          0
CYCLE:   2636000052 Utilization st q (incomplete):  0
CYCLE:   2636000052 WDMA bytes sent:          0
CYCLE:   2636000052 Utilization ex q:  0
CYCLE:   2636000052 Utilization ex q (incomplete):  0
CYCLE:   2636000052 Utilization st q (incomplete):  0
CYCLE:   2636000052 Utilization ld q (incomplete):  0
CYCLE:   2636000052 WDMA total latency:          0
CYCLE:   2636000052 Utilization ex q:  0
CYCLE:   2636000052 Utilization:  0
CYCLE:   2636000052 Utilization ex q (incomplete):  0
CYCLE:   2636500052 RDMA bytes rec:          0
CYCLE:   2636500052 RDMA total latency:          0
CYCLE:   2636500052 WDMA bytes sent:          0
CYCLE:   2636500052 WDMA total latency:          0
CYCLE:   2637000052 RDMA bytes rec:          0
CYCLE:   2637000052 RDMA total latency:          0
CYCLE:   2637000052 WDMA bytes sent:          0
CYCLE:   2637000052 WDMA total latency:          0
CYCLE:   2637500052 RDMA bytes rec:          0
CYCLE:   2637500052 RDMA total latency:          0
CYCLE:   2637500052 WDMA bytes sent:          0
CYCLE:   2637500052 WDMA total latency:          0
CYCLE:   2638000052 Utilization ld q (incomplete):  0
CYCLE:   2638000052 RDMA bytes rec:          0
CYCLE:   2638000052 Utilization st q:  0
CYCLE:   2638000052 Utilization ld q:  0
CYCLE:   2638000052 Utilization:  0
CYCLE:   2638000052 Utilization ld q:  0
CYCLE:   2638000052 Utilization st q:  0
CYCLE:   2638000052 RDMA total latency:          0
CYCLE:   2638000052 Utilization st q (incomplete):  0
CYCLE:   2638000052 WDMA bytes sent:          0
CYCLE:   2638000052 Utilization ex q:  0
CYCLE:   2638000052 Utilization ex q (incomplete):  0
CYCLE:   2638000052 Utilization st q (incomplete):  0
CYCLE:   2638000052 Utilization ld q (incomplete):  0
CYCLE:   2638000052 WDMA total latency:          0
CYCLE:   2638000052 Utilization ex q:  0
CYCLE:   2638000052 Utilization:  0
CYCLE:   2638000052 Utilization ex q (incomplete):  0
CYCLE:   2638500052 RDMA bytes rec:          0
CYCLE:   2638500052 RDMA total latency:          0
CYCLE:   2638500052 WDMA bytes sent:          0
CYCLE:   2638500052 WDMA total latency:          0
CYCLE:   2639000052 RDMA bytes rec:          0
CYCLE:   2639000052 RDMA total latency:          0
CYCLE:   2639000052 WDMA bytes sent:          0
CYCLE:   2639000052 WDMA total latency:          0
CYCLE:   2639500052 RDMA bytes rec:          0
CYCLE:   2639500052 RDMA total latency:          0
CYCLE:   2639500052 WDMA bytes sent:          0
CYCLE:   2639500052 WDMA total latency:          0
CYCLE:   2640000052 Utilization ld q (incomplete):  0
CYCLE:   2640000052 RDMA bytes rec:          0
CYCLE:   2640000052 Utilization st q:  0
CYCLE:   2640000052 Utilization ld q:  0
CYCLE:   2640000052 Utilization:  0
CYCLE:   2640000052 Utilization ld q:  0
CYCLE:   2640000052 Utilization st q:  0
CYCLE:   2640000052 RDMA total latency:          0
CYCLE:   2640000052 Utilization st q (incomplete):  0
CYCLE:   2640000052 WDMA bytes sent:          0
CYCLE:   2640000052 Utilization ex q:  0
CYCLE:   2640000052 Utilization ex q (incomplete):  0
CYCLE:   2640000052 Utilization st q (incomplete):  0
CYCLE:   2640000052 Utilization ld q (incomplete):  0
CYCLE:   2640000052 WDMA total latency:          0
CYCLE:   2640000052 Utilization ex q:  0
CYCLE:   2640000052 Utilization:  0
CYCLE:   2640000052 Utilization ex q (incomplete):  0
CYCLE:   2640500052 RDMA bytes rec:          0
CYCLE:   2640500052 RDMA total latency:          0
CYCLE:   2640500052 WDMA bytes sent:          0
CYCLE:   2640500052 WDMA total latency:          0
CYCLE:   2641000052 RDMA bytes rec:          0
CYCLE:   2641000052 RDMA total latency:          0
CYCLE:   2641000052 WDMA bytes sent:          0
CYCLE:   2641000052 WDMA total latency:          0
CYCLE:   2641500052 RDMA bytes rec:          0
CYCLE:   2641500052 RDMA total latency:          0
CYCLE:   2641500052 WDMA bytes sent:          0
CYCLE:   2641500052 WDMA total latency:          0
CYCLE:   2642000052 Utilization ld q (incomplete):  0
CYCLE:   2642000052 RDMA bytes rec:          0
CYCLE:   2642000052 Utilization st q:  0
CYCLE:   2642000052 Utilization ld q:  0
CYCLE:   2642000052 Utilization:  0
CYCLE:   2642000052 Utilization ld q:  0
CYCLE:   2642000052 Utilization st q:  0
CYCLE:   2642000052 RDMA total latency:          0
CYCLE:   2642000052 Utilization st q (incomplete):  0
CYCLE:   2642000052 WDMA bytes sent:          0
CYCLE:   2642000052 Utilization ex q:  0
CYCLE:   2642000052 Utilization ex q (incomplete):  0
CYCLE:   2642000052 Utilization st q (incomplete):  0
CYCLE:   2642000052 Utilization ld q (incomplete):  0
CYCLE:   2642000052 WDMA total latency:          0
CYCLE:   2642000052 Utilization ex q:  0
CYCLE:   2642000052 Utilization:  0
CYCLE:   2642000052 Utilization ex q (incomplete):  0
CYCLE:   2642500052 RDMA bytes rec:          0
CYCLE:   2642500052 RDMA total latency:          0
CYCLE:   2642500052 WDMA bytes sent:          0
CYCLE:   2642500052 WDMA total latency:          0
CYCLE:   2643000052 RDMA bytes rec:          0
CYCLE:   2643000052 RDMA total latency:          0
CYCLE:   2643000052 WDMA bytes sent:          0
CYCLE:   2643000052 WDMA total latency:          0
CYCLE:   2643500052 RDMA bytes rec:          0
CYCLE:   2643500052 RDMA total latency:          0
CYCLE:   2643500052 WDMA bytes sent:          0
CYCLE:   2643500052 WDMA total latency:          0
CYCLE:   2644000052 Utilization ld q (incomplete):  0
CYCLE:   2644000052 RDMA bytes rec:          0
CYCLE:   2644000052 Utilization st q:  0
CYCLE:   2644000052 Utilization ld q:  0
CYCLE:   2644000052 Utilization:  0
CYCLE:   2644000052 Utilization ld q:  0
CYCLE:   2644000052 Utilization st q:  0
CYCLE:   2644000052 RDMA total latency:          0
CYCLE:   2644000052 Utilization st q (incomplete):  0
CYCLE:   2644000052 WDMA bytes sent:          0
CYCLE:   2644000052 Utilization ex q:  0
CYCLE:   2644000052 Utilization ex q (incomplete):  0
CYCLE:   2644000052 Utilization st q (incomplete):  0
CYCLE:   2644000052 Utilization ld q (incomplete):  0
CYCLE:   2644000052 WDMA total latency:          0
CYCLE:   2644000052 Utilization ex q:  0
CYCLE:   2644000052 Utilization:  0
CYCLE:   2644000052 Utilization ex q (incomplete):  0
CYCLE:   2644500052 RDMA bytes rec:          0
CYCLE:   2644500052 RDMA total latency:          0
CYCLE:   2644500052 WDMA bytes sent:          0
CYCLE:   2644500052 WDMA total latency:          0
CYCLE:   2645000052 RDMA bytes rec:          0
CYCLE:   2645000052 RDMA total latency:          0
CYCLE:   2645000052 WDMA bytes sent:          0
CYCLE:   2645000052 WDMA total latency:          0
CYCLE:   2645500052 RDMA bytes rec:          0
CYCLE:   2645500052 RDMA total latency:          0
CYCLE:   2645500052 WDMA bytes sent:          0
CYCLE:   2645500052 WDMA total latency:          0
CYCLE:   2646000052 Utilization ld q (incomplete):  0
CYCLE:   2646000052 RDMA bytes rec:          0
CYCLE:   2646000052 Utilization st q:  0
CYCLE:   2646000052 Utilization ld q:  0
CYCLE:   2646000052 Utilization:  0
CYCLE:   2646000052 Utilization ld q:  0
CYCLE:   2646000052 Utilization st q:  0
CYCLE:   2646000052 RDMA total latency:          0
CYCLE:   2646000052 Utilization st q (incomplete):  0
CYCLE:   2646000052 WDMA bytes sent:          0
CYCLE:   2646000052 Utilization ex q:  0
CYCLE:   2646000052 Utilization ex q (incomplete):  0
CYCLE:   2646000052 Utilization st q (incomplete):  0
CYCLE:   2646000052 Utilization ld q (incomplete):  0
CYCLE:   2646000052 WDMA total latency:          0
CYCLE:   2646000052 Utilization ex q:  0
CYCLE:   2646000052 Utilization:  0
CYCLE:   2646000052 Utilization ex q (incomplete):  0
CYCLE:   2646500052 RDMA bytes rec:          0
CYCLE:   2646500052 RDMA total latency:          0
CYCLE:   2646500052 WDMA bytes sent:          0
CYCLE:   2646500052 WDMA total latency:          0
CYCLE:   2647000052 RDMA bytes rec:          0
CYCLE:   2647000052 RDMA total latency:          0
CYCLE:   2647000052 WDMA bytes sent:          0
CYCLE:   2647000052 WDMA total latency:          0
CYCLE:   2647500052 RDMA bytes rec:          0
CYCLE:   2647500052 RDMA total latency:          0
CYCLE:   2647500052 WDMA bytes sent:          0
CYCLE:   2647500052 WDMA total latency:          0
CYCLE:   2648000052 Utilization ld q (incomplete):  0
CYCLE:   2648000052 RDMA bytes rec:          0
CYCLE:   2648000052 Utilization st q:  0
CYCLE:   2648000052 Utilization ld q:  0
CYCLE:   2648000052 Utilization:  0
CYCLE:   2648000052 Utilization ld q:  0
CYCLE:   2648000052 Utilization st q:  0
CYCLE:   2648000052 RDMA total latency:          0
CYCLE:   2648000052 Utilization st q (incomplete):  0
CYCLE:   2648000052 WDMA bytes sent:          0
CYCLE:   2648000052 Utilization ex q:  0
CYCLE:   2648000052 Utilization ex q (incomplete):  0
CYCLE:   2648000052 Utilization st q (incomplete):  0
CYCLE:   2648000052 Utilization ld q (incomplete):  0
CYCLE:   2648000052 WDMA total latency:          0
CYCLE:   2648000052 Utilization ex q:  0
CYCLE:   2648000052 Utilization:  0
CYCLE:   2648000052 Utilization ex q (incomplete):  0
CYCLE:   2648500052 RDMA bytes rec:          0
CYCLE:   2648500052 RDMA total latency:          0
CYCLE:   2648500052 WDMA bytes sent:          0
CYCLE:   2648500052 WDMA total latency:          0
CYCLE:   2649000052 RDMA bytes rec:          0
CYCLE:   2649000052 RDMA total latency:          0
CYCLE:   2649000052 WDMA bytes sent:          0
CYCLE:   2649000052 WDMA total latency:          0
CYCLE:   2649500052 RDMA bytes rec:          0
CYCLE:   2649500052 RDMA total latency:          0
CYCLE:   2649500052 WDMA bytes sent:          0
CYCLE:   2649500052 WDMA total latency:          0
CYCLE:   2650000052 Utilization ld q (incomplete):  0
CYCLE:   2650000052 RDMA bytes rec:          0
CYCLE:   2650000052 Utilization st q:  0
CYCLE:   2650000052 Utilization ld q:  0
CYCLE:   2650000052 Utilization:  0
CYCLE:   2650000052 Utilization ld q:  0
CYCLE:   2650000052 Utilization st q:  0
CYCLE:   2650000052 RDMA total latency:          0
CYCLE:   2650000052 Utilization st q (incomplete):  0
CYCLE:   2650000052 WDMA bytes sent:          0
CYCLE:   2650000052 Utilization ex q:  0
CYCLE:   2650000052 Utilization ex q (incomplete):  0
CYCLE:   2650000052 Utilization st q (incomplete):  0
CYCLE:   2650000052 Utilization ld q (incomplete):  0
CYCLE:   2650000052 WDMA total latency:          0
CYCLE:   2650000052 Utilization ex q:  0
CYCLE:   2650000052 Utilization:  0
CYCLE:   2650000052 Utilization ex q (incomplete):  0
CYCLE:   2650500052 RDMA bytes rec:          0
CYCLE:   2650500052 RDMA total latency:          0
CYCLE:   2650500052 WDMA bytes sent:          0
CYCLE:   2650500052 WDMA total latency:          0
CYCLE:   2651000052 RDMA bytes rec:          0
CYCLE:   2651000052 RDMA total latency:          0
CYCLE:   2651000052 WDMA bytes sent:          0
CYCLE:   2651000052 WDMA total latency:          0
CYCLE:   2651500052 RDMA bytes rec:          0
CYCLE:   2651500052 RDMA total latency:          0
CYCLE:   2651500052 WDMA bytes sent:          0
CYCLE:   2651500052 WDMA total latency:          0
CYCLE:   2652000052 Utilization ld q (incomplete):  0
CYCLE:   2652000052 RDMA bytes rec:          0
CYCLE:   2652000052 Utilization st q:  0
CYCLE:   2652000052 Utilization ld q:  0
CYCLE:   2652000052 Utilization:  0
CYCLE:   2652000052 Utilization ld q:  0
CYCLE:   2652000052 Utilization st q:  0
CYCLE:   2652000052 RDMA total latency:          0
CYCLE:   2652000052 Utilization st q (incomplete):  0
CYCLE:   2652000052 WDMA bytes sent:          0
CYCLE:   2652000052 Utilization ex q:  0
CYCLE:   2652000052 Utilization ex q (incomplete):  0
CYCLE:   2652000052 Utilization st q (incomplete):  0
CYCLE:   2652000052 Utilization ld q (incomplete):  0
CYCLE:   2652000052 WDMA total latency:          0
CYCLE:   2652000052 Utilization ex q:  0
CYCLE:   2652000052 Utilization:  0
CYCLE:   2652000052 Utilization ex q (incomplete):  0
CYCLE:   2652500052 RDMA bytes rec:          0
CYCLE:   2652500052 RDMA total latency:          0
CYCLE:   2652500052 WDMA bytes sent:          0
CYCLE:   2652500052 WDMA total latency:          0
CYCLE:   2653000052 RDMA bytes rec:          0
CYCLE:   2653000052 RDMA total latency:          0
CYCLE:   2653000052 WDMA bytes sent:          0
CYCLE:   2653000052 WDMA total latency:          0
CYCLE:   2653500052 RDMA bytes rec:          0
CYCLE:   2653500052 RDMA total latency:          0
CYCLE:   2653500052 WDMA bytes sent:          0
CYCLE:   2653500052 WDMA total latency:          0
CYCLE:   2654000052 Utilization ld q (incomplete):  0
CYCLE:   2654000052 RDMA bytes rec:          0
CYCLE:   2654000052 Utilization st q:  0
CYCLE:   2654000052 Utilization ld q:  0
CYCLE:   2654000052 Utilization:  0
CYCLE:   2654000052 Utilization ld q:  0
CYCLE:   2654000052 Utilization st q:  0
CYCLE:   2654000052 RDMA total latency:          0
CYCLE:   2654000052 Utilization st q (incomplete):  0
CYCLE:   2654000052 WDMA bytes sent:          0
CYCLE:   2654000052 Utilization ex q:  0
CYCLE:   2654000052 Utilization ex q (incomplete):  0
CYCLE:   2654000052 Utilization st q (incomplete):  0
CYCLE:   2654000052 Utilization ld q (incomplete):  0
CYCLE:   2654000052 WDMA total latency:          0
CYCLE:   2654000052 Utilization ex q:  0
CYCLE:   2654000052 Utilization:  0
CYCLE:   2654000052 Utilization ex q (incomplete):  0
CYCLE:   2654500052 RDMA bytes rec:          0
CYCLE:   2654500052 RDMA total latency:          0
CYCLE:   2654500052 WDMA bytes sent:          0
CYCLE:   2654500052 WDMA total latency:          0
CYCLE:   2655000052 RDMA bytes rec:          0
CYCLE:   2655000052 RDMA total latency:          0
CYCLE:   2655000052 WDMA bytes sent:          0
CYCLE:   2655000052 WDMA total latency:          0
CYCLE:   2655500052 RDMA bytes rec:          0
CYCLE:   2655500052 RDMA total latency:          0
CYCLE:   2655500052 WDMA bytes sent:          0
CYCLE:   2655500052 WDMA total latency:          0
CYCLE:   2656000052 Utilization ld q (incomplete):  0
CYCLE:   2656000052 RDMA bytes rec:          0
CYCLE:   2656000052 Utilization st q:  0
CYCLE:   2656000052 Utilization ld q:  0
CYCLE:   2656000052 Utilization:  0
CYCLE:   2656000052 Utilization ld q:  0
CYCLE:   2656000052 Utilization st q:  0
CYCLE:   2656000052 RDMA total latency:          0
CYCLE:   2656000052 Utilization st q (incomplete):  0
CYCLE:   2656000052 WDMA bytes sent:          0
CYCLE:   2656000052 Utilization ex q:  0
CYCLE:   2656000052 Utilization ex q (incomplete):  0
CYCLE:   2656000052 Utilization st q (incomplete):  0
CYCLE:   2656000052 Utilization ld q (incomplete):  0
CYCLE:   2656000052 WDMA total latency:          0
CYCLE:   2656000052 Utilization ex q:  0
CYCLE:   2656000052 Utilization:  0
CYCLE:   2656000052 Utilization ex q (incomplete):  0
CYCLE:   2656500052 RDMA bytes rec:          0
CYCLE:   2656500052 RDMA total latency:          0
CYCLE:   2656500052 WDMA bytes sent:          0
CYCLE:   2656500052 WDMA total latency:          0
CYCLE:   2657000052 RDMA bytes rec:          0
CYCLE:   2657000052 RDMA total latency:          0
CYCLE:   2657000052 WDMA bytes sent:          0
CYCLE:   2657000052 WDMA total latency:          0
CYCLE:   2657500052 RDMA bytes rec:          0
CYCLE:   2657500052 RDMA total latency:          0
CYCLE:   2657500052 WDMA bytes sent:          0
CYCLE:   2657500052 WDMA total latency:          0
CYCLE:   2658000052 Utilization ld q (incomplete):  0
CYCLE:   2658000052 RDMA bytes rec:          0
CYCLE:   2658000052 Utilization st q:  0
CYCLE:   2658000052 Utilization ld q:  0
CYCLE:   2658000052 Utilization:  0
CYCLE:   2658000052 Utilization ld q:  0
CYCLE:   2658000052 Utilization st q:  0
CYCLE:   2658000052 RDMA total latency:          0
CYCLE:   2658000052 Utilization st q (incomplete):  0
CYCLE:   2658000052 WDMA bytes sent:          0
CYCLE:   2658000052 Utilization ex q:  0
CYCLE:   2658000052 Utilization ex q (incomplete):  0
CYCLE:   2658000052 Utilization st q (incomplete):  0
CYCLE:   2658000052 Utilization ld q (incomplete):  0
CYCLE:   2658000052 WDMA total latency:          0
CYCLE:   2658000052 Utilization ex q:  0
CYCLE:   2658000052 Utilization:  0
CYCLE:   2658000052 Utilization ex q (incomplete):  0
CYCLE:   2658500052 RDMA bytes rec:          0
CYCLE:   2658500052 RDMA total latency:          0
CYCLE:   2658500052 WDMA bytes sent:          0
CYCLE:   2658500052 WDMA total latency:          0
CYCLE:   2659000052 RDMA bytes rec:          0
CYCLE:   2659000052 RDMA total latency:          0
CYCLE:   2659000052 WDMA bytes sent:          0
CYCLE:   2659000052 WDMA total latency:          0
CYCLE:   2659500052 RDMA bytes rec:          0
CYCLE:   2659500052 RDMA total latency:          0
CYCLE:   2659500052 WDMA bytes sent:          0
CYCLE:   2659500052 WDMA total latency:          0
CYCLE:   2660000052 Utilization ld q (incomplete):  0
CYCLE:   2660000052 RDMA bytes rec:          0
CYCLE:   2660000052 Utilization st q:  0
CYCLE:   2660000052 Utilization ld q:  0
CYCLE:   2660000052 Utilization:  0
CYCLE:   2660000052 Utilization ld q:  0
CYCLE:   2660000052 Utilization st q:  0
CYCLE:   2660000052 RDMA total latency:          0
CYCLE:   2660000052 Utilization st q (incomplete):  0
CYCLE:   2660000052 WDMA bytes sent:          0
CYCLE:   2660000052 Utilization ex q:  0
CYCLE:   2660000052 Utilization ex q (incomplete):  0
CYCLE:   2660000052 Utilization st q (incomplete):  0
CYCLE:   2660000052 Utilization ld q (incomplete):  0
CYCLE:   2660000052 WDMA total latency:          0
CYCLE:   2660000052 Utilization ex q:  0
CYCLE:   2660000052 Utilization:  0
CYCLE:   2660000052 Utilization ex q (incomplete):  0
CYCLE:   2660500052 RDMA bytes rec:          0
CYCLE:   2660500052 RDMA total latency:          0
CYCLE:   2660500052 WDMA bytes sent:          0
CYCLE:   2660500052 WDMA total latency:          0
CYCLE:   2661000052 RDMA bytes rec:          0
CYCLE:   2661000052 RDMA total latency:          0
CYCLE:   2661000052 WDMA bytes sent:          0
CYCLE:   2661000052 WDMA total latency:          0
CYCLE:   2661500052 RDMA bytes rec:          0
CYCLE:   2661500052 RDMA total latency:          0
CYCLE:   2661500052 WDMA bytes sent:          0
CYCLE:   2661500052 WDMA total latency:          0
CYCLE:   2662000052 Utilization ld q (incomplete):  0
CYCLE:   2662000052 RDMA bytes rec:          0
CYCLE:   2662000052 Utilization st q:  0
CYCLE:   2662000052 Utilization ld q:  0
CYCLE:   2662000052 Utilization:  0
CYCLE:   2662000052 Utilization ld q:  0
CYCLE:   2662000052 Utilization st q:  0
CYCLE:   2662000052 RDMA total latency:          0
CYCLE:   2662000052 Utilization st q (incomplete):  0
CYCLE:   2662000052 WDMA bytes sent:          0
CYCLE:   2662000052 Utilization ex q:  0
CYCLE:   2662000052 Utilization ex q (incomplete):  0
CYCLE:   2662000052 Utilization st q (incomplete):  0
CYCLE:   2662000052 Utilization ld q (incomplete):  0
CYCLE:   2662000052 WDMA total latency:          0
CYCLE:   2662000052 Utilization ex q:  0
CYCLE:   2662000052 Utilization:  0
CYCLE:   2662000052 Utilization ex q (incomplete):  0
CYCLE:   2662500052 RDMA bytes rec:          0
CYCLE:   2662500052 RDMA total latency:          0
CYCLE:   2662500052 WDMA bytes sent:          0
CYCLE:   2662500052 WDMA total latency:          0
CYCLE:   2663000052 RDMA bytes rec:          0
CYCLE:   2663000052 RDMA total latency:          0
CYCLE:   2663000052 WDMA bytes sent:          0
CYCLE:   2663000052 WDMA total latency:          0
CYCLE:   2663500052 RDMA bytes rec:          0
CYCLE:   2663500052 RDMA total latency:          0
CYCLE:   2663500052 WDMA bytes sent:          0
CYCLE:   2663500052 WDMA total latency:          0
CYCLE:   2664000052 Utilization ld q (incomplete):  0
CYCLE:   2664000052 RDMA bytes rec:          0
CYCLE:   2664000052 Utilization st q:  0
CYCLE:   2664000052 Utilization ld q:  0
CYCLE:   2664000052 Utilization:  0
CYCLE:   2664000052 Utilization ld q:  0
CYCLE:   2664000052 Utilization st q:  0
CYCLE:   2664000052 RDMA total latency:          0
CYCLE:   2664000052 Utilization st q (incomplete):  0
CYCLE:   2664000052 WDMA bytes sent:          0
CYCLE:   2664000052 Utilization ex q:  0
CYCLE:   2664000052 Utilization ex q (incomplete):  0
CYCLE:   2664000052 Utilization st q (incomplete):  0
CYCLE:   2664000052 Utilization ld q (incomplete):  0
CYCLE:   2664000052 WDMA total latency:          0
CYCLE:   2664000052 Utilization ex q:  0
CYCLE:   2664000052 Utilization:  0
CYCLE:   2664000052 Utilization ex q (incomplete):  0
CYCLE:   2664500052 RDMA bytes rec:          0
CYCLE:   2664500052 RDMA total latency:          0
CYCLE:   2664500052 WDMA bytes sent:          0
CYCLE:   2664500052 WDMA total latency:          0
CYCLE:   2665000052 RDMA bytes rec:          0
CYCLE:   2665000052 RDMA total latency:          0
CYCLE:   2665000052 WDMA bytes sent:          0
CYCLE:   2665000052 WDMA total latency:          0
CYCLE:   2665500052 RDMA bytes rec:          0
CYCLE:   2665500052 RDMA total latency:          0
CYCLE:   2665500052 WDMA bytes sent:          0
CYCLE:   2665500052 WDMA total latency:          0
CYCLE:   2666000052 Utilization ld q (incomplete):  0
CYCLE:   2666000052 RDMA bytes rec:          0
CYCLE:   2666000052 Utilization st q:  0
CYCLE:   2666000052 Utilization ld q:  0
CYCLE:   2666000052 Utilization:  0
CYCLE:   2666000052 Utilization ld q:  0
CYCLE:   2666000052 Utilization st q:  0
CYCLE:   2666000052 RDMA total latency:          0
CYCLE:   2666000052 Utilization st q (incomplete):  0
CYCLE:   2666000052 WDMA bytes sent:          0
CYCLE:   2666000052 Utilization ex q:  0
CYCLE:   2666000052 Utilization ex q (incomplete):  0
CYCLE:   2666000052 Utilization st q (incomplete):  0
CYCLE:   2666000052 Utilization ld q (incomplete):  0
CYCLE:   2666000052 WDMA total latency:          0
CYCLE:   2666000052 Utilization ex q:  0
CYCLE:   2666000052 Utilization:  0
CYCLE:   2666000052 Utilization ex q (incomplete):  0
CYCLE:   2666500052 RDMA bytes rec:          0
CYCLE:   2666500052 RDMA total latency:          0
CYCLE:   2666500052 WDMA bytes sent:          0
CYCLE:   2666500052 WDMA total latency:          0
CYCLE:   2667000052 RDMA bytes rec:          0
CYCLE:   2667000052 RDMA total latency:          0
CYCLE:   2667000052 WDMA bytes sent:          0
CYCLE:   2667000052 WDMA total latency:          0
CYCLE:   2667500052 RDMA bytes rec:          0
CYCLE:   2667500052 RDMA total latency:          0
CYCLE:   2667500052 WDMA bytes sent:          0
CYCLE:   2667500052 WDMA total latency:          0
CYCLE:   2668000052 Utilization ld q (incomplete):  0
CYCLE:   2668000052 RDMA bytes rec:          0
CYCLE:   2668000052 Utilization st q:  0
CYCLE:   2668000052 Utilization ld q:  0
CYCLE:   2668000052 Utilization:  0
CYCLE:   2668000052 Utilization ld q:  0
CYCLE:   2668000052 Utilization st q:  0
CYCLE:   2668000052 RDMA total latency:          0
CYCLE:   2668000052 Utilization st q (incomplete):  0
CYCLE:   2668000052 WDMA bytes sent:          0
CYCLE:   2668000052 Utilization ex q:  0
CYCLE:   2668000052 Utilization ex q (incomplete):  0
CYCLE:   2668000052 Utilization st q (incomplete):  0
CYCLE:   2668000052 Utilization ld q (incomplete):  0
CYCLE:   2668000052 WDMA total latency:          0
CYCLE:   2668000052 Utilization ex q:  0
CYCLE:   2668000052 Utilization:  0
CYCLE:   2668000052 Utilization ex q (incomplete):  0
CYCLE:   2668500052 RDMA bytes rec:          0
CYCLE:   2668500052 RDMA total latency:          0
CYCLE:   2668500052 WDMA bytes sent:          0
CYCLE:   2668500052 WDMA total latency:          0
CYCLE:   2669000052 RDMA bytes rec:          0
CYCLE:   2669000052 RDMA total latency:          0
CYCLE:   2669000052 WDMA bytes sent:          0
CYCLE:   2669000052 WDMA total latency:          0
CYCLE:   2669500052 RDMA bytes rec:          0
CYCLE:   2669500052 RDMA total latency:          0
CYCLE:   2669500052 WDMA bytes sent:          0
CYCLE:   2669500052 WDMA total latency:          0
CYCLE:   2670000052 Utilization ld q (incomplete):  0
CYCLE:   2670000052 RDMA bytes rec:          0
CYCLE:   2670000052 Utilization st q:  0
CYCLE:   2670000052 Utilization ld q:  0
CYCLE:   2670000052 Utilization:  0
CYCLE:   2670000052 Utilization ld q:  0
CYCLE:   2670000052 Utilization st q:  0
CYCLE:   2670000052 RDMA total latency:          0
CYCLE:   2670000052 Utilization st q (incomplete):  0
CYCLE:   2670000052 WDMA bytes sent:          0
CYCLE:   2670000052 Utilization ex q:  0
CYCLE:   2670000052 Utilization ex q (incomplete):  0
CYCLE:   2670000052 Utilization st q (incomplete):  0
CYCLE:   2670000052 Utilization ld q (incomplete):  0
CYCLE:   2670000052 WDMA total latency:          0
CYCLE:   2670000052 Utilization ex q:  0
CYCLE:   2670000052 Utilization:  0
CYCLE:   2670000052 Utilization ex q (incomplete):  0
CYCLE:   2670500052 RDMA bytes rec:          0
CYCLE:   2670500052 RDMA total latency:          0
CYCLE:   2670500052 WDMA bytes sent:          0
CYCLE:   2670500052 WDMA total latency:          0
CYCLE:   2671000052 RDMA bytes rec:          0
CYCLE:   2671000052 RDMA total latency:          0
CYCLE:   2671000052 WDMA bytes sent:          0
CYCLE:   2671000052 WDMA total latency:          0
CYCLE:   2671500052 RDMA bytes rec:          0
CYCLE:   2671500052 RDMA total latency:          0
CYCLE:   2671500052 WDMA bytes sent:          0
CYCLE:   2671500052 WDMA total latency:          0
CYCLE:   2672000052 Utilization ld q (incomplete):  0
CYCLE:   2672000052 RDMA bytes rec:          0
CYCLE:   2672000052 Utilization st q:  0
CYCLE:   2672000052 Utilization ld q:  0
CYCLE:   2672000052 Utilization:  0
CYCLE:   2672000052 Utilization ld q:  0
CYCLE:   2672000052 Utilization st q:  0
CYCLE:   2672000052 RDMA total latency:          0
CYCLE:   2672000052 Utilization st q (incomplete):  0
CYCLE:   2672000052 WDMA bytes sent:          0
CYCLE:   2672000052 Utilization ex q:  0
CYCLE:   2672000052 Utilization ex q (incomplete):  0
CYCLE:   2672000052 Utilization st q (incomplete):  0
CYCLE:   2672000052 Utilization ld q (incomplete):  0
CYCLE:   2672000052 WDMA total latency:          0
CYCLE:   2672000052 Utilization ex q:  0
CYCLE:   2672000052 Utilization:  0
CYCLE:   2672000052 Utilization ex q (incomplete):  0
CYCLE:   2672500052 RDMA bytes rec:          0
CYCLE:   2672500052 RDMA total latency:          0
CYCLE:   2672500052 WDMA bytes sent:          0
CYCLE:   2672500052 WDMA total latency:          0
CYCLE:   2673000052 RDMA bytes rec:          0
CYCLE:   2673000052 RDMA total latency:          0
CYCLE:   2673000052 WDMA bytes sent:          0
CYCLE:   2673000052 WDMA total latency:          0
CYCLE:   2673500052 RDMA bytes rec:          0
CYCLE:   2673500052 RDMA total latency:          0
CYCLE:   2673500052 WDMA bytes sent:          0
CYCLE:   2673500052 WDMA total latency:          0
CYCLE:   2674000052 Utilization ld q (incomplete):  0
CYCLE:   2674000052 RDMA bytes rec:          0
CYCLE:   2674000052 Utilization st q:  0
CYCLE:   2674000052 Utilization ld q:  0
CYCLE:   2674000052 Utilization:  0
CYCLE:   2674000052 Utilization ld q:  0
CYCLE:   2674000052 Utilization st q:  0
CYCLE:   2674000052 RDMA total latency:          0
CYCLE:   2674000052 Utilization st q (incomplete):  0
CYCLE:   2674000052 WDMA bytes sent:          0
CYCLE:   2674000052 Utilization ex q:  0
CYCLE:   2674000052 Utilization ex q (incomplete):  0
CYCLE:   2674000052 Utilization st q (incomplete):  0
CYCLE:   2674000052 Utilization ld q (incomplete):  0
CYCLE:   2674000052 WDMA total latency:          0
CYCLE:   2674000052 Utilization ex q:  0
CYCLE:   2674000052 Utilization:  0
CYCLE:   2674000052 Utilization ex q (incomplete):  0
CYCLE:   2674500052 RDMA bytes rec:          0
CYCLE:   2674500052 RDMA total latency:          0
CYCLE:   2674500052 WDMA bytes sent:          0
CYCLE:   2674500052 WDMA total latency:          0
CYCLE:   2675000052 RDMA bytes rec:          0
CYCLE:   2675000052 RDMA total latency:          0
CYCLE:   2675000052 WDMA bytes sent:          0
CYCLE:   2675000052 WDMA total latency:          0
CYCLE:   2675500052 RDMA bytes rec:          0
CYCLE:   2675500052 RDMA total latency:          0
CYCLE:   2675500052 WDMA bytes sent:          0
CYCLE:   2675500052 WDMA total latency:          0
CYCLE:   2676000052 Utilization ld q (incomplete):  0
CYCLE:   2676000052 RDMA bytes rec:          0
CYCLE:   2676000052 Utilization st q:  0
CYCLE:   2676000052 Utilization ld q:  0
CYCLE:   2676000052 Utilization:  0
CYCLE:   2676000052 Utilization ld q:  0
CYCLE:   2676000052 Utilization st q:  0
CYCLE:   2676000052 RDMA total latency:          0
CYCLE:   2676000052 Utilization st q (incomplete):  0
CYCLE:   2676000052 WDMA bytes sent:          0
CYCLE:   2676000052 Utilization ex q:  0
CYCLE:   2676000052 Utilization ex q (incomplete):  0
CYCLE:   2676000052 Utilization st q (incomplete):  0
CYCLE:   2676000052 Utilization ld q (incomplete):  0
CYCLE:   2676000052 WDMA total latency:          0
CYCLE:   2676000052 Utilization ex q:  0
CYCLE:   2676000052 Utilization:  0
CYCLE:   2676000052 Utilization ex q (incomplete):  0
CYCLE:   2676500052 RDMA bytes rec:          0
CYCLE:   2676500052 RDMA total latency:          0
CYCLE:   2676500052 WDMA bytes sent:          0
CYCLE:   2676500052 WDMA total latency:          0
CYCLE:   2677000052 RDMA bytes rec:          0
CYCLE:   2677000052 RDMA total latency:          0
CYCLE:   2677000052 WDMA bytes sent:          0
CYCLE:   2677000052 WDMA total latency:          0
CYCLE:   2677500052 RDMA bytes rec:          0
CYCLE:   2677500052 RDMA total latency:          0
CYCLE:   2677500052 WDMA bytes sent:          0
CYCLE:   2677500052 WDMA total latency:          0
CYCLE:   2678000052 Utilization ld q (incomplete):  0
CYCLE:   2678000052 RDMA bytes rec:          0
CYCLE:   2678000052 Utilization st q:  0
CYCLE:   2678000052 Utilization ld q:  0
CYCLE:   2678000052 Utilization:  0
CYCLE:   2678000052 Utilization ld q:  0
CYCLE:   2678000052 Utilization st q:  0
CYCLE:   2678000052 RDMA total latency:          0
CYCLE:   2678000052 Utilization st q (incomplete):  0
CYCLE:   2678000052 WDMA bytes sent:          0
CYCLE:   2678000052 Utilization ex q:  0
CYCLE:   2678000052 Utilization ex q (incomplete):  0
CYCLE:   2678000052 Utilization st q (incomplete):  0
CYCLE:   2678000052 Utilization ld q (incomplete):  0
CYCLE:   2678000052 WDMA total latency:          0
CYCLE:   2678000052 Utilization ex q:  0
CYCLE:   2678000052 Utilization:  0
CYCLE:   2678000052 Utilization ex q (incomplete):  0
CYCLE:   2678500052 RDMA bytes rec:          0
CYCLE:   2678500052 RDMA total latency:          0
CYCLE:   2678500052 WDMA bytes sent:          0
CYCLE:   2678500052 WDMA total latency:          0
CYCLE:   2679000052 RDMA bytes rec:          0
CYCLE:   2679000052 RDMA total latency:          0
CYCLE:   2679000052 WDMA bytes sent:          0
CYCLE:   2679000052 WDMA total latency:          0
CYCLE:   2679500052 RDMA bytes rec:          0
CYCLE:   2679500052 RDMA total latency:          0
CYCLE:   2679500052 WDMA bytes sent:          0
CYCLE:   2679500052 WDMA total latency:          0
CYCLE:   2680000052 Utilization ld q (incomplete):  0
CYCLE:   2680000052 RDMA bytes rec:          0
CYCLE:   2680000052 Utilization st q:  0
CYCLE:   2680000052 Utilization ld q:  0
CYCLE:   2680000052 Utilization:  0
CYCLE:   2680000052 Utilization ld q:  0
CYCLE:   2680000052 Utilization st q:  0
CYCLE:   2680000052 RDMA total latency:          0
CYCLE:   2680000052 Utilization st q (incomplete):  0
CYCLE:   2680000052 WDMA bytes sent:          0
CYCLE:   2680000052 Utilization ex q:  0
CYCLE:   2680000052 Utilization ex q (incomplete):  0
CYCLE:   2680000052 Utilization st q (incomplete):  0
CYCLE:   2680000052 Utilization ld q (incomplete):  0
CYCLE:   2680000052 WDMA total latency:          0
CYCLE:   2680000052 Utilization ex q:  0
CYCLE:   2680000052 Utilization:  0
CYCLE:   2680000052 Utilization ex q (incomplete):  0
CYCLE:   2680500052 RDMA bytes rec:          0
CYCLE:   2680500052 RDMA total latency:          0
CYCLE:   2680500052 WDMA bytes sent:          0
CYCLE:   2680500052 WDMA total latency:          0
CYCLE:   2681000052 RDMA bytes rec:          0
CYCLE:   2681000052 RDMA total latency:          0
CYCLE:   2681000052 WDMA bytes sent:          0
CYCLE:   2681000052 WDMA total latency:          0
CYCLE:   2681500052 RDMA bytes rec:          0
CYCLE:   2681500052 RDMA total latency:          0
CYCLE:   2681500052 WDMA bytes sent:          0
CYCLE:   2681500052 WDMA total latency:          0
CYCLE:   2682000052 Utilization ld q (incomplete):  0
CYCLE:   2682000052 RDMA bytes rec:          0
CYCLE:   2682000052 Utilization st q:  0
CYCLE:   2682000052 Utilization ld q:  0
CYCLE:   2682000052 Utilization:  0
CYCLE:   2682000052 Utilization ld q:  0
CYCLE:   2682000052 Utilization st q:  0
CYCLE:   2682000052 RDMA total latency:          0
CYCLE:   2682000052 Utilization st q (incomplete):  0
CYCLE:   2682000052 WDMA bytes sent:          0
CYCLE:   2682000052 Utilization ex q:  0
CYCLE:   2682000052 Utilization ex q (incomplete):  0
CYCLE:   2682000052 Utilization st q (incomplete):  0
CYCLE:   2682000052 Utilization ld q (incomplete):  0
CYCLE:   2682000052 WDMA total latency:          0
CYCLE:   2682000052 Utilization ex q:  0
CYCLE:   2682000052 Utilization:  0
CYCLE:   2682000052 Utilization ex q (incomplete):  0
CYCLE:   2682500052 RDMA bytes rec:          0
CYCLE:   2682500052 RDMA total latency:          0
CYCLE:   2682500052 WDMA bytes sent:          0
CYCLE:   2682500052 WDMA total latency:          0
CYCLE:   2683000052 RDMA bytes rec:          0
CYCLE:   2683000052 RDMA total latency:          0
CYCLE:   2683000052 WDMA bytes sent:          0
CYCLE:   2683000052 WDMA total latency:          0
CYCLE:   2683500052 RDMA bytes rec:          0
CYCLE:   2683500052 RDMA total latency:          0
CYCLE:   2683500052 WDMA bytes sent:          0
CYCLE:   2683500052 WDMA total latency:          0
CYCLE:   2684000052 Utilization ld q (incomplete):  0
CYCLE:   2684000052 RDMA bytes rec:          0
CYCLE:   2684000052 Utilization st q:  0
CYCLE:   2684000052 Utilization ld q:  0
CYCLE:   2684000052 Utilization:  0
CYCLE:   2684000052 Utilization ld q:  0
CYCLE:   2684000052 Utilization st q:  0
CYCLE:   2684000052 RDMA total latency:          0
CYCLE:   2684000052 Utilization st q (incomplete):  0
CYCLE:   2684000052 WDMA bytes sent:          0
CYCLE:   2684000052 Utilization ex q:  0
CYCLE:   2684000052 Utilization ex q (incomplete):  0
CYCLE:   2684000052 Utilization st q (incomplete):  0
CYCLE:   2684000052 Utilization ld q (incomplete):  0
CYCLE:   2684000052 WDMA total latency:          0
CYCLE:   2684000052 Utilization ex q:  0
CYCLE:   2684000052 Utilization:  0
CYCLE:   2684000052 Utilization ex q (incomplete):  0
CYCLE:   2684500052 RDMA bytes rec:          0
CYCLE:   2684500052 RDMA total latency:          0
CYCLE:   2684500052 WDMA bytes sent:          0
CYCLE:   2684500052 WDMA total latency:          0
CYCLE:   2685000052 RDMA bytes rec:          0
CYCLE:   2685000052 RDMA total latency:          0
CYCLE:   2685000052 WDMA bytes sent:          0
CYCLE:   2685000052 WDMA total latency:          0
CYCLE:   2685500052 RDMA bytes rec:          0
CYCLE:   2685500052 RDMA total latency:          0
CYCLE:   2685500052 WDMA bytes sent:          0
CYCLE:   2685500052 WDMA total latency:          0
CYCLE:   2686000052 Utilization ld q (incomplete):  0
CYCLE:   2686000052 RDMA bytes rec:          0
CYCLE:   2686000052 Utilization st q:  0
CYCLE:   2686000052 Utilization ld q:  0
CYCLE:   2686000052 Utilization:  0
CYCLE:   2686000052 Utilization ld q:  0
CYCLE:   2686000052 Utilization st q:  0
CYCLE:   2686000052 RDMA total latency:          0
CYCLE:   2686000052 Utilization st q (incomplete):  0
CYCLE:   2686000052 WDMA bytes sent:          0
CYCLE:   2686000052 Utilization ex q:  0
CYCLE:   2686000052 Utilization ex q (incomplete):  0
CYCLE:   2686000052 Utilization st q (incomplete):  0
CYCLE:   2686000052 Utilization ld q (incomplete):  0
CYCLE:   2686000052 WDMA total latency:          0
CYCLE:   2686000052 Utilization ex q:  0
CYCLE:   2686000052 Utilization:  0
CYCLE:   2686000052 Utilization ex q (incomplete):  0
CYCLE:   2686500052 RDMA bytes rec:          0
CYCLE:   2686500052 RDMA total latency:          0
CYCLE:   2686500052 WDMA bytes sent:          0
CYCLE:   2686500052 WDMA total latency:          0
CYCLE:   2687000052 RDMA bytes rec:          0
CYCLE:   2687000052 RDMA total latency:          0
CYCLE:   2687000052 WDMA bytes sent:          0
CYCLE:   2687000052 WDMA total latency:          0
CYCLE:   2687500052 RDMA bytes rec:          0
CYCLE:   2687500052 RDMA total latency:          0
CYCLE:   2687500052 WDMA bytes sent:          0
CYCLE:   2687500052 WDMA total latency:          0
CYCLE:   2688000052 Utilization ld q (incomplete):  0
CYCLE:   2688000052 RDMA bytes rec:          0
CYCLE:   2688000052 Utilization st q:  0
CYCLE:   2688000052 Utilization ld q:  0
CYCLE:   2688000052 Utilization:  0
CYCLE:   2688000052 Utilization ld q:  0
CYCLE:   2688000052 Utilization st q:  0
CYCLE:   2688000052 RDMA total latency:          0
CYCLE:   2688000052 Utilization st q (incomplete):  0
CYCLE:   2688000052 WDMA bytes sent:          0
CYCLE:   2688000052 Utilization ex q:  0
CYCLE:   2688000052 Utilization ex q (incomplete):  0
CYCLE:   2688000052 Utilization st q (incomplete):  0
CYCLE:   2688000052 Utilization ld q (incomplete):  0
CYCLE:   2688000052 WDMA total latency:          0
CYCLE:   2688000052 Utilization ex q:  0
CYCLE:   2688000052 Utilization:  0
CYCLE:   2688000052 Utilization ex q (incomplete):  0
CYCLE:   2688500052 RDMA bytes rec:          0
CYCLE:   2688500052 RDMA total latency:          0
CYCLE:   2688500052 WDMA bytes sent:          0
CYCLE:   2688500052 WDMA total latency:          0
CYCLE:   2689000052 RDMA bytes rec:          0
CYCLE:   2689000052 RDMA total latency:          0
CYCLE:   2689000052 WDMA bytes sent:          0
CYCLE:   2689000052 WDMA total latency:          0
CYCLE:   2689500052 RDMA bytes rec:          0
CYCLE:   2689500052 RDMA total latency:          0
CYCLE:   2689500052 WDMA bytes sent:          0
CYCLE:   2689500052 WDMA total latency:          0
CYCLE:   2690000052 Utilization ld q (incomplete):  0
CYCLE:   2690000052 RDMA bytes rec:          0
CYCLE:   2690000052 Utilization st q:  0
CYCLE:   2690000052 Utilization ld q:  0
CYCLE:   2690000052 Utilization:  0
CYCLE:   2690000052 Utilization ld q:  0
CYCLE:   2690000052 Utilization st q:  0
CYCLE:   2690000052 RDMA total latency:          0
CYCLE:   2690000052 Utilization st q (incomplete):  0
CYCLE:   2690000052 WDMA bytes sent:          0
CYCLE:   2690000052 Utilization ex q:  0
CYCLE:   2690000052 Utilization ex q (incomplete):  0
CYCLE:   2690000052 Utilization st q (incomplete):  0
CYCLE:   2690000052 Utilization ld q (incomplete):  0
CYCLE:   2690000052 WDMA total latency:          0
CYCLE:   2690000052 Utilization ex q:  0
CYCLE:   2690000052 Utilization:  0
CYCLE:   2690000052 Utilization ex q (incomplete):  0
CYCLE:   2690500052 RDMA bytes rec:          0
CYCLE:   2690500052 RDMA total latency:          0
CYCLE:   2690500052 WDMA bytes sent:          0
CYCLE:   2690500052 WDMA total latency:          0
CYCLE:   2691000052 RDMA bytes rec:          0
CYCLE:   2691000052 RDMA total latency:          0
CYCLE:   2691000052 WDMA bytes sent:          0
CYCLE:   2691000052 WDMA total latency:          0
CYCLE:   2691500052 RDMA bytes rec:          0
CYCLE:   2691500052 RDMA total latency:          0
CYCLE:   2691500052 WDMA bytes sent:          0
CYCLE:   2691500052 WDMA total latency:          0
CYCLE:   2692000052 Utilization ld q (incomplete):  0
CYCLE:   2692000052 RDMA bytes rec:          0
CYCLE:   2692000052 Utilization st q:  0
CYCLE:   2692000052 Utilization ld q:  0
CYCLE:   2692000052 Utilization:  0
CYCLE:   2692000052 Utilization ld q:  0
CYCLE:   2692000052 Utilization st q:  0
CYCLE:   2692000052 RDMA total latency:          0
CYCLE:   2692000052 Utilization st q (incomplete):  0
CYCLE:   2692000052 WDMA bytes sent:          0
CYCLE:   2692000052 Utilization ex q:  0
CYCLE:   2692000052 Utilization ex q (incomplete):  0
CYCLE:   2692000052 Utilization st q (incomplete):  0
CYCLE:   2692000052 Utilization ld q (incomplete):  0
CYCLE:   2692000052 WDMA total latency:          0
CYCLE:   2692000052 Utilization ex q:  0
CYCLE:   2692000052 Utilization:  0
CYCLE:   2692000052 Utilization ex q (incomplete):  0
CYCLE:   2692500052 RDMA bytes rec:          0
CYCLE:   2692500052 RDMA total latency:          0
CYCLE:   2692500052 WDMA bytes sent:          0
CYCLE:   2692500052 WDMA total latency:          0
CYCLE:   2693000052 RDMA bytes rec:          0
CYCLE:   2693000052 RDMA total latency:          0
CYCLE:   2693000052 WDMA bytes sent:          0
CYCLE:   2693000052 WDMA total latency:          0
CYCLE:   2693500052 RDMA bytes rec:          0
CYCLE:   2693500052 RDMA total latency:          0
CYCLE:   2693500052 WDMA bytes sent:          0
CYCLE:   2693500052 WDMA total latency:          0
CYCLE:   2694000052 Utilization ld q (incomplete):  0
CYCLE:   2694000052 RDMA bytes rec:          0
CYCLE:   2694000052 Utilization st q:  0
CYCLE:   2694000052 Utilization ld q:  0
CYCLE:   2694000052 Utilization:  0
CYCLE:   2694000052 Utilization ld q:  0
CYCLE:   2694000052 Utilization st q:  0
CYCLE:   2694000052 RDMA total latency:          0
CYCLE:   2694000052 Utilization st q (incomplete):  0
CYCLE:   2694000052 WDMA bytes sent:          0
CYCLE:   2694000052 Utilization ex q:  0
CYCLE:   2694000052 Utilization ex q (incomplete):  0
CYCLE:   2694000052 Utilization st q (incomplete):  0
CYCLE:   2694000052 Utilization ld q (incomplete):  0
CYCLE:   2694000052 WDMA total latency:          0
CYCLE:   2694000052 Utilization ex q:  0
CYCLE:   2694000052 Utilization:  0
CYCLE:   2694000052 Utilization ex q (incomplete):  0
CYCLE:   2694500052 RDMA bytes rec:          0
CYCLE:   2694500052 RDMA total latency:          0
CYCLE:   2694500052 WDMA bytes sent:          0
CYCLE:   2694500052 WDMA total latency:          0
CYCLE:   2695000052 RDMA bytes rec:          0
CYCLE:   2695000052 RDMA total latency:          0
CYCLE:   2695000052 WDMA bytes sent:          0
CYCLE:   2695000052 WDMA total latency:          0
CYCLE:   2695500052 RDMA bytes rec:          0
CYCLE:   2695500052 RDMA total latency:          0
CYCLE:   2695500052 WDMA bytes sent:          0
CYCLE:   2695500052 WDMA total latency:          0
CYCLE:   2696000052 Utilization ld q (incomplete):  0
CYCLE:   2696000052 RDMA bytes rec:          0
CYCLE:   2696000052 Utilization st q:  0
CYCLE:   2696000052 Utilization ld q:  0
CYCLE:   2696000052 Utilization:  0
CYCLE:   2696000052 Utilization ld q:  0
CYCLE:   2696000052 Utilization st q:  0
CYCLE:   2696000052 RDMA total latency:          0
CYCLE:   2696000052 Utilization st q (incomplete):  0
CYCLE:   2696000052 WDMA bytes sent:          0
CYCLE:   2696000052 Utilization ex q:  0
CYCLE:   2696000052 Utilization ex q (incomplete):  0
CYCLE:   2696000052 Utilization st q (incomplete):  0
CYCLE:   2696000052 Utilization ld q (incomplete):  0
CYCLE:   2696000052 WDMA total latency:          0
CYCLE:   2696000052 Utilization ex q:  0
CYCLE:   2696000052 Utilization:  0
CYCLE:   2696000052 Utilization ex q (incomplete):  0
CYCLE:   2696500052 RDMA bytes rec:          0
CYCLE:   2696500052 RDMA total latency:          0
CYCLE:   2696500052 WDMA bytes sent:          0
CYCLE:   2696500052 WDMA total latency:          0
CYCLE:   2697000052 RDMA bytes rec:          0
CYCLE:   2697000052 RDMA total latency:          0
CYCLE:   2697000052 WDMA bytes sent:          0
CYCLE:   2697000052 WDMA total latency:          0
CYCLE:   2697500052 RDMA bytes rec:          0
CYCLE:   2697500052 RDMA total latency:          0
CYCLE:   2697500052 WDMA bytes sent:          0
CYCLE:   2697500052 WDMA total latency:          0
CYCLE:   2698000052 Utilization ld q (incomplete):  0
CYCLE:   2698000052 RDMA bytes rec:          0
CYCLE:   2698000052 Utilization st q:  0
CYCLE:   2698000052 Utilization ld q:  0
CYCLE:   2698000052 Utilization:  0
CYCLE:   2698000052 Utilization ld q:  0
CYCLE:   2698000052 Utilization st q:  0
CYCLE:   2698000052 RDMA total latency:          0
CYCLE:   2698000052 Utilization st q (incomplete):  0
CYCLE:   2698000052 WDMA bytes sent:          0
CYCLE:   2698000052 Utilization ex q:  0
CYCLE:   2698000052 Utilization ex q (incomplete):  0
CYCLE:   2698000052 Utilization st q (incomplete):  0
CYCLE:   2698000052 Utilization ld q (incomplete):  0
CYCLE:   2698000052 WDMA total latency:          0
CYCLE:   2698000052 Utilization ex q:  0
CYCLE:   2698000052 Utilization:  0
CYCLE:   2698000052 Utilization ex q (incomplete):  0
CYCLE:   2698500052 RDMA bytes rec:          0
CYCLE:   2698500052 RDMA total latency:          0
CYCLE:   2698500052 WDMA bytes sent:          0
CYCLE:   2698500052 WDMA total latency:          0
CYCLE:   2699000052 RDMA bytes rec:          0
CYCLE:   2699000052 RDMA total latency:          0
CYCLE:   2699000052 WDMA bytes sent:          0
CYCLE:   2699000052 WDMA total latency:          0
CYCLE:   2699500052 RDMA bytes rec:          0
CYCLE:   2699500052 RDMA total latency:          0
CYCLE:   2699500052 WDMA bytes sent:          0
CYCLE:   2699500052 WDMA total latency:          0
CYCLE:   2700000052 Utilization ld q (incomplete):  0
CYCLE:   2700000052 RDMA bytes rec:          0
CYCLE:   2700000052 Utilization st q:  0
CYCLE:   2700000052 Utilization ld q:  0
CYCLE:   2700000052 Utilization:  0
CYCLE:   2700000052 Utilization ld q:  0
CYCLE:   2700000052 Utilization st q:  0
CYCLE:   2700000052 RDMA total latency:          0
CYCLE:   2700000052 Utilization st q (incomplete):  0
CYCLE:   2700000052 WDMA bytes sent:          0
CYCLE:   2700000052 Utilization ex q:  0
CYCLE:   2700000052 Utilization ex q (incomplete):  0
CYCLE:   2700000052 Utilization st q (incomplete):  0
CYCLE:   2700000052 Utilization ld q (incomplete):  0
CYCLE:   2700000052 WDMA total latency:          0
CYCLE:   2700000052 Utilization ex q:  0
CYCLE:   2700000052 Utilization:  0
CYCLE:   2700000052 Utilization ex q (incomplete):  0
CYCLE:   2700500052 RDMA bytes rec:          0
CYCLE:   2700500052 RDMA total latency:          0
CYCLE:   2700500052 WDMA bytes sent:          0
CYCLE:   2700500052 WDMA total latency:          0
CYCLE:   2701000052 RDMA bytes rec:          0
CYCLE:   2701000052 RDMA total latency:          0
CYCLE:   2701000052 WDMA bytes sent:          0
CYCLE:   2701000052 WDMA total latency:          0
CYCLE:   2701500052 RDMA bytes rec:          0
CYCLE:   2701500052 RDMA total latency:          0
CYCLE:   2701500052 WDMA bytes sent:          0
CYCLE:   2701500052 WDMA total latency:          0
CYCLE:   2702000052 Utilization ld q (incomplete):  0
CYCLE:   2702000052 RDMA bytes rec:          0
CYCLE:   2702000052 Utilization st q:  0
CYCLE:   2702000052 Utilization ld q:  0
CYCLE:   2702000052 Utilization:  0
CYCLE:   2702000052 Utilization ld q:  0
CYCLE:   2702000052 Utilization st q:  0
CYCLE:   2702000052 RDMA total latency:          0
CYCLE:   2702000052 Utilization st q (incomplete):  0
CYCLE:   2702000052 WDMA bytes sent:          0
CYCLE:   2702000052 Utilization ex q:  0
CYCLE:   2702000052 Utilization ex q (incomplete):  0
CYCLE:   2702000052 Utilization st q (incomplete):  0
CYCLE:   2702000052 Utilization ld q (incomplete):  0
CYCLE:   2702000052 WDMA total latency:          0
CYCLE:   2702000052 Utilization ex q:  0
CYCLE:   2702000052 Utilization:  0
CYCLE:   2702000052 Utilization ex q (incomplete):  0
CYCLE:   2702500052 RDMA bytes rec:          0
CYCLE:   2702500052 RDMA total latency:          0
CYCLE:   2702500052 WDMA bytes sent:          0
CYCLE:   2702500052 WDMA total latency:          0
CYCLE:   2703000052 RDMA bytes rec:          0
CYCLE:   2703000052 RDMA total latency:          0
CYCLE:   2703000052 WDMA bytes sent:          0
CYCLE:   2703000052 WDMA total latency:          0
CYCLE:   2703500052 RDMA bytes rec:          0
CYCLE:   2703500052 RDMA total latency:          0
CYCLE:   2703500052 WDMA bytes sent:          0
CYCLE:   2703500052 WDMA total latency:          0
CYCLE:   2704000052 Utilization ld q (incomplete):  0
CYCLE:   2704000052 RDMA bytes rec:          0
CYCLE:   2704000052 Utilization st q:  0
CYCLE:   2704000052 Utilization ld q:  0
CYCLE:   2704000052 Utilization:  0
CYCLE:   2704000052 Utilization ld q:  0
CYCLE:   2704000052 Utilization st q:  0
CYCLE:   2704000052 RDMA total latency:          0
CYCLE:   2704000052 Utilization st q (incomplete):  0
CYCLE:   2704000052 WDMA bytes sent:          0
CYCLE:   2704000052 Utilization ex q:  0
CYCLE:   2704000052 Utilization ex q (incomplete):  0
CYCLE:   2704000052 Utilization st q (incomplete):  0
CYCLE:   2704000052 Utilization ld q (incomplete):  0
CYCLE:   2704000052 WDMA total latency:          0
CYCLE:   2704000052 Utilization ex q:  0
CYCLE:   2704000052 Utilization:  0
CYCLE:   2704000052 Utilization ex q (incomplete):  0
CYCLE:   2704500052 RDMA bytes rec:          0
CYCLE:   2704500052 RDMA total latency:          0
CYCLE:   2704500052 WDMA bytes sent:          0
CYCLE:   2704500052 WDMA total latency:          0
CYCLE:   2705000052 RDMA bytes rec:          0
CYCLE:   2705000052 RDMA total latency:          0
CYCLE:   2705000052 WDMA bytes sent:          0
CYCLE:   2705000052 WDMA total latency:          0
CYCLE:   2705500052 RDMA bytes rec:          0
CYCLE:   2705500052 RDMA total latency:          0
CYCLE:   2705500052 WDMA bytes sent:          0
CYCLE:   2705500052 WDMA total latency:          0
CYCLE:   2706000052 Utilization ld q (incomplete):  0
CYCLE:   2706000052 RDMA bytes rec:          0
CYCLE:   2706000052 Utilization st q:  0
CYCLE:   2706000052 Utilization ld q:  0
CYCLE:   2706000052 Utilization:  0
CYCLE:   2706000052 Utilization ld q:  0
CYCLE:   2706000052 Utilization st q:  0
CYCLE:   2706000052 RDMA total latency:          0
CYCLE:   2706000052 Utilization st q (incomplete):  0
CYCLE:   2706000052 WDMA bytes sent:          0
CYCLE:   2706000052 Utilization ex q:  0
CYCLE:   2706000052 Utilization ex q (incomplete):  0
CYCLE:   2706000052 Utilization st q (incomplete):  0
CYCLE:   2706000052 Utilization ld q (incomplete):  0
CYCLE:   2706000052 WDMA total latency:          0
CYCLE:   2706000052 Utilization ex q:  0
CYCLE:   2706000052 Utilization:  0
CYCLE:   2706000052 Utilization ex q (incomplete):  0
CYCLE:   2706500052 RDMA bytes rec:          0
CYCLE:   2706500052 RDMA total latency:          0
CYCLE:   2706500052 WDMA bytes sent:          0
CYCLE:   2706500052 WDMA total latency:          0
CYCLE:   2707000052 RDMA bytes rec:          0
CYCLE:   2707000052 RDMA total latency:          0
CYCLE:   2707000052 WDMA bytes sent:          0
CYCLE:   2707000052 WDMA total latency:          0
CYCLE:   2707500052 RDMA bytes rec:          0
CYCLE:   2707500052 RDMA total latency:          0
CYCLE:   2707500052 WDMA bytes sent:          0
CYCLE:   2707500052 WDMA total latency:          0
CYCLE:   2708000052 Utilization ld q (incomplete):  0
CYCLE:   2708000052 RDMA bytes rec:          0
CYCLE:   2708000052 Utilization st q:  0
CYCLE:   2708000052 Utilization ld q:  0
CYCLE:   2708000052 Utilization:  0
CYCLE:   2708000052 Utilization ld q:  0
CYCLE:   2708000052 Utilization st q:  0
CYCLE:   2708000052 RDMA total latency:          0
CYCLE:   2708000052 Utilization st q (incomplete):  0
CYCLE:   2708000052 WDMA bytes sent:          0
CYCLE:   2708000052 Utilization ex q:  0
CYCLE:   2708000052 Utilization ex q (incomplete):  0
CYCLE:   2708000052 Utilization st q (incomplete):  0
CYCLE:   2708000052 Utilization ld q (incomplete):  0
CYCLE:   2708000052 WDMA total latency:          0
CYCLE:   2708000052 Utilization ex q:  0
CYCLE:   2708000052 Utilization:  0
CYCLE:   2708000052 Utilization ex q (incomplete):  0
CYCLE:   2708500052 RDMA bytes rec:          0
CYCLE:   2708500052 RDMA total latency:          0
CYCLE:   2708500052 WDMA bytes sent:          0
CYCLE:   2708500052 WDMA total latency:          0
CYCLE:   2709000052 RDMA bytes rec:          0
CYCLE:   2709000052 RDMA total latency:          0
CYCLE:   2709000052 WDMA bytes sent:          0
CYCLE:   2709000052 WDMA total latency:          0
CYCLE:   2709500052 RDMA bytes rec:          0
CYCLE:   2709500052 RDMA total latency:          0
CYCLE:   2709500052 WDMA bytes sent:          0
CYCLE:   2709500052 WDMA total latency:          0
CYCLE:   2710000052 Utilization ld q (incomplete):  0
CYCLE:   2710000052 RDMA bytes rec:          0
CYCLE:   2710000052 Utilization st q:  0
CYCLE:   2710000052 Utilization ld q:  0
CYCLE:   2710000052 Utilization:  0
CYCLE:   2710000052 Utilization ld q:  0
CYCLE:   2710000052 Utilization st q:  0
CYCLE:   2710000052 RDMA total latency:          0
CYCLE:   2710000052 Utilization st q (incomplete):  0
CYCLE:   2710000052 WDMA bytes sent:          0
CYCLE:   2710000052 Utilization ex q:  0
CYCLE:   2710000052 Utilization ex q (incomplete):  0
CYCLE:   2710000052 Utilization st q (incomplete):  0
CYCLE:   2710000052 Utilization ld q (incomplete):  0
CYCLE:   2710000052 WDMA total latency:          0
CYCLE:   2710000052 Utilization ex q:  0
CYCLE:   2710000052 Utilization:  0
CYCLE:   2710000052 Utilization ex q (incomplete):  0
CYCLE:   2710500052 RDMA bytes rec:          0
CYCLE:   2710500052 RDMA total latency:          0
CYCLE:   2710500052 WDMA bytes sent:          0
CYCLE:   2710500052 WDMA total latency:          0
CYCLE:   2711000052 RDMA bytes rec:          0
CYCLE:   2711000052 RDMA total latency:          0
CYCLE:   2711000052 WDMA bytes sent:          0
CYCLE:   2711000052 WDMA total latency:          0
CYCLE:   2711500052 RDMA bytes rec:          0
CYCLE:   2711500052 RDMA total latency:          0
CYCLE:   2711500052 WDMA bytes sent:          0
CYCLE:   2711500052 WDMA total latency:          0
CYCLE:   2712000052 Utilization ld q (incomplete):  0
CYCLE:   2712000052 RDMA bytes rec:          0
CYCLE:   2712000052 Utilization st q:  0
CYCLE:   2712000052 Utilization ld q:  0
CYCLE:   2712000052 Utilization:  0
CYCLE:   2712000052 Utilization ld q:  0
CYCLE:   2712000052 Utilization st q:  0
CYCLE:   2712000052 RDMA total latency:          0
CYCLE:   2712000052 Utilization st q (incomplete):  0
CYCLE:   2712000052 WDMA bytes sent:          0
CYCLE:   2712000052 Utilization ex q:  0
CYCLE:   2712000052 Utilization ex q (incomplete):  0
CYCLE:   2712000052 Utilization st q (incomplete):  0
CYCLE:   2712000052 Utilization ld q (incomplete):  0
CYCLE:   2712000052 WDMA total latency:          0
CYCLE:   2712000052 Utilization ex q:  0
CYCLE:   2712000052 Utilization:  0
CYCLE:   2712000052 Utilization ex q (incomplete):  0
CYCLE:   2712500052 RDMA bytes rec:          0
CYCLE:   2712500052 RDMA total latency:          0
CYCLE:   2712500052 WDMA bytes sent:          0
CYCLE:   2712500052 WDMA total latency:          0
CYCLE:   2713000052 RDMA bytes rec:          0
CYCLE:   2713000052 RDMA total latency:          0
CYCLE:   2713000052 WDMA bytes sent:          0
CYCLE:   2713000052 WDMA total latency:          0
CYCLE:   2713500052 RDMA bytes rec:          0
CYCLE:   2713500052 RDMA total latency:          0
CYCLE:   2713500052 WDMA bytes sent:          0
CYCLE:   2713500052 WDMA total latency:          0
CYCLE:   2714000052 Utilization ld q (incomplete):  0
CYCLE:   2714000052 RDMA bytes rec:          0
CYCLE:   2714000052 Utilization st q:  0
CYCLE:   2714000052 Utilization ld q:  0
CYCLE:   2714000052 Utilization:  0
CYCLE:   2714000052 Utilization ld q:  0
CYCLE:   2714000052 Utilization st q:  0
CYCLE:   2714000052 RDMA total latency:          0
CYCLE:   2714000052 Utilization st q (incomplete):  0
CYCLE:   2714000052 WDMA bytes sent:          0
CYCLE:   2714000052 Utilization ex q:  0
CYCLE:   2714000052 Utilization ex q (incomplete):  0
CYCLE:   2714000052 Utilization st q (incomplete):  0
CYCLE:   2714000052 Utilization ld q (incomplete):  0
CYCLE:   2714000052 WDMA total latency:          0
CYCLE:   2714000052 Utilization ex q:  0
CYCLE:   2714000052 Utilization:  0
CYCLE:   2714000052 Utilization ex q (incomplete):  0
CYCLE:   2714500052 RDMA bytes rec:          0
CYCLE:   2714500052 RDMA total latency:          0
CYCLE:   2714500052 WDMA bytes sent:          0
CYCLE:   2714500052 WDMA total latency:          0
CYCLE:   2715000052 RDMA bytes rec:          0
CYCLE:   2715000052 RDMA total latency:          0
CYCLE:   2715000052 WDMA bytes sent:          0
CYCLE:   2715000052 WDMA total latency:          0
CYCLE:   2715500052 RDMA bytes rec:          0
CYCLE:   2715500052 RDMA total latency:          0
CYCLE:   2715500052 WDMA bytes sent:          0
CYCLE:   2715500052 WDMA total latency:          0
CYCLE:   2716000052 Utilization ld q (incomplete):  0
CYCLE:   2716000052 RDMA bytes rec:          0
CYCLE:   2716000052 Utilization st q:  0
CYCLE:   2716000052 Utilization ld q:  0
CYCLE:   2716000052 Utilization:  0
CYCLE:   2716000052 Utilization ld q:  0
CYCLE:   2716000052 Utilization st q:  0
CYCLE:   2716000052 RDMA total latency:          0
CYCLE:   2716000052 Utilization st q (incomplete):  0
CYCLE:   2716000052 WDMA bytes sent:          0
CYCLE:   2716000052 Utilization ex q:  0
CYCLE:   2716000052 Utilization ex q (incomplete):  0
CYCLE:   2716000052 Utilization st q (incomplete):  0
CYCLE:   2716000052 Utilization ld q (incomplete):  0
CYCLE:   2716000052 WDMA total latency:          0
CYCLE:   2716000052 Utilization ex q:  0
CYCLE:   2716000052 Utilization:  0
CYCLE:   2716000052 Utilization ex q (incomplete):  0
CYCLE:   2716500052 RDMA bytes rec:          0
CYCLE:   2716500052 RDMA total latency:          0
CYCLE:   2716500052 WDMA bytes sent:          0
CYCLE:   2716500052 WDMA total latency:          0
CYCLE:   2717000052 RDMA bytes rec:          0
CYCLE:   2717000052 RDMA total latency:          0
CYCLE:   2717000052 WDMA bytes sent:          0
CYCLE:   2717000052 WDMA total latency:          0
CYCLE:   2717500052 RDMA bytes rec:          0
CYCLE:   2717500052 RDMA total latency:          0
CYCLE:   2717500052 WDMA bytes sent:          0
CYCLE:   2717500052 WDMA total latency:          0
CYCLE:   2718000052 Utilization ld q (incomplete):  0
CYCLE:   2718000052 RDMA bytes rec:          0
CYCLE:   2718000052 Utilization st q:  0
CYCLE:   2718000052 Utilization ld q:  0
CYCLE:   2718000052 Utilization:  0
CYCLE:   2718000052 Utilization ld q:  0
CYCLE:   2718000052 Utilization st q:  0
CYCLE:   2718000052 RDMA total latency:          0
CYCLE:   2718000052 Utilization st q (incomplete):  0
CYCLE:   2718000052 WDMA bytes sent:          0
CYCLE:   2718000052 Utilization ex q:  0
CYCLE:   2718000052 Utilization ex q (incomplete):  0
CYCLE:   2718000052 Utilization st q (incomplete):  0
CYCLE:   2718000052 Utilization ld q (incomplete):  0
CYCLE:   2718000052 WDMA total latency:          0
CYCLE:   2718000052 Utilization ex q:  0
CYCLE:   2718000052 Utilization:  0
CYCLE:   2718000052 Utilization ex q (incomplete):  0
CYCLE:   2718500052 RDMA bytes rec:          0
CYCLE:   2718500052 RDMA total latency:          0
CYCLE:   2718500052 WDMA bytes sent:          0
CYCLE:   2718500052 WDMA total latency:          0
CYCLE:   2719000052 RDMA bytes rec:          0
CYCLE:   2719000052 RDMA total latency:          0
CYCLE:   2719000052 WDMA bytes sent:          0
CYCLE:   2719000052 WDMA total latency:          0
CYCLE:   2719500052 RDMA bytes rec:          0
CYCLE:   2719500052 RDMA total latency:          0
CYCLE:   2719500052 WDMA bytes sent:          0
CYCLE:   2719500052 WDMA total latency:          0
CYCLE:   2720000052 Utilization ld q (incomplete):  0
CYCLE:   2720000052 RDMA bytes rec:          0
CYCLE:   2720000052 Utilization st q:  0
CYCLE:   2720000052 Utilization ld q:  0
CYCLE:   2720000052 Utilization:  0
CYCLE:   2720000052 Utilization ld q:  0
CYCLE:   2720000052 Utilization st q:  0
CYCLE:   2720000052 RDMA total latency:          0
CYCLE:   2720000052 Utilization st q (incomplete):  0
CYCLE:   2720000052 WDMA bytes sent:          0
CYCLE:   2720000052 Utilization ex q:  0
CYCLE:   2720000052 Utilization ex q (incomplete):  0
CYCLE:   2720000052 Utilization st q (incomplete):  0
CYCLE:   2720000052 Utilization ld q (incomplete):  0
CYCLE:   2720000052 WDMA total latency:          0
CYCLE:   2720000052 Utilization ex q:  0
CYCLE:   2720000052 Utilization:  0
CYCLE:   2720000052 Utilization ex q (incomplete):  0
CYCLE:   2720500052 RDMA bytes rec:          0
CYCLE:   2720500052 RDMA total latency:          0
CYCLE:   2720500052 WDMA bytes sent:          0
CYCLE:   2720500052 WDMA total latency:          0
CYCLE:   2721000052 RDMA bytes rec:          0
CYCLE:   2721000052 RDMA total latency:          0
CYCLE:   2721000052 WDMA bytes sent:          0
CYCLE:   2721000052 WDMA total latency:          0
CYCLE:   2721500052 RDMA bytes rec:          0
CYCLE:   2721500052 RDMA total latency:          0
CYCLE:   2721500052 WDMA bytes sent:          0
CYCLE:   2721500052 WDMA total latency:          0
CYCLE:   2722000052 Utilization ld q (incomplete):  0
CYCLE:   2722000052 RDMA bytes rec:          0
CYCLE:   2722000052 Utilization st q:  0
CYCLE:   2722000052 Utilization ld q:  0
CYCLE:   2722000052 Utilization:  0
CYCLE:   2722000052 Utilization ld q:  0
CYCLE:   2722000052 Utilization st q:  0
CYCLE:   2722000052 RDMA total latency:          0
CYCLE:   2722000052 Utilization st q (incomplete):  0
CYCLE:   2722000052 WDMA bytes sent:          0
CYCLE:   2722000052 Utilization ex q:  0
CYCLE:   2722000052 Utilization ex q (incomplete):  0
CYCLE:   2722000052 Utilization st q (incomplete):  0
CYCLE:   2722000052 Utilization ld q (incomplete):  0
CYCLE:   2722000052 WDMA total latency:          0
CYCLE:   2722000052 Utilization ex q:  0
CYCLE:   2722000052 Utilization:  0
CYCLE:   2722000052 Utilization ex q (incomplete):  0
CYCLE:   2722500052 RDMA bytes rec:          0
CYCLE:   2722500052 RDMA total latency:          0
CYCLE:   2722500052 WDMA bytes sent:          0
CYCLE:   2722500052 WDMA total latency:          0
CYCLE:   2723000052 RDMA bytes rec:          0
CYCLE:   2723000052 RDMA total latency:          0
CYCLE:   2723000052 WDMA bytes sent:          0
CYCLE:   2723000052 WDMA total latency:          0
CYCLE:   2723500052 RDMA bytes rec:          0
CYCLE:   2723500052 RDMA total latency:          0
CYCLE:   2723500052 WDMA bytes sent:          0
CYCLE:   2723500052 WDMA total latency:          0
CYCLE:   2724000052 Utilization ld q (incomplete):  0
CYCLE:   2724000052 RDMA bytes rec:          0
CYCLE:   2724000052 Utilization st q:  0
CYCLE:   2724000052 Utilization ld q:  0
CYCLE:   2724000052 Utilization:  0
CYCLE:   2724000052 Utilization ld q:  0
CYCLE:   2724000052 Utilization st q:  0
CYCLE:   2724000052 RDMA total latency:          0
CYCLE:   2724000052 Utilization st q (incomplete):  0
CYCLE:   2724000052 WDMA bytes sent:          0
CYCLE:   2724000052 Utilization ex q:  0
CYCLE:   2724000052 Utilization ex q (incomplete):  0
CYCLE:   2724000052 Utilization st q (incomplete):  0
CYCLE:   2724000052 Utilization ld q (incomplete):  0
CYCLE:   2724000052 WDMA total latency:          0
CYCLE:   2724000052 Utilization ex q:  0
CYCLE:   2724000052 Utilization:  0
CYCLE:   2724000052 Utilization ex q (incomplete):  0
CYCLE:   2724500052 RDMA bytes rec:          0
CYCLE:   2724500052 RDMA total latency:          0
CYCLE:   2724500052 WDMA bytes sent:          0
CYCLE:   2724500052 WDMA total latency:          0
CYCLE:   2725000052 RDMA bytes rec:          0
CYCLE:   2725000052 RDMA total latency:          0
CYCLE:   2725000052 WDMA bytes sent:          0
CYCLE:   2725000052 WDMA total latency:          0
CYCLE:   2725500052 RDMA bytes rec:          0
CYCLE:   2725500052 RDMA total latency:          0
CYCLE:   2725500052 WDMA bytes sent:          0
CYCLE:   2725500052 WDMA total latency:          0
CYCLE:   2726000052 Utilization ld q (incomplete):  0
CYCLE:   2726000052 RDMA bytes rec:          0
CYCLE:   2726000052 Utilization st q:  0
CYCLE:   2726000052 Utilization ld q:  0
CYCLE:   2726000052 Utilization:  0
CYCLE:   2726000052 Utilization ld q:  0
CYCLE:   2726000052 Utilization st q:  0
CYCLE:   2726000052 RDMA total latency:          0
CYCLE:   2726000052 Utilization st q (incomplete):  0
CYCLE:   2726000052 WDMA bytes sent:          0
CYCLE:   2726000052 Utilization ex q:  0
CYCLE:   2726000052 Utilization ex q (incomplete):  0
CYCLE:   2726000052 Utilization st q (incomplete):  0
CYCLE:   2726000052 Utilization ld q (incomplete):  0
CYCLE:   2726000052 WDMA total latency:          0
CYCLE:   2726000052 Utilization ex q:  0
CYCLE:   2726000052 Utilization:  0
CYCLE:   2726000052 Utilization ex q (incomplete):  0
CYCLE:   2726500052 RDMA bytes rec:          0
CYCLE:   2726500052 RDMA total latency:          0
CYCLE:   2726500052 WDMA bytes sent:          0
CYCLE:   2726500052 WDMA total latency:          0
CYCLE:   2727000052 RDMA bytes rec:          0
CYCLE:   2727000052 RDMA total latency:          0
CYCLE:   2727000052 WDMA bytes sent:          0
CYCLE:   2727000052 WDMA total latency:          0
CYCLE:   2727500052 RDMA bytes rec:          0
CYCLE:   2727500052 RDMA total latency:          0
CYCLE:   2727500052 WDMA bytes sent:          0
CYCLE:   2727500052 WDMA total latency:          0
CYCLE:   2728000052 Utilization ld q (incomplete):  0
CYCLE:   2728000052 RDMA bytes rec:          0
CYCLE:   2728000052 Utilization st q:  0
CYCLE:   2728000052 Utilization ld q:  0
CYCLE:   2728000052 Utilization:  0
CYCLE:   2728000052 Utilization ld q:  0
CYCLE:   2728000052 Utilization st q:  0
CYCLE:   2728000052 RDMA total latency:          0
CYCLE:   2728000052 Utilization st q (incomplete):  0
CYCLE:   2728000052 WDMA bytes sent:          0
CYCLE:   2728000052 Utilization ex q:  0
CYCLE:   2728000052 Utilization ex q (incomplete):  0
CYCLE:   2728000052 Utilization st q (incomplete):  0
CYCLE:   2728000052 Utilization ld q (incomplete):  0
CYCLE:   2728000052 WDMA total latency:          0
CYCLE:   2728000052 Utilization ex q:  0
CYCLE:   2728000052 Utilization:  0
CYCLE:   2728000052 Utilization ex q (incomplete):  0
CYCLE:   2728500052 RDMA bytes rec:          0
CYCLE:   2728500052 RDMA total latency:          0
CYCLE:   2728500052 WDMA bytes sent:          0
CYCLE:   2728500052 WDMA total latency:          0
CYCLE:   2729000052 RDMA bytes rec:          0
CYCLE:   2729000052 RDMA total latency:          0
CYCLE:   2729000052 WDMA bytes sent:          0
CYCLE:   2729000052 WDMA total latency:          0
CYCLE:   2729500052 RDMA bytes rec:          0
CYCLE:   2729500052 RDMA total latency:          0
CYCLE:   2729500052 WDMA bytes sent:          0
CYCLE:   2729500052 WDMA total latency:          0
CYCLE:   2730000052 Utilization ld q (incomplete):  0
CYCLE:   2730000052 RDMA bytes rec:          0
CYCLE:   2730000052 Utilization st q:  0
CYCLE:   2730000052 Utilization ld q:  0
CYCLE:   2730000052 Utilization:  0
CYCLE:   2730000052 Utilization ld q:  0
CYCLE:   2730000052 Utilization st q:  0
CYCLE:   2730000052 RDMA total latency:          0
CYCLE:   2730000052 Utilization st q (incomplete):  0
CYCLE:   2730000052 WDMA bytes sent:          0
CYCLE:   2730000052 Utilization ex q:  0
CYCLE:   2730000052 Utilization ex q (incomplete):  0
CYCLE:   2730000052 Utilization st q (incomplete):  0
CYCLE:   2730000052 Utilization ld q (incomplete):  0
CYCLE:   2730000052 WDMA total latency:          0
CYCLE:   2730000052 Utilization ex q:  0
CYCLE:   2730000052 Utilization:  0
CYCLE:   2730000052 Utilization ex q (incomplete):  0
CYCLE:   2730500052 RDMA bytes rec:          0
CYCLE:   2730500052 RDMA total latency:          0
CYCLE:   2730500052 WDMA bytes sent:          0
CYCLE:   2730500052 WDMA total latency:          0
CYCLE:   2731000052 RDMA bytes rec:          0
CYCLE:   2731000052 RDMA total latency:          0
CYCLE:   2731000052 WDMA bytes sent:          0
CYCLE:   2731000052 WDMA total latency:          0
CYCLE:   2731500052 RDMA bytes rec:          0
CYCLE:   2731500052 RDMA total latency:          0
CYCLE:   2731500052 WDMA bytes sent:          0
CYCLE:   2731500052 WDMA total latency:          0
CYCLE:   2732000052 Utilization ld q (incomplete):  0
CYCLE:   2732000052 RDMA bytes rec:          0
CYCLE:   2732000052 Utilization st q:  0
CYCLE:   2732000052 Utilization ld q:  0
CYCLE:   2732000052 Utilization:  0
CYCLE:   2732000052 Utilization ld q:  0
CYCLE:   2732000052 Utilization st q:  0
CYCLE:   2732000052 RDMA total latency:          0
CYCLE:   2732000052 Utilization st q (incomplete):  0
CYCLE:   2732000052 WDMA bytes sent:          0
CYCLE:   2732000052 Utilization ex q:  0
CYCLE:   2732000052 Utilization ex q (incomplete):  0
CYCLE:   2732000052 Utilization st q (incomplete):  0
CYCLE:   2732000052 Utilization ld q (incomplete):  0
CYCLE:   2732000052 WDMA total latency:          0
CYCLE:   2732000052 Utilization ex q:  0
CYCLE:   2732000052 Utilization:  0
CYCLE:   2732000052 Utilization ex q (incomplete):  0
CYCLE:   2732500052 RDMA bytes rec:          0
CYCLE:   2732500052 RDMA total latency:          0
CYCLE:   2732500052 WDMA bytes sent:          0
CYCLE:   2732500052 WDMA total latency:          0
CYCLE:   2733000052 RDMA bytes rec:          0
CYCLE:   2733000052 RDMA total latency:          0
CYCLE:   2733000052 WDMA bytes sent:          0
CYCLE:   2733000052 WDMA total latency:          0
CYCLE:   2733500052 RDMA bytes rec:          0
CYCLE:   2733500052 RDMA total latency:          0
CYCLE:   2733500052 WDMA bytes sent:          0
CYCLE:   2733500052 WDMA total latency:          0
CYCLE:   2734000052 Utilization ld q (incomplete):  0
CYCLE:   2734000052 RDMA bytes rec:          0
CYCLE:   2734000052 Utilization st q:  0
CYCLE:   2734000052 Utilization ld q:  0
CYCLE:   2734000052 Utilization:  0
CYCLE:   2734000052 Utilization ld q:  0
CYCLE:   2734000052 Utilization st q:  0
CYCLE:   2734000052 RDMA total latency:          0
CYCLE:   2734000052 Utilization st q (incomplete):  0
CYCLE:   2734000052 WDMA bytes sent:          0
CYCLE:   2734000052 Utilization ex q:  0
CYCLE:   2734000052 Utilization ex q (incomplete):  0
CYCLE:   2734000052 Utilization st q (incomplete):  0
CYCLE:   2734000052 Utilization ld q (incomplete):  0
CYCLE:   2734000052 WDMA total latency:          0
CYCLE:   2734000052 Utilization ex q:  0
CYCLE:   2734000052 Utilization:  0
CYCLE:   2734000052 Utilization ex q (incomplete):  0
CYCLE:   2734500052 RDMA bytes rec:          0
CYCLE:   2734500052 RDMA total latency:          0
CYCLE:   2734500052 WDMA bytes sent:          0
CYCLE:   2734500052 WDMA total latency:          0
CYCLE:   2735000052 RDMA bytes rec:          0
CYCLE:   2735000052 RDMA total latency:          0
CYCLE:   2735000052 WDMA bytes sent:          0
CYCLE:   2735000052 WDMA total latency:          0
CYCLE:   2735500052 RDMA bytes rec:          0
CYCLE:   2735500052 RDMA total latency:          0
CYCLE:   2735500052 WDMA bytes sent:          0
CYCLE:   2735500052 WDMA total latency:          0
CYCLE:   2736000052 Utilization ld q (incomplete):  0
CYCLE:   2736000052 RDMA bytes rec:          0
CYCLE:   2736000052 Utilization st q:  0
CYCLE:   2736000052 Utilization ld q:  0
CYCLE:   2736000052 Utilization:  0
CYCLE:   2736000052 Utilization ld q:  0
CYCLE:   2736000052 Utilization st q:  0
CYCLE:   2736000052 RDMA total latency:          0
CYCLE:   2736000052 Utilization st q (incomplete):  0
CYCLE:   2736000052 WDMA bytes sent:          0
CYCLE:   2736000052 Utilization ex q:  0
CYCLE:   2736000052 Utilization ex q (incomplete):  0
CYCLE:   2736000052 Utilization st q (incomplete):  0
CYCLE:   2736000052 Utilization ld q (incomplete):  0
CYCLE:   2736000052 WDMA total latency:          0
CYCLE:   2736000052 Utilization ex q:  0
CYCLE:   2736000052 Utilization:  0
CYCLE:   2736000052 Utilization ex q (incomplete):  0
CYCLE:   2736500052 RDMA bytes rec:          0
CYCLE:   2736500052 RDMA total latency:          0
CYCLE:   2736500052 WDMA bytes sent:          0
CYCLE:   2736500052 WDMA total latency:          0
CYCLE:   2737000052 RDMA bytes rec:          0
CYCLE:   2737000052 RDMA total latency:          0
CYCLE:   2737000052 WDMA bytes sent:          0
CYCLE:   2737000052 WDMA total latency:          0
CYCLE:   2737500052 RDMA bytes rec:          0
CYCLE:   2737500052 RDMA total latency:          0
CYCLE:   2737500052 WDMA bytes sent:          0
CYCLE:   2737500052 WDMA total latency:          0
CYCLE:   2738000052 Utilization ld q (incomplete):  0
CYCLE:   2738000052 RDMA bytes rec:          0
CYCLE:   2738000052 Utilization st q:  0
CYCLE:   2738000052 Utilization ld q:  0
CYCLE:   2738000052 Utilization:  0
CYCLE:   2738000052 Utilization ld q:  0
CYCLE:   2738000052 Utilization st q:  0
CYCLE:   2738000052 RDMA total latency:          0
CYCLE:   2738000052 Utilization st q (incomplete):  0
CYCLE:   2738000052 WDMA bytes sent:          0
CYCLE:   2738000052 Utilization ex q:  0
CYCLE:   2738000052 Utilization ex q (incomplete):  0
CYCLE:   2738000052 Utilization st q (incomplete):  0
CYCLE:   2738000052 Utilization ld q (incomplete):  0
CYCLE:   2738000052 WDMA total latency:          0
CYCLE:   2738000052 Utilization ex q:  0
CYCLE:   2738000052 Utilization:  0
CYCLE:   2738000052 Utilization ex q (incomplete):  0
CYCLE:   2738500052 RDMA bytes rec:          0
CYCLE:   2738500052 RDMA total latency:          0
CYCLE:   2738500052 WDMA bytes sent:          0
CYCLE:   2738500052 WDMA total latency:          0
CYCLE:   2739000052 RDMA bytes rec:          0
CYCLE:   2739000052 RDMA total latency:          0
CYCLE:   2739000052 WDMA bytes sent:          0
CYCLE:   2739000052 WDMA total latency:          0
CYCLE:   2739500052 RDMA bytes rec:          0
CYCLE:   2739500052 RDMA total latency:          0
CYCLE:   2739500052 WDMA bytes sent:          0
CYCLE:   2739500052 WDMA total latency:          0
CYCLE:   2740000052 Utilization ld q (incomplete):  0
CYCLE:   2740000052 RDMA bytes rec:          0
CYCLE:   2740000052 Utilization st q:  0
CYCLE:   2740000052 Utilization ld q:  0
CYCLE:   2740000052 Utilization:  0
CYCLE:   2740000052 Utilization ld q:  0
CYCLE:   2740000052 Utilization st q:  0
CYCLE:   2740000052 RDMA total latency:          0
CYCLE:   2740000052 Utilization st q (incomplete):  0
CYCLE:   2740000052 WDMA bytes sent:          0
CYCLE:   2740000052 Utilization ex q:  0
CYCLE:   2740000052 Utilization ex q (incomplete):  0
CYCLE:   2740000052 Utilization st q (incomplete):  0
CYCLE:   2740000052 Utilization ld q (incomplete):  0
CYCLE:   2740000052 WDMA total latency:          0
CYCLE:   2740000052 Utilization ex q:  0
CYCLE:   2740000052 Utilization:  0
CYCLE:   2740000052 Utilization ex q (incomplete):  0
CYCLE:   2740500052 RDMA bytes rec:          0
CYCLE:   2740500052 RDMA total latency:          0
CYCLE:   2740500052 WDMA bytes sent:          0
CYCLE:   2740500052 WDMA total latency:          0
CYCLE:   2741000052 RDMA bytes rec:          0
CYCLE:   2741000052 RDMA total latency:          0
CYCLE:   2741000052 WDMA bytes sent:          0
CYCLE:   2741000052 WDMA total latency:          0
CYCLE:   2741500052 RDMA bytes rec:          0
CYCLE:   2741500052 RDMA total latency:          0
CYCLE:   2741500052 WDMA bytes sent:          0
CYCLE:   2741500052 WDMA total latency:          0
CYCLE:   2742000052 Utilization ld q (incomplete):  0
CYCLE:   2742000052 RDMA bytes rec:          0
CYCLE:   2742000052 Utilization st q:  0
CYCLE:   2742000052 Utilization ld q:  0
CYCLE:   2742000052 Utilization:  0
CYCLE:   2742000052 Utilization ld q:  0
CYCLE:   2742000052 Utilization st q:  0
CYCLE:   2742000052 RDMA total latency:          0
CYCLE:   2742000052 Utilization st q (incomplete):  0
CYCLE:   2742000052 WDMA bytes sent:          0
CYCLE:   2742000052 Utilization ex q:  0
CYCLE:   2742000052 Utilization ex q (incomplete):  0
CYCLE:   2742000052 Utilization st q (incomplete):  0
CYCLE:   2742000052 Utilization ld q (incomplete):  0
CYCLE:   2742000052 WDMA total latency:          0
CYCLE:   2742000052 Utilization ex q:  0
CYCLE:   2742000052 Utilization:  0
CYCLE:   2742000052 Utilization ex q (incomplete):  0
CYCLE:   2742500052 RDMA bytes rec:          0
CYCLE:   2742500052 RDMA total latency:          0
CYCLE:   2742500052 WDMA bytes sent:          0
CYCLE:   2742500052 WDMA total latency:          0
CYCLE:   2743000052 RDMA bytes rec:          0
CYCLE:   2743000052 RDMA total latency:          0
CYCLE:   2743000052 WDMA bytes sent:          0
CYCLE:   2743000052 WDMA total latency:          0
CYCLE:   2743500052 RDMA bytes rec:          0
CYCLE:   2743500052 RDMA total latency:          0
CYCLE:   2743500052 WDMA bytes sent:          0
CYCLE:   2743500052 WDMA total latency:          0
CYCLE:   2744000052 Utilization ld q (incomplete):  0
CYCLE:   2744000052 RDMA bytes rec:          0
CYCLE:   2744000052 Utilization st q:  0
CYCLE:   2744000052 Utilization ld q:  0
CYCLE:   2744000052 Utilization:  0
CYCLE:   2744000052 Utilization ld q:  0
CYCLE:   2744000052 Utilization st q:  0
CYCLE:   2744000052 RDMA total latency:          0
CYCLE:   2744000052 Utilization st q (incomplete):  0
CYCLE:   2744000052 WDMA bytes sent:          0
CYCLE:   2744000052 Utilization ex q:  0
CYCLE:   2744000052 Utilization ex q (incomplete):  0
CYCLE:   2744000052 Utilization st q (incomplete):  0
CYCLE:   2744000052 Utilization ld q (incomplete):  0
CYCLE:   2744000052 WDMA total latency:          0
CYCLE:   2744000052 Utilization ex q:  0
CYCLE:   2744000052 Utilization:  0
CYCLE:   2744000052 Utilization ex q (incomplete):  0
CYCLE:   2744500052 RDMA bytes rec:          0
CYCLE:   2744500052 RDMA total latency:          0
CYCLE:   2744500052 WDMA bytes sent:          0
CYCLE:   2744500052 WDMA total latency:          0
CYCLE:   2745000052 RDMA bytes rec:          0
CYCLE:   2745000052 RDMA total latency:          0
CYCLE:   2745000052 WDMA bytes sent:          0
CYCLE:   2745000052 WDMA total latency:          0
CYCLE:   2745500052 RDMA bytes rec:          0
CYCLE:   2745500052 RDMA total latency:          0
CYCLE:   2745500052 WDMA bytes sent:          0
CYCLE:   2745500052 WDMA total latency:          0
CYCLE:   2746000052 Utilization ld q (incomplete):  0
CYCLE:   2746000052 RDMA bytes rec:          0
CYCLE:   2746000052 Utilization st q:  0
CYCLE:   2746000052 Utilization ld q:  0
CYCLE:   2746000052 Utilization:  0
CYCLE:   2746000052 Utilization ld q:  0
CYCLE:   2746000052 Utilization st q:  0
CYCLE:   2746000052 RDMA total latency:          0
CYCLE:   2746000052 Utilization st q (incomplete):  0
CYCLE:   2746000052 WDMA bytes sent:          0
CYCLE:   2746000052 Utilization ex q:  0
CYCLE:   2746000052 Utilization ex q (incomplete):  0
CYCLE:   2746000052 Utilization st q (incomplete):  0
CYCLE:   2746000052 Utilization ld q (incomplete):  0
CYCLE:   2746000052 WDMA total latency:          0
CYCLE:   2746000052 Utilization ex q:  0
CYCLE:   2746000052 Utilization:  0
CYCLE:   2746000052 Utilization ex q (incomplete):  0
CYCLE:   2746500052 RDMA bytes rec:          0
CYCLE:   2746500052 RDMA total latency:          0
CYCLE:   2746500052 WDMA bytes sent:          0
CYCLE:   2746500052 WDMA total latency:          0
CYCLE:   2747000052 RDMA bytes rec:          0
CYCLE:   2747000052 RDMA total latency:          0
CYCLE:   2747000052 WDMA bytes sent:          0
CYCLE:   2747000052 WDMA total latency:          0
CYCLE:   2747500052 RDMA bytes rec:          0
CYCLE:   2747500052 RDMA total latency:          0
CYCLE:   2747500052 WDMA bytes sent:          0
CYCLE:   2747500052 WDMA total latency:          0
CYCLE:   2748000052 Utilization ld q (incomplete):  0
CYCLE:   2748000052 RDMA bytes rec:          0
CYCLE:   2748000052 Utilization st q:  0
CYCLE:   2748000052 Utilization ld q:  0
CYCLE:   2748000052 Utilization:  0
CYCLE:   2748000052 Utilization ld q:  0
CYCLE:   2748000052 Utilization st q:  0
CYCLE:   2748000052 RDMA total latency:          0
CYCLE:   2748000052 Utilization st q (incomplete):  0
CYCLE:   2748000052 WDMA bytes sent:          0
CYCLE:   2748000052 Utilization ex q:  0
CYCLE:   2748000052 Utilization ex q (incomplete):  0
CYCLE:   2748000052 Utilization st q (incomplete):  0
CYCLE:   2748000052 Utilization ld q (incomplete):  0
CYCLE:   2748000052 WDMA total latency:          0
CYCLE:   2748000052 Utilization ex q:  0
CYCLE:   2748000052 Utilization:  0
CYCLE:   2748000052 Utilization ex q (incomplete):  0
CYCLE:   2748500052 RDMA bytes rec:          0
CYCLE:   2748500052 RDMA total latency:          0
CYCLE:   2748500052 WDMA bytes sent:          0
CYCLE:   2748500052 WDMA total latency:          0
CYCLE:   2749000052 RDMA bytes rec:          0
CYCLE:   2749000052 RDMA total latency:          0
CYCLE:   2749000052 WDMA bytes sent:          0
CYCLE:   2749000052 WDMA total latency:          0
CYCLE:   2749500052 RDMA bytes rec:          0
CYCLE:   2749500052 RDMA total latency:          0
CYCLE:   2749500052 WDMA bytes sent:          0
CYCLE:   2749500052 WDMA total latency:          0
CYCLE:   2750000052 Utilization ld q (incomplete):  0
CYCLE:   2750000052 RDMA bytes rec:          0
CYCLE:   2750000052 Utilization st q:  0
CYCLE:   2750000052 Utilization ld q:  0
CYCLE:   2750000052 Utilization:  0
CYCLE:   2750000052 Utilization ld q:  0
CYCLE:   2750000052 Utilization st q:  0
CYCLE:   2750000052 RDMA total latency:          0
CYCLE:   2750000052 Utilization st q (incomplete):  0
CYCLE:   2750000052 WDMA bytes sent:          0
CYCLE:   2750000052 Utilization ex q:  0
CYCLE:   2750000052 Utilization ex q (incomplete):  0
CYCLE:   2750000052 Utilization st q (incomplete):  0
CYCLE:   2750000052 Utilization ld q (incomplete):  0
CYCLE:   2750000052 WDMA total latency:          0
CYCLE:   2750000052 Utilization ex q:  0
CYCLE:   2750000052 Utilization:  0
CYCLE:   2750000052 Utilization ex q (incomplete):  0
CYCLE:   2750500052 RDMA bytes rec:          0
CYCLE:   2750500052 RDMA total latency:          0
CYCLE:   2750500052 WDMA bytes sent:          0
CYCLE:   2750500052 WDMA total latency:          0
CYCLE:   2751000052 RDMA bytes rec:          0
CYCLE:   2751000052 RDMA total latency:          0
CYCLE:   2751000052 WDMA bytes sent:          0
CYCLE:   2751000052 WDMA total latency:          0
CYCLE:   2751500052 RDMA bytes rec:          0
CYCLE:   2751500052 RDMA total latency:          0
CYCLE:   2751500052 WDMA bytes sent:          0
CYCLE:   2751500052 WDMA total latency:          0
CYCLE:   2752000052 Utilization ld q (incomplete):  0
CYCLE:   2752000052 RDMA bytes rec:          0
CYCLE:   2752000052 Utilization st q:  0
CYCLE:   2752000052 Utilization ld q:  0
CYCLE:   2752000052 Utilization:  0
CYCLE:   2752000052 Utilization ld q:  0
CYCLE:   2752000052 Utilization st q:  0
CYCLE:   2752000052 RDMA total latency:          0
CYCLE:   2752000052 Utilization st q (incomplete):  0
CYCLE:   2752000052 WDMA bytes sent:          0
CYCLE:   2752000052 Utilization ex q:  0
CYCLE:   2752000052 Utilization ex q (incomplete):  0
CYCLE:   2752000052 Utilization st q (incomplete):  0
CYCLE:   2752000052 Utilization ld q (incomplete):  0
CYCLE:   2752000052 WDMA total latency:          0
CYCLE:   2752000052 Utilization ex q:  0
CYCLE:   2752000052 Utilization:  0
CYCLE:   2752000052 Utilization ex q (incomplete):  0
CYCLE:   2752500052 RDMA bytes rec:          0
CYCLE:   2752500052 RDMA total latency:          0
CYCLE:   2752500052 WDMA bytes sent:          0
CYCLE:   2752500052 WDMA total latency:          0
CYCLE:   2753000052 RDMA bytes rec:          0
CYCLE:   2753000052 RDMA total latency:          0
CYCLE:   2753000052 WDMA bytes sent:          0
CYCLE:   2753000052 WDMA total latency:          0
CYCLE:   2753500052 RDMA bytes rec:          0
CYCLE:   2753500052 RDMA total latency:          0
CYCLE:   2753500052 WDMA bytes sent:          0
CYCLE:   2753500052 WDMA total latency:          0
CYCLE:   2754000052 Utilization ld q (incomplete):  0
CYCLE:   2754000052 RDMA bytes rec:          0
CYCLE:   2754000052 Utilization st q:  0
CYCLE:   2754000052 Utilization ld q:  0
CYCLE:   2754000052 Utilization:  0
CYCLE:   2754000052 Utilization ld q:  0
CYCLE:   2754000052 Utilization st q:  0
CYCLE:   2754000052 RDMA total latency:          0
CYCLE:   2754000052 Utilization st q (incomplete):  0
CYCLE:   2754000052 WDMA bytes sent:          0
CYCLE:   2754000052 Utilization ex q:  0
CYCLE:   2754000052 Utilization ex q (incomplete):  0
CYCLE:   2754000052 Utilization st q (incomplete):  0
CYCLE:   2754000052 Utilization ld q (incomplete):  0
CYCLE:   2754000052 WDMA total latency:          0
CYCLE:   2754000052 Utilization ex q:  0
CYCLE:   2754000052 Utilization:  0
CYCLE:   2754000052 Utilization ex q (incomplete):  0
CYCLE:   2754500052 RDMA bytes rec:          0
CYCLE:   2754500052 RDMA total latency:          0
CYCLE:   2754500052 WDMA bytes sent:          0
CYCLE:   2754500052 WDMA total latency:          0
CYCLE:   2755000052 RDMA bytes rec:          0
CYCLE:   2755000052 RDMA total latency:          0
CYCLE:   2755000052 WDMA bytes sent:          0
CYCLE:   2755000052 WDMA total latency:          0
CYCLE:   2755500052 RDMA bytes rec:          0
CYCLE:   2755500052 RDMA total latency:          0
CYCLE:   2755500052 WDMA bytes sent:          0
CYCLE:   2755500052 WDMA total latency:          0
CYCLE:   2756000052 Utilization ld q (incomplete):  0
CYCLE:   2756000052 RDMA bytes rec:          0
CYCLE:   2756000052 Utilization st q:  0
CYCLE:   2756000052 Utilization ld q:  0
CYCLE:   2756000052 Utilization:  0
CYCLE:   2756000052 Utilization ld q:  0
CYCLE:   2756000052 Utilization st q:  0
CYCLE:   2756000052 RDMA total latency:          0
CYCLE:   2756000052 Utilization st q (incomplete):  0
CYCLE:   2756000052 WDMA bytes sent:          0
CYCLE:   2756000052 Utilization ex q:  0
CYCLE:   2756000052 Utilization ex q (incomplete):  0
CYCLE:   2756000052 Utilization st q (incomplete):  0
CYCLE:   2756000052 Utilization ld q (incomplete):  0
CYCLE:   2756000052 WDMA total latency:          0
CYCLE:   2756000052 Utilization ex q:  0
CYCLE:   2756000052 Utilization:  0
CYCLE:   2756000052 Utilization ex q (incomplete):  0
CYCLE:   2756500052 RDMA bytes rec:          0
CYCLE:   2756500052 RDMA total latency:          0
CYCLE:   2756500052 WDMA bytes sent:          0
CYCLE:   2756500052 WDMA total latency:          0
CYCLE:   2757000052 RDMA bytes rec:          0
CYCLE:   2757000052 RDMA total latency:          0
CYCLE:   2757000052 WDMA bytes sent:          0
CYCLE:   2757000052 WDMA total latency:          0
CYCLE:   2757500052 RDMA bytes rec:          0
CYCLE:   2757500052 RDMA total latency:          0
CYCLE:   2757500052 WDMA bytes sent:          0
CYCLE:   2757500052 WDMA total latency:          0
CYCLE:   2758000052 Utilization ld q (incomplete):  0
CYCLE:   2758000052 RDMA bytes rec:          0
CYCLE:   2758000052 Utilization st q:  0
CYCLE:   2758000052 Utilization ld q:  0
CYCLE:   2758000052 Utilization:  0
CYCLE:   2758000052 Utilization ld q:  0
CYCLE:   2758000052 Utilization st q:  0
CYCLE:   2758000052 RDMA total latency:          0
CYCLE:   2758000052 Utilization st q (incomplete):  0
CYCLE:   2758000052 WDMA bytes sent:          0
CYCLE:   2758000052 Utilization ex q:  0
CYCLE:   2758000052 Utilization ex q (incomplete):  0
CYCLE:   2758000052 Utilization st q (incomplete):  0
CYCLE:   2758000052 Utilization ld q (incomplete):  0
CYCLE:   2758000052 WDMA total latency:          0
CYCLE:   2758000052 Utilization ex q:  0
CYCLE:   2758000052 Utilization:  0
CYCLE:   2758000052 Utilization ex q (incomplete):  0
CYCLE:   2758500052 RDMA bytes rec:          0
CYCLE:   2758500052 RDMA total latency:          0
CYCLE:   2758500052 WDMA bytes sent:          0
CYCLE:   2758500052 WDMA total latency:          0
CYCLE:   2759000052 RDMA bytes rec:          0
CYCLE:   2759000052 RDMA total latency:          0
CYCLE:   2759000052 WDMA bytes sent:          0
CYCLE:   2759000052 WDMA total latency:          0
CYCLE:   2759500052 RDMA bytes rec:          0
CYCLE:   2759500052 RDMA total latency:          0
CYCLE:   2759500052 WDMA bytes sent:          0
CYCLE:   2759500052 WDMA total latency:          0
CYCLE:   2760000052 Utilization ld q (incomplete):  0
CYCLE:   2760000052 RDMA bytes rec:          0
CYCLE:   2760000052 Utilization st q:  0
CYCLE:   2760000052 Utilization ld q:  0
CYCLE:   2760000052 Utilization:  0
CYCLE:   2760000052 Utilization ld q:  0
CYCLE:   2760000052 Utilization st q:  0
CYCLE:   2760000052 RDMA total latency:          0
CYCLE:   2760000052 Utilization st q (incomplete):  0
CYCLE:   2760000052 WDMA bytes sent:          0
CYCLE:   2760000052 Utilization ex q:  0
CYCLE:   2760000052 Utilization ex q (incomplete):  0
CYCLE:   2760000052 Utilization st q (incomplete):  0
CYCLE:   2760000052 Utilization ld q (incomplete):  0
CYCLE:   2760000052 WDMA total latency:          0
CYCLE:   2760000052 Utilization ex q:  0
CYCLE:   2760000052 Utilization:  0
CYCLE:   2760000052 Utilization ex q (incomplete):  0
CYCLE:   2760500052 RDMA bytes rec:          0
CYCLE:   2760500052 RDMA total latency:          0
CYCLE:   2760500052 WDMA bytes sent:          0
CYCLE:   2760500052 WDMA total latency:          0
CYCLE:   2761000052 RDMA bytes rec:          0
CYCLE:   2761000052 RDMA total latency:          0
CYCLE:   2761000052 WDMA bytes sent:          0
CYCLE:   2761000052 WDMA total latency:          0
CYCLE:   2761500052 RDMA bytes rec:          0
CYCLE:   2761500052 RDMA total latency:          0
CYCLE:   2761500052 WDMA bytes sent:          0
CYCLE:   2761500052 WDMA total latency:          0
CYCLE:   2762000052 Utilization ld q (incomplete):  0
CYCLE:   2762000052 RDMA bytes rec:          0
CYCLE:   2762000052 Utilization st q:  0
CYCLE:   2762000052 Utilization ld q:  0
CYCLE:   2762000052 Utilization:  0
CYCLE:   2762000052 Utilization ld q:  0
CYCLE:   2762000052 Utilization st q:  0
CYCLE:   2762000052 RDMA total latency:          0
CYCLE:   2762000052 Utilization st q (incomplete):  0
CYCLE:   2762000052 WDMA bytes sent:          0
CYCLE:   2762000052 Utilization ex q:  0
CYCLE:   2762000052 Utilization ex q (incomplete):  0
CYCLE:   2762000052 Utilization st q (incomplete):  0
CYCLE:   2762000052 Utilization ld q (incomplete):  0
CYCLE:   2762000052 WDMA total latency:          0
CYCLE:   2762000052 Utilization ex q:  0
CYCLE:   2762000052 Utilization:  0
CYCLE:   2762000052 Utilization ex q (incomplete):  0
CYCLE:   2762500052 RDMA bytes rec:          0
CYCLE:   2762500052 RDMA total latency:          0
CYCLE:   2762500052 WDMA bytes sent:          0
CYCLE:   2762500052 WDMA total latency:          0
CYCLE:   2763000052 RDMA bytes rec:          0
CYCLE:   2763000052 RDMA total latency:          0
CYCLE:   2763000052 WDMA bytes sent:          0
CYCLE:   2763000052 WDMA total latency:          0
CYCLE:   2763500052 RDMA bytes rec:          0
CYCLE:   2763500052 RDMA total latency:          0
CYCLE:   2763500052 WDMA bytes sent:          0
CYCLE:   2763500052 WDMA total latency:          0
CYCLE:   2764000052 Utilization ld q (incomplete):  0
CYCLE:   2764000052 RDMA bytes rec:          0
CYCLE:   2764000052 Utilization st q:  0
CYCLE:   2764000052 Utilization ld q:  0
CYCLE:   2764000052 Utilization:  0
CYCLE:   2764000052 Utilization ld q:  0
CYCLE:   2764000052 Utilization st q:  0
CYCLE:   2764000052 RDMA total latency:          0
CYCLE:   2764000052 Utilization st q (incomplete):  0
CYCLE:   2764000052 WDMA bytes sent:          0
CYCLE:   2764000052 Utilization ex q:  0
CYCLE:   2764000052 Utilization ex q (incomplete):  0
CYCLE:   2764000052 Utilization st q (incomplete):  0
CYCLE:   2764000052 Utilization ld q (incomplete):  0
CYCLE:   2764000052 WDMA total latency:          0
CYCLE:   2764000052 Utilization ex q:  0
CYCLE:   2764000052 Utilization:  0
CYCLE:   2764000052 Utilization ex q (incomplete):  0
CYCLE:   2764500052 RDMA bytes rec:          0
CYCLE:   2764500052 RDMA total latency:          0
CYCLE:   2764500052 WDMA bytes sent:          0
CYCLE:   2764500052 WDMA total latency:          0
CYCLE:   2765000052 RDMA bytes rec:          0
CYCLE:   2765000052 RDMA total latency:          0
CYCLE:   2765000052 WDMA bytes sent:          0
CYCLE:   2765000052 WDMA total latency:          0
CYCLE:   2765500052 RDMA bytes rec:          0
CYCLE:   2765500052 RDMA total latency:          0
CYCLE:   2765500052 WDMA bytes sent:          0
CYCLE:   2765500052 WDMA total latency:          0
CYCLE:   2766000052 Utilization ld q (incomplete):  0
CYCLE:   2766000052 RDMA bytes rec:          0
CYCLE:   2766000052 Utilization st q:  0
CYCLE:   2766000052 Utilization ld q:  0
CYCLE:   2766000052 Utilization:  0
CYCLE:   2766000052 Utilization ld q:  0
CYCLE:   2766000052 Utilization st q:  0
CYCLE:   2766000052 RDMA total latency:          0
CYCLE:   2766000052 Utilization st q (incomplete):  0
CYCLE:   2766000052 WDMA bytes sent:          0
CYCLE:   2766000052 Utilization ex q:  0
CYCLE:   2766000052 Utilization ex q (incomplete):  0
CYCLE:   2766000052 Utilization st q (incomplete):  0
CYCLE:   2766000052 Utilization ld q (incomplete):  0
CYCLE:   2766000052 WDMA total latency:          0
CYCLE:   2766000052 Utilization ex q:  0
CYCLE:   2766000052 Utilization:  0
CYCLE:   2766000052 Utilization ex q (incomplete):  0
CYCLE:   2766500052 RDMA bytes rec:          0
CYCLE:   2766500052 RDMA total latency:          0
CYCLE:   2766500052 WDMA bytes sent:          0
CYCLE:   2766500052 WDMA total latency:          0
CYCLE:   2767000052 RDMA bytes rec:          0
CYCLE:   2767000052 RDMA total latency:          0
CYCLE:   2767000052 WDMA bytes sent:          0
CYCLE:   2767000052 WDMA total latency:          0
CYCLE:   2767500052 RDMA bytes rec:          0
CYCLE:   2767500052 RDMA total latency:          0
CYCLE:   2767500052 WDMA bytes sent:          0
CYCLE:   2767500052 WDMA total latency:          0
CYCLE:   2768000052 Utilization ld q (incomplete):  0
CYCLE:   2768000052 RDMA bytes rec:          0
CYCLE:   2768000052 Utilization st q:  0
CYCLE:   2768000052 Utilization ld q:  0
CYCLE:   2768000052 Utilization:  0
CYCLE:   2768000052 Utilization ld q:  0
CYCLE:   2768000052 Utilization st q:  0
CYCLE:   2768000052 RDMA total latency:          0
CYCLE:   2768000052 Utilization st q (incomplete):  0
CYCLE:   2768000052 WDMA bytes sent:          0
CYCLE:   2768000052 Utilization ex q:  0
CYCLE:   2768000052 Utilization ex q (incomplete):  0
CYCLE:   2768000052 Utilization st q (incomplete):  0
CYCLE:   2768000052 Utilization ld q (incomplete):  0
CYCLE:   2768000052 WDMA total latency:          0
CYCLE:   2768000052 Utilization ex q:  0
CYCLE:   2768000052 Utilization:  0
CYCLE:   2768000052 Utilization ex q (incomplete):  0
CYCLE:   2768500052 RDMA bytes rec:          0
CYCLE:   2768500052 RDMA total latency:          0
CYCLE:   2768500052 WDMA bytes sent:          0
CYCLE:   2768500052 WDMA total latency:          0
CYCLE:   2769000052 RDMA bytes rec:          0
CYCLE:   2769000052 RDMA total latency:          0
CYCLE:   2769000052 WDMA bytes sent:          0
CYCLE:   2769000052 WDMA total latency:          0
CYCLE:   2769500052 RDMA bytes rec:          0
CYCLE:   2769500052 RDMA total latency:          0
CYCLE:   2769500052 WDMA bytes sent:          0
CYCLE:   2769500052 WDMA total latency:          0
CYCLE:   2770000052 Utilization ld q (incomplete):  0
CYCLE:   2770000052 RDMA bytes rec:          0
CYCLE:   2770000052 Utilization st q:  0
CYCLE:   2770000052 Utilization ld q:  0
CYCLE:   2770000052 Utilization:  0
CYCLE:   2770000052 Utilization ld q:  0
CYCLE:   2770000052 Utilization st q:  0
CYCLE:   2770000052 RDMA total latency:          0
CYCLE:   2770000052 Utilization st q (incomplete):  0
CYCLE:   2770000052 WDMA bytes sent:          0
CYCLE:   2770000052 Utilization ex q:  0
CYCLE:   2770000052 Utilization ex q (incomplete):  0
CYCLE:   2770000052 Utilization st q (incomplete):  0
CYCLE:   2770000052 Utilization ld q (incomplete):  0
CYCLE:   2770000052 WDMA total latency:          0
CYCLE:   2770000052 Utilization ex q:  0
CYCLE:   2770000052 Utilization:  0
CYCLE:   2770000052 Utilization ex q (incomplete):  0
CYCLE:   2770500052 RDMA bytes rec:          0
CYCLE:   2770500052 RDMA total latency:          0
CYCLE:   2770500052 WDMA bytes sent:          0
CYCLE:   2770500052 WDMA total latency:          0
CYCLE:   2771000052 RDMA bytes rec:          0
CYCLE:   2771000052 RDMA total latency:          0
CYCLE:   2771000052 WDMA bytes sent:          0
CYCLE:   2771000052 WDMA total latency:          0
CYCLE:   2771500052 RDMA bytes rec:          0
CYCLE:   2771500052 RDMA total latency:          0
CYCLE:   2771500052 WDMA bytes sent:          0
CYCLE:   2771500052 WDMA total latency:          0
CYCLE:   2772000052 Utilization ld q (incomplete):  0
CYCLE:   2772000052 RDMA bytes rec:          0
CYCLE:   2772000052 Utilization st q:  0
CYCLE:   2772000052 Utilization ld q:  0
CYCLE:   2772000052 Utilization:  0
CYCLE:   2772000052 Utilization ld q:  0
CYCLE:   2772000052 Utilization st q:  0
CYCLE:   2772000052 RDMA total latency:          0
CYCLE:   2772000052 Utilization st q (incomplete):  0
CYCLE:   2772000052 WDMA bytes sent:          0
CYCLE:   2772000052 Utilization ex q:  0
CYCLE:   2772000052 Utilization ex q (incomplete):  0
CYCLE:   2772000052 Utilization st q (incomplete):  0
CYCLE:   2772000052 Utilization ld q (incomplete):  0
CYCLE:   2772000052 WDMA total latency:          0
CYCLE:   2772000052 Utilization ex q:  0
CYCLE:   2772000052 Utilization:  0
CYCLE:   2772000052 Utilization ex q (incomplete):  0
CYCLE:   2772500052 RDMA bytes rec:          0
CYCLE:   2772500052 RDMA total latency:          0
CYCLE:   2772500052 WDMA bytes sent:          0
CYCLE:   2772500052 WDMA total latency:          0
CYCLE:   2773000052 RDMA bytes rec:          0
CYCLE:   2773000052 RDMA total latency:          0
CYCLE:   2773000052 WDMA bytes sent:          0
CYCLE:   2773000052 WDMA total latency:          0
CYCLE:   2773500052 RDMA bytes rec:          0
CYCLE:   2773500052 RDMA total latency:          0
CYCLE:   2773500052 WDMA bytes sent:          0
CYCLE:   2773500052 WDMA total latency:          0
CYCLE:   2774000052 Utilization ld q (incomplete):  0
CYCLE:   2774000052 RDMA bytes rec:          0
CYCLE:   2774000052 Utilization st q:  0
CYCLE:   2774000052 Utilization ld q:  0
CYCLE:   2774000052 Utilization:  0
CYCLE:   2774000052 Utilization ld q:  0
CYCLE:   2774000052 Utilization st q:  0
CYCLE:   2774000052 RDMA total latency:          0
CYCLE:   2774000052 Utilization st q (incomplete):  0
CYCLE:   2774000052 WDMA bytes sent:          0
CYCLE:   2774000052 Utilization ex q:  0
CYCLE:   2774000052 Utilization ex q (incomplete):  0
CYCLE:   2774000052 Utilization st q (incomplete):  0
CYCLE:   2774000052 Utilization ld q (incomplete):  0
CYCLE:   2774000052 WDMA total latency:          0
CYCLE:   2774000052 Utilization ex q:  0
CYCLE:   2774000052 Utilization:  0
CYCLE:   2774000052 Utilization ex q (incomplete):  0
CYCLE:   2774500052 RDMA bytes rec:          0
CYCLE:   2774500052 RDMA total latency:          0
CYCLE:   2774500052 WDMA bytes sent:          0
CYCLE:   2774500052 WDMA total latency:          0
CYCLE:   2775000052 RDMA bytes rec:          0
CYCLE:   2775000052 RDMA total latency:          0
CYCLE:   2775000052 WDMA bytes sent:          0
CYCLE:   2775000052 WDMA total latency:          0
CYCLE:   2775500052 RDMA bytes rec:          0
CYCLE:   2775500052 RDMA total latency:          0
CYCLE:   2775500052 WDMA bytes sent:          0
CYCLE:   2775500052 WDMA total latency:          0
CYCLE:   2776000052 Utilization ld q (incomplete):  0
CYCLE:   2776000052 RDMA bytes rec:          0
CYCLE:   2776000052 Utilization st q:  0
CYCLE:   2776000052 Utilization ld q:  0
CYCLE:   2776000052 Utilization:  0
CYCLE:   2776000052 Utilization ld q:  0
CYCLE:   2776000052 Utilization st q:  0
CYCLE:   2776000052 RDMA total latency:          0
CYCLE:   2776000052 Utilization st q (incomplete):  0
CYCLE:   2776000052 WDMA bytes sent:          0
CYCLE:   2776000052 Utilization ex q:  0
CYCLE:   2776000052 Utilization ex q (incomplete):  0
CYCLE:   2776000052 Utilization st q (incomplete):  0
CYCLE:   2776000052 Utilization ld q (incomplete):  0
CYCLE:   2776000052 WDMA total latency:          0
CYCLE:   2776000052 Utilization ex q:  0
CYCLE:   2776000052 Utilization:  0
CYCLE:   2776000052 Utilization ex q (incomplete):  0
CYCLE:   2776500052 RDMA bytes rec:          0
CYCLE:   2776500052 RDMA total latency:          0
CYCLE:   2776500052 WDMA bytes sent:          0
CYCLE:   2776500052 WDMA total latency:          0
CYCLE:   2777000052 RDMA bytes rec:          0
CYCLE:   2777000052 RDMA total latency:          0
CYCLE:   2777000052 WDMA bytes sent:          0
CYCLE:   2777000052 WDMA total latency:          0
CYCLE:   2777500052 RDMA bytes rec:          0
CYCLE:   2777500052 RDMA total latency:          0
CYCLE:   2777500052 WDMA bytes sent:          0
CYCLE:   2777500052 WDMA total latency:          0
CYCLE:   2778000052 Utilization ld q (incomplete):  0
CYCLE:   2778000052 RDMA bytes rec:          0
CYCLE:   2778000052 Utilization st q:  0
CYCLE:   2778000052 Utilization ld q:  0
CYCLE:   2778000052 Utilization:  0
CYCLE:   2778000052 Utilization ld q:  0
CYCLE:   2778000052 Utilization st q:  0
CYCLE:   2778000052 RDMA total latency:          0
CYCLE:   2778000052 Utilization st q (incomplete):  0
CYCLE:   2778000052 WDMA bytes sent:          0
CYCLE:   2778000052 Utilization ex q:  0
CYCLE:   2778000052 Utilization ex q (incomplete):  0
CYCLE:   2778000052 Utilization st q (incomplete):  0
CYCLE:   2778000052 Utilization ld q (incomplete):  0
CYCLE:   2778000052 WDMA total latency:          0
CYCLE:   2778000052 Utilization ex q:  0
CYCLE:   2778000052 Utilization:  0
CYCLE:   2778000052 Utilization ex q (incomplete):  0
CYCLE:   2778500052 RDMA bytes rec:          0
CYCLE:   2778500052 RDMA total latency:          0
CYCLE:   2778500052 WDMA bytes sent:          0
CYCLE:   2778500052 WDMA total latency:          0
CYCLE:   2779000052 RDMA bytes rec:          0
CYCLE:   2779000052 RDMA total latency:          0
CYCLE:   2779000052 WDMA bytes sent:          0
CYCLE:   2779000052 WDMA total latency:          0
CYCLE:   2779500052 RDMA bytes rec:          0
CYCLE:   2779500052 RDMA total latency:          0
CYCLE:   2779500052 WDMA bytes sent:          0
CYCLE:   2779500052 WDMA total latency:          0
CYCLE:   2780000052 Utilization ld q (incomplete):  0
CYCLE:   2780000052 RDMA bytes rec:          0
CYCLE:   2780000052 Utilization st q:  0
CYCLE:   2780000052 Utilization ld q:  0
CYCLE:   2780000052 Utilization:  0
CYCLE:   2780000052 Utilization ld q:  0
CYCLE:   2780000052 Utilization st q:  0
CYCLE:   2780000052 RDMA total latency:          0
CYCLE:   2780000052 Utilization st q (incomplete):  0
CYCLE:   2780000052 WDMA bytes sent:          0
CYCLE:   2780000052 Utilization ex q:  0
CYCLE:   2780000052 Utilization ex q (incomplete):  0
CYCLE:   2780000052 Utilization st q (incomplete):  0
CYCLE:   2780000052 Utilization ld q (incomplete):  0
CYCLE:   2780000052 WDMA total latency:          0
CYCLE:   2780000052 Utilization ex q:  0
CYCLE:   2780000052 Utilization:  0
CYCLE:   2780000052 Utilization ex q (incomplete):  0
CYCLE:   2780500052 RDMA bytes rec:          0
CYCLE:   2780500052 RDMA total latency:          0
CYCLE:   2780500052 WDMA bytes sent:          0
CYCLE:   2780500052 WDMA total latency:          0
CYCLE:   2781000052 RDMA bytes rec:          0
CYCLE:   2781000052 RDMA total latency:          0
CYCLE:   2781000052 WDMA bytes sent:          0
CYCLE:   2781000052 WDMA total latency:          0
CYCLE:   2781500052 RDMA bytes rec:          0
CYCLE:   2781500052 RDMA total latency:          0
CYCLE:   2781500052 WDMA bytes sent:          0
CYCLE:   2781500052 WDMA total latency:          0
CYCLE:   2782000052 Utilization ld q (incomplete):  0
CYCLE:   2782000052 RDMA bytes rec:          0
CYCLE:   2782000052 Utilization st q:  0
CYCLE:   2782000052 Utilization ld q:  0
CYCLE:   2782000052 Utilization:  0
CYCLE:   2782000052 Utilization ld q:  0
CYCLE:   2782000052 Utilization st q:  0
CYCLE:   2782000052 RDMA total latency:          0
CYCLE:   2782000052 Utilization st q (incomplete):  0
CYCLE:   2782000052 WDMA bytes sent:          0
CYCLE:   2782000052 Utilization ex q:  0
CYCLE:   2782000052 Utilization ex q (incomplete):  0
CYCLE:   2782000052 Utilization st q (incomplete):  0
CYCLE:   2782000052 Utilization ld q (incomplete):  0
CYCLE:   2782000052 WDMA total latency:          0
CYCLE:   2782000052 Utilization ex q:  0
CYCLE:   2782000052 Utilization:  0
CYCLE:   2782000052 Utilization ex q (incomplete):  0
CYCLE:   2782500052 RDMA bytes rec:          0
CYCLE:   2782500052 RDMA total latency:          0
CYCLE:   2782500052 WDMA bytes sent:          0
CYCLE:   2782500052 WDMA total latency:          0
CYCLE:   2783000052 RDMA bytes rec:          0
CYCLE:   2783000052 RDMA total latency:          0
CYCLE:   2783000052 WDMA bytes sent:          0
CYCLE:   2783000052 WDMA total latency:          0
CYCLE:   2783500052 RDMA bytes rec:          0
CYCLE:   2783500052 RDMA total latency:          0
CYCLE:   2783500052 WDMA bytes sent:          0
CYCLE:   2783500052 WDMA total latency:          0
CYCLE:   2784000052 Utilization ld q (incomplete):  0
CYCLE:   2784000052 RDMA bytes rec:          0
CYCLE:   2784000052 Utilization st q:  0
CYCLE:   2784000052 Utilization ld q:  0
CYCLE:   2784000052 Utilization:  0
CYCLE:   2784000052 Utilization ld q:  0
CYCLE:   2784000052 Utilization st q:  0
CYCLE:   2784000052 RDMA total latency:          0
CYCLE:   2784000052 Utilization st q (incomplete):  0
CYCLE:   2784000052 WDMA bytes sent:          0
CYCLE:   2784000052 Utilization ex q:  0
CYCLE:   2784000052 Utilization ex q (incomplete):  0
CYCLE:   2784000052 Utilization st q (incomplete):  0
CYCLE:   2784000052 Utilization ld q (incomplete):  0
CYCLE:   2784000052 WDMA total latency:          0
CYCLE:   2784000052 Utilization ex q:  0
CYCLE:   2784000052 Utilization:  0
CYCLE:   2784000052 Utilization ex q (incomplete):  0
CYCLE:   2784500052 RDMA bytes rec:          0
CYCLE:   2784500052 RDMA total latency:          0
CYCLE:   2784500052 WDMA bytes sent:          0
CYCLE:   2784500052 WDMA total latency:          0
CYCLE:   2785000052 RDMA bytes rec:          0
CYCLE:   2785000052 RDMA total latency:          0
CYCLE:   2785000052 WDMA bytes sent:          0
CYCLE:   2785000052 WDMA total latency:          0
CYCLE:   2785500052 RDMA bytes rec:          0
CYCLE:   2785500052 RDMA total latency:          0
CYCLE:   2785500052 WDMA bytes sent:          0
CYCLE:   2785500052 WDMA total latency:          0
CYCLE:   2786000052 Utilization ld q (incomplete):  0
CYCLE:   2786000052 RDMA bytes rec:          0
CYCLE:   2786000052 Utilization st q:  0
CYCLE:   2786000052 Utilization ld q:  0
CYCLE:   2786000052 Utilization:  0
CYCLE:   2786000052 Utilization ld q:  0
CYCLE:   2786000052 Utilization st q:  0
CYCLE:   2786000052 RDMA total latency:          0
CYCLE:   2786000052 Utilization st q (incomplete):  0
CYCLE:   2786000052 WDMA bytes sent:          0
CYCLE:   2786000052 Utilization ex q:  0
CYCLE:   2786000052 Utilization ex q (incomplete):  0
CYCLE:   2786000052 Utilization st q (incomplete):  0
CYCLE:   2786000052 Utilization ld q (incomplete):  0
CYCLE:   2786000052 WDMA total latency:          0
CYCLE:   2786000052 Utilization ex q:  0
CYCLE:   2786000052 Utilization:  0
CYCLE:   2786000052 Utilization ex q (incomplete):  0
CYCLE:   2786500052 RDMA bytes rec:          0
CYCLE:   2786500052 RDMA total latency:          0
CYCLE:   2786500052 WDMA bytes sent:          0
CYCLE:   2786500052 WDMA total latency:          0
CYCLE:   2787000052 RDMA bytes rec:          0
CYCLE:   2787000052 RDMA total latency:          0
CYCLE:   2787000052 WDMA bytes sent:          0
CYCLE:   2787000052 WDMA total latency:          0
CYCLE:   2787500052 RDMA bytes rec:          0
CYCLE:   2787500052 RDMA total latency:          0
CYCLE:   2787500052 WDMA bytes sent:          0
CYCLE:   2787500052 WDMA total latency:          0
CYCLE:   2788000052 Utilization ld q (incomplete):  0
CYCLE:   2788000052 RDMA bytes rec:          0
CYCLE:   2788000052 Utilization st q:  0
CYCLE:   2788000052 Utilization ld q:  0
CYCLE:   2788000052 Utilization:  0
CYCLE:   2788000052 Utilization ld q:  0
CYCLE:   2788000052 Utilization st q:  0
CYCLE:   2788000052 RDMA total latency:          0
CYCLE:   2788000052 Utilization st q (incomplete):  0
CYCLE:   2788000052 WDMA bytes sent:          0
CYCLE:   2788000052 Utilization ex q:  0
CYCLE:   2788000052 Utilization ex q (incomplete):  0
CYCLE:   2788000052 Utilization st q (incomplete):  0
CYCLE:   2788000052 Utilization ld q (incomplete):  0
CYCLE:   2788000052 WDMA total latency:          0
CYCLE:   2788000052 Utilization ex q:  0
CYCLE:   2788000052 Utilization:  0
CYCLE:   2788000052 Utilization ex q (incomplete):  0
CYCLE:   2788500052 RDMA bytes rec:          0
CYCLE:   2788500052 RDMA total latency:          0
CYCLE:   2788500052 WDMA bytes sent:          0
CYCLE:   2788500052 WDMA total latency:          0
CYCLE:   2789000052 RDMA bytes rec:          0
CYCLE:   2789000052 RDMA total latency:          0
CYCLE:   2789000052 WDMA bytes sent:          0
CYCLE:   2789000052 WDMA total latency:          0
CYCLE:   2789500052 RDMA bytes rec:          0
CYCLE:   2789500052 RDMA total latency:          0
CYCLE:   2789500052 WDMA bytes sent:          0
CYCLE:   2789500052 WDMA total latency:          0
CYCLE:   2790000052 Utilization ld q (incomplete):  0
CYCLE:   2790000052 RDMA bytes rec:          0
CYCLE:   2790000052 Utilization st q:  0
CYCLE:   2790000052 Utilization ld q:  0
CYCLE:   2790000052 Utilization:  0
CYCLE:   2790000052 Utilization ld q:  0
CYCLE:   2790000052 Utilization st q:  0
CYCLE:   2790000052 RDMA total latency:          0
CYCLE:   2790000052 Utilization st q (incomplete):  0
CYCLE:   2790000052 WDMA bytes sent:          0
CYCLE:   2790000052 Utilization ex q:  0
CYCLE:   2790000052 Utilization ex q (incomplete):  0
CYCLE:   2790000052 Utilization st q (incomplete):  0
CYCLE:   2790000052 Utilization ld q (incomplete):  0
CYCLE:   2790000052 WDMA total latency:          0
CYCLE:   2790000052 Utilization ex q:  0
CYCLE:   2790000052 Utilization:  0
CYCLE:   2790000052 Utilization ex q (incomplete):  0
CYCLE:   2790500052 RDMA bytes rec:          0
CYCLE:   2790500052 RDMA total latency:          0
CYCLE:   2790500052 WDMA bytes sent:          0
CYCLE:   2790500052 WDMA total latency:          0
CYCLE:   2791000052 RDMA bytes rec:          0
CYCLE:   2791000052 RDMA total latency:          0
CYCLE:   2791000052 WDMA bytes sent:          0
CYCLE:   2791000052 WDMA total latency:          0
CYCLE:   2791500052 RDMA bytes rec:          0
CYCLE:   2791500052 RDMA total latency:          0
CYCLE:   2791500052 WDMA bytes sent:          0
CYCLE:   2791500052 WDMA total latency:          0
CYCLE:   2792000052 Utilization ld q (incomplete):  0
CYCLE:   2792000052 RDMA bytes rec:          0
CYCLE:   2792000052 Utilization st q:  0
CYCLE:   2792000052 Utilization ld q:  0
CYCLE:   2792000052 Utilization:  0
CYCLE:   2792000052 Utilization ld q:  0
CYCLE:   2792000052 Utilization st q:  0
CYCLE:   2792000052 RDMA total latency:          0
CYCLE:   2792000052 Utilization st q (incomplete):  0
CYCLE:   2792000052 WDMA bytes sent:          0
CYCLE:   2792000052 Utilization ex q:  0
CYCLE:   2792000052 Utilization ex q (incomplete):  0
CYCLE:   2792000052 Utilization st q (incomplete):  0
CYCLE:   2792000052 Utilization ld q (incomplete):  0
CYCLE:   2792000052 WDMA total latency:          0
CYCLE:   2792000052 Utilization ex q:  0
CYCLE:   2792000052 Utilization:  0
CYCLE:   2792000052 Utilization ex q (incomplete):  0
CYCLE:   2792500052 RDMA bytes rec:          0
CYCLE:   2792500052 RDMA total latency:          0
CYCLE:   2792500052 WDMA bytes sent:          0
CYCLE:   2792500052 WDMA total latency:          0
CYCLE:   2793000052 RDMA bytes rec:          0
CYCLE:   2793000052 RDMA total latency:          0
CYCLE:   2793000052 WDMA bytes sent:          0
CYCLE:   2793000052 WDMA total latency:          0
CYCLE:   2793500052 RDMA bytes rec:          0
CYCLE:   2793500052 RDMA total latency:          0
CYCLE:   2793500052 WDMA bytes sent:          0
CYCLE:   2793500052 WDMA total latency:          0
CYCLE:   2794000052 Utilization ld q (incomplete):  0
CYCLE:   2794000052 RDMA bytes rec:          0
CYCLE:   2794000052 Utilization st q:  0
CYCLE:   2794000052 Utilization ld q:  0
CYCLE:   2794000052 Utilization:  0
CYCLE:   2794000052 Utilization ld q:  0
CYCLE:   2794000052 Utilization st q:  0
CYCLE:   2794000052 RDMA total latency:          0
CYCLE:   2794000052 Utilization st q (incomplete):  0
CYCLE:   2794000052 WDMA bytes sent:          0
CYCLE:   2794000052 Utilization ex q:  0
CYCLE:   2794000052 Utilization ex q (incomplete):  0
CYCLE:   2794000052 Utilization st q (incomplete):  0
CYCLE:   2794000052 Utilization ld q (incomplete):  0
CYCLE:   2794000052 WDMA total latency:          0
CYCLE:   2794000052 Utilization ex q:  0
CYCLE:   2794000052 Utilization:  0
CYCLE:   2794000052 Utilization ex q (incomplete):  0
CYCLE:   2794500052 RDMA bytes rec:          0
CYCLE:   2794500052 RDMA total latency:          0
CYCLE:   2794500052 WDMA bytes sent:          0
CYCLE:   2794500052 WDMA total latency:          0
CYCLE:   2795000052 RDMA bytes rec:          0
CYCLE:   2795000052 RDMA total latency:          0
CYCLE:   2795000052 WDMA bytes sent:          0
CYCLE:   2795000052 WDMA total latency:          0
CYCLE:   2795500052 RDMA bytes rec:          0
CYCLE:   2795500052 RDMA total latency:          0
CYCLE:   2795500052 WDMA bytes sent:          0
CYCLE:   2795500052 WDMA total latency:          0
CYCLE:   2796000052 Utilization ld q (incomplete):  0
CYCLE:   2796000052 RDMA bytes rec:          0
CYCLE:   2796000052 Utilization st q:  0
CYCLE:   2796000052 Utilization ld q:  0
CYCLE:   2796000052 Utilization:  0
CYCLE:   2796000052 Utilization ld q:  0
CYCLE:   2796000052 Utilization st q:  0
CYCLE:   2796000052 RDMA total latency:          0
CYCLE:   2796000052 Utilization st q (incomplete):  0
CYCLE:   2796000052 WDMA bytes sent:          0
CYCLE:   2796000052 Utilization ex q:  0
CYCLE:   2796000052 Utilization ex q (incomplete):  0
CYCLE:   2796000052 Utilization st q (incomplete):  0
CYCLE:   2796000052 Utilization ld q (incomplete):  0
CYCLE:   2796000052 WDMA total latency:          0
CYCLE:   2796000052 Utilization ex q:  0
CYCLE:   2796000052 Utilization:  0
CYCLE:   2796000052 Utilization ex q (incomplete):  0
CYCLE:   2796500052 RDMA bytes rec:          0
CYCLE:   2796500052 RDMA total latency:          0
CYCLE:   2796500052 WDMA bytes sent:          0
CYCLE:   2796500052 WDMA total latency:          0
CYCLE:   2797000052 RDMA bytes rec:          0
CYCLE:   2797000052 RDMA total latency:          0
CYCLE:   2797000052 WDMA bytes sent:          0
CYCLE:   2797000052 WDMA total latency:          0
CYCLE:   2797500052 RDMA bytes rec:          0
CYCLE:   2797500052 RDMA total latency:          0
CYCLE:   2797500052 WDMA bytes sent:          0
CYCLE:   2797500052 WDMA total latency:          0
CYCLE:   2798000052 Utilization ld q (incomplete):  0
CYCLE:   2798000052 RDMA bytes rec:          0
CYCLE:   2798000052 Utilization st q:  0
CYCLE:   2798000052 Utilization ld q:  0
CYCLE:   2798000052 Utilization:  0
CYCLE:   2798000052 Utilization ld q:  0
CYCLE:   2798000052 Utilization st q:  0
CYCLE:   2798000052 RDMA total latency:          0
CYCLE:   2798000052 Utilization st q (incomplete):  0
CYCLE:   2798000052 WDMA bytes sent:          0
CYCLE:   2798000052 Utilization ex q:  0
CYCLE:   2798000052 Utilization ex q (incomplete):  0
CYCLE:   2798000052 Utilization st q (incomplete):  0
CYCLE:   2798000052 Utilization ld q (incomplete):  0
CYCLE:   2798000052 WDMA total latency:          0
CYCLE:   2798000052 Utilization ex q:  0
CYCLE:   2798000052 Utilization:  0
CYCLE:   2798000052 Utilization ex q (incomplete):  0
CYCLE:   2798500052 RDMA bytes rec:          0
CYCLE:   2798500052 RDMA total latency:          0
CYCLE:   2798500052 WDMA bytes sent:          0
CYCLE:   2798500052 WDMA total latency:          0
CYCLE:   2799000052 RDMA bytes rec:          0
CYCLE:   2799000052 RDMA total latency:          0
CYCLE:   2799000052 WDMA bytes sent:          0
CYCLE:   2799000052 WDMA total latency:          0
CYCLE:   2799500052 RDMA bytes rec:          0
CYCLE:   2799500052 RDMA total latency:          0
CYCLE:   2799500052 WDMA bytes sent:          0
CYCLE:   2799500052 WDMA total latency:          0
CYCLE:   2800000052 Utilization ld q (incomplete):  0
CYCLE:   2800000052 RDMA bytes rec:          0
CYCLE:   2800000052 Utilization st q:  0
CYCLE:   2800000052 Utilization ld q:  0
CYCLE:   2800000052 Utilization:  0
CYCLE:   2800000052 Utilization ld q:  0
CYCLE:   2800000052 Utilization st q:  0
CYCLE:   2800000052 RDMA total latency:          0
CYCLE:   2800000052 Utilization st q (incomplete):  0
CYCLE:   2800000052 WDMA bytes sent:          0
CYCLE:   2800000052 Utilization ex q:  0
CYCLE:   2800000052 Utilization ex q (incomplete):  0
CYCLE:   2800000052 Utilization st q (incomplete):  0
CYCLE:   2800000052 Utilization ld q (incomplete):  0
CYCLE:   2800000052 WDMA total latency:          0
CYCLE:   2800000052 Utilization ex q:  0
CYCLE:   2800000052 Utilization:  0
CYCLE:   2800000052 Utilization ex q (incomplete):  0
CYCLE:   2800500052 RDMA bytes rec:          0
CYCLE:   2800500052 RDMA total latency:          0
CYCLE:   2800500052 WDMA bytes sent:          0
CYCLE:   2800500052 WDMA total latency:          0
CYCLE:   2801000052 RDMA bytes rec:          0
CYCLE:   2801000052 RDMA total latency:          0
CYCLE:   2801000052 WDMA bytes sent:          0
CYCLE:   2801000052 WDMA total latency:          0
CYCLE:   2801500052 RDMA bytes rec:          0
CYCLE:   2801500052 RDMA total latency:          0
CYCLE:   2801500052 WDMA bytes sent:          0
CYCLE:   2801500052 WDMA total latency:          0
CYCLE:   2802000052 Utilization ld q (incomplete):  0
CYCLE:   2802000052 RDMA bytes rec:          0
CYCLE:   2802000052 Utilization st q:  0
CYCLE:   2802000052 Utilization ld q:  0
CYCLE:   2802000052 Utilization:  0
CYCLE:   2802000052 Utilization ld q:  0
CYCLE:   2802000052 Utilization st q:  0
CYCLE:   2802000052 RDMA total latency:          0
CYCLE:   2802000052 Utilization st q (incomplete):  0
CYCLE:   2802000052 WDMA bytes sent:          0
CYCLE:   2802000052 Utilization ex q:  0
CYCLE:   2802000052 Utilization ex q (incomplete):  0
CYCLE:   2802000052 Utilization st q (incomplete):  0
CYCLE:   2802000052 Utilization ld q (incomplete):  0
CYCLE:   2802000052 WDMA total latency:          0
CYCLE:   2802000052 Utilization ex q:  0
CYCLE:   2802000052 Utilization:  0
CYCLE:   2802000052 Utilization ex q (incomplete):  0
CYCLE:   2802500052 RDMA bytes rec:          0
CYCLE:   2802500052 RDMA total latency:          0
CYCLE:   2802500052 WDMA bytes sent:          0
CYCLE:   2802500052 WDMA total latency:          0
CYCLE:   2803000052 RDMA bytes rec:          0
CYCLE:   2803000052 RDMA total latency:          0
CYCLE:   2803000052 WDMA bytes sent:          0
CYCLE:   2803000052 WDMA total latency:          0
CYCLE:   2803500052 RDMA bytes rec:          0
CYCLE:   2803500052 RDMA total latency:          0
CYCLE:   2803500052 WDMA bytes sent:          0
CYCLE:   2803500052 WDMA total latency:          0
CYCLE:   2804000052 Utilization ld q (incomplete):  0
CYCLE:   2804000052 RDMA bytes rec:          0
CYCLE:   2804000052 Utilization st q:  0
CYCLE:   2804000052 Utilization ld q:  0
CYCLE:   2804000052 Utilization:  0
CYCLE:   2804000052 Utilization ld q:  0
CYCLE:   2804000052 Utilization st q:  0
CYCLE:   2804000052 RDMA total latency:          0
CYCLE:   2804000052 Utilization st q (incomplete):  0
CYCLE:   2804000052 WDMA bytes sent:          0
CYCLE:   2804000052 Utilization ex q:  0
CYCLE:   2804000052 Utilization ex q (incomplete):  0
CYCLE:   2804000052 Utilization st q (incomplete):  0
CYCLE:   2804000052 Utilization ld q (incomplete):  0
CYCLE:   2804000052 WDMA total latency:          0
CYCLE:   2804000052 Utilization ex q:  0
CYCLE:   2804000052 Utilization:  0
CYCLE:   2804000052 Utilization ex q (incomplete):  0
CYCLE:   2804500052 RDMA bytes rec:          0
CYCLE:   2804500052 RDMA total latency:          0
CYCLE:   2804500052 WDMA bytes sent:          0
CYCLE:   2804500052 WDMA total latency:          0
CYCLE:   2805000052 RDMA bytes rec:          0
CYCLE:   2805000052 RDMA total latency:          0
CYCLE:   2805000052 WDMA bytes sent:          0
CYCLE:   2805000052 WDMA total latency:          0
CYCLE:   2805500052 RDMA bytes rec:          0
CYCLE:   2805500052 RDMA total latency:          0
CYCLE:   2805500052 WDMA bytes sent:          0
CYCLE:   2805500052 WDMA total latency:          0
CYCLE:   2806000052 Utilization ld q (incomplete):  0
CYCLE:   2806000052 RDMA bytes rec:          0
CYCLE:   2806000052 Utilization st q:  0
CYCLE:   2806000052 Utilization ld q:  0
CYCLE:   2806000052 Utilization:  0
CYCLE:   2806000052 Utilization ld q:  0
CYCLE:   2806000052 Utilization st q:  0
CYCLE:   2806000052 RDMA total latency:          0
CYCLE:   2806000052 Utilization st q (incomplete):  0
CYCLE:   2806000052 WDMA bytes sent:          0
CYCLE:   2806000052 Utilization ex q:  0
CYCLE:   2806000052 Utilization ex q (incomplete):  0
CYCLE:   2806000052 Utilization st q (incomplete):  0
CYCLE:   2806000052 Utilization ld q (incomplete):  0
CYCLE:   2806000052 WDMA total latency:          0
CYCLE:   2806000052 Utilization ex q:  0
CYCLE:   2806000052 Utilization:  0
CYCLE:   2806000052 Utilization ex q (incomplete):  0
CYCLE:   2806500052 RDMA bytes rec:          0
CYCLE:   2806500052 RDMA total latency:          0
CYCLE:   2806500052 WDMA bytes sent:          0
CYCLE:   2806500052 WDMA total latency:          0
CYCLE:   2807000052 RDMA bytes rec:          0
CYCLE:   2807000052 RDMA total latency:          0
CYCLE:   2807000052 WDMA bytes sent:          0
CYCLE:   2807000052 WDMA total latency:          0
CYCLE:   2807500052 RDMA bytes rec:          0
CYCLE:   2807500052 RDMA total latency:          0
CYCLE:   2807500052 WDMA bytes sent:          0
CYCLE:   2807500052 WDMA total latency:          0
CYCLE:   2808000052 Utilization ld q (incomplete):  0
CYCLE:   2808000052 RDMA bytes rec:          0
CYCLE:   2808000052 Utilization st q:  0
CYCLE:   2808000052 Utilization ld q:  0
CYCLE:   2808000052 Utilization:  0
CYCLE:   2808000052 Utilization ld q:  0
CYCLE:   2808000052 Utilization st q:  0
CYCLE:   2808000052 RDMA total latency:          0
CYCLE:   2808000052 Utilization st q (incomplete):  0
CYCLE:   2808000052 WDMA bytes sent:          0
CYCLE:   2808000052 Utilization ex q:  0
CYCLE:   2808000052 Utilization ex q (incomplete):  0
CYCLE:   2808000052 Utilization st q (incomplete):  0
CYCLE:   2808000052 Utilization ld q (incomplete):  0
CYCLE:   2808000052 WDMA total latency:          0
CYCLE:   2808000052 Utilization ex q:  0
CYCLE:   2808000052 Utilization:  0
CYCLE:   2808000052 Utilization ex q (incomplete):  0
CYCLE:   2808500052 RDMA bytes rec:          0
CYCLE:   2808500052 RDMA total latency:          0
CYCLE:   2808500052 WDMA bytes sent:          0
CYCLE:   2808500052 WDMA total latency:          0
CYCLE:   2809000052 RDMA bytes rec:          0
CYCLE:   2809000052 RDMA total latency:          0
CYCLE:   2809000052 WDMA bytes sent:          0
CYCLE:   2809000052 WDMA total latency:          0
CYCLE:   2809500052 RDMA bytes rec:          0
CYCLE:   2809500052 RDMA total latency:          0
CYCLE:   2809500052 WDMA bytes sent:          0
CYCLE:   2809500052 WDMA total latency:          0
CYCLE:   2810000052 Utilization ld q (incomplete):  0
CYCLE:   2810000052 RDMA bytes rec:          0
CYCLE:   2810000052 Utilization st q:  0
CYCLE:   2810000052 Utilization ld q:  0
CYCLE:   2810000052 Utilization:  0
CYCLE:   2810000052 Utilization ld q:  0
CYCLE:   2810000052 Utilization st q:  0
CYCLE:   2810000052 RDMA total latency:          0
CYCLE:   2810000052 Utilization st q (incomplete):  0
CYCLE:   2810000052 WDMA bytes sent:          0
CYCLE:   2810000052 Utilization ex q:  0
CYCLE:   2810000052 Utilization ex q (incomplete):  0
CYCLE:   2810000052 Utilization st q (incomplete):  0
CYCLE:   2810000052 Utilization ld q (incomplete):  0
CYCLE:   2810000052 WDMA total latency:          0
CYCLE:   2810000052 Utilization ex q:  0
CYCLE:   2810000052 Utilization:  0
CYCLE:   2810000052 Utilization ex q (incomplete):  0
CYCLE:   2810500052 RDMA bytes rec:          0
CYCLE:   2810500052 RDMA total latency:          0
CYCLE:   2810500052 WDMA bytes sent:          0
CYCLE:   2810500052 WDMA total latency:          0
CYCLE:   2811000052 RDMA bytes rec:          0
CYCLE:   2811000052 RDMA total latency:          0
CYCLE:   2811000052 WDMA bytes sent:          0
CYCLE:   2811000052 WDMA total latency:          0
CYCLE:   2811500052 RDMA bytes rec:          0
CYCLE:   2811500052 RDMA total latency:          0
CYCLE:   2811500052 WDMA bytes sent:          0
CYCLE:   2811500052 WDMA total latency:          0
CYCLE:   2812000052 Utilization ld q (incomplete):  0
CYCLE:   2812000052 RDMA bytes rec:          0
CYCLE:   2812000052 Utilization st q:  0
CYCLE:   2812000052 Utilization ld q:  0
CYCLE:   2812000052 Utilization:  0
CYCLE:   2812000052 Utilization ld q:  0
CYCLE:   2812000052 Utilization st q:  0
CYCLE:   2812000052 RDMA total latency:          0
CYCLE:   2812000052 Utilization st q (incomplete):  0
CYCLE:   2812000052 WDMA bytes sent:          0
CYCLE:   2812000052 Utilization ex q:  0
CYCLE:   2812000052 Utilization ex q (incomplete):  0
CYCLE:   2812000052 Utilization st q (incomplete):  0
CYCLE:   2812000052 Utilization ld q (incomplete):  0
CYCLE:   2812000052 WDMA total latency:          0
CYCLE:   2812000052 Utilization ex q:  0
CYCLE:   2812000052 Utilization:  0
CYCLE:   2812000052 Utilization ex q (incomplete):  0
CYCLE:   2812500052 RDMA bytes rec:          0
CYCLE:   2812500052 RDMA total latency:          0
CYCLE:   2812500052 WDMA bytes sent:          0
CYCLE:   2812500052 WDMA total latency:          0
CYCLE:   2813000052 RDMA bytes rec:          0
CYCLE:   2813000052 RDMA total latency:          0
CYCLE:   2813000052 WDMA bytes sent:          0
CYCLE:   2813000052 WDMA total latency:          0
CYCLE:   2813500052 RDMA bytes rec:          0
CYCLE:   2813500052 RDMA total latency:          0
CYCLE:   2813500052 WDMA bytes sent:          0
CYCLE:   2813500052 WDMA total latency:          0
CYCLE:   2814000052 Utilization ld q (incomplete):  0
CYCLE:   2814000052 RDMA bytes rec:          0
CYCLE:   2814000052 Utilization st q:  0
CYCLE:   2814000052 Utilization ld q:  0
CYCLE:   2814000052 Utilization:  0
CYCLE:   2814000052 Utilization ld q:  0
CYCLE:   2814000052 Utilization st q:  0
CYCLE:   2814000052 RDMA total latency:          0
CYCLE:   2814000052 Utilization st q (incomplete):  0
CYCLE:   2814000052 WDMA bytes sent:          0
CYCLE:   2814000052 Utilization ex q:  0
CYCLE:   2814000052 Utilization ex q (incomplete):  0
CYCLE:   2814000052 Utilization st q (incomplete):  0
CYCLE:   2814000052 Utilization ld q (incomplete):  0
CYCLE:   2814000052 WDMA total latency:          0
CYCLE:   2814000052 Utilization ex q:  0
CYCLE:   2814000052 Utilization:  0
CYCLE:   2814000052 Utilization ex q (incomplete):  0
CYCLE:   2814500052 RDMA bytes rec:          0
CYCLE:   2814500052 RDMA total latency:          0
CYCLE:   2814500052 WDMA bytes sent:          0
CYCLE:   2814500052 WDMA total latency:          0
CYCLE:   2815000052 RDMA bytes rec:          0
CYCLE:   2815000052 RDMA total latency:          0
CYCLE:   2815000052 WDMA bytes sent:          0
CYCLE:   2815000052 WDMA total latency:          0
CYCLE:   2815500052 RDMA bytes rec:          0
CYCLE:   2815500052 RDMA total latency:          0
CYCLE:   2815500052 WDMA bytes sent:          0
CYCLE:   2815500052 WDMA total latency:          0
CYCLE:   2816000052 Utilization ld q (incomplete):  0
CYCLE:   2816000052 RDMA bytes rec:          0
CYCLE:   2816000052 Utilization st q:  0
CYCLE:   2816000052 Utilization ld q:  0
CYCLE:   2816000052 Utilization:  0
CYCLE:   2816000052 Utilization ld q:  0
CYCLE:   2816000052 Utilization st q:  0
CYCLE:   2816000052 RDMA total latency:          0
CYCLE:   2816000052 Utilization st q (incomplete):  0
CYCLE:   2816000052 WDMA bytes sent:          0
CYCLE:   2816000052 Utilization ex q:  0
CYCLE:   2816000052 Utilization ex q (incomplete):  0
CYCLE:   2816000052 Utilization st q (incomplete):  0
CYCLE:   2816000052 Utilization ld q (incomplete):  0
CYCLE:   2816000052 WDMA total latency:          0
CYCLE:   2816000052 Utilization ex q:  0
CYCLE:   2816000052 Utilization:  0
CYCLE:   2816000052 Utilization ex q (incomplete):  0
CYCLE:   2816500052 RDMA bytes rec:          0
CYCLE:   2816500052 RDMA total latency:          0
CYCLE:   2816500052 WDMA bytes sent:          0
CYCLE:   2816500052 WDMA total latency:          0
CYCLE:   2817000052 RDMA bytes rec:          0
CYCLE:   2817000052 RDMA total latency:          0
CYCLE:   2817000052 WDMA bytes sent:          0
CYCLE:   2817000052 WDMA total latency:          0
CYCLE:   2817500052 RDMA bytes rec:          0
CYCLE:   2817500052 RDMA total latency:          0
CYCLE:   2817500052 WDMA bytes sent:          0
CYCLE:   2817500052 WDMA total latency:          0
CYCLE:   2818000052 Utilization ld q (incomplete):  0
CYCLE:   2818000052 RDMA bytes rec:          0
CYCLE:   2818000052 Utilization st q:  0
CYCLE:   2818000052 Utilization ld q:  0
CYCLE:   2818000052 Utilization:  0
CYCLE:   2818000052 Utilization ld q:  0
CYCLE:   2818000052 Utilization st q:  0
CYCLE:   2818000052 RDMA total latency:          0
CYCLE:   2818000052 Utilization st q (incomplete):  0
CYCLE:   2818000052 WDMA bytes sent:          0
CYCLE:   2818000052 Utilization ex q:  0
CYCLE:   2818000052 Utilization ex q (incomplete):  0
CYCLE:   2818000052 Utilization st q (incomplete):  0
CYCLE:   2818000052 Utilization ld q (incomplete):  0
CYCLE:   2818000052 WDMA total latency:          0
CYCLE:   2818000052 Utilization ex q:  0
CYCLE:   2818000052 Utilization:  0
CYCLE:   2818000052 Utilization ex q (incomplete):  0
CYCLE:   2818500052 RDMA bytes rec:          0
CYCLE:   2818500052 RDMA total latency:          0
CYCLE:   2818500052 WDMA bytes sent:          0
CYCLE:   2818500052 WDMA total latency:          0
CYCLE:   2819000052 RDMA bytes rec:          0
CYCLE:   2819000052 RDMA total latency:          0
CYCLE:   2819000052 WDMA bytes sent:          0
CYCLE:   2819000052 WDMA total latency:          0
CYCLE:   2819500052 RDMA bytes rec:          0
CYCLE:   2819500052 RDMA total latency:          0
CYCLE:   2819500052 WDMA bytes sent:          0
CYCLE:   2819500052 WDMA total latency:          0
CYCLE:   2820000052 Utilization ld q (incomplete):  0
CYCLE:   2820000052 RDMA bytes rec:          0
CYCLE:   2820000052 Utilization st q:  0
CYCLE:   2820000052 Utilization ld q:  0
CYCLE:   2820000052 Utilization:  0
CYCLE:   2820000052 Utilization ld q:  0
CYCLE:   2820000052 Utilization st q:  0
CYCLE:   2820000052 RDMA total latency:          0
CYCLE:   2820000052 Utilization st q (incomplete):  0
CYCLE:   2820000052 WDMA bytes sent:          0
CYCLE:   2820000052 Utilization ex q:  0
CYCLE:   2820000052 Utilization ex q (incomplete):  0
CYCLE:   2820000052 Utilization st q (incomplete):  0
CYCLE:   2820000052 Utilization ld q (incomplete):  0
CYCLE:   2820000052 WDMA total latency:          0
CYCLE:   2820000052 Utilization ex q:  0
CYCLE:   2820000052 Utilization:  0
CYCLE:   2820000052 Utilization ex q (incomplete):  0
CYCLE:   2820500052 RDMA bytes rec:          0
CYCLE:   2820500052 RDMA total latency:          0
CYCLE:   2820500052 WDMA bytes sent:          0
CYCLE:   2820500052 WDMA total latency:          0
CYCLE:   2821000052 RDMA bytes rec:          0
CYCLE:   2821000052 RDMA total latency:          0
CYCLE:   2821000052 WDMA bytes sent:          0
CYCLE:   2821000052 WDMA total latency:          0
CYCLE:   2821500052 RDMA bytes rec:          0
CYCLE:   2821500052 RDMA total latency:          0
CYCLE:   2821500052 WDMA bytes sent:          0
CYCLE:   2821500052 WDMA total latency:          0
CYCLE:   2822000052 Utilization ld q (incomplete):  0
CYCLE:   2822000052 RDMA bytes rec:          0
CYCLE:   2822000052 Utilization st q:  0
CYCLE:   2822000052 Utilization ld q:  0
CYCLE:   2822000052 Utilization:  0
CYCLE:   2822000052 Utilization ld q:  0
CYCLE:   2822000052 Utilization st q:  0
CYCLE:   2822000052 RDMA total latency:          0
CYCLE:   2822000052 Utilization st q (incomplete):  0
CYCLE:   2822000052 WDMA bytes sent:          0
CYCLE:   2822000052 Utilization ex q:  0
CYCLE:   2822000052 Utilization ex q (incomplete):  0
CYCLE:   2822000052 Utilization st q (incomplete):  0
CYCLE:   2822000052 Utilization ld q (incomplete):  0
CYCLE:   2822000052 WDMA total latency:          0
CYCLE:   2822000052 Utilization ex q:  0
CYCLE:   2822000052 Utilization:  0
CYCLE:   2822000052 Utilization ex q (incomplete):  0
CYCLE:   2822500052 RDMA bytes rec:          0
CYCLE:   2822500052 RDMA total latency:          0
CYCLE:   2822500052 WDMA bytes sent:          0
CYCLE:   2822500052 WDMA total latency:          0
CYCLE:   2823000052 RDMA bytes rec:          0
CYCLE:   2823000052 RDMA total latency:          0
CYCLE:   2823000052 WDMA bytes sent:          0
CYCLE:   2823000052 WDMA total latency:          0
CYCLE:   2823500052 RDMA bytes rec:          0
CYCLE:   2823500052 RDMA total latency:          0
CYCLE:   2823500052 WDMA bytes sent:          0
CYCLE:   2823500052 WDMA total latency:          0
CYCLE:   2824000052 Utilization ld q (incomplete):  0
CYCLE:   2824000052 RDMA bytes rec:          0
CYCLE:   2824000052 Utilization st q:  0
CYCLE:   2824000052 Utilization ld q:  0
CYCLE:   2824000052 Utilization:  0
CYCLE:   2824000052 Utilization ld q:  0
CYCLE:   2824000052 Utilization st q:  0
CYCLE:   2824000052 RDMA total latency:          0
CYCLE:   2824000052 Utilization st q (incomplete):  0
CYCLE:   2824000052 WDMA bytes sent:          0
CYCLE:   2824000052 Utilization ex q:  0
CYCLE:   2824000052 Utilization ex q (incomplete):  0
CYCLE:   2824000052 Utilization st q (incomplete):  0
CYCLE:   2824000052 Utilization ld q (incomplete):  0
CYCLE:   2824000052 WDMA total latency:          0
CYCLE:   2824000052 Utilization ex q:  0
CYCLE:   2824000052 Utilization:  0
CYCLE:   2824000052 Utilization ex q (incomplete):  0
CYCLE:   2824500052 RDMA bytes rec:          0
CYCLE:   2824500052 RDMA total latency:          0
CYCLE:   2824500052 WDMA bytes sent:          0
CYCLE:   2824500052 WDMA total latency:          0
CYCLE:   2825000052 RDMA bytes rec:          0
CYCLE:   2825000052 RDMA total latency:          0
CYCLE:   2825000052 WDMA bytes sent:          0
CYCLE:   2825000052 WDMA total latency:          0
CYCLE:   2825500052 RDMA bytes rec:          0
CYCLE:   2825500052 RDMA total latency:          0
CYCLE:   2825500052 WDMA bytes sent:          0
CYCLE:   2825500052 WDMA total latency:          0
CYCLE:   2826000052 Utilization ld q (incomplete):  0
CYCLE:   2826000052 RDMA bytes rec:          0
CYCLE:   2826000052 Utilization st q:  0
CYCLE:   2826000052 Utilization ld q:  0
CYCLE:   2826000052 Utilization:  0
CYCLE:   2826000052 Utilization ld q:  0
CYCLE:   2826000052 Utilization st q:  0
CYCLE:   2826000052 RDMA total latency:          0
CYCLE:   2826000052 Utilization st q (incomplete):  0
CYCLE:   2826000052 WDMA bytes sent:          0
CYCLE:   2826000052 Utilization ex q:  0
CYCLE:   2826000052 Utilization ex q (incomplete):  0
CYCLE:   2826000052 Utilization st q (incomplete):  0
CYCLE:   2826000052 Utilization ld q (incomplete):  0
CYCLE:   2826000052 WDMA total latency:          0
CYCLE:   2826000052 Utilization ex q:  0
CYCLE:   2826000052 Utilization:  0
CYCLE:   2826000052 Utilization ex q (incomplete):  0
CYCLE:   2826500052 RDMA bytes rec:          0
CYCLE:   2826500052 RDMA total latency:          0
CYCLE:   2826500052 WDMA bytes sent:          0
CYCLE:   2826500052 WDMA total latency:          0
CYCLE:   2827000052 RDMA bytes rec:          0
CYCLE:   2827000052 RDMA total latency:          0
CYCLE:   2827000052 WDMA bytes sent:          0
CYCLE:   2827000052 WDMA total latency:          0
CYCLE:   2827500052 RDMA bytes rec:          0
CYCLE:   2827500052 RDMA total latency:          0
CYCLE:   2827500052 WDMA bytes sent:          0
CYCLE:   2827500052 WDMA total latency:          0
CYCLE:   2828000052 Utilization ld q (incomplete):  0
CYCLE:   2828000052 RDMA bytes rec:          0
CYCLE:   2828000052 Utilization st q:  0
CYCLE:   2828000052 Utilization ld q:  0
CYCLE:   2828000052 Utilization:  0
CYCLE:   2828000052 Utilization ld q:  0
CYCLE:   2828000052 Utilization st q:  0
CYCLE:   2828000052 RDMA total latency:          0
CYCLE:   2828000052 Utilization st q (incomplete):  0
CYCLE:   2828000052 WDMA bytes sent:          0
CYCLE:   2828000052 Utilization ex q:  0
CYCLE:   2828000052 Utilization ex q (incomplete):  0
CYCLE:   2828000052 Utilization st q (incomplete):  0
CYCLE:   2828000052 Utilization ld q (incomplete):  0
CYCLE:   2828000052 WDMA total latency:          0
CYCLE:   2828000052 Utilization ex q:  0
CYCLE:   2828000052 Utilization:  0
CYCLE:   2828000052 Utilization ex q (incomplete):  0
CYCLE:   2828500052 RDMA bytes rec:          0
CYCLE:   2828500052 RDMA total latency:          0
CYCLE:   2828500052 WDMA bytes sent:          0
CYCLE:   2828500052 WDMA total latency:          0
CYCLE:   2829000052 RDMA bytes rec:          0
CYCLE:   2829000052 RDMA total latency:          0
CYCLE:   2829000052 WDMA bytes sent:          0
CYCLE:   2829000052 WDMA total latency:          0
CYCLE:   2829500052 RDMA bytes rec:          0
CYCLE:   2829500052 RDMA total latency:          0
CYCLE:   2829500052 WDMA bytes sent:          0
CYCLE:   2829500052 WDMA total latency:          0
CYCLE:   2830000052 Utilization ld q (incomplete):  0
CYCLE:   2830000052 RDMA bytes rec:          0
CYCLE:   2830000052 Utilization st q:  0
CYCLE:   2830000052 Utilization ld q:  0
CYCLE:   2830000052 Utilization:  0
CYCLE:   2830000052 Utilization ld q:  0
CYCLE:   2830000052 Utilization st q:  0
CYCLE:   2830000052 RDMA total latency:          0
CYCLE:   2830000052 Utilization st q (incomplete):  0
CYCLE:   2830000052 WDMA bytes sent:          0
CYCLE:   2830000052 Utilization ex q:  0
CYCLE:   2830000052 Utilization ex q (incomplete):  0
CYCLE:   2830000052 Utilization st q (incomplete):  0
CYCLE:   2830000052 Utilization ld q (incomplete):  0
CYCLE:   2830000052 WDMA total latency:          0
CYCLE:   2830000052 Utilization ex q:  0
CYCLE:   2830000052 Utilization:  0
CYCLE:   2830000052 Utilization ex q (incomplete):  0
CYCLE:   2830500052 RDMA bytes rec:          0
CYCLE:   2830500052 RDMA total latency:          0
CYCLE:   2830500052 WDMA bytes sent:          0
CYCLE:   2830500052 WDMA total latency:          0
CYCLE:   2831000052 RDMA bytes rec:          0
CYCLE:   2831000052 RDMA total latency:          0
CYCLE:   2831000052 WDMA bytes sent:          0
CYCLE:   2831000052 WDMA total latency:          0
CYCLE:   2831500052 RDMA bytes rec:          0
CYCLE:   2831500052 RDMA total latency:          0
CYCLE:   2831500052 WDMA bytes sent:          0
CYCLE:   2831500052 WDMA total latency:          0
CYCLE:   2832000052 Utilization ld q (incomplete):  0
CYCLE:   2832000052 RDMA bytes rec:          0
CYCLE:   2832000052 Utilization st q:  0
CYCLE:   2832000052 Utilization ld q:  0
CYCLE:   2832000052 Utilization:  0
CYCLE:   2832000052 Utilization ld q:  0
CYCLE:   2832000052 Utilization st q:  0
CYCLE:   2832000052 RDMA total latency:          0
CYCLE:   2832000052 Utilization st q (incomplete):  0
CYCLE:   2832000052 WDMA bytes sent:          0
CYCLE:   2832000052 Utilization ex q:  0
CYCLE:   2832000052 Utilization ex q (incomplete):  0
CYCLE:   2832000052 Utilization st q (incomplete):  0
CYCLE:   2832000052 Utilization ld q (incomplete):  0
CYCLE:   2832000052 WDMA total latency:          0
CYCLE:   2832000052 Utilization ex q:  0
CYCLE:   2832000052 Utilization:  0
CYCLE:   2832000052 Utilization ex q (incomplete):  0
CYCLE:   2832500052 RDMA bytes rec:          0
CYCLE:   2832500052 RDMA total latency:          0
CYCLE:   2832500052 WDMA bytes sent:          0
CYCLE:   2832500052 WDMA total latency:          0
CYCLE:   2833000052 RDMA bytes rec:          0
CYCLE:   2833000052 RDMA total latency:          0
CYCLE:   2833000052 WDMA bytes sent:          0
CYCLE:   2833000052 WDMA total latency:          0
CYCLE:   2833500052 RDMA bytes rec:          0
CYCLE:   2833500052 RDMA total latency:          0
CYCLE:   2833500052 WDMA bytes sent:          0
CYCLE:   2833500052 WDMA total latency:          0
CYCLE:   2834000052 Utilization ld q (incomplete):  0
CYCLE:   2834000052 RDMA bytes rec:          0
CYCLE:   2834000052 Utilization st q:  0
CYCLE:   2834000052 Utilization ld q:  0
CYCLE:   2834000052 Utilization:  0
CYCLE:   2834000052 Utilization ld q:  0
CYCLE:   2834000052 Utilization st q:  0
CYCLE:   2834000052 RDMA total latency:          0
CYCLE:   2834000052 Utilization st q (incomplete):  0
CYCLE:   2834000052 WDMA bytes sent:          0
CYCLE:   2834000052 Utilization ex q:  0
CYCLE:   2834000052 Utilization ex q (incomplete):  0
CYCLE:   2834000052 Utilization st q (incomplete):  0
CYCLE:   2834000052 Utilization ld q (incomplete):  0
CYCLE:   2834000052 WDMA total latency:          0
CYCLE:   2834000052 Utilization ex q:  0
CYCLE:   2834000052 Utilization:  0
CYCLE:   2834000052 Utilization ex q (incomplete):  0
CYCLE:   2834500052 RDMA bytes rec:          0
CYCLE:   2834500052 RDMA total latency:          0
CYCLE:   2834500052 WDMA bytes sent:          0
CYCLE:   2834500052 WDMA total latency:          0
CYCLE:   2835000052 RDMA bytes rec:          0
CYCLE:   2835000052 RDMA total latency:          0
CYCLE:   2835000052 WDMA bytes sent:          0
CYCLE:   2835000052 WDMA total latency:          0
CYCLE:   2835500052 RDMA bytes rec:          0
CYCLE:   2835500052 RDMA total latency:          0
CYCLE:   2835500052 WDMA bytes sent:          0
CYCLE:   2835500052 WDMA total latency:          0
CYCLE:   2836000052 Utilization ld q (incomplete):  0
CYCLE:   2836000052 RDMA bytes rec:          0
CYCLE:   2836000052 Utilization st q:  0
CYCLE:   2836000052 Utilization ld q:  0
CYCLE:   2836000052 Utilization:  0
CYCLE:   2836000052 Utilization ld q:  0
CYCLE:   2836000052 Utilization st q:  0
CYCLE:   2836000052 RDMA total latency:          0
CYCLE:   2836000052 Utilization st q (incomplete):  0
CYCLE:   2836000052 WDMA bytes sent:          0
CYCLE:   2836000052 Utilization ex q:  0
CYCLE:   2836000052 Utilization ex q (incomplete):  0
CYCLE:   2836000052 Utilization st q (incomplete):  0
CYCLE:   2836000052 Utilization ld q (incomplete):  0
CYCLE:   2836000052 WDMA total latency:          0
CYCLE:   2836000052 Utilization ex q:  0
CYCLE:   2836000052 Utilization:  0
CYCLE:   2836000052 Utilization ex q (incomplete):  0
CYCLE:   2836500052 RDMA bytes rec:          0
CYCLE:   2836500052 RDMA total latency:          0
CYCLE:   2836500052 WDMA bytes sent:          0
CYCLE:   2836500052 WDMA total latency:          0
CYCLE:   2837000052 RDMA bytes rec:          0
CYCLE:   2837000052 RDMA total latency:          0
CYCLE:   2837000052 WDMA bytes sent:          0
CYCLE:   2837000052 WDMA total latency:          0
CYCLE:   2837500052 RDMA bytes rec:          0
CYCLE:   2837500052 RDMA total latency:          0
CYCLE:   2837500052 WDMA bytes sent:          0
CYCLE:   2837500052 WDMA total latency:          0
CYCLE:   2838000052 Utilization ld q (incomplete):  0
CYCLE:   2838000052 RDMA bytes rec:          0
CYCLE:   2838000052 Utilization st q:  0
CYCLE:   2838000052 Utilization ld q:  0
CYCLE:   2838000052 Utilization:  0
CYCLE:   2838000052 Utilization ld q:  0
CYCLE:   2838000052 Utilization st q:  0
CYCLE:   2838000052 RDMA total latency:          0
CYCLE:   2838000052 Utilization st q (incomplete):  0
CYCLE:   2838000052 WDMA bytes sent:          0
CYCLE:   2838000052 Utilization ex q:  0
CYCLE:   2838000052 Utilization ex q (incomplete):  0
CYCLE:   2838000052 Utilization st q (incomplete):  0
CYCLE:   2838000052 Utilization ld q (incomplete):  0
CYCLE:   2838000052 WDMA total latency:          0
CYCLE:   2838000052 Utilization ex q:  0
CYCLE:   2838000052 Utilization:  0
CYCLE:   2838000052 Utilization ex q (incomplete):  0
CYCLE:   2838500052 RDMA bytes rec:          0
CYCLE:   2838500052 RDMA total latency:          0
CYCLE:   2838500052 WDMA bytes sent:          0
CYCLE:   2838500052 WDMA total latency:          0
CYCLE:   2839000052 RDMA bytes rec:          0
CYCLE:   2839000052 RDMA total latency:          0
CYCLE:   2839000052 WDMA bytes sent:          0
CYCLE:   2839000052 WDMA total latency:          0
CYCLE:   2839500052 RDMA bytes rec:          0
CYCLE:   2839500052 RDMA total latency:          0
CYCLE:   2839500052 WDMA bytes sent:          0
CYCLE:   2839500052 WDMA total latency:          0
CYCLE:   2840000052 Utilization ld q (incomplete):  0
CYCLE:   2840000052 RDMA bytes rec:          0
CYCLE:   2840000052 Utilization st q:  0
CYCLE:   2840000052 Utilization ld q:  0
CYCLE:   2840000052 Utilization:  0
CYCLE:   2840000052 Utilization ld q:  0
CYCLE:   2840000052 Utilization st q:  0
CYCLE:   2840000052 RDMA total latency:          0
CYCLE:   2840000052 Utilization st q (incomplete):  0
CYCLE:   2840000052 WDMA bytes sent:          0
CYCLE:   2840000052 Utilization ex q:  0
CYCLE:   2840000052 Utilization ex q (incomplete):  0
CYCLE:   2840000052 Utilization st q (incomplete):  0
CYCLE:   2840000052 Utilization ld q (incomplete):  0
CYCLE:   2840000052 WDMA total latency:          0
CYCLE:   2840000052 Utilization ex q:  0
CYCLE:   2840000052 Utilization:  0
CYCLE:   2840000052 Utilization ex q (incomplete):  0
CYCLE:   2840500052 RDMA bytes rec:          0
CYCLE:   2840500052 RDMA total latency:          0
CYCLE:   2840500052 WDMA bytes sent:          0
CYCLE:   2840500052 WDMA total latency:          0
CYCLE:   2841000052 RDMA bytes rec:          0
CYCLE:   2841000052 RDMA total latency:          0
CYCLE:   2841000052 WDMA bytes sent:          0
CYCLE:   2841000052 WDMA total latency:          0
CYCLE:   2841500052 RDMA bytes rec:          0
CYCLE:   2841500052 RDMA total latency:          0
CYCLE:   2841500052 WDMA bytes sent:          0
CYCLE:   2841500052 WDMA total latency:          0
CYCLE:   2842000052 Utilization ld q (incomplete):  0
CYCLE:   2842000052 RDMA bytes rec:          0
CYCLE:   2842000052 Utilization st q:  0
CYCLE:   2842000052 Utilization ld q:  0
CYCLE:   2842000052 Utilization:  0
CYCLE:   2842000052 Utilization ld q:  0
CYCLE:   2842000052 Utilization st q:  0
CYCLE:   2842000052 RDMA total latency:          0
CYCLE:   2842000052 Utilization st q (incomplete):  0
CYCLE:   2842000052 WDMA bytes sent:          0
CYCLE:   2842000052 Utilization ex q:  0
CYCLE:   2842000052 Utilization ex q (incomplete):  0
CYCLE:   2842000052 Utilization st q (incomplete):  0
CYCLE:   2842000052 Utilization ld q (incomplete):  0
CYCLE:   2842000052 WDMA total latency:          0
CYCLE:   2842000052 Utilization ex q:  0
CYCLE:   2842000052 Utilization:  0
CYCLE:   2842000052 Utilization ex q (incomplete):  0
CYCLE:   2842500052 RDMA bytes rec:          0
CYCLE:   2842500052 RDMA total latency:          0
CYCLE:   2842500052 WDMA bytes sent:          0
CYCLE:   2842500052 WDMA total latency:          0
CYCLE:   2843000052 RDMA bytes rec:          0
CYCLE:   2843000052 RDMA total latency:          0
CYCLE:   2843000052 WDMA bytes sent:          0
CYCLE:   2843000052 WDMA total latency:          0
CYCLE:   2843500052 RDMA bytes rec:          0
CYCLE:   2843500052 RDMA total latency:          0
CYCLE:   2843500052 WDMA bytes sent:          0
CYCLE:   2843500052 WDMA total latency:          0
CYCLE:   2844000052 Utilization ld q (incomplete):  0
CYCLE:   2844000052 RDMA bytes rec:          0
CYCLE:   2844000052 Utilization st q:  0
CYCLE:   2844000052 Utilization ld q:  0
CYCLE:   2844000052 Utilization:  0
CYCLE:   2844000052 Utilization ld q:  0
CYCLE:   2844000052 Utilization st q:  0
CYCLE:   2844000052 RDMA total latency:          0
CYCLE:   2844000052 Utilization st q (incomplete):  0
CYCLE:   2844000052 WDMA bytes sent:          0
CYCLE:   2844000052 Utilization ex q:  0
CYCLE:   2844000052 Utilization ex q (incomplete):  0
CYCLE:   2844000052 Utilization st q (incomplete):  0
CYCLE:   2844000052 Utilization ld q (incomplete):  0
CYCLE:   2844000052 WDMA total latency:          0
CYCLE:   2844000052 Utilization ex q:  0
CYCLE:   2844000052 Utilization:  0
CYCLE:   2844000052 Utilization ex q (incomplete):  0
CYCLE:   2844500052 RDMA bytes rec:          0
CYCLE:   2844500052 RDMA total latency:          0
CYCLE:   2844500052 WDMA bytes sent:          0
CYCLE:   2844500052 WDMA total latency:          0
CYCLE:   2845000052 RDMA bytes rec:          0
CYCLE:   2845000052 RDMA total latency:          0
CYCLE:   2845000052 WDMA bytes sent:          0
CYCLE:   2845000052 WDMA total latency:          0
CYCLE:   2845500052 RDMA bytes rec:          0
CYCLE:   2845500052 RDMA total latency:          0
CYCLE:   2845500052 WDMA bytes sent:          0
CYCLE:   2845500052 WDMA total latency:          0
CYCLE:   2846000052 Utilization ld q (incomplete):  0
CYCLE:   2846000052 RDMA bytes rec:          0
CYCLE:   2846000052 Utilization st q:  0
CYCLE:   2846000052 Utilization ld q:  0
CYCLE:   2846000052 Utilization:  0
CYCLE:   2846000052 Utilization ld q:  0
CYCLE:   2846000052 Utilization st q:  0
CYCLE:   2846000052 RDMA total latency:          0
CYCLE:   2846000052 Utilization st q (incomplete):  0
CYCLE:   2846000052 WDMA bytes sent:          0
CYCLE:   2846000052 Utilization ex q:  0
CYCLE:   2846000052 Utilization ex q (incomplete):  0
CYCLE:   2846000052 Utilization st q (incomplete):  0
CYCLE:   2846000052 Utilization ld q (incomplete):  0
CYCLE:   2846000052 WDMA total latency:          0
CYCLE:   2846000052 Utilization ex q:  0
CYCLE:   2846000052 Utilization:  0
CYCLE:   2846000052 Utilization ex q (incomplete):  0
CYCLE:   2846500052 RDMA bytes rec:          0
CYCLE:   2846500052 RDMA total latency:          0
CYCLE:   2846500052 WDMA bytes sent:          0
CYCLE:   2846500052 WDMA total latency:          0
CYCLE:   2847000052 RDMA bytes rec:          0
CYCLE:   2847000052 RDMA total latency:          0
CYCLE:   2847000052 WDMA bytes sent:          0
CYCLE:   2847000052 WDMA total latency:          0
CYCLE:   2847500052 RDMA bytes rec:          0
CYCLE:   2847500052 RDMA total latency:          0
CYCLE:   2847500052 WDMA bytes sent:          0
CYCLE:   2847500052 WDMA total latency:          0
CYCLE:   2848000052 Utilization ld q (incomplete):  0
CYCLE:   2848000052 RDMA bytes rec:          0
CYCLE:   2848000052 Utilization st q:  0
CYCLE:   2848000052 Utilization ld q:  0
CYCLE:   2848000052 Utilization:  0
CYCLE:   2848000052 Utilization ld q:  0
CYCLE:   2848000052 Utilization st q:  0
CYCLE:   2848000052 RDMA total latency:          0
CYCLE:   2848000052 Utilization st q (incomplete):  0
CYCLE:   2848000052 WDMA bytes sent:          0
CYCLE:   2848000052 Utilization ex q:  0
CYCLE:   2848000052 Utilization ex q (incomplete):  0
CYCLE:   2848000052 Utilization st q (incomplete):  0
CYCLE:   2848000052 Utilization ld q (incomplete):  0
CYCLE:   2848000052 WDMA total latency:          0
CYCLE:   2848000052 Utilization ex q:  0
CYCLE:   2848000052 Utilization:  0
CYCLE:   2848000052 Utilization ex q (incomplete):  0
CYCLE:   2848500052 RDMA bytes rec:          0
CYCLE:   2848500052 RDMA total latency:          0
CYCLE:   2848500052 WDMA bytes sent:          0
CYCLE:   2848500052 WDMA total latency:          0
CYCLE:   2849000052 RDMA bytes rec:          0
CYCLE:   2849000052 RDMA total latency:          0
CYCLE:   2849000052 WDMA bytes sent:          0
CYCLE:   2849000052 WDMA total latency:          0
CYCLE:   2849500052 RDMA bytes rec:          0
CYCLE:   2849500052 RDMA total latency:          0
CYCLE:   2849500052 WDMA bytes sent:          0
CYCLE:   2849500052 WDMA total latency:          0
CYCLE:   2850000052 Utilization ld q (incomplete):  0
CYCLE:   2850000052 RDMA bytes rec:          0
CYCLE:   2850000052 Utilization st q:  0
CYCLE:   2850000052 Utilization ld q:  0
CYCLE:   2850000052 Utilization:  0
CYCLE:   2850000052 Utilization ld q:  0
CYCLE:   2850000052 Utilization st q:  0
CYCLE:   2850000052 RDMA total latency:          0
CYCLE:   2850000052 Utilization st q (incomplete):  0
CYCLE:   2850000052 WDMA bytes sent:          0
CYCLE:   2850000052 Utilization ex q:  0
CYCLE:   2850000052 Utilization ex q (incomplete):  0
CYCLE:   2850000052 Utilization st q (incomplete):  0
CYCLE:   2850000052 Utilization ld q (incomplete):  0
CYCLE:   2850000052 WDMA total latency:          0
CYCLE:   2850000052 Utilization ex q:  0
CYCLE:   2850000052 Utilization:  0
CYCLE:   2850000052 Utilization ex q (incomplete):  0
CYCLE:   2850500052 RDMA bytes rec:          0
CYCLE:   2850500052 RDMA total latency:          0
CYCLE:   2850500052 WDMA bytes sent:          0
CYCLE:   2850500052 WDMA total latency:          0
CYCLE:   2851000052 RDMA bytes rec:          0
CYCLE:   2851000052 RDMA total latency:          0
CYCLE:   2851000052 WDMA bytes sent:          0
CYCLE:   2851000052 WDMA total latency:          0
CYCLE:   2851500052 RDMA bytes rec:          0
CYCLE:   2851500052 RDMA total latency:          0
CYCLE:   2851500052 WDMA bytes sent:          0
CYCLE:   2851500052 WDMA total latency:          0
CYCLE:   2852000052 Utilization ld q (incomplete):  0
CYCLE:   2852000052 RDMA bytes rec:          0
CYCLE:   2852000052 Utilization st q:  0
CYCLE:   2852000052 Utilization ld q:  0
CYCLE:   2852000052 Utilization:  0
CYCLE:   2852000052 Utilization ld q:  0
CYCLE:   2852000052 Utilization st q:  0
CYCLE:   2852000052 RDMA total latency:          0
CYCLE:   2852000052 Utilization st q (incomplete):  0
CYCLE:   2852000052 WDMA bytes sent:          0
CYCLE:   2852000052 Utilization ex q:  0
CYCLE:   2852000052 Utilization ex q (incomplete):  0
CYCLE:   2852000052 Utilization st q (incomplete):  0
CYCLE:   2852000052 Utilization ld q (incomplete):  0
CYCLE:   2852000052 WDMA total latency:          0
CYCLE:   2852000052 Utilization ex q:  0
CYCLE:   2852000052 Utilization:  0
CYCLE:   2852000052 Utilization ex q (incomplete):  0
CYCLE:   2852500052 RDMA bytes rec:          0
CYCLE:   2852500052 RDMA total latency:          0
CYCLE:   2852500052 WDMA bytes sent:          0
CYCLE:   2852500052 WDMA total latency:          0
CYCLE:   2853000052 RDMA bytes rec:          0
CYCLE:   2853000052 RDMA total latency:          0
CYCLE:   2853000052 WDMA bytes sent:          0
CYCLE:   2853000052 WDMA total latency:          0
CYCLE:   2853500052 RDMA bytes rec:          0
CYCLE:   2853500052 RDMA total latency:          0
CYCLE:   2853500052 WDMA bytes sent:          0
CYCLE:   2853500052 WDMA total latency:          0
CYCLE:   2854000052 Utilization ld q (incomplete):  0
CYCLE:   2854000052 RDMA bytes rec:          0
CYCLE:   2854000052 Utilization st q:  0
CYCLE:   2854000052 Utilization ld q:  0
CYCLE:   2854000052 Utilization:  0
CYCLE:   2854000052 Utilization ld q:  0
CYCLE:   2854000052 Utilization st q:  0
CYCLE:   2854000052 RDMA total latency:          0
CYCLE:   2854000052 Utilization st q (incomplete):  0
CYCLE:   2854000052 WDMA bytes sent:          0
CYCLE:   2854000052 Utilization ex q:  0
CYCLE:   2854000052 Utilization ex q (incomplete):  0
CYCLE:   2854000052 Utilization st q (incomplete):  0
CYCLE:   2854000052 Utilization ld q (incomplete):  0
CYCLE:   2854000052 WDMA total latency:          0
CYCLE:   2854000052 Utilization ex q:  0
CYCLE:   2854000052 Utilization:  0
CYCLE:   2854000052 Utilization ex q (incomplete):  0
CYCLE:   2854500052 RDMA bytes rec:          0
CYCLE:   2854500052 RDMA total latency:          0
CYCLE:   2854500052 WDMA bytes sent:          0
CYCLE:   2854500052 WDMA total latency:          0
CYCLE:   2855000052 RDMA bytes rec:          0
CYCLE:   2855000052 RDMA total latency:          0
CYCLE:   2855000052 WDMA bytes sent:          0
CYCLE:   2855000052 WDMA total latency:          0
CYCLE:   2855500052 RDMA bytes rec:          0
CYCLE:   2855500052 RDMA total latency:          0
CYCLE:   2855500052 WDMA bytes sent:          0
CYCLE:   2855500052 WDMA total latency:          0
CYCLE:   2856000052 Utilization ld q (incomplete):  0
CYCLE:   2856000052 RDMA bytes rec:          0
CYCLE:   2856000052 Utilization st q:  0
CYCLE:   2856000052 Utilization ld q:  0
CYCLE:   2856000052 Utilization:  0
CYCLE:   2856000052 Utilization ld q:  0
CYCLE:   2856000052 Utilization st q:  0
CYCLE:   2856000052 RDMA total latency:          0
CYCLE:   2856000052 Utilization st q (incomplete):  0
CYCLE:   2856000052 WDMA bytes sent:          0
CYCLE:   2856000052 Utilization ex q:  0
CYCLE:   2856000052 Utilization ex q (incomplete):  0
CYCLE:   2856000052 Utilization st q (incomplete):  0
CYCLE:   2856000052 Utilization ld q (incomplete):  0
CYCLE:   2856000052 WDMA total latency:          0
CYCLE:   2856000052 Utilization ex q:  0
CYCLE:   2856000052 Utilization:  0
CYCLE:   2856000052 Utilization ex q (incomplete):  0
CYCLE:   2856500052 RDMA bytes rec:          0
CYCLE:   2856500052 RDMA total latency:          0
CYCLE:   2856500052 WDMA bytes sent:          0
CYCLE:   2856500052 WDMA total latency:          0
CYCLE:   2857000052 RDMA bytes rec:          0
CYCLE:   2857000052 RDMA total latency:          0
CYCLE:   2857000052 WDMA bytes sent:          0
CYCLE:   2857000052 WDMA total latency:          0
CYCLE:   2857500052 RDMA bytes rec:          0
CYCLE:   2857500052 RDMA total latency:          0
CYCLE:   2857500052 WDMA bytes sent:          0
CYCLE:   2857500052 WDMA total latency:          0
CYCLE:   2858000052 Utilization ld q (incomplete):  0
CYCLE:   2858000052 RDMA bytes rec:          0
CYCLE:   2858000052 Utilization st q:  0
CYCLE:   2858000052 Utilization ld q:  0
CYCLE:   2858000052 Utilization:  0
CYCLE:   2858000052 Utilization ld q:  0
CYCLE:   2858000052 Utilization st q:  0
CYCLE:   2858000052 RDMA total latency:          0
CYCLE:   2858000052 Utilization st q (incomplete):  0
CYCLE:   2858000052 WDMA bytes sent:          0
CYCLE:   2858000052 Utilization ex q:  0
CYCLE:   2858000052 Utilization ex q (incomplete):  0
CYCLE:   2858000052 Utilization st q (incomplete):  0
CYCLE:   2858000052 Utilization ld q (incomplete):  0
CYCLE:   2858000052 WDMA total latency:          0
CYCLE:   2858000052 Utilization ex q:  0
CYCLE:   2858000052 Utilization:  0
CYCLE:   2858000052 Utilization ex q (incomplete):  0
CYCLE:   2858500052 RDMA bytes rec:          0
CYCLE:   2858500052 RDMA total latency:          0
CYCLE:   2858500052 WDMA bytes sent:          0
CYCLE:   2858500052 WDMA total latency:          0
CYCLE:   2859000052 RDMA bytes rec:          0
CYCLE:   2859000052 RDMA total latency:          0
CYCLE:   2859000052 WDMA bytes sent:          0
CYCLE:   2859000052 WDMA total latency:          0
CYCLE:   2859500052 RDMA bytes rec:          0
CYCLE:   2859500052 RDMA total latency:          0
CYCLE:   2859500052 WDMA bytes sent:          0
CYCLE:   2859500052 WDMA total latency:          0
CYCLE:   2860000052 Utilization ld q (incomplete):  0
CYCLE:   2860000052 RDMA bytes rec:          0
CYCLE:   2860000052 Utilization st q:  0
CYCLE:   2860000052 Utilization ld q:  0
CYCLE:   2860000052 Utilization:  0
CYCLE:   2860000052 Utilization ld q:  0
CYCLE:   2860000052 Utilization st q:  0
CYCLE:   2860000052 RDMA total latency:          0
CYCLE:   2860000052 Utilization st q (incomplete):  0
CYCLE:   2860000052 WDMA bytes sent:          0
CYCLE:   2860000052 Utilization ex q:  0
CYCLE:   2860000052 Utilization ex q (incomplete):  0
CYCLE:   2860000052 Utilization st q (incomplete):  0
CYCLE:   2860000052 Utilization ld q (incomplete):  0
CYCLE:   2860000052 WDMA total latency:          0
CYCLE:   2860000052 Utilization ex q:  0
CYCLE:   2860000052 Utilization:  0
CYCLE:   2860000052 Utilization ex q (incomplete):  0
CYCLE:   2860500052 RDMA bytes rec:          0
CYCLE:   2860500052 RDMA total latency:          0
CYCLE:   2860500052 WDMA bytes sent:          0
CYCLE:   2860500052 WDMA total latency:          0
CYCLE:   2861000052 RDMA bytes rec:          0
CYCLE:   2861000052 RDMA total latency:          0
CYCLE:   2861000052 WDMA bytes sent:          0
CYCLE:   2861000052 WDMA total latency:          0
CYCLE:   2861500052 RDMA bytes rec:          0
CYCLE:   2861500052 RDMA total latency:          0
CYCLE:   2861500052 WDMA bytes sent:          0
CYCLE:   2861500052 WDMA total latency:          0
CYCLE:   2862000052 Utilization ld q (incomplete):  0
CYCLE:   2862000052 RDMA bytes rec:          0
CYCLE:   2862000052 Utilization st q:  0
CYCLE:   2862000052 Utilization ld q:  0
CYCLE:   2862000052 Utilization:  0
CYCLE:   2862000052 Utilization ld q:  0
CYCLE:   2862000052 Utilization st q:  0
CYCLE:   2862000052 RDMA total latency:          0
CYCLE:   2862000052 Utilization st q (incomplete):  0
CYCLE:   2862000052 WDMA bytes sent:          0
CYCLE:   2862000052 Utilization ex q:  0
CYCLE:   2862000052 Utilization ex q (incomplete):  0
CYCLE:   2862000052 Utilization st q (incomplete):  0
CYCLE:   2862000052 Utilization ld q (incomplete):  0
CYCLE:   2862000052 WDMA total latency:          0
CYCLE:   2862000052 Utilization ex q:  0
CYCLE:   2862000052 Utilization:  0
CYCLE:   2862000052 Utilization ex q (incomplete):  0
CYCLE:   2862500052 RDMA bytes rec:          0
CYCLE:   2862500052 RDMA total latency:          0
CYCLE:   2862500052 WDMA bytes sent:          0
CYCLE:   2862500052 WDMA total latency:          0
CYCLE:   2863000052 RDMA bytes rec:          0
CYCLE:   2863000052 RDMA total latency:          0
CYCLE:   2863000052 WDMA bytes sent:          0
CYCLE:   2863000052 WDMA total latency:          0
CYCLE:   2863500052 RDMA bytes rec:          0
CYCLE:   2863500052 RDMA total latency:          0
CYCLE:   2863500052 WDMA bytes sent:          0
CYCLE:   2863500052 WDMA total latency:          0
CYCLE:   2864000052 Utilization ld q (incomplete):  0
CYCLE:   2864000052 RDMA bytes rec:          0
CYCLE:   2864000052 Utilization st q:  0
CYCLE:   2864000052 Utilization ld q:  0
CYCLE:   2864000052 Utilization:  0
CYCLE:   2864000052 Utilization ld q:  0
CYCLE:   2864000052 Utilization st q:  0
CYCLE:   2864000052 RDMA total latency:          0
CYCLE:   2864000052 Utilization st q (incomplete):  0
CYCLE:   2864000052 WDMA bytes sent:          0
CYCLE:   2864000052 Utilization ex q:  0
CYCLE:   2864000052 Utilization ex q (incomplete):  0
CYCLE:   2864000052 Utilization st q (incomplete):  0
CYCLE:   2864000052 Utilization ld q (incomplete):  0
CYCLE:   2864000052 WDMA total latency:          0
CYCLE:   2864000052 Utilization ex q:  0
CYCLE:   2864000052 Utilization:  0
CYCLE:   2864000052 Utilization ex q (incomplete):  0
CYCLE:   2864500052 RDMA bytes rec:          0
CYCLE:   2864500052 RDMA total latency:          0
CYCLE:   2864500052 WDMA bytes sent:          0
CYCLE:   2864500052 WDMA total latency:          0
CYCLE:   2865000052 RDMA bytes rec:          0
CYCLE:   2865000052 RDMA total latency:          0
CYCLE:   2865000052 WDMA bytes sent:          0
CYCLE:   2865000052 WDMA total latency:          0
CYCLE:   2865500052 RDMA bytes rec:          0
CYCLE:   2865500052 RDMA total latency:          0
CYCLE:   2865500052 WDMA bytes sent:          0
CYCLE:   2865500052 WDMA total latency:          0
CYCLE:   2866000052 Utilization ld q (incomplete):  0
CYCLE:   2866000052 RDMA bytes rec:          0
CYCLE:   2866000052 Utilization st q:  0
CYCLE:   2866000052 Utilization ld q:  0
CYCLE:   2866000052 Utilization:  0
CYCLE:   2866000052 Utilization ld q:  0
CYCLE:   2866000052 Utilization st q:  0
CYCLE:   2866000052 RDMA total latency:          0
CYCLE:   2866000052 Utilization st q (incomplete):  0
CYCLE:   2866000052 WDMA bytes sent:          0
CYCLE:   2866000052 Utilization ex q:  0
CYCLE:   2866000052 Utilization ex q (incomplete):  0
CYCLE:   2866000052 Utilization st q (incomplete):  0
CYCLE:   2866000052 Utilization ld q (incomplete):  0
CYCLE:   2866000052 WDMA total latency:          0
CYCLE:   2866000052 Utilization ex q:  0
CYCLE:   2866000052 Utilization:  0
CYCLE:   2866000052 Utilization ex q (incomplete):  0
CYCLE:   2866500052 RDMA bytes rec:          0
CYCLE:   2866500052 RDMA total latency:          0
CYCLE:   2866500052 WDMA bytes sent:          0
CYCLE:   2866500052 WDMA total latency:          0
CYCLE:   2867000052 RDMA bytes rec:          0
CYCLE:   2867000052 RDMA total latency:          0
CYCLE:   2867000052 WDMA bytes sent:          0
CYCLE:   2867000052 WDMA total latency:          0
CYCLE:   2867500052 RDMA bytes rec:          0
CYCLE:   2867500052 RDMA total latency:          0
CYCLE:   2867500052 WDMA bytes sent:          0
CYCLE:   2867500052 WDMA total latency:          0
CYCLE:   2868000052 Utilization ld q (incomplete):  0
CYCLE:   2868000052 RDMA bytes rec:          0
CYCLE:   2868000052 Utilization st q:  0
CYCLE:   2868000052 Utilization ld q:  0
CYCLE:   2868000052 Utilization:  0
CYCLE:   2868000052 Utilization ld q:  0
CYCLE:   2868000052 Utilization st q:  0
CYCLE:   2868000052 RDMA total latency:          0
CYCLE:   2868000052 Utilization st q (incomplete):  0
CYCLE:   2868000052 WDMA bytes sent:          0
CYCLE:   2868000052 Utilization ex q:  0
CYCLE:   2868000052 Utilization ex q (incomplete):  0
CYCLE:   2868000052 Utilization st q (incomplete):  0
CYCLE:   2868000052 Utilization ld q (incomplete):  0
CYCLE:   2868000052 WDMA total latency:          0
CYCLE:   2868000052 Utilization ex q:  0
CYCLE:   2868000052 Utilization:  0
CYCLE:   2868000052 Utilization ex q (incomplete):  0
CYCLE:   2868500052 RDMA bytes rec:          0
CYCLE:   2868500052 RDMA total latency:          0
CYCLE:   2868500052 WDMA bytes sent:          0
CYCLE:   2868500052 WDMA total latency:          0
CYCLE:   2869000052 RDMA bytes rec:          0
CYCLE:   2869000052 RDMA total latency:          0
CYCLE:   2869000052 WDMA bytes sent:          0
CYCLE:   2869000052 WDMA total latency:          0
CYCLE:   2869500052 RDMA bytes rec:          0
CYCLE:   2869500052 RDMA total latency:          0
CYCLE:   2869500052 WDMA bytes sent:          0
CYCLE:   2869500052 WDMA total latency:          0
CYCLE:   2870000052 Utilization ld q (incomplete):  0
CYCLE:   2870000052 RDMA bytes rec:          0
CYCLE:   2870000052 Utilization st q:  0
CYCLE:   2870000052 Utilization ld q:  0
CYCLE:   2870000052 Utilization:  0
CYCLE:   2870000052 Utilization ld q:  0
CYCLE:   2870000052 Utilization st q:  0
CYCLE:   2870000052 RDMA total latency:          0
CYCLE:   2870000052 Utilization st q (incomplete):  0
CYCLE:   2870000052 WDMA bytes sent:          0
CYCLE:   2870000052 Utilization ex q:  0
CYCLE:   2870000052 Utilization ex q (incomplete):  0
CYCLE:   2870000052 Utilization st q (incomplete):  0
CYCLE:   2870000052 Utilization ld q (incomplete):  0
CYCLE:   2870000052 WDMA total latency:          0
CYCLE:   2870000052 Utilization ex q:  0
CYCLE:   2870000052 Utilization:  0
CYCLE:   2870000052 Utilization ex q (incomplete):  0
CYCLE:   2870500052 RDMA bytes rec:          0
CYCLE:   2870500052 RDMA total latency:          0
CYCLE:   2870500052 WDMA bytes sent:          0
CYCLE:   2870500052 WDMA total latency:          0
CYCLE:   2871000052 RDMA bytes rec:          0
CYCLE:   2871000052 RDMA total latency:          0
CYCLE:   2871000052 WDMA bytes sent:          0
CYCLE:   2871000052 WDMA total latency:          0
CYCLE:   2871500052 RDMA bytes rec:          0
CYCLE:   2871500052 RDMA total latency:          0
CYCLE:   2871500052 WDMA bytes sent:          0
CYCLE:   2871500052 WDMA total latency:          0
CYCLE:   2872000052 Utilization ld q (incomplete):  0
CYCLE:   2872000052 RDMA bytes rec:          0
CYCLE:   2872000052 Utilization st q:  0
CYCLE:   2872000052 Utilization ld q:  0
CYCLE:   2872000052 Utilization:  0
CYCLE:   2872000052 Utilization ld q:  0
CYCLE:   2872000052 Utilization st q:  0
CYCLE:   2872000052 RDMA total latency:          0
CYCLE:   2872000052 Utilization st q (incomplete):  0
CYCLE:   2872000052 WDMA bytes sent:          0
CYCLE:   2872000052 Utilization ex q:  0
CYCLE:   2872000052 Utilization ex q (incomplete):  0
CYCLE:   2872000052 Utilization st q (incomplete):  0
CYCLE:   2872000052 Utilization ld q (incomplete):  0
CYCLE:   2872000052 WDMA total latency:          0
CYCLE:   2872000052 Utilization ex q:  0
CYCLE:   2872000052 Utilization:  0
CYCLE:   2872000052 Utilization ex q (incomplete):  0
CYCLE:   2872500052 RDMA bytes rec:          0
CYCLE:   2872500052 RDMA total latency:          0
CYCLE:   2872500052 WDMA bytes sent:          0
CYCLE:   2872500052 WDMA total latency:          0
CYCLE:   2873000052 RDMA bytes rec:          0
CYCLE:   2873000052 RDMA total latency:          0
CYCLE:   2873000052 WDMA bytes sent:          0
CYCLE:   2873000052 WDMA total latency:          0
CYCLE:   2873500052 RDMA bytes rec:          0
CYCLE:   2873500052 RDMA total latency:          0
CYCLE:   2873500052 WDMA bytes sent:          0
CYCLE:   2873500052 WDMA total latency:          0
CYCLE:   2874000052 Utilization ld q (incomplete):  0
CYCLE:   2874000052 RDMA bytes rec:          0
CYCLE:   2874000052 Utilization st q:  0
CYCLE:   2874000052 Utilization ld q:  0
CYCLE:   2874000052 Utilization:  0
CYCLE:   2874000052 Utilization ld q:  0
CYCLE:   2874000052 Utilization st q:  0
CYCLE:   2874000052 RDMA total latency:          0
CYCLE:   2874000052 Utilization st q (incomplete):  0
CYCLE:   2874000052 WDMA bytes sent:          0
CYCLE:   2874000052 Utilization ex q:  0
CYCLE:   2874000052 Utilization ex q (incomplete):  0
CYCLE:   2874000052 Utilization st q (incomplete):  0
CYCLE:   2874000052 Utilization ld q (incomplete):  0
CYCLE:   2874000052 WDMA total latency:          0
CYCLE:   2874000052 Utilization ex q:  0
CYCLE:   2874000052 Utilization:  0
CYCLE:   2874000052 Utilization ex q (incomplete):  0
CYCLE:   2874500052 RDMA bytes rec:          0
CYCLE:   2874500052 RDMA total latency:          0
CYCLE:   2874500052 WDMA bytes sent:          0
CYCLE:   2874500052 WDMA total latency:          0
CYCLE:   2875000052 RDMA bytes rec:          0
CYCLE:   2875000052 RDMA total latency:          0
CYCLE:   2875000052 WDMA bytes sent:          0
CYCLE:   2875000052 WDMA total latency:          0
CYCLE:   2875500052 RDMA bytes rec:          0
CYCLE:   2875500052 RDMA total latency:          0
CYCLE:   2875500052 WDMA bytes sent:          0
CYCLE:   2875500052 WDMA total latency:          0
CYCLE:   2876000052 Utilization ld q (incomplete):  0
CYCLE:   2876000052 RDMA bytes rec:          0
CYCLE:   2876000052 Utilization st q:  0
CYCLE:   2876000052 Utilization ld q:  0
CYCLE:   2876000052 Utilization:  0
CYCLE:   2876000052 Utilization ld q:  0
CYCLE:   2876000052 Utilization st q:  0
CYCLE:   2876000052 RDMA total latency:          0
CYCLE:   2876000052 Utilization st q (incomplete):  0
CYCLE:   2876000052 WDMA bytes sent:          0
CYCLE:   2876000052 Utilization ex q:  0
CYCLE:   2876000052 Utilization ex q (incomplete):  0
CYCLE:   2876000052 Utilization st q (incomplete):  0
CYCLE:   2876000052 Utilization ld q (incomplete):  0
CYCLE:   2876000052 WDMA total latency:          0
CYCLE:   2876000052 Utilization ex q:  0
CYCLE:   2876000052 Utilization:  0
CYCLE:   2876000052 Utilization ex q (incomplete):  0
CYCLE:   2876500052 RDMA bytes rec:          0
CYCLE:   2876500052 RDMA total latency:          0
CYCLE:   2876500052 WDMA bytes sent:          0
CYCLE:   2876500052 WDMA total latency:          0
CYCLE:   2877000052 RDMA bytes rec:          0
CYCLE:   2877000052 RDMA total latency:          0
CYCLE:   2877000052 WDMA bytes sent:          0
CYCLE:   2877000052 WDMA total latency:          0
CYCLE:   2877500052 RDMA bytes rec:          0
CYCLE:   2877500052 RDMA total latency:          0
CYCLE:   2877500052 WDMA bytes sent:          0
CYCLE:   2877500052 WDMA total latency:          0
CYCLE:   2878000052 Utilization ld q (incomplete):  0
CYCLE:   2878000052 RDMA bytes rec:          0
CYCLE:   2878000052 Utilization st q:  0
CYCLE:   2878000052 Utilization ld q:  0
CYCLE:   2878000052 Utilization:  0
CYCLE:   2878000052 Utilization ld q:  0
CYCLE:   2878000052 Utilization st q:  0
CYCLE:   2878000052 RDMA total latency:          0
CYCLE:   2878000052 Utilization st q (incomplete):  0
CYCLE:   2878000052 WDMA bytes sent:          0
CYCLE:   2878000052 Utilization ex q:  0
CYCLE:   2878000052 Utilization ex q (incomplete):  0
CYCLE:   2878000052 Utilization st q (incomplete):  0
CYCLE:   2878000052 Utilization ld q (incomplete):  0
CYCLE:   2878000052 WDMA total latency:          0
CYCLE:   2878000052 Utilization ex q:  0
CYCLE:   2878000052 Utilization:  0
CYCLE:   2878000052 Utilization ex q (incomplete):  0
CYCLE:   2878500052 RDMA bytes rec:          0
CYCLE:   2878500052 RDMA total latency:          0
CYCLE:   2878500052 WDMA bytes sent:          0
CYCLE:   2878500052 WDMA total latency:          0
CYCLE:   2879000052 RDMA bytes rec:          0
CYCLE:   2879000052 RDMA total latency:          0
CYCLE:   2879000052 WDMA bytes sent:          0
CYCLE:   2879000052 WDMA total latency:          0
CYCLE:   2879500052 RDMA bytes rec:          0
CYCLE:   2879500052 RDMA total latency:          0
CYCLE:   2879500052 WDMA bytes sent:          0
CYCLE:   2879500052 WDMA total latency:          0
CYCLE:   2880000052 Utilization ld q (incomplete):  0
CYCLE:   2880000052 RDMA bytes rec:          0
CYCLE:   2880000052 Utilization st q:  0
CYCLE:   2880000052 Utilization ld q:  0
CYCLE:   2880000052 Utilization:  0
CYCLE:   2880000052 Utilization ld q:  0
CYCLE:   2880000052 Utilization st q:  0
CYCLE:   2880000052 RDMA total latency:          0
CYCLE:   2880000052 Utilization st q (incomplete):  0
CYCLE:   2880000052 WDMA bytes sent:          0
CYCLE:   2880000052 Utilization ex q:  0
CYCLE:   2880000052 Utilization ex q (incomplete):  0
CYCLE:   2880000052 Utilization st q (incomplete):  0
CYCLE:   2880000052 Utilization ld q (incomplete):  0
CYCLE:   2880000052 WDMA total latency:          0
CYCLE:   2880000052 Utilization ex q:  0
CYCLE:   2880000052 Utilization:  0
CYCLE:   2880000052 Utilization ex q (incomplete):  0
CYCLE:   2880500052 RDMA bytes rec:          0
CYCLE:   2880500052 RDMA total latency:          0
CYCLE:   2880500052 WDMA bytes sent:          0
CYCLE:   2880500052 WDMA total latency:          0
CYCLE:   2881000052 RDMA bytes rec:          0
CYCLE:   2881000052 RDMA total latency:          0
CYCLE:   2881000052 WDMA bytes sent:          0
CYCLE:   2881000052 WDMA total latency:          0
CYCLE:   2881500052 RDMA bytes rec:          0
CYCLE:   2881500052 RDMA total latency:          0
CYCLE:   2881500052 WDMA bytes sent:          0
CYCLE:   2881500052 WDMA total latency:          0
CYCLE:   2882000052 Utilization ld q (incomplete):  0
CYCLE:   2882000052 RDMA bytes rec:          0
CYCLE:   2882000052 Utilization st q:  0
CYCLE:   2882000052 Utilization ld q:  0
CYCLE:   2882000052 Utilization:  0
CYCLE:   2882000052 Utilization ld q:  0
CYCLE:   2882000052 Utilization st q:  0
CYCLE:   2882000052 RDMA total latency:          0
CYCLE:   2882000052 Utilization st q (incomplete):  0
CYCLE:   2882000052 WDMA bytes sent:          0
CYCLE:   2882000052 Utilization ex q:  0
CYCLE:   2882000052 Utilization ex q (incomplete):  0
CYCLE:   2882000052 Utilization st q (incomplete):  0
CYCLE:   2882000052 Utilization ld q (incomplete):  0
CYCLE:   2882000052 WDMA total latency:          0
CYCLE:   2882000052 Utilization ex q:  0
CYCLE:   2882000052 Utilization:  0
CYCLE:   2882000052 Utilization ex q (incomplete):  0
CYCLE:   2882500052 RDMA bytes rec:          0
CYCLE:   2882500052 RDMA total latency:          0
CYCLE:   2882500052 WDMA bytes sent:          0
CYCLE:   2882500052 WDMA total latency:          0
CYCLE:   2883000052 RDMA bytes rec:          0
CYCLE:   2883000052 RDMA total latency:          0
CYCLE:   2883000052 WDMA bytes sent:          0
CYCLE:   2883000052 WDMA total latency:          0
CYCLE:   2883500052 RDMA bytes rec:          0
CYCLE:   2883500052 RDMA total latency:          0
CYCLE:   2883500052 WDMA bytes sent:          0
CYCLE:   2883500052 WDMA total latency:          0
CYCLE:   2884000052 Utilization ld q (incomplete):  0
CYCLE:   2884000052 RDMA bytes rec:          0
CYCLE:   2884000052 Utilization st q:  0
CYCLE:   2884000052 Utilization ld q:  0
CYCLE:   2884000052 Utilization:  0
CYCLE:   2884000052 Utilization ld q:  0
CYCLE:   2884000052 Utilization st q:  0
CYCLE:   2884000052 RDMA total latency:          0
CYCLE:   2884000052 Utilization st q (incomplete):  0
CYCLE:   2884000052 WDMA bytes sent:          0
CYCLE:   2884000052 Utilization ex q:  0
CYCLE:   2884000052 Utilization ex q (incomplete):  0
CYCLE:   2884000052 Utilization st q (incomplete):  0
CYCLE:   2884000052 Utilization ld q (incomplete):  0
CYCLE:   2884000052 WDMA total latency:          0
CYCLE:   2884000052 Utilization ex q:  0
CYCLE:   2884000052 Utilization:  0
CYCLE:   2884000052 Utilization ex q (incomplete):  0
CYCLE:   2884500052 RDMA bytes rec:          0
CYCLE:   2884500052 RDMA total latency:          0
CYCLE:   2884500052 WDMA bytes sent:          0
CYCLE:   2884500052 WDMA total latency:          0
CYCLE:   2885000052 RDMA bytes rec:          0
CYCLE:   2885000052 RDMA total latency:          0
CYCLE:   2885000052 WDMA bytes sent:          0
CYCLE:   2885000052 WDMA total latency:          0
CYCLE:   2885500052 RDMA bytes rec:          0
CYCLE:   2885500052 RDMA total latency:          0
CYCLE:   2885500052 WDMA bytes sent:          0
CYCLE:   2885500052 WDMA total latency:          0
CYCLE:   2886000052 Utilization ld q (incomplete):  0
CYCLE:   2886000052 RDMA bytes rec:          0
CYCLE:   2886000052 Utilization st q:  0
CYCLE:   2886000052 Utilization ld q:  0
CYCLE:   2886000052 Utilization:  0
CYCLE:   2886000052 Utilization ld q:  0
CYCLE:   2886000052 Utilization st q:  0
CYCLE:   2886000052 RDMA total latency:          0
CYCLE:   2886000052 Utilization st q (incomplete):  0
CYCLE:   2886000052 WDMA bytes sent:          0
CYCLE:   2886000052 Utilization ex q:  0
CYCLE:   2886000052 Utilization ex q (incomplete):  0
CYCLE:   2886000052 Utilization st q (incomplete):  0
CYCLE:   2886000052 Utilization ld q (incomplete):  0
CYCLE:   2886000052 WDMA total latency:          0
CYCLE:   2886000052 Utilization ex q:  0
CYCLE:   2886000052 Utilization:  0
CYCLE:   2886000052 Utilization ex q (incomplete):  0
CYCLE:   2886500052 RDMA bytes rec:          0
CYCLE:   2886500052 RDMA total latency:          0
CYCLE:   2886500052 WDMA bytes sent:          0
CYCLE:   2886500052 WDMA total latency:          0
CYCLE:   2887000052 RDMA bytes rec:          0
CYCLE:   2887000052 RDMA total latency:          0
CYCLE:   2887000052 WDMA bytes sent:          0
CYCLE:   2887000052 WDMA total latency:          0
CYCLE:   2887500052 RDMA bytes rec:          0
CYCLE:   2887500052 RDMA total latency:          0
CYCLE:   2887500052 WDMA bytes sent:          0
CYCLE:   2887500052 WDMA total latency:          0
CYCLE:   2888000052 Utilization ld q (incomplete):  0
CYCLE:   2888000052 RDMA bytes rec:          0
CYCLE:   2888000052 Utilization st q:  0
CYCLE:   2888000052 Utilization ld q:  0
CYCLE:   2888000052 Utilization:  0
CYCLE:   2888000052 Utilization ld q:  0
CYCLE:   2888000052 Utilization st q:  0
CYCLE:   2888000052 RDMA total latency:          0
CYCLE:   2888000052 Utilization st q (incomplete):  0
CYCLE:   2888000052 WDMA bytes sent:          0
CYCLE:   2888000052 Utilization ex q:  0
CYCLE:   2888000052 Utilization ex q (incomplete):  0
CYCLE:   2888000052 Utilization st q (incomplete):  0
CYCLE:   2888000052 Utilization ld q (incomplete):  0
CYCLE:   2888000052 WDMA total latency:          0
CYCLE:   2888000052 Utilization ex q:  0
CYCLE:   2888000052 Utilization:  0
CYCLE:   2888000052 Utilization ex q (incomplete):  0
CYCLE:   2888500052 RDMA bytes rec:          0
CYCLE:   2888500052 RDMA total latency:          0
CYCLE:   2888500052 WDMA bytes sent:          0
CYCLE:   2888500052 WDMA total latency:          0
CYCLE:   2889000052 RDMA bytes rec:          0
CYCLE:   2889000052 RDMA total latency:          0
CYCLE:   2889000052 WDMA bytes sent:          0
CYCLE:   2889000052 WDMA total latency:          0
CYCLE:   2889500052 RDMA bytes rec:          0
CYCLE:   2889500052 RDMA total latency:          0
CYCLE:   2889500052 WDMA bytes sent:          0
CYCLE:   2889500052 WDMA total latency:          0
CYCLE:   2890000052 Utilization ld q (incomplete):  0
CYCLE:   2890000052 RDMA bytes rec:          0
CYCLE:   2890000052 Utilization st q:  0
CYCLE:   2890000052 Utilization ld q:  0
CYCLE:   2890000052 Utilization:  0
CYCLE:   2890000052 Utilization ld q:  0
CYCLE:   2890000052 Utilization st q:  0
CYCLE:   2890000052 RDMA total latency:          0
CYCLE:   2890000052 Utilization st q (incomplete):  0
CYCLE:   2890000052 WDMA bytes sent:          0
CYCLE:   2890000052 Utilization ex q:  0
CYCLE:   2890000052 Utilization ex q (incomplete):  0
CYCLE:   2890000052 Utilization st q (incomplete):  0
CYCLE:   2890000052 Utilization ld q (incomplete):  0
CYCLE:   2890000052 WDMA total latency:          0
CYCLE:   2890000052 Utilization ex q:  0
CYCLE:   2890000052 Utilization:  0
CYCLE:   2890000052 Utilization ex q (incomplete):  0
CYCLE:   2890500052 RDMA bytes rec:          0
CYCLE:   2890500052 RDMA total latency:          0
CYCLE:   2890500052 WDMA bytes sent:          0
CYCLE:   2890500052 WDMA total latency:          0
CYCLE:   2891000052 RDMA bytes rec:          0
CYCLE:   2891000052 RDMA total latency:          0
CYCLE:   2891000052 WDMA bytes sent:          0
CYCLE:   2891000052 WDMA total latency:          0
CYCLE:   2891500052 RDMA bytes rec:          0
CYCLE:   2891500052 RDMA total latency:          0
CYCLE:   2891500052 WDMA bytes sent:          0
CYCLE:   2891500052 WDMA total latency:          0
CYCLE:   2892000052 Utilization ld q (incomplete):  0
CYCLE:   2892000052 RDMA bytes rec:          0
CYCLE:   2892000052 Utilization st q:  0
CYCLE:   2892000052 Utilization ld q:  0
CYCLE:   2892000052 Utilization:  0
CYCLE:   2892000052 Utilization ld q:  0
CYCLE:   2892000052 Utilization st q:  0
CYCLE:   2892000052 RDMA total latency:          0
CYCLE:   2892000052 Utilization st q (incomplete):  0
CYCLE:   2892000052 WDMA bytes sent:          0
CYCLE:   2892000052 Utilization ex q:  0
CYCLE:   2892000052 Utilization ex q (incomplete):  0
CYCLE:   2892000052 Utilization st q (incomplete):  0
CYCLE:   2892000052 Utilization ld q (incomplete):  0
CYCLE:   2892000052 WDMA total latency:          0
CYCLE:   2892000052 Utilization ex q:  0
CYCLE:   2892000052 Utilization:  0
CYCLE:   2892000052 Utilization ex q (incomplete):  0
CYCLE:   2892500052 RDMA bytes rec:          0
CYCLE:   2892500052 RDMA total latency:          0
CYCLE:   2892500052 WDMA bytes sent:          0
CYCLE:   2892500052 WDMA total latency:          0
CYCLE:   2893000052 RDMA bytes rec:          0
CYCLE:   2893000052 RDMA total latency:          0
CYCLE:   2893000052 WDMA bytes sent:          0
CYCLE:   2893000052 WDMA total latency:          0
CYCLE:   2893500052 RDMA bytes rec:          0
CYCLE:   2893500052 RDMA total latency:          0
CYCLE:   2893500052 WDMA bytes sent:          0
CYCLE:   2893500052 WDMA total latency:          0
CYCLE:   2894000052 Utilization ld q (incomplete):  0
CYCLE:   2894000052 RDMA bytes rec:          0
CYCLE:   2894000052 Utilization st q:  0
CYCLE:   2894000052 Utilization ld q:  0
CYCLE:   2894000052 Utilization:  0
CYCLE:   2894000052 Utilization ld q:  0
CYCLE:   2894000052 Utilization st q:  0
CYCLE:   2894000052 RDMA total latency:          0
CYCLE:   2894000052 Utilization st q (incomplete):  0
CYCLE:   2894000052 WDMA bytes sent:          0
CYCLE:   2894000052 Utilization ex q:  0
CYCLE:   2894000052 Utilization ex q (incomplete):  0
CYCLE:   2894000052 Utilization st q (incomplete):  0
CYCLE:   2894000052 Utilization ld q (incomplete):  0
CYCLE:   2894000052 WDMA total latency:          0
CYCLE:   2894000052 Utilization ex q:  0
CYCLE:   2894000052 Utilization:  0
CYCLE:   2894000052 Utilization ex q (incomplete):  0
CYCLE:   2894500052 RDMA bytes rec:          0
CYCLE:   2894500052 RDMA total latency:          0
CYCLE:   2894500052 WDMA bytes sent:          0
CYCLE:   2894500052 WDMA total latency:          0
CYCLE:   2895000052 RDMA bytes rec:          0
CYCLE:   2895000052 RDMA total latency:          0
CYCLE:   2895000052 WDMA bytes sent:          0
CYCLE:   2895000052 WDMA total latency:          0
CYCLE:   2895500052 RDMA bytes rec:          0
CYCLE:   2895500052 RDMA total latency:          0
CYCLE:   2895500052 WDMA bytes sent:          0
CYCLE:   2895500052 WDMA total latency:          0
CYCLE:   2896000052 Utilization ld q (incomplete):  0
CYCLE:   2896000052 RDMA bytes rec:          0
CYCLE:   2896000052 Utilization st q:  0
CYCLE:   2896000052 Utilization ld q:  0
CYCLE:   2896000052 Utilization:  0
CYCLE:   2896000052 Utilization ld q:  0
CYCLE:   2896000052 Utilization st q:  0
CYCLE:   2896000052 RDMA total latency:          0
CYCLE:   2896000052 Utilization st q (incomplete):  0
CYCLE:   2896000052 WDMA bytes sent:          0
CYCLE:   2896000052 Utilization ex q:  0
CYCLE:   2896000052 Utilization ex q (incomplete):  0
CYCLE:   2896000052 Utilization st q (incomplete):  0
CYCLE:   2896000052 Utilization ld q (incomplete):  0
CYCLE:   2896000052 WDMA total latency:          0
CYCLE:   2896000052 Utilization ex q:  0
CYCLE:   2896000052 Utilization:  0
CYCLE:   2896000052 Utilization ex q (incomplete):  0
CYCLE:   2896500052 RDMA bytes rec:          0
CYCLE:   2896500052 RDMA total latency:          0
CYCLE:   2896500052 WDMA bytes sent:          0
CYCLE:   2896500052 WDMA total latency:          0
CYCLE:   2897000052 RDMA bytes rec:          0
CYCLE:   2897000052 RDMA total latency:          0
CYCLE:   2897000052 WDMA bytes sent:          0
CYCLE:   2897000052 WDMA total latency:          0
CYCLE:   2897500052 RDMA bytes rec:          0
CYCLE:   2897500052 RDMA total latency:          0
CYCLE:   2897500052 WDMA bytes sent:          0
CYCLE:   2897500052 WDMA total latency:          0
CYCLE:   2898000052 Utilization ld q (incomplete):  0
CYCLE:   2898000052 RDMA bytes rec:          0
CYCLE:   2898000052 Utilization st q:  0
CYCLE:   2898000052 Utilization ld q:  0
CYCLE:   2898000052 Utilization:  0
CYCLE:   2898000052 Utilization ld q:  0
CYCLE:   2898000052 Utilization st q:  0
CYCLE:   2898000052 RDMA total latency:          0
CYCLE:   2898000052 Utilization st q (incomplete):  0
CYCLE:   2898000052 WDMA bytes sent:          0
CYCLE:   2898000052 Utilization ex q:  0
CYCLE:   2898000052 Utilization ex q (incomplete):  0
CYCLE:   2898000052 Utilization st q (incomplete):  0
CYCLE:   2898000052 Utilization ld q (incomplete):  0
CYCLE:   2898000052 WDMA total latency:          0
CYCLE:   2898000052 Utilization ex q:  0
CYCLE:   2898000052 Utilization:  0
CYCLE:   2898000052 Utilization ex q (incomplete):  0
CYCLE:   2898500052 RDMA bytes rec:          0
CYCLE:   2898500052 RDMA total latency:          0
CYCLE:   2898500052 WDMA bytes sent:          0
CYCLE:   2898500052 WDMA total latency:          0
CYCLE:   2899000052 RDMA bytes rec:          0
CYCLE:   2899000052 RDMA total latency:          0
CYCLE:   2899000052 WDMA bytes sent:          0
CYCLE:   2899000052 WDMA total latency:          0
CYCLE:   2899500052 RDMA bytes rec:          0
CYCLE:   2899500052 RDMA total latency:          0
CYCLE:   2899500052 WDMA bytes sent:          0
CYCLE:   2899500052 WDMA total latency:          0
CYCLE:   2900000052 Utilization ld q (incomplete):  0
CYCLE:   2900000052 RDMA bytes rec:          0
CYCLE:   2900000052 Utilization st q:  0
CYCLE:   2900000052 Utilization ld q:  0
CYCLE:   2900000052 Utilization:  0
CYCLE:   2900000052 Utilization ld q:  0
CYCLE:   2900000052 Utilization st q:  0
CYCLE:   2900000052 RDMA total latency:          0
CYCLE:   2900000052 Utilization st q (incomplete):  0
CYCLE:   2900000052 WDMA bytes sent:          0
CYCLE:   2900000052 Utilization ex q:  0
CYCLE:   2900000052 Utilization ex q (incomplete):  0
CYCLE:   2900000052 Utilization st q (incomplete):  0
CYCLE:   2900000052 Utilization ld q (incomplete):  0
CYCLE:   2900000052 WDMA total latency:          0
CYCLE:   2900000052 Utilization ex q:  0
CYCLE:   2900000052 Utilization:  0
CYCLE:   2900000052 Utilization ex q (incomplete):  0
CYCLE:   2900500052 RDMA bytes rec:          0
CYCLE:   2900500052 RDMA total latency:          0
CYCLE:   2900500052 WDMA bytes sent:          0
CYCLE:   2900500052 WDMA total latency:          0
CYCLE:   2901000052 RDMA bytes rec:          0
CYCLE:   2901000052 RDMA total latency:          0
CYCLE:   2901000052 WDMA bytes sent:          0
CYCLE:   2901000052 WDMA total latency:          0
CYCLE:   2901500052 RDMA bytes rec:          0
CYCLE:   2901500052 RDMA total latency:          0
CYCLE:   2901500052 WDMA bytes sent:          0
CYCLE:   2901500052 WDMA total latency:          0
CYCLE:   2902000052 Utilization ld q (incomplete):  0
CYCLE:   2902000052 RDMA bytes rec:          0
CYCLE:   2902000052 Utilization st q:  0
CYCLE:   2902000052 Utilization ld q:  0
CYCLE:   2902000052 Utilization:  0
CYCLE:   2902000052 Utilization ld q:  0
CYCLE:   2902000052 Utilization st q:  0
CYCLE:   2902000052 RDMA total latency:          0
CYCLE:   2902000052 Utilization st q (incomplete):  0
CYCLE:   2902000052 WDMA bytes sent:          0
CYCLE:   2902000052 Utilization ex q:  0
CYCLE:   2902000052 Utilization ex q (incomplete):  0
CYCLE:   2902000052 Utilization st q (incomplete):  0
CYCLE:   2902000052 Utilization ld q (incomplete):  0
CYCLE:   2902000052 WDMA total latency:          0
CYCLE:   2902000052 Utilization ex q:  0
CYCLE:   2902000052 Utilization:  0
CYCLE:   2902000052 Utilization ex q (incomplete):  0
CYCLE:   2902500052 RDMA bytes rec:          0
CYCLE:   2902500052 RDMA total latency:          0
CYCLE:   2902500052 WDMA bytes sent:          0
CYCLE:   2902500052 WDMA total latency:          0
CYCLE:   2903000052 RDMA bytes rec:          0
CYCLE:   2903000052 RDMA total latency:          0
CYCLE:   2903000052 WDMA bytes sent:          0
CYCLE:   2903000052 WDMA total latency:          0
CYCLE:   2903500052 RDMA bytes rec:          0
CYCLE:   2903500052 RDMA total latency:          0
CYCLE:   2903500052 WDMA bytes sent:          0
CYCLE:   2903500052 WDMA total latency:          0
CYCLE:   2904000052 Utilization ld q (incomplete):  0
CYCLE:   2904000052 RDMA bytes rec:          0
CYCLE:   2904000052 Utilization st q:  0
CYCLE:   2904000052 Utilization ld q:  0
CYCLE:   2904000052 Utilization:  0
CYCLE:   2904000052 Utilization ld q:  0
CYCLE:   2904000052 Utilization st q:  0
CYCLE:   2904000052 RDMA total latency:          0
CYCLE:   2904000052 Utilization st q (incomplete):  0
CYCLE:   2904000052 WDMA bytes sent:          0
CYCLE:   2904000052 Utilization ex q:  0
CYCLE:   2904000052 Utilization ex q (incomplete):  0
CYCLE:   2904000052 Utilization st q (incomplete):  0
CYCLE:   2904000052 Utilization ld q (incomplete):  0
CYCLE:   2904000052 WDMA total latency:          0
CYCLE:   2904000052 Utilization ex q:  0
CYCLE:   2904000052 Utilization:  0
CYCLE:   2904000052 Utilization ex q (incomplete):  0
CYCLE:   2904500052 RDMA bytes rec:          0
CYCLE:   2904500052 RDMA total latency:          0
CYCLE:   2904500052 WDMA bytes sent:          0
CYCLE:   2904500052 WDMA total latency:          0
CYCLE:   2905000052 RDMA bytes rec:          0
CYCLE:   2905000052 RDMA total latency:          0
CYCLE:   2905000052 WDMA bytes sent:          0
CYCLE:   2905000052 WDMA total latency:          0
CYCLE:   2905500052 RDMA bytes rec:          0
CYCLE:   2905500052 RDMA total latency:          0
CYCLE:   2905500052 WDMA bytes sent:          0
CYCLE:   2905500052 WDMA total latency:          0
CYCLE:   2906000052 Utilization ld q (incomplete):  0
CYCLE:   2906000052 RDMA bytes rec:          0
CYCLE:   2906000052 Utilization st q:  0
CYCLE:   2906000052 Utilization ld q:  0
CYCLE:   2906000052 Utilization:  0
CYCLE:   2906000052 Utilization ld q:  0
CYCLE:   2906000052 Utilization st q:  0
CYCLE:   2906000052 RDMA total latency:          0
CYCLE:   2906000052 Utilization st q (incomplete):  0
CYCLE:   2906000052 WDMA bytes sent:          0
CYCLE:   2906000052 Utilization ex q:  0
CYCLE:   2906000052 Utilization ex q (incomplete):  0
CYCLE:   2906000052 Utilization st q (incomplete):  0
CYCLE:   2906000052 Utilization ld q (incomplete):  0
CYCLE:   2906000052 WDMA total latency:          0
CYCLE:   2906000052 Utilization ex q:  0
CYCLE:   2906000052 Utilization:  0
CYCLE:   2906000052 Utilization ex q (incomplete):  0
CYCLE:   2906500052 RDMA bytes rec:          0
CYCLE:   2906500052 RDMA total latency:          0
CYCLE:   2906500052 WDMA bytes sent:          0
CYCLE:   2906500052 WDMA total latency:          0
CYCLE:   2907000052 RDMA bytes rec:          0
CYCLE:   2907000052 RDMA total latency:          0
CYCLE:   2907000052 WDMA bytes sent:          0
CYCLE:   2907000052 WDMA total latency:          0
CYCLE:   2907500052 RDMA bytes rec:          0
CYCLE:   2907500052 RDMA total latency:          0
CYCLE:   2907500052 WDMA bytes sent:          0
CYCLE:   2907500052 WDMA total latency:          0
CYCLE:   2908000052 Utilization ld q (incomplete):  0
CYCLE:   2908000052 RDMA bytes rec:          0
CYCLE:   2908000052 Utilization st q:  0
CYCLE:   2908000052 Utilization ld q:  0
CYCLE:   2908000052 Utilization:  0
CYCLE:   2908000052 Utilization ld q:  0
CYCLE:   2908000052 Utilization st q:  0
CYCLE:   2908000052 RDMA total latency:          0
CYCLE:   2908000052 Utilization st q (incomplete):  0
CYCLE:   2908000052 WDMA bytes sent:          0
CYCLE:   2908000052 Utilization ex q:  0
CYCLE:   2908000052 Utilization ex q (incomplete):  0
CYCLE:   2908000052 Utilization st q (incomplete):  0
CYCLE:   2908000052 Utilization ld q (incomplete):  0
CYCLE:   2908000052 WDMA total latency:          0
CYCLE:   2908000052 Utilization ex q:  0
CYCLE:   2908000052 Utilization:  0
CYCLE:   2908000052 Utilization ex q (incomplete):  0
CYCLE:   2908500052 RDMA bytes rec:          0
CYCLE:   2908500052 RDMA total latency:          0
CYCLE:   2908500052 WDMA bytes sent:          0
CYCLE:   2908500052 WDMA total latency:          0
CYCLE:   2909000052 RDMA bytes rec:          0
CYCLE:   2909000052 RDMA total latency:          0
CYCLE:   2909000052 WDMA bytes sent:          0
CYCLE:   2909000052 WDMA total latency:          0
CYCLE:   2909500052 RDMA bytes rec:          0
CYCLE:   2909500052 RDMA total latency:          0
CYCLE:   2909500052 WDMA bytes sent:          0
CYCLE:   2909500052 WDMA total latency:          0
CYCLE:   2910000052 Utilization ld q (incomplete):  0
CYCLE:   2910000052 RDMA bytes rec:          0
CYCLE:   2910000052 Utilization st q:  0
CYCLE:   2910000052 Utilization ld q:  0
CYCLE:   2910000052 Utilization:  0
CYCLE:   2910000052 Utilization ld q:  0
CYCLE:   2910000052 Utilization st q:  0
CYCLE:   2910000052 RDMA total latency:          0
CYCLE:   2910000052 Utilization st q (incomplete):  0
CYCLE:   2910000052 WDMA bytes sent:          0
CYCLE:   2910000052 Utilization ex q:  0
CYCLE:   2910000052 Utilization ex q (incomplete):  0
CYCLE:   2910000052 Utilization st q (incomplete):  0
CYCLE:   2910000052 Utilization ld q (incomplete):  0
CYCLE:   2910000052 WDMA total latency:          0
CYCLE:   2910000052 Utilization ex q:  0
CYCLE:   2910000052 Utilization:  0
CYCLE:   2910000052 Utilization ex q (incomplete):  0
CYCLE:   2910500052 RDMA bytes rec:          0
CYCLE:   2910500052 RDMA total latency:          0
CYCLE:   2910500052 WDMA bytes sent:          0
CYCLE:   2910500052 WDMA total latency:          0
CYCLE:   2911000052 RDMA bytes rec:          0
CYCLE:   2911000052 RDMA total latency:          0
CYCLE:   2911000052 WDMA bytes sent:          0
CYCLE:   2911000052 WDMA total latency:          0
CYCLE:   2911500052 RDMA bytes rec:          0
CYCLE:   2911500052 RDMA total latency:          0
CYCLE:   2911500052 WDMA bytes sent:          0
CYCLE:   2911500052 WDMA total latency:          0
CYCLE:   2912000052 Utilization ld q (incomplete):  0
CYCLE:   2912000052 RDMA bytes rec:          0
CYCLE:   2912000052 Utilization st q:  0
CYCLE:   2912000052 Utilization ld q:  0
CYCLE:   2912000052 Utilization:  0
CYCLE:   2912000052 Utilization ld q:  0
CYCLE:   2912000052 Utilization st q:  0
CYCLE:   2912000052 RDMA total latency:          0
CYCLE:   2912000052 Utilization st q (incomplete):  0
CYCLE:   2912000052 WDMA bytes sent:          0
CYCLE:   2912000052 Utilization ex q:  0
CYCLE:   2912000052 Utilization ex q (incomplete):  0
CYCLE:   2912000052 Utilization st q (incomplete):  0
CYCLE:   2912000052 Utilization ld q (incomplete):  0
CYCLE:   2912000052 WDMA total latency:          0
CYCLE:   2912000052 Utilization ex q:  0
CYCLE:   2912000052 Utilization:  0
CYCLE:   2912000052 Utilization ex q (incomplete):  0
CYCLE:   2912500052 RDMA bytes rec:          0
CYCLE:   2912500052 RDMA total latency:          0
CYCLE:   2912500052 WDMA bytes sent:          0
CYCLE:   2912500052 WDMA total latency:          0
CYCLE:   2913000052 RDMA bytes rec:          0
CYCLE:   2913000052 RDMA total latency:          0
CYCLE:   2913000052 WDMA bytes sent:          0
CYCLE:   2913000052 WDMA total latency:          0
CYCLE:   2913500052 RDMA bytes rec:          0
CYCLE:   2913500052 RDMA total latency:          0
CYCLE:   2913500052 WDMA bytes sent:          0
CYCLE:   2913500052 WDMA total latency:          0
CYCLE:   2914000052 Utilization ld q (incomplete):  0
CYCLE:   2914000052 RDMA bytes rec:          0
CYCLE:   2914000052 Utilization st q:  0
CYCLE:   2914000052 Utilization ld q:  0
CYCLE:   2914000052 Utilization:  0
CYCLE:   2914000052 Utilization ld q:  0
CYCLE:   2914000052 Utilization st q:  0
CYCLE:   2914000052 RDMA total latency:          0
CYCLE:   2914000052 Utilization st q (incomplete):  0
CYCLE:   2914000052 WDMA bytes sent:          0
CYCLE:   2914000052 Utilization ex q:  0
CYCLE:   2914000052 Utilization ex q (incomplete):  0
CYCLE:   2914000052 Utilization st q (incomplete):  0
CYCLE:   2914000052 Utilization ld q (incomplete):  0
CYCLE:   2914000052 WDMA total latency:          0
CYCLE:   2914000052 Utilization ex q:  0
CYCLE:   2914000052 Utilization:  0
CYCLE:   2914000052 Utilization ex q (incomplete):  0
CYCLE:   2914500052 RDMA bytes rec:          0
CYCLE:   2914500052 RDMA total latency:          0
CYCLE:   2914500052 WDMA bytes sent:          0
CYCLE:   2914500052 WDMA total latency:          0
CYCLE:   2915000052 RDMA bytes rec:          0
CYCLE:   2915000052 RDMA total latency:          0
CYCLE:   2915000052 WDMA bytes sent:          0
CYCLE:   2915000052 WDMA total latency:          0
CYCLE:   2915500052 RDMA bytes rec:          0
CYCLE:   2915500052 RDMA total latency:          0
CYCLE:   2915500052 WDMA bytes sent:          0
CYCLE:   2915500052 WDMA total latency:          0
CYCLE:   2916000052 Utilization ld q (incomplete):  0
CYCLE:   2916000052 RDMA bytes rec:          0
CYCLE:   2916000052 Utilization st q:  0
CYCLE:   2916000052 Utilization ld q:  0
CYCLE:   2916000052 Utilization:  0
CYCLE:   2916000052 Utilization ld q:  0
CYCLE:   2916000052 Utilization st q:  0
CYCLE:   2916000052 RDMA total latency:          0
CYCLE:   2916000052 Utilization st q (incomplete):  0
CYCLE:   2916000052 WDMA bytes sent:          0
CYCLE:   2916000052 Utilization ex q:  0
CYCLE:   2916000052 Utilization ex q (incomplete):  0
CYCLE:   2916000052 Utilization st q (incomplete):  0
CYCLE:   2916000052 Utilization ld q (incomplete):  0
CYCLE:   2916000052 WDMA total latency:          0
CYCLE:   2916000052 Utilization ex q:  0
CYCLE:   2916000052 Utilization:  0
CYCLE:   2916000052 Utilization ex q (incomplete):  0
CYCLE:   2916500052 RDMA bytes rec:          0
CYCLE:   2916500052 RDMA total latency:          0
CYCLE:   2916500052 WDMA bytes sent:          0
CYCLE:   2916500052 WDMA total latency:          0
CYCLE:   2917000052 RDMA bytes rec:          0
CYCLE:   2917000052 RDMA total latency:          0
CYCLE:   2917000052 WDMA bytes sent:          0
CYCLE:   2917000052 WDMA total latency:          0
CYCLE:   2917500052 RDMA bytes rec:          0
CYCLE:   2917500052 RDMA total latency:          0
CYCLE:   2917500052 WDMA bytes sent:          0
CYCLE:   2917500052 WDMA total latency:          0
CYCLE:   2918000052 Utilization ld q (incomplete):  0
CYCLE:   2918000052 RDMA bytes rec:          0
CYCLE:   2918000052 Utilization st q:  0
CYCLE:   2918000052 Utilization ld q:  0
CYCLE:   2918000052 Utilization:  0
CYCLE:   2918000052 Utilization ld q:  0
CYCLE:   2918000052 Utilization st q:  0
CYCLE:   2918000052 RDMA total latency:          0
CYCLE:   2918000052 Utilization st q (incomplete):  0
CYCLE:   2918000052 WDMA bytes sent:          0
CYCLE:   2918000052 Utilization ex q:  0
CYCLE:   2918000052 Utilization ex q (incomplete):  0
CYCLE:   2918000052 Utilization st q (incomplete):  0
CYCLE:   2918000052 Utilization ld q (incomplete):  0
CYCLE:   2918000052 WDMA total latency:          0
CYCLE:   2918000052 Utilization ex q:  0
CYCLE:   2918000052 Utilization:  0
CYCLE:   2918000052 Utilization ex q (incomplete):  0
CYCLE:   2918500052 RDMA bytes rec:          0
CYCLE:   2918500052 RDMA total latency:          0
CYCLE:   2918500052 WDMA bytes sent:          0
CYCLE:   2918500052 WDMA total latency:          0
CYCLE:   2919000052 RDMA bytes rec:          0
CYCLE:   2919000052 RDMA total latency:          0
CYCLE:   2919000052 WDMA bytes sent:          0
CYCLE:   2919000052 WDMA total latency:          0
CYCLE:   2919500052 RDMA bytes rec:          0
CYCLE:   2919500052 RDMA total latency:          0
CYCLE:   2919500052 WDMA bytes sent:          0
CYCLE:   2919500052 WDMA total latency:          0
CYCLE:   2920000052 Utilization ld q (incomplete):  0
CYCLE:   2920000052 RDMA bytes rec:          0
CYCLE:   2920000052 Utilization st q:  0
CYCLE:   2920000052 Utilization ld q:  0
CYCLE:   2920000052 Utilization:  0
CYCLE:   2920000052 Utilization ld q:  0
CYCLE:   2920000052 Utilization st q:  0
CYCLE:   2920000052 RDMA total latency:          0
CYCLE:   2920000052 Utilization st q (incomplete):  0
CYCLE:   2920000052 WDMA bytes sent:          0
CYCLE:   2920000052 Utilization ex q:  0
CYCLE:   2920000052 Utilization ex q (incomplete):  0
CYCLE:   2920000052 Utilization st q (incomplete):  0
CYCLE:   2920000052 Utilization ld q (incomplete):  0
CYCLE:   2920000052 WDMA total latency:          0
CYCLE:   2920000052 Utilization ex q:  0
CYCLE:   2920000052 Utilization:  0
CYCLE:   2920000052 Utilization ex q (incomplete):  0
CYCLE:   2920500052 RDMA bytes rec:          0
CYCLE:   2920500052 RDMA total latency:          0
CYCLE:   2920500052 WDMA bytes sent:          0
CYCLE:   2920500052 WDMA total latency:          0
CYCLE:   2921000052 RDMA bytes rec:          0
CYCLE:   2921000052 RDMA total latency:          0
CYCLE:   2921000052 WDMA bytes sent:          0
CYCLE:   2921000052 WDMA total latency:          0
CYCLE:   2921500052 RDMA bytes rec:          0
CYCLE:   2921500052 RDMA total latency:          0
CYCLE:   2921500052 WDMA bytes sent:          0
CYCLE:   2921500052 WDMA total latency:          0
CYCLE:   2922000052 Utilization ld q (incomplete):  0
CYCLE:   2922000052 RDMA bytes rec:          0
CYCLE:   2922000052 Utilization st q:  0
CYCLE:   2922000052 Utilization ld q:  0
CYCLE:   2922000052 Utilization:  0
CYCLE:   2922000052 Utilization ld q:  0
CYCLE:   2922000052 Utilization st q:  0
CYCLE:   2922000052 RDMA total latency:          0
CYCLE:   2922000052 Utilization st q (incomplete):  0
CYCLE:   2922000052 WDMA bytes sent:          0
CYCLE:   2922000052 Utilization ex q:  0
CYCLE:   2922000052 Utilization ex q (incomplete):  0
CYCLE:   2922000052 Utilization st q (incomplete):  0
CYCLE:   2922000052 Utilization ld q (incomplete):  0
CYCLE:   2922000052 WDMA total latency:          0
CYCLE:   2922000052 Utilization ex q:  0
CYCLE:   2922000052 Utilization:  0
CYCLE:   2922000052 Utilization ex q (incomplete):  0
CYCLE:   2922500052 RDMA bytes rec:          0
CYCLE:   2922500052 RDMA total latency:          0
CYCLE:   2922500052 WDMA bytes sent:          0
CYCLE:   2922500052 WDMA total latency:          0
CYCLE:   2923000052 RDMA bytes rec:          0
CYCLE:   2923000052 RDMA total latency:          0
CYCLE:   2923000052 WDMA bytes sent:          0
CYCLE:   2923000052 WDMA total latency:          0
CYCLE:   2923500052 RDMA bytes rec:          0
CYCLE:   2923500052 RDMA total latency:          0
CYCLE:   2923500052 WDMA bytes sent:          0
CYCLE:   2923500052 WDMA total latency:          0
CYCLE:   2924000052 Utilization ld q (incomplete):  0
CYCLE:   2924000052 RDMA bytes rec:          0
CYCLE:   2924000052 Utilization st q:  0
CYCLE:   2924000052 Utilization ld q:  0
CYCLE:   2924000052 Utilization:  0
CYCLE:   2924000052 Utilization ld q:  0
CYCLE:   2924000052 Utilization st q:  0
CYCLE:   2924000052 RDMA total latency:          0
CYCLE:   2924000052 Utilization st q (incomplete):  0
CYCLE:   2924000052 WDMA bytes sent:          0
CYCLE:   2924000052 Utilization ex q:  0
CYCLE:   2924000052 Utilization ex q (incomplete):  0
CYCLE:   2924000052 Utilization st q (incomplete):  0
CYCLE:   2924000052 Utilization ld q (incomplete):  0
CYCLE:   2924000052 WDMA total latency:          0
CYCLE:   2924000052 Utilization ex q:  0
CYCLE:   2924000052 Utilization:  0
CYCLE:   2924000052 Utilization ex q (incomplete):  0
CYCLE:   2924500052 RDMA bytes rec:          0
CYCLE:   2924500052 RDMA total latency:          0
CYCLE:   2924500052 WDMA bytes sent:          0
CYCLE:   2924500052 WDMA total latency:          0
CYCLE:   2925000052 RDMA bytes rec:          0
CYCLE:   2925000052 RDMA total latency:          0
CYCLE:   2925000052 WDMA bytes sent:          0
CYCLE:   2925000052 WDMA total latency:          0
CYCLE:   2925500052 RDMA bytes rec:          0
CYCLE:   2925500052 RDMA total latency:          0
CYCLE:   2925500052 WDMA bytes sent:          0
CYCLE:   2925500052 WDMA total latency:          0
CYCLE:   2926000052 Utilization ld q (incomplete):  0
CYCLE:   2926000052 RDMA bytes rec:          0
CYCLE:   2926000052 Utilization st q:  0
CYCLE:   2926000052 Utilization ld q:  0
CYCLE:   2926000052 Utilization:  0
CYCLE:   2926000052 Utilization ld q:  0
CYCLE:   2926000052 Utilization st q:  0
CYCLE:   2926000052 RDMA total latency:          0
CYCLE:   2926000052 Utilization st q (incomplete):  0
CYCLE:   2926000052 WDMA bytes sent:          0
CYCLE:   2926000052 Utilization ex q:  0
CYCLE:   2926000052 Utilization ex q (incomplete):  0
CYCLE:   2926000052 Utilization st q (incomplete):  0
CYCLE:   2926000052 Utilization ld q (incomplete):  0
CYCLE:   2926000052 WDMA total latency:          0
CYCLE:   2926000052 Utilization ex q:  0
CYCLE:   2926000052 Utilization:  0
CYCLE:   2926000052 Utilization ex q (incomplete):  0
CYCLE:   2926500052 RDMA bytes rec:          0
CYCLE:   2926500052 RDMA total latency:          0
CYCLE:   2926500052 WDMA bytes sent:          0
CYCLE:   2926500052 WDMA total latency:          0
CYCLE:   2927000052 RDMA bytes rec:          0
CYCLE:   2927000052 RDMA total latency:          0
CYCLE:   2927000052 WDMA bytes sent:          0
CYCLE:   2927000052 WDMA total latency:          0
CYCLE:   2927500052 RDMA bytes rec:          0
CYCLE:   2927500052 RDMA total latency:          0
CYCLE:   2927500052 WDMA bytes sent:          0
CYCLE:   2927500052 WDMA total latency:          0
CYCLE:   2928000052 Utilization ld q (incomplete):  0
CYCLE:   2928000052 RDMA bytes rec:          0
CYCLE:   2928000052 Utilization st q:  0
CYCLE:   2928000052 Utilization ld q:  0
CYCLE:   2928000052 Utilization:  0
CYCLE:   2928000052 Utilization ld q:  0
CYCLE:   2928000052 Utilization st q:  0
CYCLE:   2928000052 RDMA total latency:          0
CYCLE:   2928000052 Utilization st q (incomplete):  0
CYCLE:   2928000052 WDMA bytes sent:          0
CYCLE:   2928000052 Utilization ex q:  0
CYCLE:   2928000052 Utilization ex q (incomplete):  0
CYCLE:   2928000052 Utilization st q (incomplete):  0
CYCLE:   2928000052 Utilization ld q (incomplete):  0
CYCLE:   2928000052 WDMA total latency:          0
CYCLE:   2928000052 Utilization ex q:  0
CYCLE:   2928000052 Utilization:  0
CYCLE:   2928000052 Utilization ex q (incomplete):  0
CYCLE:   2928500052 RDMA bytes rec:          0
CYCLE:   2928500052 RDMA total latency:          0
CYCLE:   2928500052 WDMA bytes sent:          0
CYCLE:   2928500052 WDMA total latency:          0
CYCLE:   2929000052 RDMA bytes rec:          0
CYCLE:   2929000052 RDMA total latency:          0
CYCLE:   2929000052 WDMA bytes sent:          0
CYCLE:   2929000052 WDMA total latency:          0
CYCLE:   2929500052 RDMA bytes rec:          0
CYCLE:   2929500052 RDMA total latency:          0
CYCLE:   2929500052 WDMA bytes sent:          0
CYCLE:   2929500052 WDMA total latency:          0
CYCLE:   2930000052 Utilization ld q (incomplete):  0
CYCLE:   2930000052 RDMA bytes rec:          0
CYCLE:   2930000052 Utilization st q:  0
CYCLE:   2930000052 Utilization ld q:  0
CYCLE:   2930000052 Utilization:  0
CYCLE:   2930000052 Utilization ld q:  0
CYCLE:   2930000052 Utilization st q:  0
CYCLE:   2930000052 RDMA total latency:          0
CYCLE:   2930000052 Utilization st q (incomplete):  0
CYCLE:   2930000052 WDMA bytes sent:          0
CYCLE:   2930000052 Utilization ex q:  0
CYCLE:   2930000052 Utilization ex q (incomplete):  0
CYCLE:   2930000052 Utilization st q (incomplete):  0
CYCLE:   2930000052 Utilization ld q (incomplete):  0
CYCLE:   2930000052 WDMA total latency:          0
CYCLE:   2930000052 Utilization ex q:  0
CYCLE:   2930000052 Utilization:  0
CYCLE:   2930000052 Utilization ex q (incomplete):  0
CYCLE:   2930500052 RDMA bytes rec:          0
CYCLE:   2930500052 RDMA total latency:          0
CYCLE:   2930500052 WDMA bytes sent:          0
CYCLE:   2930500052 WDMA total latency:          0
CYCLE:   2931000052 RDMA bytes rec:          0
CYCLE:   2931000052 RDMA total latency:          0
CYCLE:   2931000052 WDMA bytes sent:          0
CYCLE:   2931000052 WDMA total latency:          0
CYCLE:   2931500052 RDMA bytes rec:          0
CYCLE:   2931500052 RDMA total latency:          0
CYCLE:   2931500052 WDMA bytes sent:          0
CYCLE:   2931500052 WDMA total latency:          0
CYCLE:   2932000052 Utilization ld q (incomplete):  0
CYCLE:   2932000052 RDMA bytes rec:          0
CYCLE:   2932000052 Utilization st q:  0
CYCLE:   2932000052 Utilization ld q:  0
CYCLE:   2932000052 Utilization:  0
CYCLE:   2932000052 Utilization ld q:  0
CYCLE:   2932000052 Utilization st q:  0
CYCLE:   2932000052 RDMA total latency:          0
CYCLE:   2932000052 Utilization st q (incomplete):  0
CYCLE:   2932000052 WDMA bytes sent:          0
CYCLE:   2932000052 Utilization ex q:  0
CYCLE:   2932000052 Utilization ex q (incomplete):  0
CYCLE:   2932000052 Utilization st q (incomplete):  0
CYCLE:   2932000052 Utilization ld q (incomplete):  0
CYCLE:   2932000052 WDMA total latency:          0
CYCLE:   2932000052 Utilization ex q:  0
CYCLE:   2932000052 Utilization:  0
CYCLE:   2932000052 Utilization ex q (incomplete):  0
CYCLE:   2932500052 RDMA bytes rec:          0
CYCLE:   2932500052 RDMA total latency:          0
CYCLE:   2932500052 WDMA bytes sent:          0
CYCLE:   2932500052 WDMA total latency:          0
CYCLE:   2933000052 RDMA bytes rec:          0
CYCLE:   2933000052 RDMA total latency:          0
CYCLE:   2933000052 WDMA bytes sent:          0
CYCLE:   2933000052 WDMA total latency:          0
CYCLE:   2933500052 RDMA bytes rec:          0
CYCLE:   2933500052 RDMA total latency:          0
CYCLE:   2933500052 WDMA bytes sent:          0
CYCLE:   2933500052 WDMA total latency:          0
CYCLE:   2934000052 Utilization ld q (incomplete):  0
CYCLE:   2934000052 RDMA bytes rec:          0
CYCLE:   2934000052 Utilization st q:  0
CYCLE:   2934000052 Utilization ld q:  0
CYCLE:   2934000052 Utilization:  0
CYCLE:   2934000052 Utilization ld q:  0
CYCLE:   2934000052 Utilization st q:  0
CYCLE:   2934000052 RDMA total latency:          0
CYCLE:   2934000052 Utilization st q (incomplete):  0
CYCLE:   2934000052 WDMA bytes sent:          0
CYCLE:   2934000052 Utilization ex q:  0
CYCLE:   2934000052 Utilization ex q (incomplete):  0
CYCLE:   2934000052 Utilization st q (incomplete):  0
CYCLE:   2934000052 Utilization ld q (incomplete):  0
CYCLE:   2934000052 WDMA total latency:          0
CYCLE:   2934000052 Utilization ex q:  0
CYCLE:   2934000052 Utilization:  0
CYCLE:   2934000052 Utilization ex q (incomplete):  0
CYCLE:   2934500052 RDMA bytes rec:          0
CYCLE:   2934500052 RDMA total latency:          0
CYCLE:   2934500052 WDMA bytes sent:          0
CYCLE:   2934500052 WDMA total latency:          0
CYCLE:   2935000052 RDMA bytes rec:          0
CYCLE:   2935000052 RDMA total latency:          0
CYCLE:   2935000052 WDMA bytes sent:          0
CYCLE:   2935000052 WDMA total latency:          0
CYCLE:   2935500052 RDMA bytes rec:          0
CYCLE:   2935500052 RDMA total latency:          0
CYCLE:   2935500052 WDMA bytes sent:          0
CYCLE:   2935500052 WDMA total latency:          0
CYCLE:   2936000052 Utilization ld q (incomplete):  0
CYCLE:   2936000052 RDMA bytes rec:          0
CYCLE:   2936000052 Utilization st q:  0
CYCLE:   2936000052 Utilization ld q:  0
CYCLE:   2936000052 Utilization:  0
CYCLE:   2936000052 Utilization ld q:  0
CYCLE:   2936000052 Utilization st q:  0
CYCLE:   2936000052 RDMA total latency:          0
CYCLE:   2936000052 Utilization st q (incomplete):  0
CYCLE:   2936000052 WDMA bytes sent:          0
CYCLE:   2936000052 Utilization ex q:  0
CYCLE:   2936000052 Utilization ex q (incomplete):  0
CYCLE:   2936000052 Utilization st q (incomplete):  0
CYCLE:   2936000052 Utilization ld q (incomplete):  0
CYCLE:   2936000052 WDMA total latency:          0
CYCLE:   2936000052 Utilization ex q:  0
CYCLE:   2936000052 Utilization:  0
CYCLE:   2936000052 Utilization ex q (incomplete):  0
CYCLE:   2936500052 RDMA bytes rec:          0
CYCLE:   2936500052 RDMA total latency:          0
CYCLE:   2936500052 WDMA bytes sent:          0
CYCLE:   2936500052 WDMA total latency:          0
CYCLE:   2937000052 RDMA bytes rec:          0
CYCLE:   2937000052 RDMA total latency:          0
CYCLE:   2937000052 WDMA bytes sent:          0
CYCLE:   2937000052 WDMA total latency:          0
CYCLE:   2937500052 RDMA bytes rec:          0
CYCLE:   2937500052 RDMA total latency:          0
CYCLE:   2937500052 WDMA bytes sent:          0
CYCLE:   2937500052 WDMA total latency:          0
CYCLE:   2938000052 Utilization ld q (incomplete):  0
CYCLE:   2938000052 RDMA bytes rec:          0
CYCLE:   2938000052 Utilization st q:  0
CYCLE:   2938000052 Utilization ld q:  0
CYCLE:   2938000052 Utilization:  0
CYCLE:   2938000052 Utilization ld q:  0
CYCLE:   2938000052 Utilization st q:  0
CYCLE:   2938000052 RDMA total latency:          0
CYCLE:   2938000052 Utilization st q (incomplete):  0
CYCLE:   2938000052 WDMA bytes sent:          0
CYCLE:   2938000052 Utilization ex q:  0
CYCLE:   2938000052 Utilization ex q (incomplete):  0
CYCLE:   2938000052 Utilization st q (incomplete):  0
CYCLE:   2938000052 Utilization ld q (incomplete):  0
CYCLE:   2938000052 WDMA total latency:          0
CYCLE:   2938000052 Utilization ex q:  0
CYCLE:   2938000052 Utilization:  0
CYCLE:   2938000052 Utilization ex q (incomplete):  0
CYCLE:   2938500052 RDMA bytes rec:          0
CYCLE:   2938500052 RDMA total latency:          0
CYCLE:   2938500052 WDMA bytes sent:          0
CYCLE:   2938500052 WDMA total latency:          0
CYCLE:   2939000052 RDMA bytes rec:          0
CYCLE:   2939000052 RDMA total latency:          0
CYCLE:   2939000052 WDMA bytes sent:          0
CYCLE:   2939000052 WDMA total latency:          0
CYCLE:   2939500052 RDMA bytes rec:          0
CYCLE:   2939500052 RDMA total latency:          0
CYCLE:   2939500052 WDMA bytes sent:          0
CYCLE:   2939500052 WDMA total latency:          0
CYCLE:   2940000052 Utilization ld q (incomplete):  0
CYCLE:   2940000052 RDMA bytes rec:          0
CYCLE:   2940000052 Utilization st q:  0
CYCLE:   2940000052 Utilization ld q:  0
CYCLE:   2940000052 Utilization:  0
CYCLE:   2940000052 Utilization ld q:  0
CYCLE:   2940000052 Utilization st q:  0
CYCLE:   2940000052 RDMA total latency:          0
CYCLE:   2940000052 Utilization st q (incomplete):  0
CYCLE:   2940000052 WDMA bytes sent:          0
CYCLE:   2940000052 Utilization ex q:  0
CYCLE:   2940000052 Utilization ex q (incomplete):  0
CYCLE:   2940000052 Utilization st q (incomplete):  0
CYCLE:   2940000052 Utilization ld q (incomplete):  0
CYCLE:   2940000052 WDMA total latency:          0
CYCLE:   2940000052 Utilization ex q:  0
CYCLE:   2940000052 Utilization:  0
CYCLE:   2940000052 Utilization ex q (incomplete):  0
CYCLE:   2940500052 RDMA bytes rec:          0
CYCLE:   2940500052 RDMA total latency:          0
CYCLE:   2940500052 WDMA bytes sent:          0
CYCLE:   2940500052 WDMA total latency:          0
CYCLE:   2941000052 RDMA bytes rec:          0
CYCLE:   2941000052 RDMA total latency:          0
CYCLE:   2941000052 WDMA bytes sent:          0
CYCLE:   2941000052 WDMA total latency:          0
CYCLE:   2941500052 RDMA bytes rec:          0
CYCLE:   2941500052 RDMA total latency:          0
CYCLE:   2941500052 WDMA bytes sent:          0
CYCLE:   2941500052 WDMA total latency:          0
CYCLE:   2942000052 Utilization ld q (incomplete):  0
CYCLE:   2942000052 RDMA bytes rec:          0
CYCLE:   2942000052 Utilization st q:  0
CYCLE:   2942000052 Utilization ld q:  0
CYCLE:   2942000052 Utilization:  0
CYCLE:   2942000052 Utilization ld q:  0
CYCLE:   2942000052 Utilization st q:  0
CYCLE:   2942000052 RDMA total latency:          0
CYCLE:   2942000052 Utilization st q (incomplete):  0
CYCLE:   2942000052 WDMA bytes sent:          0
CYCLE:   2942000052 Utilization ex q:  0
CYCLE:   2942000052 Utilization ex q (incomplete):  0
CYCLE:   2942000052 Utilization st q (incomplete):  0
CYCLE:   2942000052 Utilization ld q (incomplete):  0
CYCLE:   2942000052 WDMA total latency:          0
CYCLE:   2942000052 Utilization ex q:  0
CYCLE:   2942000052 Utilization:  0
CYCLE:   2942000052 Utilization ex q (incomplete):  0
CYCLE:   2942500052 RDMA bytes rec:          0
CYCLE:   2942500052 RDMA total latency:          0
CYCLE:   2942500052 WDMA bytes sent:          0
CYCLE:   2942500052 WDMA total latency:          0
CYCLE:   2943000052 RDMA bytes rec:          0
CYCLE:   2943000052 RDMA total latency:          0
CYCLE:   2943000052 WDMA bytes sent:          0
CYCLE:   2943000052 WDMA total latency:          0
CYCLE:   2943500052 RDMA bytes rec:          0
CYCLE:   2943500052 RDMA total latency:          0
CYCLE:   2943500052 WDMA bytes sent:          0
CYCLE:   2943500052 WDMA total latency:          0
CYCLE:   2944000052 Utilization ld q (incomplete):  0
CYCLE:   2944000052 RDMA bytes rec:          0
CYCLE:   2944000052 Utilization st q:  0
CYCLE:   2944000052 Utilization ld q:  0
CYCLE:   2944000052 Utilization:  0
CYCLE:   2944000052 Utilization ld q:  0
CYCLE:   2944000052 Utilization st q:  0
CYCLE:   2944000052 RDMA total latency:          0
CYCLE:   2944000052 Utilization st q (incomplete):  0
CYCLE:   2944000052 WDMA bytes sent:          0
CYCLE:   2944000052 Utilization ex q:  0
CYCLE:   2944000052 Utilization ex q (incomplete):  0
CYCLE:   2944000052 Utilization st q (incomplete):  0
CYCLE:   2944000052 Utilization ld q (incomplete):  0
CYCLE:   2944000052 WDMA total latency:          0
CYCLE:   2944000052 Utilization ex q:  0
CYCLE:   2944000052 Utilization:  0
CYCLE:   2944000052 Utilization ex q (incomplete):  0
CYCLE:   2944500052 RDMA bytes rec:          0
CYCLE:   2944500052 RDMA total latency:          0
CYCLE:   2944500052 WDMA bytes sent:          0
CYCLE:   2944500052 WDMA total latency:          0
CYCLE:   2945000052 RDMA bytes rec:          0
CYCLE:   2945000052 RDMA total latency:          0
CYCLE:   2945000052 WDMA bytes sent:          0
CYCLE:   2945000052 WDMA total latency:          0
CYCLE:   2945500052 RDMA bytes rec:          0
CYCLE:   2945500052 RDMA total latency:          0
CYCLE:   2945500052 WDMA bytes sent:          0
CYCLE:   2945500052 WDMA total latency:          0
CYCLE:   2946000052 Utilization ld q (incomplete):  0
CYCLE:   2946000052 RDMA bytes rec:          0
CYCLE:   2946000052 Utilization st q:  0
CYCLE:   2946000052 Utilization ld q:  0
CYCLE:   2946000052 Utilization:  0
CYCLE:   2946000052 Utilization ld q:  0
CYCLE:   2946000052 Utilization st q:  0
CYCLE:   2946000052 RDMA total latency:          0
CYCLE:   2946000052 Utilization st q (incomplete):  0
CYCLE:   2946000052 WDMA bytes sent:          0
CYCLE:   2946000052 Utilization ex q:  0
CYCLE:   2946000052 Utilization ex q (incomplete):  0
CYCLE:   2946000052 Utilization st q (incomplete):  0
CYCLE:   2946000052 Utilization ld q (incomplete):  0
CYCLE:   2946000052 WDMA total latency:          0
CYCLE:   2946000052 Utilization ex q:  0
CYCLE:   2946000052 Utilization:  0
CYCLE:   2946000052 Utilization ex q (incomplete):  0
CYCLE:   2946500052 RDMA bytes rec:          0
CYCLE:   2946500052 RDMA total latency:          0
CYCLE:   2946500052 WDMA bytes sent:          0
CYCLE:   2946500052 WDMA total latency:          0
CYCLE:   2947000052 RDMA bytes rec:          0
CYCLE:   2947000052 RDMA total latency:          0
CYCLE:   2947000052 WDMA bytes sent:          0
CYCLE:   2947000052 WDMA total latency:          0
CYCLE:   2947500052 RDMA bytes rec:          0
CYCLE:   2947500052 RDMA total latency:          0
CYCLE:   2947500052 WDMA bytes sent:          0
CYCLE:   2947500052 WDMA total latency:          0
CYCLE:   2948000052 Utilization ld q (incomplete):  0
CYCLE:   2948000052 RDMA bytes rec:          0
CYCLE:   2948000052 Utilization st q:  0
CYCLE:   2948000052 Utilization ld q:  0
CYCLE:   2948000052 Utilization:  0
CYCLE:   2948000052 Utilization ld q:  0
CYCLE:   2948000052 Utilization st q:  0
CYCLE:   2948000052 RDMA total latency:          0
CYCLE:   2948000052 Utilization st q (incomplete):  0
CYCLE:   2948000052 WDMA bytes sent:          0
CYCLE:   2948000052 Utilization ex q:  0
CYCLE:   2948000052 Utilization ex q (incomplete):  0
CYCLE:   2948000052 Utilization st q (incomplete):  0
CYCLE:   2948000052 Utilization ld q (incomplete):  0
CYCLE:   2948000052 WDMA total latency:          0
CYCLE:   2948000052 Utilization ex q:  0
CYCLE:   2948000052 Utilization:  0
CYCLE:   2948000052 Utilization ex q (incomplete):  0
CYCLE:   2948500052 RDMA bytes rec:          0
CYCLE:   2948500052 RDMA total latency:          0
CYCLE:   2948500052 WDMA bytes sent:          0
CYCLE:   2948500052 WDMA total latency:          0
CYCLE:   2949000052 RDMA bytes rec:          0
CYCLE:   2949000052 RDMA total latency:          0
CYCLE:   2949000052 WDMA bytes sent:          0
CYCLE:   2949000052 WDMA total latency:          0
CYCLE:   2949500052 RDMA bytes rec:          0
CYCLE:   2949500052 RDMA total latency:          0
CYCLE:   2949500052 WDMA bytes sent:          0
CYCLE:   2949500052 WDMA total latency:          0
CYCLE:   2950000052 Utilization ld q (incomplete):  0
CYCLE:   2950000052 RDMA bytes rec:          0
CYCLE:   2950000052 Utilization st q:  0
CYCLE:   2950000052 Utilization ld q:  0
CYCLE:   2950000052 Utilization:  0
CYCLE:   2950000052 Utilization ld q:  0
CYCLE:   2950000052 Utilization st q:  0
CYCLE:   2950000052 RDMA total latency:          0
CYCLE:   2950000052 Utilization st q (incomplete):  0
CYCLE:   2950000052 WDMA bytes sent:          0
CYCLE:   2950000052 Utilization ex q:  0
CYCLE:   2950000052 Utilization ex q (incomplete):  0
CYCLE:   2950000052 Utilization st q (incomplete):  0
CYCLE:   2950000052 Utilization ld q (incomplete):  0
CYCLE:   2950000052 WDMA total latency:          0
CYCLE:   2950000052 Utilization ex q:  0
CYCLE:   2950000052 Utilization:  0
CYCLE:   2950000052 Utilization ex q (incomplete):  0
CYCLE:   2950500052 RDMA bytes rec:          0
CYCLE:   2950500052 RDMA total latency:          0
CYCLE:   2950500052 WDMA bytes sent:          0
CYCLE:   2950500052 WDMA total latency:          0
CYCLE:   2951000052 RDMA bytes rec:          0
CYCLE:   2951000052 RDMA total latency:          0
CYCLE:   2951000052 WDMA bytes sent:          0
CYCLE:   2951000052 WDMA total latency:          0
CYCLE:   2951500052 RDMA bytes rec:          0
CYCLE:   2951500052 RDMA total latency:          0
CYCLE:   2951500052 WDMA bytes sent:          0
CYCLE:   2951500052 WDMA total latency:          0
CYCLE:   2952000052 Utilization ld q (incomplete):  0
CYCLE:   2952000052 RDMA bytes rec:          0
CYCLE:   2952000052 Utilization st q:  0
CYCLE:   2952000052 Utilization ld q:  0
CYCLE:   2952000052 Utilization:  0
CYCLE:   2952000052 Utilization ld q:  0
CYCLE:   2952000052 Utilization st q:  0
CYCLE:   2952000052 RDMA total latency:          0
CYCLE:   2952000052 Utilization st q (incomplete):  0
CYCLE:   2952000052 WDMA bytes sent:          0
CYCLE:   2952000052 Utilization ex q:  0
CYCLE:   2952000052 Utilization ex q (incomplete):  0
CYCLE:   2952000052 Utilization st q (incomplete):  0
CYCLE:   2952000052 Utilization ld q (incomplete):  0
CYCLE:   2952000052 WDMA total latency:          0
CYCLE:   2952000052 Utilization ex q:  0
CYCLE:   2952000052 Utilization:  0
CYCLE:   2952000052 Utilization ex q (incomplete):  0
CYCLE:   2952500052 RDMA bytes rec:          0
CYCLE:   2952500052 RDMA total latency:          0
CYCLE:   2952500052 WDMA bytes sent:          0
CYCLE:   2952500052 WDMA total latency:          0
CYCLE:   2953000052 RDMA bytes rec:          0
CYCLE:   2953000052 RDMA total latency:          0
CYCLE:   2953000052 WDMA bytes sent:          0
CYCLE:   2953000052 WDMA total latency:          0
CYCLE:   2953500052 RDMA bytes rec:          0
CYCLE:   2953500052 RDMA total latency:          0
CYCLE:   2953500052 WDMA bytes sent:          0
CYCLE:   2953500052 WDMA total latency:          0
CYCLE:   2954000052 Utilization ld q (incomplete):  0
CYCLE:   2954000052 RDMA bytes rec:          0
CYCLE:   2954000052 Utilization st q:  0
CYCLE:   2954000052 Utilization ld q:  0
CYCLE:   2954000052 Utilization:  0
CYCLE:   2954000052 Utilization ld q:  0
CYCLE:   2954000052 Utilization st q:  0
CYCLE:   2954000052 RDMA total latency:          0
CYCLE:   2954000052 Utilization st q (incomplete):  0
CYCLE:   2954000052 WDMA bytes sent:          0
CYCLE:   2954000052 Utilization ex q:  0
CYCLE:   2954000052 Utilization ex q (incomplete):  0
CYCLE:   2954000052 Utilization st q (incomplete):  0
CYCLE:   2954000052 Utilization ld q (incomplete):  0
CYCLE:   2954000052 WDMA total latency:          0
CYCLE:   2954000052 Utilization ex q:  0
CYCLE:   2954000052 Utilization:  0
CYCLE:   2954000052 Utilization ex q (incomplete):  0
CYCLE:   2954500052 RDMA bytes rec:          0
CYCLE:   2954500052 RDMA total latency:          0
CYCLE:   2954500052 WDMA bytes sent:          0
CYCLE:   2954500052 WDMA total latency:          0
CYCLE:   2955000052 RDMA bytes rec:          0
CYCLE:   2955000052 RDMA total latency:          0
CYCLE:   2955000052 WDMA bytes sent:          0
CYCLE:   2955000052 WDMA total latency:          0
CYCLE:   2955500052 RDMA bytes rec:          0
CYCLE:   2955500052 RDMA total latency:          0
CYCLE:   2955500052 WDMA bytes sent:          0
CYCLE:   2955500052 WDMA total latency:          0
CYCLE:   2956000052 Utilization ld q (incomplete):  0
CYCLE:   2956000052 RDMA bytes rec:          0
CYCLE:   2956000052 Utilization st q:  0
CYCLE:   2956000052 Utilization ld q:  0
CYCLE:   2956000052 Utilization:  0
CYCLE:   2956000052 Utilization ld q:  0
CYCLE:   2956000052 Utilization st q:  0
CYCLE:   2956000052 RDMA total latency:          0
CYCLE:   2956000052 Utilization st q (incomplete):  0
CYCLE:   2956000052 WDMA bytes sent:          0
CYCLE:   2956000052 Utilization ex q:  0
CYCLE:   2956000052 Utilization ex q (incomplete):  0
CYCLE:   2956000052 Utilization st q (incomplete):  0
CYCLE:   2956000052 Utilization ld q (incomplete):  0
CYCLE:   2956000052 WDMA total latency:          0
CYCLE:   2956000052 Utilization ex q:  0
CYCLE:   2956000052 Utilization:  0
CYCLE:   2956000052 Utilization ex q (incomplete):  0
CYCLE:   2956500052 RDMA bytes rec:          0
CYCLE:   2956500052 RDMA total latency:          0
CYCLE:   2956500052 WDMA bytes sent:          0
CYCLE:   2956500052 WDMA total latency:          0
CYCLE:   2957000052 RDMA bytes rec:          0
CYCLE:   2957000052 RDMA total latency:          0
CYCLE:   2957000052 WDMA bytes sent:          0
CYCLE:   2957000052 WDMA total latency:          0
CYCLE:   2957500052 RDMA bytes rec:          0
CYCLE:   2957500052 RDMA total latency:          0
CYCLE:   2957500052 WDMA bytes sent:          0
CYCLE:   2957500052 WDMA total latency:          0
CYCLE:   2958000052 Utilization ld q (incomplete):  0
CYCLE:   2958000052 RDMA bytes rec:          0
CYCLE:   2958000052 Utilization st q:  0
CYCLE:   2958000052 Utilization ld q:  0
CYCLE:   2958000052 Utilization:  0
CYCLE:   2958000052 Utilization ld q:  0
CYCLE:   2958000052 Utilization st q:  0
CYCLE:   2958000052 RDMA total latency:          0
CYCLE:   2958000052 Utilization st q (incomplete):  0
CYCLE:   2958000052 WDMA bytes sent:          0
CYCLE:   2958000052 Utilization ex q:  0
CYCLE:   2958000052 Utilization ex q (incomplete):  0
CYCLE:   2958000052 Utilization st q (incomplete):  0
CYCLE:   2958000052 Utilization ld q (incomplete):  0
CYCLE:   2958000052 WDMA total latency:          0
CYCLE:   2958000052 Utilization ex q:  0
CYCLE:   2958000052 Utilization:  0
CYCLE:   2958000052 Utilization ex q (incomplete):  0
CYCLE:   2958500052 RDMA bytes rec:          0
CYCLE:   2958500052 RDMA total latency:          0
CYCLE:   2958500052 WDMA bytes sent:          0
CYCLE:   2958500052 WDMA total latency:          0
CYCLE:   2959000052 RDMA bytes rec:          0
CYCLE:   2959000052 RDMA total latency:          0
CYCLE:   2959000052 WDMA bytes sent:          0
CYCLE:   2959000052 WDMA total latency:          0
CYCLE:   2959500052 RDMA bytes rec:          0
CYCLE:   2959500052 RDMA total latency:          0
CYCLE:   2959500052 WDMA bytes sent:          0
CYCLE:   2959500052 WDMA total latency:          0
CYCLE:   2960000052 Utilization ld q (incomplete):  0
CYCLE:   2960000052 RDMA bytes rec:          0
CYCLE:   2960000052 Utilization st q:  0
CYCLE:   2960000052 Utilization ld q:  0
CYCLE:   2960000052 Utilization:  0
CYCLE:   2960000052 Utilization ld q:  0
CYCLE:   2960000052 Utilization st q:  0
CYCLE:   2960000052 RDMA total latency:          0
CYCLE:   2960000052 Utilization st q (incomplete):  0
CYCLE:   2960000052 WDMA bytes sent:          0
CYCLE:   2960000052 Utilization ex q:  0
CYCLE:   2960000052 Utilization ex q (incomplete):  0
CYCLE:   2960000052 Utilization st q (incomplete):  0
CYCLE:   2960000052 Utilization ld q (incomplete):  0
CYCLE:   2960000052 WDMA total latency:          0
CYCLE:   2960000052 Utilization ex q:  0
CYCLE:   2960000052 Utilization:  0
CYCLE:   2960000052 Utilization ex q (incomplete):  0
CYCLE:   2960500052 RDMA bytes rec:          0
CYCLE:   2960500052 RDMA total latency:          0
CYCLE:   2960500052 WDMA bytes sent:          0
CYCLE:   2960500052 WDMA total latency:          0
CYCLE:   2961000052 RDMA bytes rec:          0
CYCLE:   2961000052 RDMA total latency:          0
CYCLE:   2961000052 WDMA bytes sent:          0
CYCLE:   2961000052 WDMA total latency:          0
CYCLE:   2961500052 RDMA bytes rec:          0
CYCLE:   2961500052 RDMA total latency:          0
CYCLE:   2961500052 WDMA bytes sent:          0
CYCLE:   2961500052 WDMA total latency:          0
CYCLE:   2962000052 Utilization ld q (incomplete):  0
CYCLE:   2962000052 RDMA bytes rec:          0
CYCLE:   2962000052 Utilization st q:  0
CYCLE:   2962000052 Utilization ld q:  0
CYCLE:   2962000052 Utilization:  0
CYCLE:   2962000052 Utilization ld q:  0
CYCLE:   2962000052 Utilization st q:  0
CYCLE:   2962000052 RDMA total latency:          0
CYCLE:   2962000052 Utilization st q (incomplete):  0
CYCLE:   2962000052 WDMA bytes sent:          0
CYCLE:   2962000052 Utilization ex q:  0
CYCLE:   2962000052 Utilization ex q (incomplete):  0
CYCLE:   2962000052 Utilization st q (incomplete):  0
CYCLE:   2962000052 Utilization ld q (incomplete):  0
CYCLE:   2962000052 WDMA total latency:          0
CYCLE:   2962000052 Utilization ex q:  0
CYCLE:   2962000052 Utilization:  0
CYCLE:   2962000052 Utilization ex q (incomplete):  0
CYCLE:   2962500052 RDMA bytes rec:          0
CYCLE:   2962500052 RDMA total latency:          0
CYCLE:   2962500052 WDMA bytes sent:          0
CYCLE:   2962500052 WDMA total latency:          0
CYCLE:   2963000052 RDMA bytes rec:          0
CYCLE:   2963000052 RDMA total latency:          0
CYCLE:   2963000052 WDMA bytes sent:          0
CYCLE:   2963000052 WDMA total latency:          0
CYCLE:   2963500052 RDMA bytes rec:          0
CYCLE:   2963500052 RDMA total latency:          0
CYCLE:   2963500052 WDMA bytes sent:          0
CYCLE:   2963500052 WDMA total latency:          0
CYCLE:   2964000052 Utilization ld q (incomplete):  0
CYCLE:   2964000052 RDMA bytes rec:          0
CYCLE:   2964000052 Utilization st q:  0
CYCLE:   2964000052 Utilization ld q:  0
CYCLE:   2964000052 Utilization:  0
CYCLE:   2964000052 Utilization ld q:  0
CYCLE:   2964000052 Utilization st q:  0
CYCLE:   2964000052 RDMA total latency:          0
CYCLE:   2964000052 Utilization st q (incomplete):  0
CYCLE:   2964000052 WDMA bytes sent:          0
CYCLE:   2964000052 Utilization ex q:  0
CYCLE:   2964000052 Utilization ex q (incomplete):  0
CYCLE:   2964000052 Utilization st q (incomplete):  0
CYCLE:   2964000052 Utilization ld q (incomplete):  0
CYCLE:   2964000052 WDMA total latency:          0
CYCLE:   2964000052 Utilization ex q:  0
CYCLE:   2964000052 Utilization:  0
CYCLE:   2964000052 Utilization ex q (incomplete):  0
CYCLE:   2964500052 RDMA bytes rec:          0
CYCLE:   2964500052 RDMA total latency:          0
CYCLE:   2964500052 WDMA bytes sent:          0
CYCLE:   2964500052 WDMA total latency:          0
CYCLE:   2965000052 RDMA bytes rec:          0
CYCLE:   2965000052 RDMA total latency:          0
CYCLE:   2965000052 WDMA bytes sent:          0
CYCLE:   2965000052 WDMA total latency:          0
CYCLE:   2965500052 RDMA bytes rec:          0
CYCLE:   2965500052 RDMA total latency:          0
CYCLE:   2965500052 WDMA bytes sent:          0
CYCLE:   2965500052 WDMA total latency:          0
CYCLE:   2966000052 Utilization ld q (incomplete):  0
CYCLE:   2966000052 RDMA bytes rec:          0
CYCLE:   2966000052 Utilization st q:  0
CYCLE:   2966000052 Utilization ld q:  0
CYCLE:   2966000052 Utilization:  0
CYCLE:   2966000052 Utilization ld q:  0
CYCLE:   2966000052 Utilization st q:  0
CYCLE:   2966000052 RDMA total latency:          0
CYCLE:   2966000052 Utilization st q (incomplete):  0
CYCLE:   2966000052 WDMA bytes sent:          0
CYCLE:   2966000052 Utilization ex q:  0
CYCLE:   2966000052 Utilization ex q (incomplete):  0
CYCLE:   2966000052 Utilization st q (incomplete):  0
CYCLE:   2966000052 Utilization ld q (incomplete):  0
CYCLE:   2966000052 WDMA total latency:          0
CYCLE:   2966000052 Utilization ex q:  0
CYCLE:   2966000052 Utilization:  0
CYCLE:   2966000052 Utilization ex q (incomplete):  0
CYCLE:   2966500052 RDMA bytes rec:          0
CYCLE:   2966500052 RDMA total latency:          0
CYCLE:   2966500052 WDMA bytes sent:          0
CYCLE:   2966500052 WDMA total latency:          0
CYCLE:   2967000052 RDMA bytes rec:          0
CYCLE:   2967000052 RDMA total latency:          0
CYCLE:   2967000052 WDMA bytes sent:          0
CYCLE:   2967000052 WDMA total latency:          0
CYCLE:   2967500052 RDMA bytes rec:          0
CYCLE:   2967500052 RDMA total latency:          0
CYCLE:   2967500052 WDMA bytes sent:          0
CYCLE:   2967500052 WDMA total latency:          0
CYCLE:   2968000052 Utilization ld q (incomplete):  0
CYCLE:   2968000052 RDMA bytes rec:          0
CYCLE:   2968000052 Utilization st q:  0
CYCLE:   2968000052 Utilization ld q:  0
CYCLE:   2968000052 Utilization:  0
CYCLE:   2968000052 Utilization ld q:  0
CYCLE:   2968000052 Utilization st q:  0
CYCLE:   2968000052 RDMA total latency:          0
CYCLE:   2968000052 Utilization st q (incomplete):  0
CYCLE:   2968000052 WDMA bytes sent:          0
CYCLE:   2968000052 Utilization ex q:  0
CYCLE:   2968000052 Utilization ex q (incomplete):  0
CYCLE:   2968000052 Utilization st q (incomplete):  0
CYCLE:   2968000052 Utilization ld q (incomplete):  0
CYCLE:   2968000052 WDMA total latency:          0
CYCLE:   2968000052 Utilization ex q:  0
CYCLE:   2968000052 Utilization:  0
CYCLE:   2968000052 Utilization ex q (incomplete):  0
CYCLE:   2968500052 RDMA bytes rec:          0
CYCLE:   2968500052 RDMA total latency:          0
CYCLE:   2968500052 WDMA bytes sent:          0
CYCLE:   2968500052 WDMA total latency:          0
CYCLE:   2969000052 RDMA bytes rec:          0
CYCLE:   2969000052 RDMA total latency:          0
CYCLE:   2969000052 WDMA bytes sent:          0
CYCLE:   2969000052 WDMA total latency:          0
CYCLE:   2969500052 RDMA bytes rec:          0
CYCLE:   2969500052 RDMA total latency:          0
CYCLE:   2969500052 WDMA bytes sent:          0
CYCLE:   2969500052 WDMA total latency:          0
CYCLE:   2970000052 Utilization ld q (incomplete):  0
CYCLE:   2970000052 RDMA bytes rec:          0
CYCLE:   2970000052 Utilization st q:  0
CYCLE:   2970000052 Utilization ld q:  0
CYCLE:   2970000052 Utilization:  0
CYCLE:   2970000052 Utilization ld q:  0
CYCLE:   2970000052 Utilization st q:  0
CYCLE:   2970000052 RDMA total latency:          0
CYCLE:   2970000052 Utilization st q (incomplete):  0
CYCLE:   2970000052 WDMA bytes sent:          0
CYCLE:   2970000052 Utilization ex q:  0
CYCLE:   2970000052 Utilization ex q (incomplete):  0
CYCLE:   2970000052 Utilization st q (incomplete):  0
CYCLE:   2970000052 Utilization ld q (incomplete):  0
CYCLE:   2970000052 WDMA total latency:          0
CYCLE:   2970000052 Utilization ex q:  0
CYCLE:   2970000052 Utilization:  0
CYCLE:   2970000052 Utilization ex q (incomplete):  0
CYCLE:   2970500052 RDMA bytes rec:          0
CYCLE:   2970500052 RDMA total latency:          0
CYCLE:   2970500052 WDMA bytes sent:          0
CYCLE:   2970500052 WDMA total latency:          0
CYCLE:   2971000052 RDMA bytes rec:          0
CYCLE:   2971000052 RDMA total latency:          0
CYCLE:   2971000052 WDMA bytes sent:          0
CYCLE:   2971000052 WDMA total latency:          0
CYCLE:   2971500052 RDMA bytes rec:          0
CYCLE:   2971500052 RDMA total latency:          0
CYCLE:   2971500052 WDMA bytes sent:          0
CYCLE:   2971500052 WDMA total latency:          0
CYCLE:   2972000052 Utilization ld q (incomplete):  0
CYCLE:   2972000052 RDMA bytes rec:          0
CYCLE:   2972000052 Utilization st q:  0
CYCLE:   2972000052 Utilization ld q:  0
CYCLE:   2972000052 Utilization:  0
CYCLE:   2972000052 Utilization ld q:  0
CYCLE:   2972000052 Utilization st q:  0
CYCLE:   2972000052 RDMA total latency:          0
CYCLE:   2972000052 Utilization st q (incomplete):  0
CYCLE:   2972000052 WDMA bytes sent:          0
CYCLE:   2972000052 Utilization ex q:  0
CYCLE:   2972000052 Utilization ex q (incomplete):  0
CYCLE:   2972000052 Utilization st q (incomplete):  0
CYCLE:   2972000052 Utilization ld q (incomplete):  0
CYCLE:   2972000052 WDMA total latency:          0
CYCLE:   2972000052 Utilization ex q:  0
CYCLE:   2972000052 Utilization:  0
CYCLE:   2972000052 Utilization ex q (incomplete):  0
CYCLE:   2972500052 RDMA bytes rec:          0
CYCLE:   2972500052 RDMA total latency:          0
CYCLE:   2972500052 WDMA bytes sent:          0
CYCLE:   2972500052 WDMA total latency:          0
CYCLE:   2973000052 RDMA bytes rec:          0
CYCLE:   2973000052 RDMA total latency:          0
CYCLE:   2973000052 WDMA bytes sent:          0
CYCLE:   2973000052 WDMA total latency:          0
CYCLE:   2973500052 RDMA bytes rec:          0
CYCLE:   2973500052 RDMA total latency:          0
CYCLE:   2973500052 WDMA bytes sent:          0
CYCLE:   2973500052 WDMA total latency:          0
CYCLE:   2974000052 Utilization ld q (incomplete):  0
CYCLE:   2974000052 RDMA bytes rec:          0
CYCLE:   2974000052 Utilization st q:  0
CYCLE:   2974000052 Utilization ld q:  0
CYCLE:   2974000052 Utilization:  0
CYCLE:   2974000052 Utilization ld q:  0
CYCLE:   2974000052 Utilization st q:  0
CYCLE:   2974000052 RDMA total latency:          0
CYCLE:   2974000052 Utilization st q (incomplete):  0
CYCLE:   2974000052 WDMA bytes sent:          0
CYCLE:   2974000052 Utilization ex q:  0
CYCLE:   2974000052 Utilization ex q (incomplete):  0
CYCLE:   2974000052 Utilization st q (incomplete):  0
CYCLE:   2974000052 Utilization ld q (incomplete):  0
CYCLE:   2974000052 WDMA total latency:          0
CYCLE:   2974000052 Utilization ex q:  0
CYCLE:   2974000052 Utilization:  0
CYCLE:   2974000052 Utilization ex q (incomplete):  0
CYCLE:   2974500052 RDMA bytes rec:          0
CYCLE:   2974500052 RDMA total latency:          0
CYCLE:   2974500052 WDMA bytes sent:          0
CYCLE:   2974500052 WDMA total latency:          0
CYCLE:   2975000052 RDMA bytes rec:          0
CYCLE:   2975000052 RDMA total latency:          0
CYCLE:   2975000052 WDMA bytes sent:          0
CYCLE:   2975000052 WDMA total latency:          0
CYCLE:   2975500052 RDMA bytes rec:          0
CYCLE:   2975500052 RDMA total latency:          0
CYCLE:   2975500052 WDMA bytes sent:          0
CYCLE:   2975500052 WDMA total latency:          0
CYCLE:   2976000052 Utilization ld q (incomplete):  0
CYCLE:   2976000052 RDMA bytes rec:          0
CYCLE:   2976000052 Utilization st q:  0
CYCLE:   2976000052 Utilization ld q:  0
CYCLE:   2976000052 Utilization:  0
CYCLE:   2976000052 Utilization ld q:  0
CYCLE:   2976000052 Utilization st q:  0
CYCLE:   2976000052 RDMA total latency:          0
CYCLE:   2976000052 Utilization st q (incomplete):  0
CYCLE:   2976000052 WDMA bytes sent:          0
CYCLE:   2976000052 Utilization ex q:  0
CYCLE:   2976000052 Utilization ex q (incomplete):  0
CYCLE:   2976000052 Utilization st q (incomplete):  0
CYCLE:   2976000052 Utilization ld q (incomplete):  0
CYCLE:   2976000052 WDMA total latency:          0
CYCLE:   2976000052 Utilization ex q:  0
CYCLE:   2976000052 Utilization:  0
CYCLE:   2976000052 Utilization ex q (incomplete):  0
CYCLE:   2976500052 RDMA bytes rec:          0
CYCLE:   2976500052 RDMA total latency:          0
CYCLE:   2976500052 WDMA bytes sent:          0
CYCLE:   2976500052 WDMA total latency:          0
CYCLE:   2977000052 RDMA bytes rec:          0
CYCLE:   2977000052 RDMA total latency:          0
CYCLE:   2977000052 WDMA bytes sent:          0
CYCLE:   2977000052 WDMA total latency:          0
CYCLE:   2977500052 RDMA bytes rec:          0
CYCLE:   2977500052 RDMA total latency:          0
CYCLE:   2977500052 WDMA bytes sent:          0
CYCLE:   2977500052 WDMA total latency:          0
CYCLE:   2978000052 Utilization ld q (incomplete):  0
CYCLE:   2978000052 RDMA bytes rec:          0
CYCLE:   2978000052 Utilization st q:  0
CYCLE:   2978000052 Utilization ld q:  0
CYCLE:   2978000052 Utilization:  0
CYCLE:   2978000052 Utilization ld q:  0
CYCLE:   2978000052 Utilization st q:  0
CYCLE:   2978000052 RDMA total latency:          0
CYCLE:   2978000052 Utilization st q (incomplete):  0
CYCLE:   2978000052 WDMA bytes sent:          0
CYCLE:   2978000052 Utilization ex q:  0
CYCLE:   2978000052 Utilization ex q (incomplete):  0
CYCLE:   2978000052 Utilization st q (incomplete):  0
CYCLE:   2978000052 Utilization ld q (incomplete):  0
CYCLE:   2978000052 WDMA total latency:          0
CYCLE:   2978000052 Utilization ex q:  0
CYCLE:   2978000052 Utilization:  0
CYCLE:   2978000052 Utilization ex q (incomplete):  0
CYCLE:   2978500052 RDMA bytes rec:          0
CYCLE:   2978500052 RDMA total latency:          0
CYCLE:   2978500052 WDMA bytes sent:          0
CYCLE:   2978500052 WDMA total latency:          0
CYCLE:   2979000052 RDMA bytes rec:          0
CYCLE:   2979000052 RDMA total latency:          0
CYCLE:   2979000052 WDMA bytes sent:          0
CYCLE:   2979000052 WDMA total latency:          0
CYCLE:   2979500052 RDMA bytes rec:          0
CYCLE:   2979500052 RDMA total latency:          0
CYCLE:   2979500052 WDMA bytes sent:          0
CYCLE:   2979500052 WDMA total latency:          0
CYCLE:   2980000052 Utilization ld q (incomplete):  0
CYCLE:   2980000052 RDMA bytes rec:          0
CYCLE:   2980000052 Utilization st q:  0
CYCLE:   2980000052 Utilization ld q:  0
CYCLE:   2980000052 Utilization:  0
CYCLE:   2980000052 Utilization ld q:  0
CYCLE:   2980000052 Utilization st q:  0
CYCLE:   2980000052 RDMA total latency:          0
CYCLE:   2980000052 Utilization st q (incomplete):  0
CYCLE:   2980000052 WDMA bytes sent:          0
CYCLE:   2980000052 Utilization ex q:  0
CYCLE:   2980000052 Utilization ex q (incomplete):  0
CYCLE:   2980000052 Utilization st q (incomplete):  0
CYCLE:   2980000052 Utilization ld q (incomplete):  0
CYCLE:   2980000052 WDMA total latency:          0
CYCLE:   2980000052 Utilization ex q:  0
CYCLE:   2980000052 Utilization:  0
CYCLE:   2980000052 Utilization ex q (incomplete):  0
CYCLE:   2980500052 RDMA bytes rec:          0
CYCLE:   2980500052 RDMA total latency:          0
CYCLE:   2980500052 WDMA bytes sent:          0
CYCLE:   2980500052 WDMA total latency:          0
CYCLE:   2981000052 RDMA bytes rec:          0
CYCLE:   2981000052 RDMA total latency:          0
CYCLE:   2981000052 WDMA bytes sent:          0
CYCLE:   2981000052 WDMA total latency:          0
CYCLE:   2981500052 RDMA bytes rec:          0
CYCLE:   2981500052 RDMA total latency:          0
CYCLE:   2981500052 WDMA bytes sent:          0
CYCLE:   2981500052 WDMA total latency:          0
CYCLE:   2982000052 Utilization ld q (incomplete):  0
CYCLE:   2982000052 RDMA bytes rec:          0
CYCLE:   2982000052 Utilization st q:  0
CYCLE:   2982000052 Utilization ld q:  0
CYCLE:   2982000052 Utilization:  0
CYCLE:   2982000052 Utilization ld q:  0
CYCLE:   2982000052 Utilization st q:  0
CYCLE:   2982000052 RDMA total latency:          0
CYCLE:   2982000052 Utilization st q (incomplete):  0
CYCLE:   2982000052 WDMA bytes sent:          0
CYCLE:   2982000052 Utilization ex q:  0
CYCLE:   2982000052 Utilization ex q (incomplete):  0
CYCLE:   2982000052 Utilization st q (incomplete):  0
CYCLE:   2982000052 Utilization ld q (incomplete):  0
CYCLE:   2982000052 WDMA total latency:          0
CYCLE:   2982000052 Utilization ex q:  0
CYCLE:   2982000052 Utilization:  0
CYCLE:   2982000052 Utilization ex q (incomplete):  0
CYCLE:   2982500052 RDMA bytes rec:          0
CYCLE:   2982500052 RDMA total latency:          0
CYCLE:   2982500052 WDMA bytes sent:          0
CYCLE:   2982500052 WDMA total latency:          0
CYCLE:   2983000052 RDMA bytes rec:          0
CYCLE:   2983000052 RDMA total latency:          0
CYCLE:   2983000052 WDMA bytes sent:          0
CYCLE:   2983000052 WDMA total latency:          0
CYCLE:   2983500052 RDMA bytes rec:          0
CYCLE:   2983500052 RDMA total latency:          0
CYCLE:   2983500052 WDMA bytes sent:          0
CYCLE:   2983500052 WDMA total latency:          0
CYCLE:   2984000052 Utilization ld q (incomplete):  0
CYCLE:   2984000052 RDMA bytes rec:          0
CYCLE:   2984000052 Utilization st q:  0
CYCLE:   2984000052 Utilization ld q:  0
CYCLE:   2984000052 Utilization:  0
CYCLE:   2984000052 Utilization ld q:  0
CYCLE:   2984000052 Utilization st q:  0
CYCLE:   2984000052 RDMA total latency:          0
CYCLE:   2984000052 Utilization st q (incomplete):  0
CYCLE:   2984000052 WDMA bytes sent:          0
CYCLE:   2984000052 Utilization ex q:  0
CYCLE:   2984000052 Utilization ex q (incomplete):  0
CYCLE:   2984000052 Utilization st q (incomplete):  0
CYCLE:   2984000052 Utilization ld q (incomplete):  0
CYCLE:   2984000052 WDMA total latency:          0
CYCLE:   2984000052 Utilization ex q:  0
CYCLE:   2984000052 Utilization:  0
CYCLE:   2984000052 Utilization ex q (incomplete):  0
CYCLE:   2984500052 RDMA bytes rec:          0
CYCLE:   2984500052 RDMA total latency:          0
CYCLE:   2984500052 WDMA bytes sent:          0
CYCLE:   2984500052 WDMA total latency:          0
CYCLE:   2985000052 RDMA bytes rec:          0
CYCLE:   2985000052 RDMA total latency:          0
CYCLE:   2985000052 WDMA bytes sent:          0
CYCLE:   2985000052 WDMA total latency:          0
CYCLE:   2985500052 RDMA bytes rec:          0
CYCLE:   2985500052 RDMA total latency:          0
CYCLE:   2985500052 WDMA bytes sent:          0
CYCLE:   2985500052 WDMA total latency:          0
CYCLE:   2986000052 Utilization ld q (incomplete):  0
CYCLE:   2986000052 RDMA bytes rec:          0
CYCLE:   2986000052 Utilization st q:  0
CYCLE:   2986000052 Utilization ld q:  0
CYCLE:   2986000052 Utilization:  0
CYCLE:   2986000052 Utilization ld q:  0
CYCLE:   2986000052 Utilization st q:  0
CYCLE:   2986000052 RDMA total latency:          0
CYCLE:   2986000052 Utilization st q (incomplete):  0
CYCLE:   2986000052 WDMA bytes sent:          0
CYCLE:   2986000052 Utilization ex q:  0
CYCLE:   2986000052 Utilization ex q (incomplete):  0
CYCLE:   2986000052 Utilization st q (incomplete):  0
CYCLE:   2986000052 Utilization ld q (incomplete):  0
CYCLE:   2986000052 WDMA total latency:          0
CYCLE:   2986000052 Utilization ex q:  0
CYCLE:   2986000052 Utilization:  0
CYCLE:   2986000052 Utilization ex q (incomplete):  0
CYCLE:   2986500052 RDMA bytes rec:          0
CYCLE:   2986500052 RDMA total latency:          0
CYCLE:   2986500052 WDMA bytes sent:          0
CYCLE:   2986500052 WDMA total latency:          0
CYCLE:   2987000052 RDMA bytes rec:          0
CYCLE:   2987000052 RDMA total latency:          0
CYCLE:   2987000052 WDMA bytes sent:          0
CYCLE:   2987000052 WDMA total latency:          0
CYCLE:   2987500052 RDMA bytes rec:          0
CYCLE:   2987500052 RDMA total latency:          0
CYCLE:   2987500052 WDMA bytes sent:          0
CYCLE:   2987500052 WDMA total latency:          0
CYCLE:   2988000052 Utilization ld q (incomplete):  0
CYCLE:   2988000052 RDMA bytes rec:          0
CYCLE:   2988000052 Utilization st q:  0
CYCLE:   2988000052 Utilization ld q:  0
CYCLE:   2988000052 Utilization:  0
CYCLE:   2988000052 Utilization ld q:  0
CYCLE:   2988000052 Utilization st q:  0
CYCLE:   2988000052 RDMA total latency:          0
CYCLE:   2988000052 Utilization st q (incomplete):  0
CYCLE:   2988000052 WDMA bytes sent:          0
CYCLE:   2988000052 Utilization ex q:  0
CYCLE:   2988000052 Utilization ex q (incomplete):  0
CYCLE:   2988000052 Utilization st q (incomplete):  0
CYCLE:   2988000052 Utilization ld q (incomplete):  0
CYCLE:   2988000052 WDMA total latency:          0
CYCLE:   2988000052 Utilization ex q:  0
CYCLE:   2988000052 Utilization:  0
CYCLE:   2988000052 Utilization ex q (incomplete):  0
CYCLE:   2988500052 RDMA bytes rec:          0
CYCLE:   2988500052 RDMA total latency:          0
CYCLE:   2988500052 WDMA bytes sent:          0
CYCLE:   2988500052 WDMA total latency:          0
CYCLE:   2989000052 RDMA bytes rec:          0
CYCLE:   2989000052 RDMA total latency:          0
CYCLE:   2989000052 WDMA bytes sent:          0
CYCLE:   2989000052 WDMA total latency:          0
CYCLE:   2989500052 RDMA bytes rec:          0
CYCLE:   2989500052 RDMA total latency:          0
CYCLE:   2989500052 WDMA bytes sent:          0
CYCLE:   2989500052 WDMA total latency:          0
CYCLE:   2990000052 Utilization ld q (incomplete):  0
CYCLE:   2990000052 RDMA bytes rec:          0
CYCLE:   2990000052 Utilization st q:  0
CYCLE:   2990000052 Utilization ld q:  0
CYCLE:   2990000052 Utilization:  0
CYCLE:   2990000052 Utilization ld q:  0
CYCLE:   2990000052 Utilization st q:  0
CYCLE:   2990000052 RDMA total latency:          0
CYCLE:   2990000052 Utilization st q (incomplete):  0
CYCLE:   2990000052 WDMA bytes sent:          0
CYCLE:   2990000052 Utilization ex q:  0
CYCLE:   2990000052 Utilization ex q (incomplete):  0
CYCLE:   2990000052 Utilization st q (incomplete):  0
CYCLE:   2990000052 Utilization ld q (incomplete):  0
CYCLE:   2990000052 WDMA total latency:          0
CYCLE:   2990000052 Utilization ex q:  0
CYCLE:   2990000052 Utilization:  0
CYCLE:   2990000052 Utilization ex q (incomplete):  0
CYCLE:   2990500052 RDMA bytes rec:          0
CYCLE:   2990500052 RDMA total latency:          0
CYCLE:   2990500052 WDMA bytes sent:          0
CYCLE:   2990500052 WDMA total latency:          0
CYCLE:   2991000052 RDMA bytes rec:          0
CYCLE:   2991000052 RDMA total latency:          0
CYCLE:   2991000052 WDMA bytes sent:          0
CYCLE:   2991000052 WDMA total latency:          0
CYCLE:   2991500052 RDMA bytes rec:          0
CYCLE:   2991500052 RDMA total latency:          0
CYCLE:   2991500052 WDMA bytes sent:          0
CYCLE:   2991500052 WDMA total latency:          0
CYCLE:   2992000052 Utilization ld q (incomplete):  0
CYCLE:   2992000052 RDMA bytes rec:          0
CYCLE:   2992000052 Utilization st q:  0
CYCLE:   2992000052 Utilization ld q:  0
CYCLE:   2992000052 Utilization:  0
CYCLE:   2992000052 Utilization ld q:  0
CYCLE:   2992000052 Utilization st q:  0
CYCLE:   2992000052 RDMA total latency:          0
CYCLE:   2992000052 Utilization st q (incomplete):  0
CYCLE:   2992000052 WDMA bytes sent:          0
CYCLE:   2992000052 Utilization ex q:  0
CYCLE:   2992000052 Utilization ex q (incomplete):  0
CYCLE:   2992000052 Utilization st q (incomplete):  0
CYCLE:   2992000052 Utilization ld q (incomplete):  0
CYCLE:   2992000052 WDMA total latency:          0
CYCLE:   2992000052 Utilization ex q:  0
CYCLE:   2992000052 Utilization:  0
CYCLE:   2992000052 Utilization ex q (incomplete):  0
CYCLE:   2992500052 RDMA bytes rec:          0
CYCLE:   2992500052 RDMA total latency:          0
CYCLE:   2992500052 WDMA bytes sent:          0
CYCLE:   2992500052 WDMA total latency:          0
CYCLE:   2993000052 RDMA bytes rec:          0
CYCLE:   2993000052 RDMA total latency:          0
CYCLE:   2993000052 WDMA bytes sent:          0
CYCLE:   2993000052 WDMA total latency:          0
CYCLE:   2993500052 RDMA bytes rec:          0
CYCLE:   2993500052 RDMA total latency:          0
CYCLE:   2993500052 WDMA bytes sent:          0
CYCLE:   2993500052 WDMA total latency:          0
CYCLE:   2994000052 Utilization ld q (incomplete):  0
CYCLE:   2994000052 RDMA bytes rec:          0
CYCLE:   2994000052 Utilization st q:  0
CYCLE:   2994000052 Utilization ld q:  0
CYCLE:   2994000052 Utilization:  0
CYCLE:   2994000052 Utilization ld q:  0
CYCLE:   2994000052 Utilization st q:  0
CYCLE:   2994000052 RDMA total latency:          0
CYCLE:   2994000052 Utilization st q (incomplete):  0
CYCLE:   2994000052 WDMA bytes sent:          0
CYCLE:   2994000052 Utilization ex q:  0
CYCLE:   2994000052 Utilization ex q (incomplete):  0
CYCLE:   2994000052 Utilization st q (incomplete):  0
CYCLE:   2994000052 Utilization ld q (incomplete):  0
CYCLE:   2994000052 WDMA total latency:          0
CYCLE:   2994000052 Utilization ex q:  0
CYCLE:   2994000052 Utilization:  0
CYCLE:   2994000052 Utilization ex q (incomplete):  0
CYCLE:   2994500052 RDMA bytes rec:          0
CYCLE:   2994500052 RDMA total latency:          0
CYCLE:   2994500052 WDMA bytes sent:          0
CYCLE:   2994500052 WDMA total latency:          0
CYCLE:   2995000052 RDMA bytes rec:          0
CYCLE:   2995000052 RDMA total latency:          0
CYCLE:   2995000052 WDMA bytes sent:          0
CYCLE:   2995000052 WDMA total latency:          0
CYCLE:   2995500052 RDMA bytes rec:          0
CYCLE:   2995500052 RDMA total latency:          0
CYCLE:   2995500052 WDMA bytes sent:          0
CYCLE:   2995500052 WDMA total latency:          0
CYCLE:   2996000052 Utilization ld q (incomplete):  0
CYCLE:   2996000052 RDMA bytes rec:          0
CYCLE:   2996000052 Utilization st q:  0
CYCLE:   2996000052 Utilization ld q:  0
CYCLE:   2996000052 Utilization:  0
CYCLE:   2996000052 Utilization ld q:  0
CYCLE:   2996000052 Utilization st q:  0
CYCLE:   2996000052 RDMA total latency:          0
CYCLE:   2996000052 Utilization st q (incomplete):  0
CYCLE:   2996000052 WDMA bytes sent:          0
CYCLE:   2996000052 Utilization ex q:  0
CYCLE:   2996000052 Utilization ex q (incomplete):  0
CYCLE:   2996000052 Utilization st q (incomplete):  0
CYCLE:   2996000052 Utilization ld q (incomplete):  0
CYCLE:   2996000052 WDMA total latency:          0
CYCLE:   2996000052 Utilization ex q:  0
CYCLE:   2996000052 Utilization:  0
CYCLE:   2996000052 Utilization ex q (incomplete):  0
CYCLE:   2996500052 RDMA bytes rec:          0
CYCLE:   2996500052 RDMA total latency:          0
CYCLE:   2996500052 WDMA bytes sent:          0
CYCLE:   2996500052 WDMA total latency:          0
CYCLE:   2997000052 RDMA bytes rec:          0
CYCLE:   2997000052 RDMA total latency:          0
CYCLE:   2997000052 WDMA bytes sent:          0
CYCLE:   2997000052 WDMA total latency:          0
CYCLE:   2997500052 RDMA bytes rec:          0
CYCLE:   2997500052 RDMA total latency:          0
CYCLE:   2997500052 WDMA bytes sent:          0
CYCLE:   2997500052 WDMA total latency:          0
CYCLE:   2998000052 Utilization ld q (incomplete):  0
CYCLE:   2998000052 RDMA bytes rec:          0
CYCLE:   2998000052 Utilization st q:  0
CYCLE:   2998000052 Utilization ld q:  0
CYCLE:   2998000052 Utilization:  0
CYCLE:   2998000052 Utilization ld q:  0
CYCLE:   2998000052 Utilization st q:  0
CYCLE:   2998000052 RDMA total latency:          0
CYCLE:   2998000052 Utilization st q (incomplete):  0
CYCLE:   2998000052 WDMA bytes sent:          0
CYCLE:   2998000052 Utilization ex q:  0
CYCLE:   2998000052 Utilization ex q (incomplete):  0
CYCLE:   2998000052 Utilization st q (incomplete):  0
CYCLE:   2998000052 Utilization ld q (incomplete):  0
CYCLE:   2998000052 WDMA total latency:          0
CYCLE:   2998000052 Utilization ex q:  0
CYCLE:   2998000052 Utilization:  0
CYCLE:   2998000052 Utilization ex q (incomplete):  0
CYCLE:   2998500052 RDMA bytes rec:          0
CYCLE:   2998500052 RDMA total latency:          0
CYCLE:   2998500052 WDMA bytes sent:          0
CYCLE:   2998500052 WDMA total latency:          0
CYCLE:   2999000052 RDMA bytes rec:          0
CYCLE:   2999000052 RDMA total latency:          0
CYCLE:   2999000052 WDMA bytes sent:          0
CYCLE:   2999000052 WDMA total latency:          0
CYCLE:   2999500052 RDMA bytes rec:          0
CYCLE:   2999500052 RDMA total latency:          0
CYCLE:   2999500052 WDMA bytes sent:          0
CYCLE:   2999500052 WDMA total latency:          0
CYCLE:   3000000052 Utilization ld q (incomplete):  0
CYCLE:   3000000052 RDMA bytes rec:          0
CYCLE:   3000000052 Utilization st q:  0
CYCLE:   3000000052 Utilization ld q:  0
CYCLE:   3000000052 Utilization:  0
CYCLE:   3000000052 Utilization ld q:  0
CYCLE:   3000000052 Utilization st q:  0
CYCLE:   3000000052 RDMA total latency:          0
CYCLE:   3000000052 Utilization st q (incomplete):  0
CYCLE:   3000000052 WDMA bytes sent:          0
CYCLE:   3000000052 Utilization ex q:  0
CYCLE:   3000000052 Utilization ex q (incomplete):  0
CYCLE:   3000000052 Utilization st q (incomplete):  0
CYCLE:   3000000052 Utilization ld q (incomplete):  0
CYCLE:   3000000052 WDMA total latency:          0
CYCLE:   3000000052 Utilization ex q:  0
CYCLE:   3000000052 Utilization:  0
CYCLE:   3000000052 Utilization ex q (incomplete):  0
CYCLE:   3000500052 RDMA bytes rec:          0
CYCLE:   3000500052 RDMA total latency:          0
CYCLE:   3000500052 WDMA bytes sent:          0
CYCLE:   3000500052 WDMA total latency:          0
CYCLE:   3001000052 RDMA bytes rec:          0
CYCLE:   3001000052 RDMA total latency:          0
CYCLE:   3001000052 WDMA bytes sent:          0
CYCLE:   3001000052 WDMA total latency:          0
CYCLE:   3001500052 RDMA bytes rec:          0
CYCLE:   3001500052 RDMA total latency:          0
CYCLE:   3001500052 WDMA bytes sent:          0
CYCLE:   3001500052 WDMA total latency:          0
CYCLE:   3002000052 Utilization ld q (incomplete):  0
CYCLE:   3002000052 RDMA bytes rec:          0
CYCLE:   3002000052 Utilization st q:  0
CYCLE:   3002000052 Utilization ld q:  0
CYCLE:   3002000052 Utilization:  0
CYCLE:   3002000052 Utilization ld q:  0
CYCLE:   3002000052 Utilization st q:  0
CYCLE:   3002000052 RDMA total latency:          0
CYCLE:   3002000052 Utilization st q (incomplete):  0
CYCLE:   3002000052 WDMA bytes sent:          0
CYCLE:   3002000052 Utilization ex q:  0
CYCLE:   3002000052 Utilization ex q (incomplete):  0
CYCLE:   3002000052 Utilization st q (incomplete):  0
CYCLE:   3002000052 Utilization ld q (incomplete):  0
CYCLE:   3002000052 WDMA total latency:          0
CYCLE:   3002000052 Utilization ex q:  0
CYCLE:   3002000052 Utilization:  0
CYCLE:   3002000052 Utilization ex q (incomplete):  0
CYCLE:   3002500052 RDMA bytes rec:          0
CYCLE:   3002500052 RDMA total latency:          0
CYCLE:   3002500052 WDMA bytes sent:          0
CYCLE:   3002500052 WDMA total latency:          0
CYCLE:   3003000052 RDMA bytes rec:          0
CYCLE:   3003000052 RDMA total latency:          0
CYCLE:   3003000052 WDMA bytes sent:          0
CYCLE:   3003000052 WDMA total latency:          0
CYCLE:   3003500052 RDMA bytes rec:          0
CYCLE:   3003500052 RDMA total latency:          0
CYCLE:   3003500052 WDMA bytes sent:          0
CYCLE:   3003500052 WDMA total latency:          0
CYCLE:   3004000052 Utilization ld q (incomplete):  0
CYCLE:   3004000052 RDMA bytes rec:          0
CYCLE:   3004000052 Utilization st q:  0
CYCLE:   3004000052 Utilization ld q:  0
CYCLE:   3004000052 Utilization:  0
CYCLE:   3004000052 Utilization ld q:  0
CYCLE:   3004000052 Utilization st q:  0
CYCLE:   3004000052 RDMA total latency:          0
CYCLE:   3004000052 Utilization st q (incomplete):  0
CYCLE:   3004000052 WDMA bytes sent:          0
CYCLE:   3004000052 Utilization ex q:  0
CYCLE:   3004000052 Utilization ex q (incomplete):  0
CYCLE:   3004000052 Utilization st q (incomplete):  0
CYCLE:   3004000052 Utilization ld q (incomplete):  0
CYCLE:   3004000052 WDMA total latency:          0
CYCLE:   3004000052 Utilization ex q:  0
CYCLE:   3004000052 Utilization:  0
CYCLE:   3004000052 Utilization ex q (incomplete):  0
CYCLE:   3004500052 RDMA bytes rec:          0
CYCLE:   3004500052 RDMA total latency:          0
CYCLE:   3004500052 WDMA bytes sent:          0
CYCLE:   3004500052 WDMA total latency:          0
CYCLE:   3005000052 RDMA bytes rec:          0
CYCLE:   3005000052 RDMA total latency:          0
CYCLE:   3005000052 WDMA bytes sent:          0
CYCLE:   3005000052 WDMA total latency:          0
CYCLE:   3005500052 RDMA bytes rec:          0
CYCLE:   3005500052 RDMA total latency:          0
CYCLE:   3005500052 WDMA bytes sent:          0
CYCLE:   3005500052 WDMA total latency:          0
CYCLE:   3006000052 Utilization ld q (incomplete):  0
CYCLE:   3006000052 RDMA bytes rec:          0
CYCLE:   3006000052 Utilization st q:  0
CYCLE:   3006000052 Utilization ld q:  0
CYCLE:   3006000052 Utilization:  0
CYCLE:   3006000052 Utilization ld q:  0
CYCLE:   3006000052 Utilization st q:  0
CYCLE:   3006000052 RDMA total latency:          0
CYCLE:   3006000052 Utilization st q (incomplete):  0
CYCLE:   3006000052 WDMA bytes sent:          0
CYCLE:   3006000052 Utilization ex q:  0
CYCLE:   3006000052 Utilization ex q (incomplete):  0
CYCLE:   3006000052 Utilization st q (incomplete):  0
CYCLE:   3006000052 Utilization ld q (incomplete):  0
CYCLE:   3006000052 WDMA total latency:          0
CYCLE:   3006000052 Utilization ex q:  0
CYCLE:   3006000052 Utilization:  0
CYCLE:   3006000052 Utilization ex q (incomplete):  0
CYCLE:   3006500052 RDMA bytes rec:          0
CYCLE:   3006500052 RDMA total latency:          0
CYCLE:   3006500052 WDMA bytes sent:          0
CYCLE:   3006500052 WDMA total latency:          0
CYCLE:   3007000052 RDMA bytes rec:          0
CYCLE:   3007000052 RDMA total latency:          0
CYCLE:   3007000052 WDMA bytes sent:          0
CYCLE:   3007000052 WDMA total latency:          0
CYCLE:   3007500052 RDMA bytes rec:          0
CYCLE:   3007500052 RDMA total latency:          0
CYCLE:   3007500052 WDMA bytes sent:          0
CYCLE:   3007500052 WDMA total latency:          0
CYCLE:   3008000052 Utilization ld q (incomplete):  0
CYCLE:   3008000052 RDMA bytes rec:          0
CYCLE:   3008000052 Utilization st q:  0
CYCLE:   3008000052 Utilization ld q:  0
CYCLE:   3008000052 Utilization:  0
CYCLE:   3008000052 Utilization ld q:  0
CYCLE:   3008000052 Utilization st q:  0
CYCLE:   3008000052 RDMA total latency:          0
CYCLE:   3008000052 Utilization st q (incomplete):  0
CYCLE:   3008000052 WDMA bytes sent:          0
CYCLE:   3008000052 Utilization ex q:  0
CYCLE:   3008000052 Utilization ex q (incomplete):  0
CYCLE:   3008000052 Utilization st q (incomplete):  0
CYCLE:   3008000052 Utilization ld q (incomplete):  0
CYCLE:   3008000052 WDMA total latency:          0
CYCLE:   3008000052 Utilization ex q:  0
CYCLE:   3008000052 Utilization:  0
CYCLE:   3008000052 Utilization ex q (incomplete):  0
CYCLE:   3008500052 RDMA bytes rec:          0
CYCLE:   3008500052 RDMA total latency:          0
CYCLE:   3008500052 WDMA bytes sent:          0
CYCLE:   3008500052 WDMA total latency:          0
CYCLE:   3009000052 RDMA bytes rec:          0
CYCLE:   3009000052 RDMA total latency:          0
CYCLE:   3009000052 WDMA bytes sent:          0
CYCLE:   3009000052 WDMA total latency:          0
CYCLE:   3009500052 RDMA bytes rec:          0
CYCLE:   3009500052 RDMA total latency:          0
CYCLE:   3009500052 WDMA bytes sent:          0
CYCLE:   3009500052 WDMA total latency:          0
CYCLE:   3010000052 Utilization ld q (incomplete):  0
CYCLE:   3010000052 RDMA bytes rec:          0
CYCLE:   3010000052 Utilization st q:  0
CYCLE:   3010000052 Utilization ld q:  0
CYCLE:   3010000052 Utilization:  0
CYCLE:   3010000052 Utilization ld q:  0
CYCLE:   3010000052 Utilization st q:  0
CYCLE:   3010000052 RDMA total latency:          0
CYCLE:   3010000052 Utilization st q (incomplete):  0
CYCLE:   3010000052 WDMA bytes sent:          0
CYCLE:   3010000052 Utilization ex q:  0
CYCLE:   3010000052 Utilization ex q (incomplete):  0
CYCLE:   3010000052 Utilization st q (incomplete):  0
CYCLE:   3010000052 Utilization ld q (incomplete):  0
CYCLE:   3010000052 WDMA total latency:          0
CYCLE:   3010000052 Utilization ex q:  0
CYCLE:   3010000052 Utilization:  0
CYCLE:   3010000052 Utilization ex q (incomplete):  0
CYCLE:   3010500052 RDMA bytes rec:          0
CYCLE:   3010500052 RDMA total latency:          0
CYCLE:   3010500052 WDMA bytes sent:          0
CYCLE:   3010500052 WDMA total latency:          0
CYCLE:   3011000052 RDMA bytes rec:          0
CYCLE:   3011000052 RDMA total latency:          0
CYCLE:   3011000052 WDMA bytes sent:          0
CYCLE:   3011000052 WDMA total latency:          0
CYCLE:   3011500052 RDMA bytes rec:          0
CYCLE:   3011500052 RDMA total latency:          0
CYCLE:   3011500052 WDMA bytes sent:          0
CYCLE:   3011500052 WDMA total latency:          0
CYCLE:   3012000052 Utilization ld q (incomplete):  0
CYCLE:   3012000052 RDMA bytes rec:          0
CYCLE:   3012000052 Utilization st q:  0
CYCLE:   3012000052 Utilization ld q:  0
CYCLE:   3012000052 Utilization:  0
CYCLE:   3012000052 Utilization ld q:  0
CYCLE:   3012000052 Utilization st q:  0
CYCLE:   3012000052 RDMA total latency:          0
CYCLE:   3012000052 Utilization st q (incomplete):  0
CYCLE:   3012000052 WDMA bytes sent:          0
CYCLE:   3012000052 Utilization ex q:  0
CYCLE:   3012000052 Utilization ex q (incomplete):  0
CYCLE:   3012000052 Utilization st q (incomplete):  0
CYCLE:   3012000052 Utilization ld q (incomplete):  0
CYCLE:   3012000052 WDMA total latency:          0
CYCLE:   3012000052 Utilization ex q:  0
CYCLE:   3012000052 Utilization:  0
CYCLE:   3012000052 Utilization ex q (incomplete):  0
CYCLE:   3012500052 RDMA bytes rec:          0
CYCLE:   3012500052 RDMA total latency:          0
CYCLE:   3012500052 WDMA bytes sent:          0
CYCLE:   3012500052 WDMA total latency:          0
CYCLE:   3013000052 RDMA bytes rec:          0
CYCLE:   3013000052 RDMA total latency:          0
CYCLE:   3013000052 WDMA bytes sent:          0
CYCLE:   3013000052 WDMA total latency:          0
CYCLE:   3013500052 RDMA bytes rec:          0
CYCLE:   3013500052 RDMA total latency:          0
CYCLE:   3013500052 WDMA bytes sent:          0
CYCLE:   3013500052 WDMA total latency:          0
CYCLE:   3014000052 Utilization ld q (incomplete):  0
CYCLE:   3014000052 RDMA bytes rec:          0
CYCLE:   3014000052 Utilization st q:  0
CYCLE:   3014000052 Utilization ld q:  0
CYCLE:   3014000052 Utilization:  0
CYCLE:   3014000052 Utilization ld q:  0
CYCLE:   3014000052 Utilization st q:  0
CYCLE:   3014000052 RDMA total latency:          0
CYCLE:   3014000052 Utilization st q (incomplete):  0
CYCLE:   3014000052 WDMA bytes sent:          0
CYCLE:   3014000052 Utilization ex q:  0
CYCLE:   3014000052 Utilization ex q (incomplete):  0
CYCLE:   3014000052 Utilization st q (incomplete):  0
CYCLE:   3014000052 Utilization ld q (incomplete):  0
CYCLE:   3014000052 WDMA total latency:          0
CYCLE:   3014000052 Utilization ex q:  0
CYCLE:   3014000052 Utilization:  0
CYCLE:   3014000052 Utilization ex q (incomplete):  0
CYCLE:   3014500052 RDMA bytes rec:          0
CYCLE:   3014500052 RDMA total latency:          0
CYCLE:   3014500052 WDMA bytes sent:          0
CYCLE:   3014500052 WDMA total latency:          0
CYCLE:   3015000052 RDMA bytes rec:          0
CYCLE:   3015000052 RDMA total latency:          0
CYCLE:   3015000052 WDMA bytes sent:          0
CYCLE:   3015000052 WDMA total latency:          0
CYCLE:   3015500052 RDMA bytes rec:          0
CYCLE:   3015500052 RDMA total latency:          0
CYCLE:   3015500052 WDMA bytes sent:          0
CYCLE:   3015500052 WDMA total latency:          0
CYCLE:   3016000052 Utilization ld q (incomplete):  0
CYCLE:   3016000052 RDMA bytes rec:          0
CYCLE:   3016000052 Utilization st q:  0
CYCLE:   3016000052 Utilization ld q:  0
CYCLE:   3016000052 Utilization:  0
CYCLE:   3016000052 Utilization ld q:  0
CYCLE:   3016000052 Utilization st q:  0
CYCLE:   3016000052 RDMA total latency:          0
CYCLE:   3016000052 Utilization st q (incomplete):  0
CYCLE:   3016000052 WDMA bytes sent:          0
CYCLE:   3016000052 Utilization ex q:  0
CYCLE:   3016000052 Utilization ex q (incomplete):  0
CYCLE:   3016000052 Utilization st q (incomplete):  0
CYCLE:   3016000052 Utilization ld q (incomplete):  0
CYCLE:   3016000052 WDMA total latency:          0
CYCLE:   3016000052 Utilization ex q:  0
CYCLE:   3016000052 Utilization:  0
CYCLE:   3016000052 Utilization ex q (incomplete):  0
CYCLE:   3016500052 RDMA bytes rec:          0
CYCLE:   3016500052 RDMA total latency:          0
CYCLE:   3016500052 WDMA bytes sent:          0
CYCLE:   3016500052 WDMA total latency:          0
CYCLE:   3017000052 RDMA bytes rec:          0
CYCLE:   3017000052 RDMA total latency:          0
CYCLE:   3017000052 WDMA bytes sent:          0
CYCLE:   3017000052 WDMA total latency:          0
CYCLE:   3017500052 RDMA bytes rec:          0
CYCLE:   3017500052 RDMA total latency:          0
CYCLE:   3017500052 WDMA bytes sent:          0
CYCLE:   3017500052 WDMA total latency:          0
CYCLE:   3018000052 Utilization ld q (incomplete):  0
CYCLE:   3018000052 RDMA bytes rec:          0
CYCLE:   3018000052 Utilization st q:  0
CYCLE:   3018000052 Utilization ld q:  0
CYCLE:   3018000052 Utilization:  0
CYCLE:   3018000052 Utilization ld q:  0
CYCLE:   3018000052 Utilization st q:  0
CYCLE:   3018000052 RDMA total latency:          0
CYCLE:   3018000052 Utilization st q (incomplete):  0
CYCLE:   3018000052 WDMA bytes sent:          0
CYCLE:   3018000052 Utilization ex q:  0
CYCLE:   3018000052 Utilization ex q (incomplete):  0
CYCLE:   3018000052 Utilization st q (incomplete):  0
CYCLE:   3018000052 Utilization ld q (incomplete):  0
CYCLE:   3018000052 WDMA total latency:          0
CYCLE:   3018000052 Utilization ex q:  0
CYCLE:   3018000052 Utilization:  0
CYCLE:   3018000052 Utilization ex q (incomplete):  0
CYCLE:   3018500052 RDMA bytes rec:          0
CYCLE:   3018500052 RDMA total latency:          0
CYCLE:   3018500052 WDMA bytes sent:          0
CYCLE:   3018500052 WDMA total latency:          0
CYCLE:   3019000052 RDMA bytes rec:          0
CYCLE:   3019000052 RDMA total latency:          0
CYCLE:   3019000052 WDMA bytes sent:          0
CYCLE:   3019000052 WDMA total latency:          0
CYCLE:   3019500052 RDMA bytes rec:          0
CYCLE:   3019500052 RDMA total latency:          0
CYCLE:   3019500052 WDMA bytes sent:          0
CYCLE:   3019500052 WDMA total latency:          0
CYCLE:   3020000052 Utilization ld q (incomplete):  0
CYCLE:   3020000052 RDMA bytes rec:          0
CYCLE:   3020000052 Utilization st q:  0
CYCLE:   3020000052 Utilization ld q:  0
CYCLE:   3020000052 Utilization:  0
CYCLE:   3020000052 Utilization ld q:  0
CYCLE:   3020000052 Utilization st q:  0
CYCLE:   3020000052 RDMA total latency:          0
CYCLE:   3020000052 Utilization st q (incomplete):  0
CYCLE:   3020000052 WDMA bytes sent:          0
CYCLE:   3020000052 Utilization ex q:  0
CYCLE:   3020000052 Utilization ex q (incomplete):  0
CYCLE:   3020000052 Utilization st q (incomplete):  0
CYCLE:   3020000052 Utilization ld q (incomplete):  0
CYCLE:   3020000052 WDMA total latency:          0
CYCLE:   3020000052 Utilization ex q:  0
CYCLE:   3020000052 Utilization:  0
CYCLE:   3020000052 Utilization ex q (incomplete):  0
CYCLE:   3020500052 RDMA bytes rec:          0
CYCLE:   3020500052 RDMA total latency:          0
CYCLE:   3020500052 WDMA bytes sent:          0
CYCLE:   3020500052 WDMA total latency:          0
CYCLE:   3021000052 RDMA bytes rec:          0
CYCLE:   3021000052 RDMA total latency:          0
CYCLE:   3021000052 WDMA bytes sent:          0
CYCLE:   3021000052 WDMA total latency:          0
CYCLE:   3021500052 RDMA bytes rec:          0
CYCLE:   3021500052 RDMA total latency:          0
CYCLE:   3021500052 WDMA bytes sent:          0
CYCLE:   3021500052 WDMA total latency:          0
CYCLE:   3022000052 Utilization ld q (incomplete):  0
CYCLE:   3022000052 RDMA bytes rec:          0
CYCLE:   3022000052 Utilization st q:  0
CYCLE:   3022000052 Utilization ld q:  0
CYCLE:   3022000052 Utilization:  0
CYCLE:   3022000052 Utilization ld q:  0
CYCLE:   3022000052 Utilization st q:  0
CYCLE:   3022000052 RDMA total latency:          0
CYCLE:   3022000052 Utilization st q (incomplete):  0
CYCLE:   3022000052 WDMA bytes sent:          0
CYCLE:   3022000052 Utilization ex q:  0
CYCLE:   3022000052 Utilization ex q (incomplete):  0
CYCLE:   3022000052 Utilization st q (incomplete):  0
CYCLE:   3022000052 Utilization ld q (incomplete):  0
CYCLE:   3022000052 WDMA total latency:          0
CYCLE:   3022000052 Utilization ex q:  0
CYCLE:   3022000052 Utilization:  0
CYCLE:   3022000052 Utilization ex q (incomplete):  0
CYCLE:   3022500052 RDMA bytes rec:          0
CYCLE:   3022500052 RDMA total latency:          0
CYCLE:   3022500052 WDMA bytes sent:          0
CYCLE:   3022500052 WDMA total latency:          0
CYCLE:   3023000052 RDMA bytes rec:          0
CYCLE:   3023000052 RDMA total latency:          0
CYCLE:   3023000052 WDMA bytes sent:          0
CYCLE:   3023000052 WDMA total latency:          0
CYCLE:   3023500052 RDMA bytes rec:          0
CYCLE:   3023500052 RDMA total latency:          0
CYCLE:   3023500052 WDMA bytes sent:          0
CYCLE:   3023500052 WDMA total latency:          0
CYCLE:   3024000052 Utilization ld q (incomplete):  0
CYCLE:   3024000052 RDMA bytes rec:          0
CYCLE:   3024000052 Utilization st q:  0
CYCLE:   3024000052 Utilization ld q:  0
CYCLE:   3024000052 Utilization:  0
CYCLE:   3024000052 Utilization ld q:  0
CYCLE:   3024000052 Utilization st q:  0
CYCLE:   3024000052 RDMA total latency:          0
CYCLE:   3024000052 Utilization st q (incomplete):  0
CYCLE:   3024000052 WDMA bytes sent:          0
CYCLE:   3024000052 Utilization ex q:  0
CYCLE:   3024000052 Utilization ex q (incomplete):  0
CYCLE:   3024000052 Utilization st q (incomplete):  0
CYCLE:   3024000052 Utilization ld q (incomplete):  0
CYCLE:   3024000052 WDMA total latency:          0
CYCLE:   3024000052 Utilization ex q:  0
CYCLE:   3024000052 Utilization:  0
CYCLE:   3024000052 Utilization ex q (incomplete):  0
CYCLE:   3024500052 RDMA bytes rec:          0
CYCLE:   3024500052 RDMA total latency:          0
CYCLE:   3024500052 WDMA bytes sent:          0
CYCLE:   3024500052 WDMA total latency:          0
CYCLE:   3025000052 RDMA bytes rec:          0
CYCLE:   3025000052 RDMA total latency:          0
CYCLE:   3025000052 WDMA bytes sent:          0
CYCLE:   3025000052 WDMA total latency:          0
CYCLE:   3025500052 RDMA bytes rec:          0
CYCLE:   3025500052 RDMA total latency:          0
CYCLE:   3025500052 WDMA bytes sent:          0
CYCLE:   3025500052 WDMA total latency:          0
CYCLE:   3026000052 Utilization ld q (incomplete):  0
CYCLE:   3026000052 RDMA bytes rec:          0
CYCLE:   3026000052 Utilization st q:  0
CYCLE:   3026000052 Utilization ld q:  0
CYCLE:   3026000052 Utilization:  0
CYCLE:   3026000052 Utilization ld q:  0
CYCLE:   3026000052 Utilization st q:  0
CYCLE:   3026000052 RDMA total latency:          0
CYCLE:   3026000052 Utilization st q (incomplete):  0
CYCLE:   3026000052 WDMA bytes sent:          0
CYCLE:   3026000052 Utilization ex q:  0
CYCLE:   3026000052 Utilization ex q (incomplete):  0
CYCLE:   3026000052 Utilization st q (incomplete):  0
CYCLE:   3026000052 Utilization ld q (incomplete):  0
CYCLE:   3026000052 WDMA total latency:          0
CYCLE:   3026000052 Utilization ex q:  0
CYCLE:   3026000052 Utilization:  0
CYCLE:   3026000052 Utilization ex q (incomplete):  0
CYCLE:   3026500052 RDMA bytes rec:          0
CYCLE:   3026500052 RDMA total latency:          0
CYCLE:   3026500052 WDMA bytes sent:          0
CYCLE:   3026500052 WDMA total latency:          0
CYCLE:   3027000052 RDMA bytes rec:          0
CYCLE:   3027000052 RDMA total latency:          0
CYCLE:   3027000052 WDMA bytes sent:          0
CYCLE:   3027000052 WDMA total latency:          0
CYCLE:   3027500052 RDMA bytes rec:          0
CYCLE:   3027500052 RDMA total latency:          0
CYCLE:   3027500052 WDMA bytes sent:          0
CYCLE:   3027500052 WDMA total latency:          0
CYCLE:   3028000052 Utilization ld q (incomplete):  0
CYCLE:   3028000052 RDMA bytes rec:          0
CYCLE:   3028000052 Utilization st q:  0
CYCLE:   3028000052 Utilization ld q:  0
CYCLE:   3028000052 Utilization:  0
CYCLE:   3028000052 Utilization ld q:  0
CYCLE:   3028000052 Utilization st q:  0
CYCLE:   3028000052 RDMA total latency:          0
CYCLE:   3028000052 Utilization st q (incomplete):  0
CYCLE:   3028000052 WDMA bytes sent:          0
CYCLE:   3028000052 Utilization ex q:  0
CYCLE:   3028000052 Utilization ex q (incomplete):  0
CYCLE:   3028000052 Utilization st q (incomplete):  0
CYCLE:   3028000052 Utilization ld q (incomplete):  0
CYCLE:   3028000052 WDMA total latency:          0
CYCLE:   3028000052 Utilization ex q:  0
CYCLE:   3028000052 Utilization:  0
CYCLE:   3028000052 Utilization ex q (incomplete):  0
CYCLE:   3028500052 RDMA bytes rec:          0
CYCLE:   3028500052 RDMA total latency:          0
CYCLE:   3028500052 WDMA bytes sent:          0
CYCLE:   3028500052 WDMA total latency:          0
CYCLE:   3029000052 RDMA bytes rec:          0
CYCLE:   3029000052 RDMA total latency:          0
CYCLE:   3029000052 WDMA bytes sent:          0
CYCLE:   3029000052 WDMA total latency:          0
CYCLE:   3029500052 RDMA bytes rec:          0
CYCLE:   3029500052 RDMA total latency:          0
CYCLE:   3029500052 WDMA bytes sent:          0
CYCLE:   3029500052 WDMA total latency:          0
CYCLE:   3030000052 Utilization ld q (incomplete):  0
CYCLE:   3030000052 RDMA bytes rec:          0
CYCLE:   3030000052 Utilization st q:  0
CYCLE:   3030000052 Utilization ld q:  0
CYCLE:   3030000052 Utilization:  0
CYCLE:   3030000052 Utilization ld q:  0
CYCLE:   3030000052 Utilization st q:  0
CYCLE:   3030000052 RDMA total latency:          0
CYCLE:   3030000052 Utilization st q (incomplete):  0
CYCLE:   3030000052 WDMA bytes sent:          0
CYCLE:   3030000052 Utilization ex q:  0
CYCLE:   3030000052 Utilization ex q (incomplete):  0
CYCLE:   3030000052 Utilization st q (incomplete):  0
CYCLE:   3030000052 Utilization ld q (incomplete):  0
CYCLE:   3030000052 WDMA total latency:          0
CYCLE:   3030000052 Utilization ex q:  0
CYCLE:   3030000052 Utilization:  0
CYCLE:   3030000052 Utilization ex q (incomplete):  0
CYCLE:   3030500052 RDMA bytes rec:          0
CYCLE:   3030500052 RDMA total latency:          0
CYCLE:   3030500052 WDMA bytes sent:          0
CYCLE:   3030500052 WDMA total latency:          0
CYCLE:   3031000052 RDMA bytes rec:          0
CYCLE:   3031000052 RDMA total latency:          0
CYCLE:   3031000052 WDMA bytes sent:          0
CYCLE:   3031000052 WDMA total latency:          0
CYCLE:   3031500052 RDMA bytes rec:          0
CYCLE:   3031500052 RDMA total latency:          0
CYCLE:   3031500052 WDMA bytes sent:          0
CYCLE:   3031500052 WDMA total latency:          0
CYCLE:   3032000052 Utilization ld q (incomplete):  0
CYCLE:   3032000052 RDMA bytes rec:          0
CYCLE:   3032000052 Utilization st q:  0
CYCLE:   3032000052 Utilization ld q:  0
CYCLE:   3032000052 Utilization:  0
CYCLE:   3032000052 Utilization ld q:  0
CYCLE:   3032000052 Utilization st q:  0
CYCLE:   3032000052 RDMA total latency:          0
CYCLE:   3032000052 Utilization st q (incomplete):  0
CYCLE:   3032000052 WDMA bytes sent:          0
CYCLE:   3032000052 Utilization ex q:  0
CYCLE:   3032000052 Utilization ex q (incomplete):  0
CYCLE:   3032000052 Utilization st q (incomplete):  0
CYCLE:   3032000052 Utilization ld q (incomplete):  0
CYCLE:   3032000052 WDMA total latency:          0
CYCLE:   3032000052 Utilization ex q:  0
CYCLE:   3032000052 Utilization:  0
CYCLE:   3032000052 Utilization ex q (incomplete):  0
CYCLE:   3032500052 RDMA bytes rec:          0
CYCLE:   3032500052 RDMA total latency:          0
CYCLE:   3032500052 WDMA bytes sent:          0
CYCLE:   3032500052 WDMA total latency:          0
CYCLE:   3033000052 RDMA bytes rec:          0
CYCLE:   3033000052 RDMA total latency:          0
CYCLE:   3033000052 WDMA bytes sent:          0
CYCLE:   3033000052 WDMA total latency:          0
CYCLE:   3033500052 RDMA bytes rec:          0
CYCLE:   3033500052 RDMA total latency:          0
CYCLE:   3033500052 WDMA bytes sent:          0
CYCLE:   3033500052 WDMA total latency:          0
CYCLE:   3034000052 Utilization ld q (incomplete):  0
CYCLE:   3034000052 RDMA bytes rec:          0
CYCLE:   3034000052 Utilization st q:  0
CYCLE:   3034000052 Utilization ld q:  0
CYCLE:   3034000052 Utilization:  0
CYCLE:   3034000052 Utilization ld q:  0
CYCLE:   3034000052 Utilization st q:  0
CYCLE:   3034000052 RDMA total latency:          0
CYCLE:   3034000052 Utilization st q (incomplete):  0
CYCLE:   3034000052 WDMA bytes sent:          0
CYCLE:   3034000052 Utilization ex q:  0
CYCLE:   3034000052 Utilization ex q (incomplete):  0
CYCLE:   3034000052 Utilization st q (incomplete):  0
CYCLE:   3034000052 Utilization ld q (incomplete):  0
CYCLE:   3034000052 WDMA total latency:          0
CYCLE:   3034000052 Utilization ex q:  0
CYCLE:   3034000052 Utilization:  0
CYCLE:   3034000052 Utilization ex q (incomplete):  0
CYCLE:   3034500052 RDMA bytes rec:          0
CYCLE:   3034500052 RDMA total latency:          0
CYCLE:   3034500052 WDMA bytes sent:          0
CYCLE:   3034500052 WDMA total latency:          0
CYCLE:   3035000052 RDMA bytes rec:          0
CYCLE:   3035000052 RDMA total latency:          0
CYCLE:   3035000052 WDMA bytes sent:          0
CYCLE:   3035000052 WDMA total latency:          0
CYCLE:   3035500052 RDMA bytes rec:          0
CYCLE:   3035500052 RDMA total latency:          0
CYCLE:   3035500052 WDMA bytes sent:          0
CYCLE:   3035500052 WDMA total latency:          0
CYCLE:   3036000052 Utilization ld q (incomplete):  0
CYCLE:   3036000052 RDMA bytes rec:          0
CYCLE:   3036000052 Utilization st q:  0
CYCLE:   3036000052 Utilization ld q:  0
CYCLE:   3036000052 Utilization:  0
CYCLE:   3036000052 Utilization ld q:  0
CYCLE:   3036000052 Utilization st q:  0
CYCLE:   3036000052 RDMA total latency:          0
CYCLE:   3036000052 Utilization st q (incomplete):  0
CYCLE:   3036000052 WDMA bytes sent:          0
CYCLE:   3036000052 Utilization ex q:  0
CYCLE:   3036000052 Utilization ex q (incomplete):  0
CYCLE:   3036000052 Utilization st q (incomplete):  0
CYCLE:   3036000052 Utilization ld q (incomplete):  0
CYCLE:   3036000052 WDMA total latency:          0
CYCLE:   3036000052 Utilization ex q:  0
CYCLE:   3036000052 Utilization:  0
CYCLE:   3036000052 Utilization ex q (incomplete):  0
CYCLE:   3036500052 RDMA bytes rec:          0
CYCLE:   3036500052 RDMA total latency:          0
CYCLE:   3036500052 WDMA bytes sent:          0
CYCLE:   3036500052 WDMA total latency:          0
CYCLE:   3037000052 RDMA bytes rec:          0
CYCLE:   3037000052 RDMA total latency:          0
CYCLE:   3037000052 WDMA bytes sent:          0
CYCLE:   3037000052 WDMA total latency:          0
CYCLE:   3037500052 RDMA bytes rec:          0
CYCLE:   3037500052 RDMA total latency:          0
CYCLE:   3037500052 WDMA bytes sent:          0
CYCLE:   3037500052 WDMA total latency:          0
CYCLE:   3038000052 Utilization ld q (incomplete):  0
CYCLE:   3038000052 RDMA bytes rec:          0
CYCLE:   3038000052 Utilization st q:  0
CYCLE:   3038000052 Utilization ld q:  0
CYCLE:   3038000052 Utilization:  0
CYCLE:   3038000052 Utilization ld q:  0
CYCLE:   3038000052 Utilization st q:  0
CYCLE:   3038000052 RDMA total latency:          0
CYCLE:   3038000052 Utilization st q (incomplete):  0
CYCLE:   3038000052 WDMA bytes sent:          0
CYCLE:   3038000052 Utilization ex q:  0
CYCLE:   3038000052 Utilization ex q (incomplete):  0
CYCLE:   3038000052 Utilization st q (incomplete):  0
CYCLE:   3038000052 Utilization ld q (incomplete):  0
CYCLE:   3038000052 WDMA total latency:          0
CYCLE:   3038000052 Utilization ex q:  0
CYCLE:   3038000052 Utilization:  0
CYCLE:   3038000052 Utilization ex q (incomplete):  0
CYCLE:   3038500052 RDMA bytes rec:          0
CYCLE:   3038500052 RDMA total latency:          0
CYCLE:   3038500052 WDMA bytes sent:          0
CYCLE:   3038500052 WDMA total latency:          0
CYCLE:   3039000052 RDMA bytes rec:          0
CYCLE:   3039000052 RDMA total latency:          0
CYCLE:   3039000052 WDMA bytes sent:          0
CYCLE:   3039000052 WDMA total latency:          0
CYCLE:   3039500052 RDMA bytes rec:          0
CYCLE:   3039500052 RDMA total latency:          0
CYCLE:   3039500052 WDMA bytes sent:          0
CYCLE:   3039500052 WDMA total latency:          0
CYCLE:   3040000052 Utilization ld q (incomplete):  0
CYCLE:   3040000052 RDMA bytes rec:          0
CYCLE:   3040000052 Utilization st q:  0
CYCLE:   3040000052 Utilization ld q:  0
CYCLE:   3040000052 Utilization:  0
CYCLE:   3040000052 Utilization ld q:  0
CYCLE:   3040000052 Utilization st q:  0
CYCLE:   3040000052 RDMA total latency:          0
CYCLE:   3040000052 Utilization st q (incomplete):  0
CYCLE:   3040000052 WDMA bytes sent:          0
CYCLE:   3040000052 Utilization ex q:  0
CYCLE:   3040000052 Utilization ex q (incomplete):  0
CYCLE:   3040000052 Utilization st q (incomplete):  0
CYCLE:   3040000052 Utilization ld q (incomplete):  0
CYCLE:   3040000052 WDMA total latency:          0
CYCLE:   3040000052 Utilization ex q:  0
CYCLE:   3040000052 Utilization:  0
CYCLE:   3040000052 Utilization ex q (incomplete):  0
CYCLE:   3040500052 RDMA bytes rec:          0
CYCLE:   3040500052 RDMA total latency:          0
CYCLE:   3040500052 WDMA bytes sent:          0
CYCLE:   3040500052 WDMA total latency:          0
CYCLE:   3041000052 RDMA bytes rec:          0
CYCLE:   3041000052 RDMA total latency:          0
CYCLE:   3041000052 WDMA bytes sent:          0
CYCLE:   3041000052 WDMA total latency:          0
CYCLE:   3041500052 RDMA bytes rec:          0
CYCLE:   3041500052 RDMA total latency:          0
CYCLE:   3041500052 WDMA bytes sent:          0
CYCLE:   3041500052 WDMA total latency:          0
CYCLE:   3042000052 Utilization ld q (incomplete):  0
CYCLE:   3042000052 RDMA bytes rec:          0
CYCLE:   3042000052 Utilization st q:  0
CYCLE:   3042000052 Utilization ld q:  0
CYCLE:   3042000052 Utilization:  0
CYCLE:   3042000052 Utilization ld q:  0
CYCLE:   3042000052 Utilization st q:  0
CYCLE:   3042000052 RDMA total latency:          0
CYCLE:   3042000052 Utilization st q (incomplete):  0
CYCLE:   3042000052 WDMA bytes sent:          0
CYCLE:   3042000052 Utilization ex q:  0
CYCLE:   3042000052 Utilization ex q (incomplete):  0
CYCLE:   3042000052 Utilization st q (incomplete):  0
CYCLE:   3042000052 Utilization ld q (incomplete):  0
CYCLE:   3042000052 WDMA total latency:          0
CYCLE:   3042000052 Utilization ex q:  0
CYCLE:   3042000052 Utilization:  0
CYCLE:   3042000052 Utilization ex q (incomplete):  0
CYCLE:   3042500052 RDMA bytes rec:          0
CYCLE:   3042500052 RDMA total latency:          0
CYCLE:   3042500052 WDMA bytes sent:          0
CYCLE:   3042500052 WDMA total latency:          0
CYCLE:   3043000052 RDMA bytes rec:          0
CYCLE:   3043000052 RDMA total latency:          0
CYCLE:   3043000052 WDMA bytes sent:          0
CYCLE:   3043000052 WDMA total latency:          0
CYCLE:   3043500052 RDMA bytes rec:          0
CYCLE:   3043500052 RDMA total latency:          0
CYCLE:   3043500052 WDMA bytes sent:          0
CYCLE:   3043500052 WDMA total latency:          0
CYCLE:   3044000052 Utilization ld q (incomplete):  0
CYCLE:   3044000052 RDMA bytes rec:          0
CYCLE:   3044000052 Utilization st q:  0
CYCLE:   3044000052 Utilization ld q:  0
CYCLE:   3044000052 Utilization:  0
CYCLE:   3044000052 Utilization ld q:  0
CYCLE:   3044000052 Utilization st q:  0
CYCLE:   3044000052 RDMA total latency:          0
CYCLE:   3044000052 Utilization st q (incomplete):  0
CYCLE:   3044000052 WDMA bytes sent:          0
CYCLE:   3044000052 Utilization ex q:  0
CYCLE:   3044000052 Utilization ex q (incomplete):  0
CYCLE:   3044000052 Utilization st q (incomplete):  0
CYCLE:   3044000052 Utilization ld q (incomplete):  0
CYCLE:   3044000052 WDMA total latency:          0
CYCLE:   3044000052 Utilization ex q:  0
CYCLE:   3044000052 Utilization:  0
CYCLE:   3044000052 Utilization ex q (incomplete):  0
CYCLE:   3044500052 RDMA bytes rec:          0
CYCLE:   3044500052 RDMA total latency:          0
CYCLE:   3044500052 WDMA bytes sent:          0
CYCLE:   3044500052 WDMA total latency:          0
CYCLE:   3045000052 RDMA bytes rec:          0
CYCLE:   3045000052 RDMA total latency:          0
CYCLE:   3045000052 WDMA bytes sent:          0
CYCLE:   3045000052 WDMA total latency:          0
CYCLE:   3045500052 RDMA bytes rec:          0
CYCLE:   3045500052 RDMA total latency:          0
CYCLE:   3045500052 WDMA bytes sent:          0
CYCLE:   3045500052 WDMA total latency:          0
CYCLE:   3046000052 Utilization ld q (incomplete):  0
CYCLE:   3046000052 RDMA bytes rec:          0
CYCLE:   3046000052 Utilization st q:  0
CYCLE:   3046000052 Utilization ld q:  0
CYCLE:   3046000052 Utilization:  0
CYCLE:   3046000052 Utilization ld q:  0
CYCLE:   3046000052 Utilization st q:  0
CYCLE:   3046000052 RDMA total latency:          0
CYCLE:   3046000052 Utilization st q (incomplete):  0
CYCLE:   3046000052 WDMA bytes sent:          0
CYCLE:   3046000052 Utilization ex q:  0
CYCLE:   3046000052 Utilization ex q (incomplete):  0
CYCLE:   3046000052 Utilization st q (incomplete):  0
CYCLE:   3046000052 Utilization ld q (incomplete):  0
CYCLE:   3046000052 WDMA total latency:          0
CYCLE:   3046000052 Utilization ex q:  0
CYCLE:   3046000052 Utilization:  0
CYCLE:   3046000052 Utilization ex q (incomplete):  0
CYCLE:   3046500052 RDMA bytes rec:          0
CYCLE:   3046500052 RDMA total latency:          0
CYCLE:   3046500052 WDMA bytes sent:          0
CYCLE:   3046500052 WDMA total latency:          0
CYCLE:   3047000052 RDMA bytes rec:          0
CYCLE:   3047000052 RDMA total latency:          0
CYCLE:   3047000052 WDMA bytes sent:          0
CYCLE:   3047000052 WDMA total latency:          0
CYCLE:   3047500052 RDMA bytes rec:          0
CYCLE:   3047500052 RDMA total latency:          0
CYCLE:   3047500052 WDMA bytes sent:          0
CYCLE:   3047500052 WDMA total latency:          0
CYCLE:   3048000052 Utilization ld q (incomplete):  0
CYCLE:   3048000052 RDMA bytes rec:          0
CYCLE:   3048000052 Utilization st q:  0
CYCLE:   3048000052 Utilization ld q:  0
CYCLE:   3048000052 Utilization:  0
CYCLE:   3048000052 Utilization ld q:  0
CYCLE:   3048000052 Utilization st q:  0
CYCLE:   3048000052 RDMA total latency:          0
CYCLE:   3048000052 Utilization st q (incomplete):  0
CYCLE:   3048000052 WDMA bytes sent:          0
CYCLE:   3048000052 Utilization ex q:  0
CYCLE:   3048000052 Utilization ex q (incomplete):  0
CYCLE:   3048000052 Utilization st q (incomplete):  0
CYCLE:   3048000052 Utilization ld q (incomplete):  0
CYCLE:   3048000052 WDMA total latency:          0
CYCLE:   3048000052 Utilization ex q:  0
CYCLE:   3048000052 Utilization:  0
CYCLE:   3048000052 Utilization ex q (incomplete):  0
CYCLE:   3048500052 RDMA bytes rec:          0
CYCLE:   3048500052 RDMA total latency:          0
CYCLE:   3048500052 WDMA bytes sent:          0
CYCLE:   3048500052 WDMA total latency:          0
CYCLE:   3049000052 RDMA bytes rec:          0
CYCLE:   3049000052 RDMA total latency:          0
CYCLE:   3049000052 WDMA bytes sent:          0
CYCLE:   3049000052 WDMA total latency:          0
CYCLE:   3049500052 RDMA bytes rec:          0
CYCLE:   3049500052 RDMA total latency:          0
CYCLE:   3049500052 WDMA bytes sent:          0
CYCLE:   3049500052 WDMA total latency:          0
CYCLE:   3050000052 Utilization ld q (incomplete):  0
CYCLE:   3050000052 RDMA bytes rec:          0
CYCLE:   3050000052 Utilization st q:  0
CYCLE:   3050000052 Utilization ld q:  0
CYCLE:   3050000052 Utilization:  0
CYCLE:   3050000052 Utilization ld q:  0
CYCLE:   3050000052 Utilization st q:  0
CYCLE:   3050000052 RDMA total latency:          0
CYCLE:   3050000052 Utilization st q (incomplete):  0
CYCLE:   3050000052 WDMA bytes sent:          0
CYCLE:   3050000052 Utilization ex q:  0
CYCLE:   3050000052 Utilization ex q (incomplete):  0
CYCLE:   3050000052 Utilization st q (incomplete):  0
CYCLE:   3050000052 Utilization ld q (incomplete):  0
CYCLE:   3050000052 WDMA total latency:          0
CYCLE:   3050000052 Utilization ex q:  0
CYCLE:   3050000052 Utilization:  0
CYCLE:   3050000052 Utilization ex q (incomplete):  0
CYCLE:   3050500052 RDMA bytes rec:          0
CYCLE:   3050500052 RDMA total latency:          0
CYCLE:   3050500052 WDMA bytes sent:          0
CYCLE:   3050500052 WDMA total latency:          0
CYCLE:   3051000052 RDMA bytes rec:          0
CYCLE:   3051000052 RDMA total latency:          0
CYCLE:   3051000052 WDMA bytes sent:          0
CYCLE:   3051000052 WDMA total latency:          0
CYCLE:   3051500052 RDMA bytes rec:          0
CYCLE:   3051500052 RDMA total latency:          0
CYCLE:   3051500052 WDMA bytes sent:          0
CYCLE:   3051500052 WDMA total latency:          0
CYCLE:   3052000052 Utilization ld q (incomplete):  0
CYCLE:   3052000052 RDMA bytes rec:          0
CYCLE:   3052000052 Utilization st q:  0
CYCLE:   3052000052 Utilization ld q:  0
CYCLE:   3052000052 Utilization:  0
CYCLE:   3052000052 Utilization ld q:  0
CYCLE:   3052000052 Utilization st q:  0
CYCLE:   3052000052 RDMA total latency:          0
CYCLE:   3052000052 Utilization st q (incomplete):  0
CYCLE:   3052000052 WDMA bytes sent:          0
CYCLE:   3052000052 Utilization ex q:  0
CYCLE:   3052000052 Utilization ex q (incomplete):  0
CYCLE:   3052000052 Utilization st q (incomplete):  0
CYCLE:   3052000052 Utilization ld q (incomplete):  0
CYCLE:   3052000052 WDMA total latency:          0
CYCLE:   3052000052 Utilization ex q:  0
CYCLE:   3052000052 Utilization:  0
CYCLE:   3052000052 Utilization ex q (incomplete):  0
CYCLE:   3052500052 RDMA bytes rec:          0
CYCLE:   3052500052 RDMA total latency:          0
CYCLE:   3052500052 WDMA bytes sent:          0
CYCLE:   3052500052 WDMA total latency:          0
CYCLE:   3053000052 RDMA bytes rec:          0
CYCLE:   3053000052 RDMA total latency:          0
CYCLE:   3053000052 WDMA bytes sent:          0
CYCLE:   3053000052 WDMA total latency:          0
CYCLE:   3053500052 RDMA bytes rec:          0
CYCLE:   3053500052 RDMA total latency:          0
CYCLE:   3053500052 WDMA bytes sent:          0
CYCLE:   3053500052 WDMA total latency:          0
CYCLE:   3054000052 Utilization ld q (incomplete):  0
CYCLE:   3054000052 RDMA bytes rec:          0
CYCLE:   3054000052 Utilization st q:  0
CYCLE:   3054000052 Utilization ld q:  0
CYCLE:   3054000052 Utilization:  0
CYCLE:   3054000052 Utilization ld q:  0
CYCLE:   3054000052 Utilization st q:  0
CYCLE:   3054000052 RDMA total latency:          0
CYCLE:   3054000052 Utilization st q (incomplete):  0
CYCLE:   3054000052 WDMA bytes sent:          0
CYCLE:   3054000052 Utilization ex q:  0
CYCLE:   3054000052 Utilization ex q (incomplete):  0
CYCLE:   3054000052 Utilization st q (incomplete):  0
CYCLE:   3054000052 Utilization ld q (incomplete):  0
CYCLE:   3054000052 WDMA total latency:          0
CYCLE:   3054000052 Utilization ex q:  0
CYCLE:   3054000052 Utilization:  0
CYCLE:   3054000052 Utilization ex q (incomplete):  0
CYCLE:   3054500052 RDMA bytes rec:          0
CYCLE:   3054500052 RDMA total latency:          0
CYCLE:   3054500052 WDMA bytes sent:          0
CYCLE:   3054500052 WDMA total latency:          0
CYCLE:   3055000052 RDMA bytes rec:          0
CYCLE:   3055000052 RDMA total latency:          0
CYCLE:   3055000052 WDMA bytes sent:          0
CYCLE:   3055000052 WDMA total latency:          0
CYCLE:   3055500052 RDMA bytes rec:          0
CYCLE:   3055500052 RDMA total latency:          0
CYCLE:   3055500052 WDMA bytes sent:          0
CYCLE:   3055500052 WDMA total latency:          0
CYCLE:   3056000052 Utilization ld q (incomplete):  0
CYCLE:   3056000052 RDMA bytes rec:          0
CYCLE:   3056000052 Utilization st q:  0
CYCLE:   3056000052 Utilization ld q:  0
CYCLE:   3056000052 Utilization:  0
CYCLE:   3056000052 Utilization ld q:  0
CYCLE:   3056000052 Utilization st q:  0
CYCLE:   3056000052 RDMA total latency:          0
CYCLE:   3056000052 Utilization st q (incomplete):  0
CYCLE:   3056000052 WDMA bytes sent:          0
CYCLE:   3056000052 Utilization ex q:  0
CYCLE:   3056000052 Utilization ex q (incomplete):  0
CYCLE:   3056000052 Utilization st q (incomplete):  0
CYCLE:   3056000052 Utilization ld q (incomplete):  0
CYCLE:   3056000052 WDMA total latency:          0
CYCLE:   3056000052 Utilization ex q:  0
CYCLE:   3056000052 Utilization:  0
CYCLE:   3056000052 Utilization ex q (incomplete):  0
CYCLE:   3056500052 RDMA bytes rec:          0
CYCLE:   3056500052 RDMA total latency:          0
CYCLE:   3056500052 WDMA bytes sent:          0
CYCLE:   3056500052 WDMA total latency:          0
CYCLE:   3057000052 RDMA bytes rec:          0
CYCLE:   3057000052 RDMA total latency:          0
CYCLE:   3057000052 WDMA bytes sent:          0
CYCLE:   3057000052 WDMA total latency:          0
CYCLE:   3057500052 RDMA bytes rec:          0
CYCLE:   3057500052 RDMA total latency:          0
CYCLE:   3057500052 WDMA bytes sent:          0
CYCLE:   3057500052 WDMA total latency:          0
CYCLE:   3058000052 Utilization ld q (incomplete):  0
CYCLE:   3058000052 RDMA bytes rec:          0
CYCLE:   3058000052 Utilization st q:  0
CYCLE:   3058000052 Utilization ld q:  0
CYCLE:   3058000052 Utilization:  0
CYCLE:   3058000052 Utilization ld q:  0
CYCLE:   3058000052 Utilization st q:  0
CYCLE:   3058000052 RDMA total latency:          0
CYCLE:   3058000052 Utilization st q (incomplete):  0
CYCLE:   3058000052 WDMA bytes sent:          0
CYCLE:   3058000052 Utilization ex q:  0
CYCLE:   3058000052 Utilization ex q (incomplete):  0
CYCLE:   3058000052 Utilization st q (incomplete):  0
CYCLE:   3058000052 Utilization ld q (incomplete):  0
CYCLE:   3058000052 WDMA total latency:          0
CYCLE:   3058000052 Utilization ex q:  0
CYCLE:   3058000052 Utilization:  0
CYCLE:   3058000052 Utilization ex q (incomplete):  0
CYCLE:   3058500052 RDMA bytes rec:          0
CYCLE:   3058500052 RDMA total latency:          0
CYCLE:   3058500052 WDMA bytes sent:          0
CYCLE:   3058500052 WDMA total latency:          0
CYCLE:   3059000052 RDMA bytes rec:          0
CYCLE:   3059000052 RDMA total latency:          0
CYCLE:   3059000052 WDMA bytes sent:          0
CYCLE:   3059000052 WDMA total latency:          0
CYCLE:   3059500052 RDMA bytes rec:          0
CYCLE:   3059500052 RDMA total latency:          0
CYCLE:   3059500052 WDMA bytes sent:          0
CYCLE:   3059500052 WDMA total latency:          0
CYCLE:   3060000052 Utilization ld q (incomplete):  0
CYCLE:   3060000052 RDMA bytes rec:          0
CYCLE:   3060000052 Utilization st q:  0
CYCLE:   3060000052 Utilization ld q:  0
CYCLE:   3060000052 Utilization:  0
CYCLE:   3060000052 Utilization ld q:  0
CYCLE:   3060000052 Utilization st q:  0
CYCLE:   3060000052 RDMA total latency:          0
CYCLE:   3060000052 Utilization st q (incomplete):  0
CYCLE:   3060000052 WDMA bytes sent:          0
CYCLE:   3060000052 Utilization ex q:  0
CYCLE:   3060000052 Utilization ex q (incomplete):  0
CYCLE:   3060000052 Utilization st q (incomplete):  0
CYCLE:   3060000052 Utilization ld q (incomplete):  0
CYCLE:   3060000052 WDMA total latency:          0
CYCLE:   3060000052 Utilization ex q:  0
CYCLE:   3060000052 Utilization:  0
CYCLE:   3060000052 Utilization ex q (incomplete):  0
CYCLE:   3060500052 RDMA bytes rec:          0
CYCLE:   3060500052 RDMA total latency:          0
CYCLE:   3060500052 WDMA bytes sent:          0
CYCLE:   3060500052 WDMA total latency:          0
CYCLE:   3061000052 RDMA bytes rec:          0
CYCLE:   3061000052 RDMA total latency:          0
CYCLE:   3061000052 WDMA bytes sent:          0
CYCLE:   3061000052 WDMA total latency:          0
CYCLE:   3061500052 RDMA bytes rec:          0
CYCLE:   3061500052 RDMA total latency:          0
CYCLE:   3061500052 WDMA bytes sent:          0
CYCLE:   3061500052 WDMA total latency:          0
CYCLE:   3062000052 Utilization ld q (incomplete):  0
CYCLE:   3062000052 RDMA bytes rec:          0
CYCLE:   3062000052 Utilization st q:  0
CYCLE:   3062000052 Utilization ld q:  0
CYCLE:   3062000052 Utilization:  0
CYCLE:   3062000052 Utilization ld q:  0
CYCLE:   3062000052 Utilization st q:  0
CYCLE:   3062000052 RDMA total latency:          0
CYCLE:   3062000052 Utilization st q (incomplete):  0
CYCLE:   3062000052 WDMA bytes sent:          0
CYCLE:   3062000052 Utilization ex q:  0
CYCLE:   3062000052 Utilization ex q (incomplete):  0
CYCLE:   3062000052 Utilization st q (incomplete):  0
CYCLE:   3062000052 Utilization ld q (incomplete):  0
CYCLE:   3062000052 WDMA total latency:          0
CYCLE:   3062000052 Utilization ex q:  0
CYCLE:   3062000052 Utilization:  0
CYCLE:   3062000052 Utilization ex q (incomplete):  0
CYCLE:   3062500052 RDMA bytes rec:          0
CYCLE:   3062500052 RDMA total latency:          0
CYCLE:   3062500052 WDMA bytes sent:          0
CYCLE:   3062500052 WDMA total latency:          0
CYCLE:   3063000052 RDMA bytes rec:          0
CYCLE:   3063000052 RDMA total latency:          0
CYCLE:   3063000052 WDMA bytes sent:          0
CYCLE:   3063000052 WDMA total latency:          0
CYCLE:   3063500052 RDMA bytes rec:          0
CYCLE:   3063500052 RDMA total latency:          0
CYCLE:   3063500052 WDMA bytes sent:          0
CYCLE:   3063500052 WDMA total latency:          0
CYCLE:   3064000052 Utilization ld q (incomplete):  0
CYCLE:   3064000052 RDMA bytes rec:          0
CYCLE:   3064000052 Utilization st q:  0
CYCLE:   3064000052 Utilization ld q:  0
CYCLE:   3064000052 Utilization:  0
CYCLE:   3064000052 Utilization ld q:  0
CYCLE:   3064000052 Utilization st q:  0
CYCLE:   3064000052 RDMA total latency:          0
CYCLE:   3064000052 Utilization st q (incomplete):  0
CYCLE:   3064000052 WDMA bytes sent:          0
CYCLE:   3064000052 Utilization ex q:  0
CYCLE:   3064000052 Utilization ex q (incomplete):  0
CYCLE:   3064000052 Utilization st q (incomplete):  0
CYCLE:   3064000052 Utilization ld q (incomplete):  0
CYCLE:   3064000052 WDMA total latency:          0
CYCLE:   3064000052 Utilization ex q:  0
CYCLE:   3064000052 Utilization:  0
CYCLE:   3064000052 Utilization ex q (incomplete):  0
CYCLE:   3064500052 RDMA bytes rec:          0
CYCLE:   3064500052 RDMA total latency:          0
CYCLE:   3064500052 WDMA bytes sent:          0
CYCLE:   3064500052 WDMA total latency:          0
CYCLE:   3065000052 RDMA bytes rec:          0
CYCLE:   3065000052 RDMA total latency:          0
CYCLE:   3065000052 WDMA bytes sent:          0
CYCLE:   3065000052 WDMA total latency:          0
CYCLE:   3065500052 RDMA bytes rec:          0
CYCLE:   3065500052 RDMA total latency:          0
CYCLE:   3065500052 WDMA bytes sent:          0
CYCLE:   3065500052 WDMA total latency:          0
CYCLE:   3066000052 Utilization ld q (incomplete):  0
CYCLE:   3066000052 RDMA bytes rec:          0
CYCLE:   3066000052 Utilization st q:  0
CYCLE:   3066000052 Utilization ld q:  0
CYCLE:   3066000052 Utilization:  0
CYCLE:   3066000052 Utilization ld q:  0
CYCLE:   3066000052 Utilization st q:  0
CYCLE:   3066000052 RDMA total latency:          0
CYCLE:   3066000052 Utilization st q (incomplete):  0
CYCLE:   3066000052 WDMA bytes sent:          0
CYCLE:   3066000052 Utilization ex q:  0
CYCLE:   3066000052 Utilization ex q (incomplete):  0
CYCLE:   3066000052 Utilization st q (incomplete):  0
CYCLE:   3066000052 Utilization ld q (incomplete):  0
CYCLE:   3066000052 WDMA total latency:          0
CYCLE:   3066000052 Utilization ex q:  0
CYCLE:   3066000052 Utilization:  0
CYCLE:   3066000052 Utilization ex q (incomplete):  0
CYCLE:   3066500052 RDMA bytes rec:          0
CYCLE:   3066500052 RDMA total latency:          0
CYCLE:   3066500052 WDMA bytes sent:          0
CYCLE:   3066500052 WDMA total latency:          0
CYCLE:   3067000052 RDMA bytes rec:          0
CYCLE:   3067000052 RDMA total latency:          0
CYCLE:   3067000052 WDMA bytes sent:          0
CYCLE:   3067000052 WDMA total latency:          0
CYCLE:   3067500052 RDMA bytes rec:          0
CYCLE:   3067500052 RDMA total latency:          0
CYCLE:   3067500052 WDMA bytes sent:          0
CYCLE:   3067500052 WDMA total latency:          0
CYCLE:   3068000052 Utilization ld q (incomplete):  0
CYCLE:   3068000052 RDMA bytes rec:          0
CYCLE:   3068000052 Utilization st q:  0
CYCLE:   3068000052 Utilization ld q:  0
CYCLE:   3068000052 Utilization:  0
CYCLE:   3068000052 Utilization ld q:  0
CYCLE:   3068000052 Utilization st q:  0
CYCLE:   3068000052 RDMA total latency:          0
CYCLE:   3068000052 Utilization st q (incomplete):  0
CYCLE:   3068000052 WDMA bytes sent:          0
CYCLE:   3068000052 Utilization ex q:  0
CYCLE:   3068000052 Utilization ex q (incomplete):  0
CYCLE:   3068000052 Utilization st q (incomplete):  0
CYCLE:   3068000052 Utilization ld q (incomplete):  0
CYCLE:   3068000052 WDMA total latency:          0
CYCLE:   3068000052 Utilization ex q:  0
CYCLE:   3068000052 Utilization:  0
CYCLE:   3068000052 Utilization ex q (incomplete):  0
CYCLE:   3068500052 RDMA bytes rec:          0
CYCLE:   3068500052 RDMA total latency:          0
CYCLE:   3068500052 WDMA bytes sent:          0
CYCLE:   3068500052 WDMA total latency:          0
CYCLE:   3069000052 RDMA bytes rec:          0
CYCLE:   3069000052 RDMA total latency:          0
CYCLE:   3069000052 WDMA bytes sent:          0
CYCLE:   3069000052 WDMA total latency:          0
CYCLE:   3069500052 RDMA bytes rec:          0
CYCLE:   3069500052 RDMA total latency:          0
CYCLE:   3069500052 WDMA bytes sent:          0
CYCLE:   3069500052 WDMA total latency:          0
CYCLE:   3070000052 Utilization ld q (incomplete):  0
CYCLE:   3070000052 RDMA bytes rec:          0
CYCLE:   3070000052 Utilization st q:  0
CYCLE:   3070000052 Utilization ld q:  0
CYCLE:   3070000052 Utilization:  0
CYCLE:   3070000052 Utilization ld q:  0
CYCLE:   3070000052 Utilization st q:  0
CYCLE:   3070000052 RDMA total latency:          0
CYCLE:   3070000052 Utilization st q (incomplete):  0
CYCLE:   3070000052 WDMA bytes sent:          0
CYCLE:   3070000052 Utilization ex q:  0
CYCLE:   3070000052 Utilization ex q (incomplete):  0
CYCLE:   3070000052 Utilization st q (incomplete):  0
CYCLE:   3070000052 Utilization ld q (incomplete):  0
CYCLE:   3070000052 WDMA total latency:          0
CYCLE:   3070000052 Utilization ex q:  0
CYCLE:   3070000052 Utilization:  0
CYCLE:   3070000052 Utilization ex q (incomplete):  0
CYCLE:   3070500052 RDMA bytes rec:          0
CYCLE:   3070500052 RDMA total latency:          0
CYCLE:   3070500052 WDMA bytes sent:          0
CYCLE:   3070500052 WDMA total latency:          0
CYCLE:   3071000052 RDMA bytes rec:          0
CYCLE:   3071000052 RDMA total latency:          0
CYCLE:   3071000052 WDMA bytes sent:          0
CYCLE:   3071000052 WDMA total latency:          0
CYCLE:   3071500052 RDMA bytes rec:          0
CYCLE:   3071500052 RDMA total latency:          0
CYCLE:   3071500052 WDMA bytes sent:          0
CYCLE:   3071500052 WDMA total latency:          0
CYCLE:   3072000052 Utilization ld q (incomplete):  0
CYCLE:   3072000052 RDMA bytes rec:          0
CYCLE:   3072000052 Utilization st q:  0
CYCLE:   3072000052 Utilization ld q:  0
CYCLE:   3072000052 Utilization:  0
CYCLE:   3072000052 Utilization ld q:  0
CYCLE:   3072000052 Utilization st q:  0
CYCLE:   3072000052 RDMA total latency:          0
CYCLE:   3072000052 Utilization st q (incomplete):  0
CYCLE:   3072000052 WDMA bytes sent:          0
CYCLE:   3072000052 Utilization ex q:  0
CYCLE:   3072000052 Utilization ex q (incomplete):  0
CYCLE:   3072000052 Utilization st q (incomplete):  0
CYCLE:   3072000052 Utilization ld q (incomplete):  0
CYCLE:   3072000052 WDMA total latency:          0
CYCLE:   3072000052 Utilization ex q:  0
CYCLE:   3072000052 Utilization:  0
CYCLE:   3072000052 Utilization ex q (incomplete):  0
CYCLE:   3072500052 RDMA bytes rec:          0
CYCLE:   3072500052 RDMA total latency:          0
CYCLE:   3072500052 WDMA bytes sent:          0
CYCLE:   3072500052 WDMA total latency:          0
CYCLE:   3073000052 RDMA bytes rec:          0
CYCLE:   3073000052 RDMA total latency:          0
CYCLE:   3073000052 WDMA bytes sent:          0
CYCLE:   3073000052 WDMA total latency:          0
CYCLE:   3073500052 RDMA bytes rec:          0
CYCLE:   3073500052 RDMA total latency:          0
CYCLE:   3073500052 WDMA bytes sent:          0
CYCLE:   3073500052 WDMA total latency:          0
CYCLE:   3074000052 Utilization ld q (incomplete):  0
CYCLE:   3074000052 RDMA bytes rec:          0
CYCLE:   3074000052 Utilization st q:  0
CYCLE:   3074000052 Utilization ld q:  0
CYCLE:   3074000052 Utilization:  0
CYCLE:   3074000052 Utilization ld q:  0
CYCLE:   3074000052 Utilization st q:  0
CYCLE:   3074000052 RDMA total latency:          0
CYCLE:   3074000052 Utilization st q (incomplete):  0
CYCLE:   3074000052 WDMA bytes sent:          0
CYCLE:   3074000052 Utilization ex q:  0
CYCLE:   3074000052 Utilization ex q (incomplete):  0
CYCLE:   3074000052 Utilization st q (incomplete):  0
CYCLE:   3074000052 Utilization ld q (incomplete):  0
CYCLE:   3074000052 WDMA total latency:          0
CYCLE:   3074000052 Utilization ex q:  0
CYCLE:   3074000052 Utilization:  0
CYCLE:   3074000052 Utilization ex q (incomplete):  0
CYCLE:   3074500052 RDMA bytes rec:          0
CYCLE:   3074500052 RDMA total latency:          0
CYCLE:   3074500052 WDMA bytes sent:          0
CYCLE:   3074500052 WDMA total latency:          0
CYCLE:   3075000052 RDMA bytes rec:          0
CYCLE:   3075000052 RDMA total latency:          0
CYCLE:   3075000052 WDMA bytes sent:          0
CYCLE:   3075000052 WDMA total latency:          0
CYCLE:   3075500052 RDMA bytes rec:          0
CYCLE:   3075500052 RDMA total latency:          0
CYCLE:   3075500052 WDMA bytes sent:          0
CYCLE:   3075500052 WDMA total latency:          0
CYCLE:   3076000052 Utilization ld q (incomplete):  0
CYCLE:   3076000052 RDMA bytes rec:          0
CYCLE:   3076000052 Utilization st q:  0
CYCLE:   3076000052 Utilization ld q:  0
CYCLE:   3076000052 Utilization:  0
CYCLE:   3076000052 Utilization ld q:  0
CYCLE:   3076000052 Utilization st q:  0
CYCLE:   3076000052 RDMA total latency:          0
CYCLE:   3076000052 Utilization st q (incomplete):  0
CYCLE:   3076000052 WDMA bytes sent:          0
CYCLE:   3076000052 Utilization ex q:  0
CYCLE:   3076000052 Utilization ex q (incomplete):  0
CYCLE:   3076000052 Utilization st q (incomplete):  0
CYCLE:   3076000052 Utilization ld q (incomplete):  0
CYCLE:   3076000052 WDMA total latency:          0
CYCLE:   3076000052 Utilization ex q:  0
CYCLE:   3076000052 Utilization:  0
CYCLE:   3076000052 Utilization ex q (incomplete):  0
CYCLE:   3076500052 RDMA bytes rec:          0
CYCLE:   3076500052 RDMA total latency:          0
CYCLE:   3076500052 WDMA bytes sent:          0
CYCLE:   3076500052 WDMA total latency:          0
CYCLE:   3077000052 RDMA bytes rec:          0
CYCLE:   3077000052 RDMA total latency:          0
CYCLE:   3077000052 WDMA bytes sent:          0
CYCLE:   3077000052 WDMA total latency:          0
CYCLE:   3077500052 RDMA bytes rec:          0
CYCLE:   3077500052 RDMA total latency:          0
CYCLE:   3077500052 WDMA bytes sent:          0
CYCLE:   3077500052 WDMA total latency:          0
CYCLE:   3078000052 Utilization ld q (incomplete):  0
CYCLE:   3078000052 RDMA bytes rec:          0
CYCLE:   3078000052 Utilization st q:  0
CYCLE:   3078000052 Utilization ld q:  0
CYCLE:   3078000052 Utilization:  0
CYCLE:   3078000052 Utilization ld q:  0
CYCLE:   3078000052 Utilization st q:  0
CYCLE:   3078000052 RDMA total latency:          0
CYCLE:   3078000052 Utilization st q (incomplete):  0
CYCLE:   3078000052 WDMA bytes sent:          0
CYCLE:   3078000052 Utilization ex q:  0
CYCLE:   3078000052 Utilization ex q (incomplete):  0
CYCLE:   3078000052 Utilization st q (incomplete):  0
CYCLE:   3078000052 Utilization ld q (incomplete):  0
CYCLE:   3078000052 WDMA total latency:          0
CYCLE:   3078000052 Utilization ex q:  0
CYCLE:   3078000052 Utilization:  0
CYCLE:   3078000052 Utilization ex q (incomplete):  0
CYCLE:   3078500052 RDMA bytes rec:          0
CYCLE:   3078500052 RDMA total latency:          0
CYCLE:   3078500052 WDMA bytes sent:          0
CYCLE:   3078500052 WDMA total latency:          0
CYCLE:   3079000052 RDMA bytes rec:          0
CYCLE:   3079000052 RDMA total latency:          0
CYCLE:   3079000052 WDMA bytes sent:          0
CYCLE:   3079000052 WDMA total latency:          0
CYCLE:   3079500052 RDMA bytes rec:          0
CYCLE:   3079500052 RDMA total latency:          0
CYCLE:   3079500052 WDMA bytes sent:          0
CYCLE:   3079500052 WDMA total latency:          0
CYCLE:   3080000052 Utilization ld q (incomplete):  0
CYCLE:   3080000052 RDMA bytes rec:          0
CYCLE:   3080000052 Utilization st q:  0
CYCLE:   3080000052 Utilization ld q:  0
CYCLE:   3080000052 Utilization:  0
CYCLE:   3080000052 Utilization ld q:  0
CYCLE:   3080000052 Utilization st q:  0
CYCLE:   3080000052 RDMA total latency:          0
CYCLE:   3080000052 Utilization st q (incomplete):  0
CYCLE:   3080000052 WDMA bytes sent:          0
CYCLE:   3080000052 Utilization ex q:  0
CYCLE:   3080000052 Utilization ex q (incomplete):  0
CYCLE:   3080000052 Utilization st q (incomplete):  0
CYCLE:   3080000052 Utilization ld q (incomplete):  0
CYCLE:   3080000052 WDMA total latency:          0
CYCLE:   3080000052 Utilization ex q:  0
CYCLE:   3080000052 Utilization:  0
CYCLE:   3080000052 Utilization ex q (incomplete):  0
CYCLE:   3080500052 RDMA bytes rec:          0
CYCLE:   3080500052 RDMA total latency:          0
CYCLE:   3080500052 WDMA bytes sent:          0
CYCLE:   3080500052 WDMA total latency:          0
CYCLE:   3081000052 RDMA bytes rec:          0
CYCLE:   3081000052 RDMA total latency:          0
CYCLE:   3081000052 WDMA bytes sent:          0
CYCLE:   3081000052 WDMA total latency:          0
CYCLE:   3081500052 RDMA bytes rec:          0
CYCLE:   3081500052 RDMA total latency:          0
CYCLE:   3081500052 WDMA bytes sent:          0
CYCLE:   3081500052 WDMA total latency:          0
CYCLE:   3082000052 Utilization ld q (incomplete):  0
CYCLE:   3082000052 RDMA bytes rec:          0
CYCLE:   3082000052 Utilization st q:  0
CYCLE:   3082000052 Utilization ld q:  0
CYCLE:   3082000052 Utilization:  0
CYCLE:   3082000052 Utilization ld q:  0
CYCLE:   3082000052 Utilization st q:  0
CYCLE:   3082000052 RDMA total latency:          0
CYCLE:   3082000052 Utilization st q (incomplete):  0
CYCLE:   3082000052 WDMA bytes sent:          0
CYCLE:   3082000052 Utilization ex q:  0
CYCLE:   3082000052 Utilization ex q (incomplete):  0
CYCLE:   3082000052 Utilization st q (incomplete):  0
CYCLE:   3082000052 Utilization ld q (incomplete):  0
CYCLE:   3082000052 WDMA total latency:          0
CYCLE:   3082000052 Utilization ex q:  0
CYCLE:   3082000052 Utilization:  0
CYCLE:   3082000052 Utilization ex q (incomplete):  0
CYCLE:   3082500052 RDMA bytes rec:          0
CYCLE:   3082500052 RDMA total latency:          0
CYCLE:   3082500052 WDMA bytes sent:          0
CYCLE:   3082500052 WDMA total latency:          0
CYCLE:   3083000052 RDMA bytes rec:          0
CYCLE:   3083000052 RDMA total latency:          0
CYCLE:   3083000052 WDMA bytes sent:          0
CYCLE:   3083000052 WDMA total latency:          0
CYCLE:   3083500052 RDMA bytes rec:          0
CYCLE:   3083500052 RDMA total latency:          0
CYCLE:   3083500052 WDMA bytes sent:          0
CYCLE:   3083500052 WDMA total latency:          0
CYCLE:   3084000052 Utilization ld q (incomplete):  0
CYCLE:   3084000052 RDMA bytes rec:          0
CYCLE:   3084000052 Utilization st q:  0
CYCLE:   3084000052 Utilization ld q:  0
CYCLE:   3084000052 Utilization:  0
CYCLE:   3084000052 Utilization ld q:  0
CYCLE:   3084000052 Utilization st q:  0
CYCLE:   3084000052 RDMA total latency:          0
CYCLE:   3084000052 Utilization st q (incomplete):  0
CYCLE:   3084000052 WDMA bytes sent:          0
CYCLE:   3084000052 Utilization ex q:  0
CYCLE:   3084000052 Utilization ex q (incomplete):  0
CYCLE:   3084000052 Utilization st q (incomplete):  0
CYCLE:   3084000052 Utilization ld q (incomplete):  0
CYCLE:   3084000052 WDMA total latency:          0
CYCLE:   3084000052 Utilization ex q:  0
CYCLE:   3084000052 Utilization:  0
CYCLE:   3084000052 Utilization ex q (incomplete):  0
CYCLE:   3084500052 RDMA bytes rec:          0
CYCLE:   3084500052 RDMA total latency:          0
CYCLE:   3084500052 WDMA bytes sent:          0
CYCLE:   3084500052 WDMA total latency:          0
CYCLE:   3085000052 RDMA bytes rec:          0
CYCLE:   3085000052 RDMA total latency:          0
CYCLE:   3085000052 WDMA bytes sent:          0
CYCLE:   3085000052 WDMA total latency:          0
CYCLE:   3085500052 RDMA bytes rec:          0
CYCLE:   3085500052 RDMA total latency:          0
CYCLE:   3085500052 WDMA bytes sent:          0
CYCLE:   3085500052 WDMA total latency:          0
CYCLE:   3086000052 Utilization ld q (incomplete):  0
CYCLE:   3086000052 RDMA bytes rec:          0
CYCLE:   3086000052 Utilization st q:  0
CYCLE:   3086000052 Utilization ld q:  0
CYCLE:   3086000052 Utilization:  0
CYCLE:   3086000052 Utilization ld q:  0
CYCLE:   3086000052 Utilization st q:  0
CYCLE:   3086000052 RDMA total latency:          0
CYCLE:   3086000052 Utilization st q (incomplete):  0
CYCLE:   3086000052 WDMA bytes sent:          0
CYCLE:   3086000052 Utilization ex q:  0
CYCLE:   3086000052 Utilization ex q (incomplete):  0
CYCLE:   3086000052 Utilization st q (incomplete):  0
CYCLE:   3086000052 Utilization ld q (incomplete):  0
CYCLE:   3086000052 WDMA total latency:          0
CYCLE:   3086000052 Utilization ex q:  0
CYCLE:   3086000052 Utilization:  0
CYCLE:   3086000052 Utilization ex q (incomplete):  0
CYCLE:   3086500052 RDMA bytes rec:          0
CYCLE:   3086500052 RDMA total latency:          0
CYCLE:   3086500052 WDMA bytes sent:          0
CYCLE:   3086500052 WDMA total latency:          0
CYCLE:   3087000052 RDMA bytes rec:          0
CYCLE:   3087000052 RDMA total latency:          0
CYCLE:   3087000052 WDMA bytes sent:          0
CYCLE:   3087000052 WDMA total latency:          0
CYCLE:   3087500052 RDMA bytes rec:          0
CYCLE:   3087500052 RDMA total latency:          0
CYCLE:   3087500052 WDMA bytes sent:          0
CYCLE:   3087500052 WDMA total latency:          0
CYCLE:   3088000052 Utilization ld q (incomplete):  0
CYCLE:   3088000052 RDMA bytes rec:          0
CYCLE:   3088000052 Utilization st q:  0
CYCLE:   3088000052 Utilization ld q:  0
CYCLE:   3088000052 Utilization:  0
CYCLE:   3088000052 Utilization ld q:  0
CYCLE:   3088000052 Utilization st q:  0
CYCLE:   3088000052 RDMA total latency:          0
CYCLE:   3088000052 Utilization st q (incomplete):  0
CYCLE:   3088000052 WDMA bytes sent:          0
CYCLE:   3088000052 Utilization ex q:  0
CYCLE:   3088000052 Utilization ex q (incomplete):  0
CYCLE:   3088000052 Utilization st q (incomplete):  0
CYCLE:   3088000052 Utilization ld q (incomplete):  0
CYCLE:   3088000052 WDMA total latency:          0
CYCLE:   3088000052 Utilization ex q:  0
CYCLE:   3088000052 Utilization:  0
CYCLE:   3088000052 Utilization ex q (incomplete):  0
CYCLE:   3088500052 RDMA bytes rec:          0
CYCLE:   3088500052 RDMA total latency:          0
CYCLE:   3088500052 WDMA bytes sent:          0
CYCLE:   3088500052 WDMA total latency:          0
CYCLE:   3089000052 RDMA bytes rec:          0
CYCLE:   3089000052 RDMA total latency:          0
CYCLE:   3089000052 WDMA bytes sent:          0
CYCLE:   3089000052 WDMA total latency:          0
CYCLE:   3089500052 RDMA bytes rec:          0
CYCLE:   3089500052 RDMA total latency:          0
CYCLE:   3089500052 WDMA bytes sent:          0
CYCLE:   3089500052 WDMA total latency:          0
CYCLE:   3090000052 Utilization ld q (incomplete):  0
CYCLE:   3090000052 RDMA bytes rec:          0
CYCLE:   3090000052 Utilization st q:  0
CYCLE:   3090000052 Utilization ld q:  0
CYCLE:   3090000052 Utilization:  0
CYCLE:   3090000052 Utilization ld q:  0
CYCLE:   3090000052 Utilization st q:  0
CYCLE:   3090000052 RDMA total latency:          0
CYCLE:   3090000052 Utilization st q (incomplete):  0
CYCLE:   3090000052 WDMA bytes sent:          0
CYCLE:   3090000052 Utilization ex q:  0
CYCLE:   3090000052 Utilization ex q (incomplete):  0
CYCLE:   3090000052 Utilization st q (incomplete):  0
CYCLE:   3090000052 Utilization ld q (incomplete):  0
CYCLE:   3090000052 WDMA total latency:          0
CYCLE:   3090000052 Utilization ex q:  0
CYCLE:   3090000052 Utilization:  0
CYCLE:   3090000052 Utilization ex q (incomplete):  0
CYCLE:   3090500052 RDMA bytes rec:          0
CYCLE:   3090500052 RDMA total latency:          0
CYCLE:   3090500052 WDMA bytes sent:          0
CYCLE:   3090500052 WDMA total latency:          0
CYCLE:   3091000052 RDMA bytes rec:          0
CYCLE:   3091000052 RDMA total latency:          0
CYCLE:   3091000052 WDMA bytes sent:          0
CYCLE:   3091000052 WDMA total latency:          0
CYCLE:   3091500052 RDMA bytes rec:          0
CYCLE:   3091500052 RDMA total latency:          0
CYCLE:   3091500052 WDMA bytes sent:          0
CYCLE:   3091500052 WDMA total latency:          0
CYCLE:   3092000052 Utilization ld q (incomplete):  0
CYCLE:   3092000052 RDMA bytes rec:          0
CYCLE:   3092000052 Utilization st q:  0
CYCLE:   3092000052 Utilization ld q:  0
CYCLE:   3092000052 Utilization:  0
CYCLE:   3092000052 Utilization ld q:  0
CYCLE:   3092000052 Utilization st q:  0
CYCLE:   3092000052 RDMA total latency:          0
CYCLE:   3092000052 Utilization st q (incomplete):  0
CYCLE:   3092000052 WDMA bytes sent:          0
CYCLE:   3092000052 Utilization ex q:  0
CYCLE:   3092000052 Utilization ex q (incomplete):  0
CYCLE:   3092000052 Utilization st q (incomplete):  0
CYCLE:   3092000052 Utilization ld q (incomplete):  0
CYCLE:   3092000052 WDMA total latency:          0
CYCLE:   3092000052 Utilization ex q:  0
CYCLE:   3092000052 Utilization:  0
CYCLE:   3092000052 Utilization ex q (incomplete):  0
CYCLE:   3092500052 RDMA bytes rec:          0
CYCLE:   3092500052 RDMA total latency:          0
CYCLE:   3092500052 WDMA bytes sent:          0
CYCLE:   3092500052 WDMA total latency:          0
CYCLE:   3093000052 RDMA bytes rec:          0
CYCLE:   3093000052 RDMA total latency:          0
CYCLE:   3093000052 WDMA bytes sent:          0
CYCLE:   3093000052 WDMA total latency:          0
CYCLE:   3093500052 RDMA bytes rec:          0
CYCLE:   3093500052 RDMA total latency:          0
CYCLE:   3093500052 WDMA bytes sent:          0
CYCLE:   3093500052 WDMA total latency:          0
CYCLE:   3094000052 Utilization ld q (incomplete):  0
CYCLE:   3094000052 RDMA bytes rec:          0
CYCLE:   3094000052 Utilization st q:  0
CYCLE:   3094000052 Utilization ld q:  0
CYCLE:   3094000052 Utilization:  0
CYCLE:   3094000052 Utilization ld q:  0
CYCLE:   3094000052 Utilization st q:  0
CYCLE:   3094000052 RDMA total latency:          0
CYCLE:   3094000052 Utilization st q (incomplete):  0
CYCLE:   3094000052 WDMA bytes sent:          0
CYCLE:   3094000052 Utilization ex q:  0
CYCLE:   3094000052 Utilization ex q (incomplete):  0
CYCLE:   3094000052 Utilization st q (incomplete):  0
CYCLE:   3094000052 Utilization ld q (incomplete):  0
CYCLE:   3094000052 WDMA total latency:          0
CYCLE:   3094000052 Utilization ex q:  0
CYCLE:   3094000052 Utilization:  0
CYCLE:   3094000052 Utilization ex q (incomplete):  0
CYCLE:   3094500052 RDMA bytes rec:          0
CYCLE:   3094500052 RDMA total latency:          0
CYCLE:   3094500052 WDMA bytes sent:          0
CYCLE:   3094500052 WDMA total latency:          0
CYCLE:   3095000052 RDMA bytes rec:          0
CYCLE:   3095000052 RDMA total latency:          0
CYCLE:   3095000052 WDMA bytes sent:          0
CYCLE:   3095000052 WDMA total latency:          0
CYCLE:   3095500052 RDMA bytes rec:          0
CYCLE:   3095500052 RDMA total latency:          0
CYCLE:   3095500052 WDMA bytes sent:          0
CYCLE:   3095500052 WDMA total latency:          0
CYCLE:   3096000052 Utilization ld q (incomplete):  0
CYCLE:   3096000052 RDMA bytes rec:          0
CYCLE:   3096000052 Utilization st q:  0
CYCLE:   3096000052 Utilization ld q:  0
CYCLE:   3096000052 Utilization:  0
CYCLE:   3096000052 Utilization ld q:  0
CYCLE:   3096000052 Utilization st q:  0
CYCLE:   3096000052 RDMA total latency:          0
CYCLE:   3096000052 Utilization st q (incomplete):  0
CYCLE:   3096000052 WDMA bytes sent:          0
CYCLE:   3096000052 Utilization ex q:  0
CYCLE:   3096000052 Utilization ex q (incomplete):  0
CYCLE:   3096000052 Utilization st q (incomplete):  0
CYCLE:   3096000052 Utilization ld q (incomplete):  0
CYCLE:   3096000052 WDMA total latency:          0
CYCLE:   3096000052 Utilization ex q:  0
CYCLE:   3096000052 Utilization:  0
CYCLE:   3096000052 Utilization ex q (incomplete):  0
CYCLE:   3096500052 RDMA bytes rec:          0
CYCLE:   3096500052 RDMA total latency:          0
CYCLE:   3096500052 WDMA bytes sent:          0
CYCLE:   3096500052 WDMA total latency:          0
CYCLE:   3097000052 RDMA bytes rec:          0
CYCLE:   3097000052 RDMA total latency:          0
CYCLE:   3097000052 WDMA bytes sent:          0
CYCLE:   3097000052 WDMA total latency:          0
CYCLE:   3097500052 RDMA bytes rec:          0
CYCLE:   3097500052 RDMA total latency:          0
CYCLE:   3097500052 WDMA bytes sent:          0
CYCLE:   3097500052 WDMA total latency:          0
CYCLE:   3098000052 Utilization ld q (incomplete):  0
CYCLE:   3098000052 RDMA bytes rec:          0
CYCLE:   3098000052 Utilization st q:  0
CYCLE:   3098000052 Utilization ld q:  0
CYCLE:   3098000052 Utilization:  0
CYCLE:   3098000052 Utilization ld q:  0
CYCLE:   3098000052 Utilization st q:  0
CYCLE:   3098000052 RDMA total latency:          0
CYCLE:   3098000052 Utilization st q (incomplete):  0
CYCLE:   3098000052 WDMA bytes sent:          0
CYCLE:   3098000052 Utilization ex q:  0
CYCLE:   3098000052 Utilization ex q (incomplete):  0
CYCLE:   3098000052 Utilization st q (incomplete):  0
CYCLE:   3098000052 Utilization ld q (incomplete):  0
CYCLE:   3098000052 WDMA total latency:          0
CYCLE:   3098000052 Utilization ex q:  0
CYCLE:   3098000052 Utilization:  0
CYCLE:   3098000052 Utilization ex q (incomplete):  0
CYCLE:   3098500052 RDMA bytes rec:          0
CYCLE:   3098500052 RDMA total latency:          0
CYCLE:   3098500052 WDMA bytes sent:          0
CYCLE:   3098500052 WDMA total latency:          0
CYCLE:   3099000052 RDMA bytes rec:          0
CYCLE:   3099000052 RDMA total latency:          0
CYCLE:   3099000052 WDMA bytes sent:          0
CYCLE:   3099000052 WDMA total latency:          0
CYCLE:   3099500052 RDMA bytes rec:          0
CYCLE:   3099500052 RDMA total latency:          0
CYCLE:   3099500052 WDMA bytes sent:          0
CYCLE:   3099500052 WDMA total latency:          0
CYCLE:   3100000052 Utilization ld q (incomplete):  0
CYCLE:   3100000052 RDMA bytes rec:          0
CYCLE:   3100000052 Utilization st q:  0
CYCLE:   3100000052 Utilization ld q:  0
CYCLE:   3100000052 Utilization:  0
CYCLE:   3100000052 Utilization ld q:  0
CYCLE:   3100000052 Utilization st q:  0
CYCLE:   3100000052 RDMA total latency:          0
CYCLE:   3100000052 Utilization st q (incomplete):  0
CYCLE:   3100000052 WDMA bytes sent:          0
CYCLE:   3100000052 Utilization ex q:  0
CYCLE:   3100000052 Utilization ex q (incomplete):  0
CYCLE:   3100000052 Utilization st q (incomplete):  0
CYCLE:   3100000052 Utilization ld q (incomplete):  0
CYCLE:   3100000052 WDMA total latency:          0
CYCLE:   3100000052 Utilization ex q:  0
CYCLE:   3100000052 Utilization:  0
CYCLE:   3100000052 Utilization ex q (incomplete):  0
CYCLE:   3100500052 RDMA bytes rec:          0
CYCLE:   3100500052 RDMA total latency:          0
CYCLE:   3100500052 WDMA bytes sent:          0
CYCLE:   3100500052 WDMA total latency:          0
CYCLE:   3101000052 RDMA bytes rec:          0
CYCLE:   3101000052 RDMA total latency:          0
CYCLE:   3101000052 WDMA bytes sent:          0
CYCLE:   3101000052 WDMA total latency:          0
CYCLE:   3101500052 RDMA bytes rec:          0
CYCLE:   3101500052 RDMA total latency:          0
CYCLE:   3101500052 WDMA bytes sent:          0
CYCLE:   3101500052 WDMA total latency:          0
CYCLE:   3102000052 Utilization ld q (incomplete):  0
CYCLE:   3102000052 RDMA bytes rec:          0
CYCLE:   3102000052 Utilization st q:  0
CYCLE:   3102000052 Utilization ld q:  0
CYCLE:   3102000052 Utilization:  0
CYCLE:   3102000052 Utilization ld q:  0
CYCLE:   3102000052 Utilization st q:  0
CYCLE:   3102000052 RDMA total latency:          0
CYCLE:   3102000052 Utilization st q (incomplete):  0
CYCLE:   3102000052 WDMA bytes sent:          0
CYCLE:   3102000052 Utilization ex q:  0
CYCLE:   3102000052 Utilization ex q (incomplete):  0
CYCLE:   3102000052 Utilization st q (incomplete):  0
CYCLE:   3102000052 Utilization ld q (incomplete):  0
CYCLE:   3102000052 WDMA total latency:          0
CYCLE:   3102000052 Utilization ex q:  0
CYCLE:   3102000052 Utilization:  0
CYCLE:   3102000052 Utilization ex q (incomplete):  0
CYCLE:   3102500052 RDMA bytes rec:          0
CYCLE:   3102500052 RDMA total latency:          0
CYCLE:   3102500052 WDMA bytes sent:          0
CYCLE:   3102500052 WDMA total latency:          0
CYCLE:   3103000052 RDMA bytes rec:          0
CYCLE:   3103000052 RDMA total latency:          0
CYCLE:   3103000052 WDMA bytes sent:          0
CYCLE:   3103000052 WDMA total latency:          0
CYCLE:   3103500052 RDMA bytes rec:          0
CYCLE:   3103500052 RDMA total latency:          0
CYCLE:   3103500052 WDMA bytes sent:          0
CYCLE:   3103500052 WDMA total latency:          0
CYCLE:   3104000052 Utilization ld q (incomplete):  0
CYCLE:   3104000052 RDMA bytes rec:          0
CYCLE:   3104000052 Utilization st q:  0
CYCLE:   3104000052 Utilization ld q:  0
CYCLE:   3104000052 Utilization:  0
CYCLE:   3104000052 Utilization ld q:  0
CYCLE:   3104000052 Utilization st q:  0
CYCLE:   3104000052 RDMA total latency:          0
CYCLE:   3104000052 Utilization st q (incomplete):  0
CYCLE:   3104000052 WDMA bytes sent:          0
CYCLE:   3104000052 Utilization ex q:  0
CYCLE:   3104000052 Utilization ex q (incomplete):  0
CYCLE:   3104000052 Utilization st q (incomplete):  0
CYCLE:   3104000052 Utilization ld q (incomplete):  0
CYCLE:   3104000052 WDMA total latency:          0
CYCLE:   3104000052 Utilization ex q:  0
CYCLE:   3104000052 Utilization:  0
CYCLE:   3104000052 Utilization ex q (incomplete):  0
CYCLE:   3104500052 RDMA bytes rec:          0
CYCLE:   3104500052 RDMA total latency:          0
CYCLE:   3104500052 WDMA bytes sent:          0
CYCLE:   3104500052 WDMA total latency:          0
CYCLE:   3105000052 RDMA bytes rec:          0
CYCLE:   3105000052 RDMA total latency:          0
CYCLE:   3105000052 WDMA bytes sent:          0
CYCLE:   3105000052 WDMA total latency:          0
CYCLE:   3105500052 RDMA bytes rec:          0
CYCLE:   3105500052 RDMA total latency:          0
CYCLE:   3105500052 WDMA bytes sent:          0
CYCLE:   3105500052 WDMA total latency:          0
CYCLE:   3106000052 Utilization ld q (incomplete):  0
CYCLE:   3106000052 RDMA bytes rec:          0
CYCLE:   3106000052 Utilization st q:  0
CYCLE:   3106000052 Utilization ld q:  0
CYCLE:   3106000052 Utilization:  0
CYCLE:   3106000052 Utilization ld q:  0
CYCLE:   3106000052 Utilization st q:  0
CYCLE:   3106000052 RDMA total latency:          0
CYCLE:   3106000052 Utilization st q (incomplete):  0
CYCLE:   3106000052 WDMA bytes sent:          0
CYCLE:   3106000052 Utilization ex q:  0
CYCLE:   3106000052 Utilization ex q (incomplete):  0
CYCLE:   3106000052 Utilization st q (incomplete):  0
CYCLE:   3106000052 Utilization ld q (incomplete):  0
CYCLE:   3106000052 WDMA total latency:          0
CYCLE:   3106000052 Utilization ex q:  0
CYCLE:   3106000052 Utilization:  0
CYCLE:   3106000052 Utilization ex q (incomplete):  0
CYCLE:   3106500052 RDMA bytes rec:          0
CYCLE:   3106500052 RDMA total latency:          0
CYCLE:   3106500052 WDMA bytes sent:          0
CYCLE:   3106500052 WDMA total latency:          0
CYCLE:   3107000052 RDMA bytes rec:          0
CYCLE:   3107000052 RDMA total latency:          0
CYCLE:   3107000052 WDMA bytes sent:          0
CYCLE:   3107000052 WDMA total latency:          0
CYCLE:   3107500052 RDMA bytes rec:          0
CYCLE:   3107500052 RDMA total latency:          0
CYCLE:   3107500052 WDMA bytes sent:          0
CYCLE:   3107500052 WDMA total latency:          0
CYCLE:   3108000052 Utilization ld q (incomplete):  0
CYCLE:   3108000052 RDMA bytes rec:          0
CYCLE:   3108000052 Utilization st q:  0
CYCLE:   3108000052 Utilization ld q:  0
CYCLE:   3108000052 Utilization:  0
CYCLE:   3108000052 Utilization ld q:  0
CYCLE:   3108000052 Utilization st q:  0
CYCLE:   3108000052 RDMA total latency:          0
CYCLE:   3108000052 Utilization st q (incomplete):  0
CYCLE:   3108000052 WDMA bytes sent:          0
CYCLE:   3108000052 Utilization ex q:  0
CYCLE:   3108000052 Utilization ex q (incomplete):  0
CYCLE:   3108000052 Utilization st q (incomplete):  0
CYCLE:   3108000052 Utilization ld q (incomplete):  0
CYCLE:   3108000052 WDMA total latency:          0
CYCLE:   3108000052 Utilization ex q:  0
CYCLE:   3108000052 Utilization:  0
CYCLE:   3108000052 Utilization ex q (incomplete):  0
CYCLE:   3108500052 RDMA bytes rec:          0
CYCLE:   3108500052 RDMA total latency:          0
CYCLE:   3108500052 WDMA bytes sent:          0
CYCLE:   3108500052 WDMA total latency:          0
CYCLE:   3109000052 RDMA bytes rec:          0
CYCLE:   3109000052 RDMA total latency:          0
CYCLE:   3109000052 WDMA bytes sent:          0
CYCLE:   3109000052 WDMA total latency:          0
CYCLE:   3109500052 RDMA bytes rec:          0
CYCLE:   3109500052 RDMA total latency:          0
CYCLE:   3109500052 WDMA bytes sent:          0
CYCLE:   3109500052 WDMA total latency:          0
CYCLE:   3110000052 Utilization ld q (incomplete):  0
CYCLE:   3110000052 RDMA bytes rec:          0
CYCLE:   3110000052 Utilization st q:  0
CYCLE:   3110000052 Utilization ld q:  0
CYCLE:   3110000052 Utilization:  0
CYCLE:   3110000052 Utilization ld q:  0
CYCLE:   3110000052 Utilization st q:  0
CYCLE:   3110000052 RDMA total latency:          0
CYCLE:   3110000052 Utilization st q (incomplete):  0
CYCLE:   3110000052 WDMA bytes sent:          0
CYCLE:   3110000052 Utilization ex q:  0
CYCLE:   3110000052 Utilization ex q (incomplete):  0
CYCLE:   3110000052 Utilization st q (incomplete):  0
CYCLE:   3110000052 Utilization ld q (incomplete):  0
CYCLE:   3110000052 WDMA total latency:          0
CYCLE:   3110000052 Utilization ex q:  0
CYCLE:   3110000052 Utilization:  0
CYCLE:   3110000052 Utilization ex q (incomplete):  0
CYCLE:   3110500052 RDMA bytes rec:          0
CYCLE:   3110500052 RDMA total latency:          0
CYCLE:   3110500052 WDMA bytes sent:          0
CYCLE:   3110500052 WDMA total latency:          0
CYCLE:   3111000052 RDMA bytes rec:          0
CYCLE:   3111000052 RDMA total latency:          0
CYCLE:   3111000052 WDMA bytes sent:          0
CYCLE:   3111000052 WDMA total latency:          0
CYCLE:   3111500052 RDMA bytes rec:          0
CYCLE:   3111500052 RDMA total latency:          0
CYCLE:   3111500052 WDMA bytes sent:          0
CYCLE:   3111500052 WDMA total latency:          0
CYCLE:   3112000052 Utilization ld q (incomplete):  0
CYCLE:   3112000052 RDMA bytes rec:          0
CYCLE:   3112000052 Utilization st q:  0
CYCLE:   3112000052 Utilization ld q:  0
CYCLE:   3112000052 Utilization:  0
CYCLE:   3112000052 Utilization ld q:  0
CYCLE:   3112000052 Utilization st q:  0
CYCLE:   3112000052 RDMA total latency:          0
CYCLE:   3112000052 Utilization st q (incomplete):  0
CYCLE:   3112000052 WDMA bytes sent:          0
CYCLE:   3112000052 Utilization ex q:  0
CYCLE:   3112000052 Utilization ex q (incomplete):  0
CYCLE:   3112000052 Utilization st q (incomplete):  0
CYCLE:   3112000052 Utilization ld q (incomplete):  0
CYCLE:   3112000052 WDMA total latency:          0
CYCLE:   3112000052 Utilization ex q:  0
CYCLE:   3112000052 Utilization:  0
CYCLE:   3112000052 Utilization ex q (incomplete):  0
CYCLE:   3112500052 RDMA bytes rec:          0
CYCLE:   3112500052 RDMA total latency:          0
CYCLE:   3112500052 WDMA bytes sent:          0
CYCLE:   3112500052 WDMA total latency:          0
CYCLE:   3113000052 RDMA bytes rec:          0
CYCLE:   3113000052 RDMA total latency:          0
CYCLE:   3113000052 WDMA bytes sent:          0
CYCLE:   3113000052 WDMA total latency:          0
CYCLE:   3113500052 RDMA bytes rec:          0
CYCLE:   3113500052 RDMA total latency:          0
CYCLE:   3113500052 WDMA bytes sent:          0
CYCLE:   3113500052 WDMA total latency:          0
CYCLE:   3114000052 Utilization ld q (incomplete):  0
CYCLE:   3114000052 RDMA bytes rec:          0
CYCLE:   3114000052 Utilization st q:  0
CYCLE:   3114000052 Utilization ld q:  0
CYCLE:   3114000052 Utilization:  0
CYCLE:   3114000052 Utilization ld q:  0
CYCLE:   3114000052 Utilization st q:  0
CYCLE:   3114000052 RDMA total latency:          0
CYCLE:   3114000052 Utilization st q (incomplete):  0
CYCLE:   3114000052 WDMA bytes sent:          0
CYCLE:   3114000052 Utilization ex q:  0
CYCLE:   3114000052 Utilization ex q (incomplete):  0
CYCLE:   3114000052 Utilization st q (incomplete):  0
CYCLE:   3114000052 Utilization ld q (incomplete):  0
CYCLE:   3114000052 WDMA total latency:          0
CYCLE:   3114000052 Utilization ex q:  0
CYCLE:   3114000052 Utilization:  0
CYCLE:   3114000052 Utilization ex q (incomplete):  0
CYCLE:   3114500052 RDMA bytes rec:          0
CYCLE:   3114500052 RDMA total latency:          0
CYCLE:   3114500052 WDMA bytes sent:          0
CYCLE:   3114500052 WDMA total latency:          0
CYCLE:   3115000052 RDMA bytes rec:          0
CYCLE:   3115000052 RDMA total latency:          0
CYCLE:   3115000052 WDMA bytes sent:          0
CYCLE:   3115000052 WDMA total latency:          0
CYCLE:   3115500052 RDMA bytes rec:          0
CYCLE:   3115500052 RDMA total latency:          0
CYCLE:   3115500052 WDMA bytes sent:          0
CYCLE:   3115500052 WDMA total latency:          0
CYCLE:   3116000052 Utilization ld q (incomplete):  0
CYCLE:   3116000052 RDMA bytes rec:          0
CYCLE:   3116000052 Utilization st q:  0
CYCLE:   3116000052 Utilization ld q:  0
CYCLE:   3116000052 Utilization:  0
CYCLE:   3116000052 Utilization ld q:  0
CYCLE:   3116000052 Utilization st q:  0
CYCLE:   3116000052 RDMA total latency:          0
CYCLE:   3116000052 Utilization st q (incomplete):  0
CYCLE:   3116000052 WDMA bytes sent:          0
CYCLE:   3116000052 Utilization ex q:  0
CYCLE:   3116000052 Utilization ex q (incomplete):  0
CYCLE:   3116000052 Utilization st q (incomplete):  0
CYCLE:   3116000052 Utilization ld q (incomplete):  0
CYCLE:   3116000052 WDMA total latency:          0
CYCLE:   3116000052 Utilization ex q:  0
CYCLE:   3116000052 Utilization:  0
CYCLE:   3116000052 Utilization ex q (incomplete):  0
CYCLE:   3116500052 RDMA bytes rec:          0
CYCLE:   3116500052 RDMA total latency:          0
CYCLE:   3116500052 WDMA bytes sent:          0
CYCLE:   3116500052 WDMA total latency:          0
CYCLE:   3117000052 RDMA bytes rec:          0
CYCLE:   3117000052 RDMA total latency:          0
CYCLE:   3117000052 WDMA bytes sent:          0
CYCLE:   3117000052 WDMA total latency:          0
CYCLE:   3117500052 RDMA bytes rec:          0
CYCLE:   3117500052 RDMA total latency:          0
CYCLE:   3117500052 WDMA bytes sent:          0
CYCLE:   3117500052 WDMA total latency:          0
CYCLE:   3118000052 Utilization ld q (incomplete):  0
CYCLE:   3118000052 RDMA bytes rec:          0
CYCLE:   3118000052 Utilization st q:  0
CYCLE:   3118000052 Utilization ld q:  0
CYCLE:   3118000052 Utilization:  0
CYCLE:   3118000052 Utilization ld q:  0
CYCLE:   3118000052 Utilization st q:  0
CYCLE:   3118000052 RDMA total latency:          0
CYCLE:   3118000052 Utilization st q (incomplete):  0
CYCLE:   3118000052 WDMA bytes sent:          0
CYCLE:   3118000052 Utilization ex q:  0
CYCLE:   3118000052 Utilization ex q (incomplete):  0
CYCLE:   3118000052 Utilization st q (incomplete):  0
CYCLE:   3118000052 Utilization ld q (incomplete):  0
CYCLE:   3118000052 WDMA total latency:          0
CYCLE:   3118000052 Utilization ex q:  0
CYCLE:   3118000052 Utilization:  0
CYCLE:   3118000052 Utilization ex q (incomplete):  0
CYCLE:   3118500052 RDMA bytes rec:          0
CYCLE:   3118500052 RDMA total latency:          0
CYCLE:   3118500052 WDMA bytes sent:          0
CYCLE:   3118500052 WDMA total latency:          0
CYCLE:   3119000052 RDMA bytes rec:          0
CYCLE:   3119000052 RDMA total latency:          0
CYCLE:   3119000052 WDMA bytes sent:          0
CYCLE:   3119000052 WDMA total latency:          0
CYCLE:   3119500052 RDMA bytes rec:          0
CYCLE:   3119500052 RDMA total latency:          0
CYCLE:   3119500052 WDMA bytes sent:          0
CYCLE:   3119500052 WDMA total latency:          0
CYCLE:   3120000052 Utilization ld q (incomplete):  0
CYCLE:   3120000052 RDMA bytes rec:          0
CYCLE:   3120000052 Utilization st q:  0
CYCLE:   3120000052 Utilization ld q:  0
CYCLE:   3120000052 Utilization:  0
CYCLE:   3120000052 Utilization ld q:  0
CYCLE:   3120000052 Utilization st q:  0
CYCLE:   3120000052 RDMA total latency:          0
CYCLE:   3120000052 Utilization st q (incomplete):  0
CYCLE:   3120000052 WDMA bytes sent:          0
CYCLE:   3120000052 Utilization ex q:  0
CYCLE:   3120000052 Utilization ex q (incomplete):  0
CYCLE:   3120000052 Utilization st q (incomplete):  0
CYCLE:   3120000052 Utilization ld q (incomplete):  0
CYCLE:   3120000052 WDMA total latency:          0
CYCLE:   3120000052 Utilization ex q:  0
CYCLE:   3120000052 Utilization:  0
CYCLE:   3120000052 Utilization ex q (incomplete):  0
CYCLE:   3120500052 RDMA bytes rec:          0
CYCLE:   3120500052 RDMA total latency:          0
CYCLE:   3120500052 WDMA bytes sent:          0
CYCLE:   3120500052 WDMA total latency:          0
CYCLE:   3121000052 RDMA bytes rec:          0
CYCLE:   3121000052 RDMA total latency:          0
CYCLE:   3121000052 WDMA bytes sent:          0
CYCLE:   3121000052 WDMA total latency:          0
CYCLE:   3121500052 RDMA bytes rec:          0
CYCLE:   3121500052 RDMA total latency:          0
CYCLE:   3121500052 WDMA bytes sent:          0
CYCLE:   3121500052 WDMA total latency:          0
CYCLE:   3122000052 Utilization ld q (incomplete):  0
CYCLE:   3122000052 RDMA bytes rec:          0
CYCLE:   3122000052 Utilization st q:  0
CYCLE:   3122000052 Utilization ld q:  0
CYCLE:   3122000052 Utilization:  0
CYCLE:   3122000052 Utilization ld q:  0
CYCLE:   3122000052 Utilization st q:  0
CYCLE:   3122000052 RDMA total latency:          0
CYCLE:   3122000052 Utilization st q (incomplete):  0
CYCLE:   3122000052 WDMA bytes sent:          0
CYCLE:   3122000052 Utilization ex q:  0
CYCLE:   3122000052 Utilization ex q (incomplete):  0
CYCLE:   3122000052 Utilization st q (incomplete):  0
CYCLE:   3122000052 Utilization ld q (incomplete):  0
CYCLE:   3122000052 WDMA total latency:          0
CYCLE:   3122000052 Utilization ex q:  0
CYCLE:   3122000052 Utilization:  0
CYCLE:   3122000052 Utilization ex q (incomplete):  0
CYCLE:   3122500052 RDMA bytes rec:          0
CYCLE:   3122500052 RDMA total latency:          0
CYCLE:   3122500052 WDMA bytes sent:          0
CYCLE:   3122500052 WDMA total latency:          0
CYCLE:   3123000052 RDMA bytes rec:          0
CYCLE:   3123000052 RDMA total latency:          0
CYCLE:   3123000052 WDMA bytes sent:          0
CYCLE:   3123000052 WDMA total latency:          0
CYCLE:   3123500052 RDMA bytes rec:          0
CYCLE:   3123500052 RDMA total latency:          0
CYCLE:   3123500052 WDMA bytes sent:          0
CYCLE:   3123500052 WDMA total latency:          0
CYCLE:   3124000052 Utilization ld q (incomplete):  0
CYCLE:   3124000052 RDMA bytes rec:          0
CYCLE:   3124000052 Utilization st q:  0
CYCLE:   3124000052 Utilization ld q:  0
CYCLE:   3124000052 Utilization:  0
CYCLE:   3124000052 Utilization ld q:  0
CYCLE:   3124000052 Utilization st q:  0
CYCLE:   3124000052 RDMA total latency:          0
CYCLE:   3124000052 Utilization st q (incomplete):  0
CYCLE:   3124000052 WDMA bytes sent:          0
CYCLE:   3124000052 Utilization ex q:  0
CYCLE:   3124000052 Utilization ex q (incomplete):  0
CYCLE:   3124000052 Utilization st q (incomplete):  0
CYCLE:   3124000052 Utilization ld q (incomplete):  0
CYCLE:   3124000052 WDMA total latency:          0
CYCLE:   3124000052 Utilization ex q:  0
CYCLE:   3124000052 Utilization:  0
CYCLE:   3124000052 Utilization ex q (incomplete):  0
CYCLE:   3124500052 RDMA bytes rec:          0
CYCLE:   3124500052 RDMA total latency:          0
CYCLE:   3124500052 WDMA bytes sent:          0
CYCLE:   3124500052 WDMA total latency:          0
CYCLE:   3125000052 RDMA bytes rec:          0
CYCLE:   3125000052 RDMA total latency:          0
CYCLE:   3125000052 WDMA bytes sent:          0
CYCLE:   3125000052 WDMA total latency:          0
CYCLE:   3125500052 RDMA bytes rec:          0
CYCLE:   3125500052 RDMA total latency:          0
CYCLE:   3125500052 WDMA bytes sent:          0
CYCLE:   3125500052 WDMA total latency:          0
CYCLE:   3126000052 Utilization ld q (incomplete):  0
CYCLE:   3126000052 RDMA bytes rec:          0
CYCLE:   3126000052 Utilization st q:  0
CYCLE:   3126000052 Utilization ld q:  0
CYCLE:   3126000052 Utilization:  0
CYCLE:   3126000052 Utilization ld q:  0
CYCLE:   3126000052 Utilization st q:  0
CYCLE:   3126000052 RDMA total latency:          0
CYCLE:   3126000052 Utilization st q (incomplete):  0
CYCLE:   3126000052 WDMA bytes sent:          0
CYCLE:   3126000052 Utilization ex q:  0
CYCLE:   3126000052 Utilization ex q (incomplete):  0
CYCLE:   3126000052 Utilization st q (incomplete):  0
CYCLE:   3126000052 Utilization ld q (incomplete):  0
CYCLE:   3126000052 WDMA total latency:          0
CYCLE:   3126000052 Utilization ex q:  0
CYCLE:   3126000052 Utilization:  0
CYCLE:   3126000052 Utilization ex q (incomplete):  0
CYCLE:   3126500052 RDMA bytes rec:          0
CYCLE:   3126500052 RDMA total latency:          0
CYCLE:   3126500052 WDMA bytes sent:          0
CYCLE:   3126500052 WDMA total latency:          0
CYCLE:   3127000052 RDMA bytes rec:          0
CYCLE:   3127000052 RDMA total latency:          0
CYCLE:   3127000052 WDMA bytes sent:          0
CYCLE:   3127000052 WDMA total latency:          0
CYCLE:   3127500052 RDMA bytes rec:          0
CYCLE:   3127500052 RDMA total latency:          0
CYCLE:   3127500052 WDMA bytes sent:          0
CYCLE:   3127500052 WDMA total latency:          0
CYCLE:   3128000052 Utilization ld q (incomplete):  0
CYCLE:   3128000052 RDMA bytes rec:          0
CYCLE:   3128000052 Utilization st q:  0
CYCLE:   3128000052 Utilization ld q:  0
CYCLE:   3128000052 Utilization:  0
CYCLE:   3128000052 Utilization ld q:  0
CYCLE:   3128000052 Utilization st q:  0
CYCLE:   3128000052 RDMA total latency:          0
CYCLE:   3128000052 Utilization st q (incomplete):  0
CYCLE:   3128000052 WDMA bytes sent:          0
CYCLE:   3128000052 Utilization ex q:  0
CYCLE:   3128000052 Utilization ex q (incomplete):  0
CYCLE:   3128000052 Utilization st q (incomplete):  0
CYCLE:   3128000052 Utilization ld q (incomplete):  0
CYCLE:   3128000052 WDMA total latency:          0
CYCLE:   3128000052 Utilization ex q:  0
CYCLE:   3128000052 Utilization:  0
CYCLE:   3128000052 Utilization ex q (incomplete):  0
CYCLE:   3128500052 RDMA bytes rec:          0
CYCLE:   3128500052 RDMA total latency:          0
CYCLE:   3128500052 WDMA bytes sent:          0
CYCLE:   3128500052 WDMA total latency:          0
CYCLE:   3129000052 RDMA bytes rec:          0
CYCLE:   3129000052 RDMA total latency:          0
CYCLE:   3129000052 WDMA bytes sent:          0
CYCLE:   3129000052 WDMA total latency:          0
CYCLE:   3129500052 RDMA bytes rec:          0
CYCLE:   3129500052 RDMA total latency:          0
CYCLE:   3129500052 WDMA bytes sent:          0
CYCLE:   3129500052 WDMA total latency:          0
CYCLE:   3130000052 Utilization ld q (incomplete):  0
CYCLE:   3130000052 RDMA bytes rec:          0
CYCLE:   3130000052 Utilization st q:  0
CYCLE:   3130000052 Utilization ld q:  0
CYCLE:   3130000052 Utilization:  0
CYCLE:   3130000052 Utilization ld q:  0
CYCLE:   3130000052 Utilization st q:  0
CYCLE:   3130000052 RDMA total latency:          0
CYCLE:   3130000052 Utilization st q (incomplete):  0
CYCLE:   3130000052 WDMA bytes sent:          0
CYCLE:   3130000052 Utilization ex q:  0
CYCLE:   3130000052 Utilization ex q (incomplete):  0
CYCLE:   3130000052 Utilization st q (incomplete):  0
CYCLE:   3130000052 Utilization ld q (incomplete):  0
CYCLE:   3130000052 WDMA total latency:          0
CYCLE:   3130000052 Utilization ex q:  0
CYCLE:   3130000052 Utilization:  0
CYCLE:   3130000052 Utilization ex q (incomplete):  0
CYCLE:   3130500052 RDMA bytes rec:          0
CYCLE:   3130500052 RDMA total latency:          0
CYCLE:   3130500052 WDMA bytes sent:          0
CYCLE:   3130500052 WDMA total latency:          0
CYCLE:   3131000052 RDMA bytes rec:          0
CYCLE:   3131000052 RDMA total latency:          0
CYCLE:   3131000052 WDMA bytes sent:          0
CYCLE:   3131000052 WDMA total latency:          0
CYCLE:   3131500052 RDMA bytes rec:          0
CYCLE:   3131500052 RDMA total latency:          0
CYCLE:   3131500052 WDMA bytes sent:          0
CYCLE:   3131500052 WDMA total latency:          0
CYCLE:   3132000052 Utilization ld q (incomplete):  0
CYCLE:   3132000052 RDMA bytes rec:          0
CYCLE:   3132000052 Utilization st q:  0
CYCLE:   3132000052 Utilization ld q:  0
CYCLE:   3132000052 Utilization:  0
CYCLE:   3132000052 Utilization ld q:  0
CYCLE:   3132000052 Utilization st q:  0
CYCLE:   3132000052 RDMA total latency:          0
CYCLE:   3132000052 Utilization st q (incomplete):  0
CYCLE:   3132000052 WDMA bytes sent:          0
CYCLE:   3132000052 Utilization ex q:  0
CYCLE:   3132000052 Utilization ex q (incomplete):  0
CYCLE:   3132000052 Utilization st q (incomplete):  0
CYCLE:   3132000052 Utilization ld q (incomplete):  0
CYCLE:   3132000052 WDMA total latency:          0
CYCLE:   3132000052 Utilization ex q:  0
CYCLE:   3132000052 Utilization:  0
CYCLE:   3132000052 Utilization ex q (incomplete):  0
CYCLE:   3132500052 RDMA bytes rec:          0
CYCLE:   3132500052 RDMA total latency:          0
CYCLE:   3132500052 WDMA bytes sent:          0
CYCLE:   3132500052 WDMA total latency:          0
CYCLE:   3133000052 RDMA bytes rec:          0
CYCLE:   3133000052 RDMA total latency:          0
CYCLE:   3133000052 WDMA bytes sent:          0
CYCLE:   3133000052 WDMA total latency:          0
CYCLE:   3133500052 RDMA bytes rec:          0
CYCLE:   3133500052 RDMA total latency:          0
CYCLE:   3133500052 WDMA bytes sent:          0
CYCLE:   3133500052 WDMA total latency:          0
CYCLE:   3134000052 Utilization ld q (incomplete):  0
CYCLE:   3134000052 RDMA bytes rec:          0
CYCLE:   3134000052 Utilization st q:  0
CYCLE:   3134000052 Utilization ld q:  0
CYCLE:   3134000052 Utilization:  0
CYCLE:   3134000052 Utilization ld q:  0
CYCLE:   3134000052 Utilization st q:  0
CYCLE:   3134000052 RDMA total latency:          0
CYCLE:   3134000052 Utilization st q (incomplete):  0
CYCLE:   3134000052 WDMA bytes sent:          0
CYCLE:   3134000052 Utilization ex q:  0
CYCLE:   3134000052 Utilization ex q (incomplete):  0
CYCLE:   3134000052 Utilization st q (incomplete):  0
CYCLE:   3134000052 Utilization ld q (incomplete):  0
CYCLE:   3134000052 WDMA total latency:          0
CYCLE:   3134000052 Utilization ex q:  0
CYCLE:   3134000052 Utilization:  0
CYCLE:   3134000052 Utilization ex q (incomplete):  0
CYCLE:   3134500052 RDMA bytes rec:          0
CYCLE:   3134500052 RDMA total latency:          0
CYCLE:   3134500052 WDMA bytes sent:          0
CYCLE:   3134500052 WDMA total latency:          0
CYCLE:   3135000052 RDMA bytes rec:          0
CYCLE:   3135000052 RDMA total latency:          0
CYCLE:   3135000052 WDMA bytes sent:          0
CYCLE:   3135000052 WDMA total latency:          0
CYCLE:   3135500052 RDMA bytes rec:          0
CYCLE:   3135500052 RDMA total latency:          0
CYCLE:   3135500052 WDMA bytes sent:          0
CYCLE:   3135500052 WDMA total latency:          0
CYCLE:   3136000052 Utilization ld q (incomplete):  0
CYCLE:   3136000052 RDMA bytes rec:          0
CYCLE:   3136000052 Utilization st q:  0
CYCLE:   3136000052 Utilization ld q:  0
CYCLE:   3136000052 Utilization:  0
CYCLE:   3136000052 Utilization ld q:  0
CYCLE:   3136000052 Utilization st q:  0
CYCLE:   3136000052 RDMA total latency:          0
CYCLE:   3136000052 Utilization st q (incomplete):  0
CYCLE:   3136000052 WDMA bytes sent:          0
CYCLE:   3136000052 Utilization ex q:  0
CYCLE:   3136000052 Utilization ex q (incomplete):  0
CYCLE:   3136000052 Utilization st q (incomplete):  0
CYCLE:   3136000052 Utilization ld q (incomplete):  0
CYCLE:   3136000052 WDMA total latency:          0
CYCLE:   3136000052 Utilization ex q:  0
CYCLE:   3136000052 Utilization:  0
CYCLE:   3136000052 Utilization ex q (incomplete):  0
CYCLE:   3136500052 RDMA bytes rec:          0
CYCLE:   3136500052 RDMA total latency:          0
CYCLE:   3136500052 WDMA bytes sent:          0
CYCLE:   3136500052 WDMA total latency:          0
CYCLE:   3137000052 RDMA bytes rec:          0
CYCLE:   3137000052 RDMA total latency:          0
CYCLE:   3137000052 WDMA bytes sent:          0
CYCLE:   3137000052 WDMA total latency:          0
CYCLE:   3137500052 RDMA bytes rec:          0
CYCLE:   3137500052 RDMA total latency:          0
CYCLE:   3137500052 WDMA bytes sent:          0
CYCLE:   3137500052 WDMA total latency:          0
CYCLE:   3138000052 Utilization ld q (incomplete):  0
CYCLE:   3138000052 RDMA bytes rec:          0
CYCLE:   3138000052 Utilization st q:  0
CYCLE:   3138000052 Utilization ld q:  0
CYCLE:   3138000052 Utilization:  0
CYCLE:   3138000052 Utilization ld q:  0
CYCLE:   3138000052 Utilization st q:  0
CYCLE:   3138000052 RDMA total latency:          0
CYCLE:   3138000052 Utilization st q (incomplete):  0
CYCLE:   3138000052 WDMA bytes sent:          0
CYCLE:   3138000052 Utilization ex q:  0
CYCLE:   3138000052 Utilization ex q (incomplete):  0
CYCLE:   3138000052 Utilization st q (incomplete):  0
CYCLE:   3138000052 Utilization ld q (incomplete):  0
CYCLE:   3138000052 WDMA total latency:          0
CYCLE:   3138000052 Utilization ex q:  0
CYCLE:   3138000052 Utilization:  0
CYCLE:   3138000052 Utilization ex q (incomplete):  0
CYCLE:   3138500052 RDMA bytes rec:          0
CYCLE:   3138500052 RDMA total latency:          0
CYCLE:   3138500052 WDMA bytes sent:          0
CYCLE:   3138500052 WDMA total latency:          0
CYCLE:   3139000052 RDMA bytes rec:          0
CYCLE:   3139000052 RDMA total latency:          0
CYCLE:   3139000052 WDMA bytes sent:          0
CYCLE:   3139000052 WDMA total latency:          0
CYCLE:   3139500052 RDMA bytes rec:          0
CYCLE:   3139500052 RDMA total latency:          0
CYCLE:   3139500052 WDMA bytes sent:          0
CYCLE:   3139500052 WDMA total latency:          0
CYCLE:   3140000052 Utilization ld q (incomplete):  0
CYCLE:   3140000052 RDMA bytes rec:          0
CYCLE:   3140000052 Utilization st q:  0
CYCLE:   3140000052 Utilization ld q:  0
CYCLE:   3140000052 Utilization:  0
CYCLE:   3140000052 Utilization ld q:  0
CYCLE:   3140000052 Utilization st q:  0
CYCLE:   3140000052 RDMA total latency:          0
CYCLE:   3140000052 Utilization st q (incomplete):  0
CYCLE:   3140000052 WDMA bytes sent:          0
CYCLE:   3140000052 Utilization ex q:  0
CYCLE:   3140000052 Utilization ex q (incomplete):  0
CYCLE:   3140000052 Utilization st q (incomplete):  0
CYCLE:   3140000052 Utilization ld q (incomplete):  0
CYCLE:   3140000052 WDMA total latency:          0
CYCLE:   3140000052 Utilization ex q:  0
CYCLE:   3140000052 Utilization:  0
CYCLE:   3140000052 Utilization ex q (incomplete):  0
CYCLE:   3140500052 RDMA bytes rec:          0
CYCLE:   3140500052 RDMA total latency:          0
CYCLE:   3140500052 WDMA bytes sent:          0
CYCLE:   3140500052 WDMA total latency:          0
CYCLE:   3141000052 RDMA bytes rec:          0
CYCLE:   3141000052 RDMA total latency:          0
CYCLE:   3141000052 WDMA bytes sent:          0
CYCLE:   3141000052 WDMA total latency:          0
CYCLE:   3141500052 RDMA bytes rec:          0
CYCLE:   3141500052 RDMA total latency:          0
CYCLE:   3141500052 WDMA bytes sent:          0
CYCLE:   3141500052 WDMA total latency:          0
CYCLE:   3142000052 Utilization ld q (incomplete):  0
CYCLE:   3142000052 RDMA bytes rec:          0
CYCLE:   3142000052 Utilization st q:  0
CYCLE:   3142000052 Utilization ld q:  0
CYCLE:   3142000052 Utilization:  0
CYCLE:   3142000052 Utilization ld q:  0
CYCLE:   3142000052 Utilization st q:  0
CYCLE:   3142000052 RDMA total latency:          0
CYCLE:   3142000052 Utilization st q (incomplete):  0
CYCLE:   3142000052 WDMA bytes sent:          0
CYCLE:   3142000052 Utilization ex q:  0
CYCLE:   3142000052 Utilization ex q (incomplete):  0
CYCLE:   3142000052 Utilization st q (incomplete):  0
CYCLE:   3142000052 Utilization ld q (incomplete):  0
CYCLE:   3142000052 WDMA total latency:          0
CYCLE:   3142000052 Utilization ex q:  0
CYCLE:   3142000052 Utilization:  0
CYCLE:   3142000052 Utilization ex q (incomplete):  0
CYCLE:   3142500052 RDMA bytes rec:          0
CYCLE:   3142500052 RDMA total latency:          0
CYCLE:   3142500052 WDMA bytes sent:          0
CYCLE:   3142500052 WDMA total latency:          0
CYCLE:   3143000052 RDMA bytes rec:          0
CYCLE:   3143000052 RDMA total latency:          0
CYCLE:   3143000052 WDMA bytes sent:          0
CYCLE:   3143000052 WDMA total latency:          0
CYCLE:   3143500052 RDMA bytes rec:          0
CYCLE:   3143500052 RDMA total latency:          0
CYCLE:   3143500052 WDMA bytes sent:          0
CYCLE:   3143500052 WDMA total latency:          0
CYCLE:   3144000052 Utilization ld q (incomplete):  0
CYCLE:   3144000052 RDMA bytes rec:          0
CYCLE:   3144000052 Utilization st q:  0
CYCLE:   3144000052 Utilization ld q:  0
CYCLE:   3144000052 Utilization:  0
CYCLE:   3144000052 Utilization ld q:  0
CYCLE:   3144000052 Utilization st q:  0
CYCLE:   3144000052 RDMA total latency:          0
CYCLE:   3144000052 Utilization st q (incomplete):  0
CYCLE:   3144000052 WDMA bytes sent:          0
CYCLE:   3144000052 Utilization ex q:  0
CYCLE:   3144000052 Utilization ex q (incomplete):  0
CYCLE:   3144000052 Utilization st q (incomplete):  0
CYCLE:   3144000052 Utilization ld q (incomplete):  0
CYCLE:   3144000052 WDMA total latency:          0
CYCLE:   3144000052 Utilization ex q:  0
CYCLE:   3144000052 Utilization:  0
CYCLE:   3144000052 Utilization ex q (incomplete):  0
CYCLE:   3144500052 RDMA bytes rec:          0
CYCLE:   3144500052 RDMA total latency:          0
CYCLE:   3144500052 WDMA bytes sent:          0
CYCLE:   3144500052 WDMA total latency:          0
CYCLE:   3145000052 RDMA bytes rec:          0
CYCLE:   3145000052 RDMA total latency:          0
CYCLE:   3145000052 WDMA bytes sent:          0
CYCLE:   3145000052 WDMA total latency:          0
CYCLE:   3145500052 RDMA bytes rec:          0
CYCLE:   3145500052 RDMA total latency:          0
CYCLE:   3145500052 WDMA bytes sent:          0
CYCLE:   3145500052 WDMA total latency:          0
CYCLE:   3146000052 Utilization ld q (incomplete):  0
CYCLE:   3146000052 RDMA bytes rec:          0
CYCLE:   3146000052 Utilization st q:  0
CYCLE:   3146000052 Utilization ld q:  0
CYCLE:   3146000052 Utilization:  0
CYCLE:   3146000052 Utilization ld q:  0
CYCLE:   3146000052 Utilization st q:  0
CYCLE:   3146000052 RDMA total latency:          0
CYCLE:   3146000052 Utilization st q (incomplete):  0
CYCLE:   3146000052 WDMA bytes sent:          0
CYCLE:   3146000052 Utilization ex q:  0
CYCLE:   3146000052 Utilization ex q (incomplete):  0
CYCLE:   3146000052 Utilization st q (incomplete):  0
CYCLE:   3146000052 Utilization ld q (incomplete):  0
CYCLE:   3146000052 WDMA total latency:          0
CYCLE:   3146000052 Utilization ex q:  0
CYCLE:   3146000052 Utilization:  0
CYCLE:   3146000052 Utilization ex q (incomplete):  0
CYCLE:   3146500052 RDMA bytes rec:          0
CYCLE:   3146500052 RDMA total latency:          0
CYCLE:   3146500052 WDMA bytes sent:          0
CYCLE:   3146500052 WDMA total latency:          0
CYCLE:   3147000052 RDMA bytes rec:          0
CYCLE:   3147000052 RDMA total latency:          0
CYCLE:   3147000052 WDMA bytes sent:          0
CYCLE:   3147000052 WDMA total latency:          0
CYCLE:   3147500052 RDMA bytes rec:          0
CYCLE:   3147500052 RDMA total latency:          0
CYCLE:   3147500052 WDMA bytes sent:          0
CYCLE:   3147500052 WDMA total latency:          0
CYCLE:   3148000052 Utilization ld q (incomplete):  0
CYCLE:   3148000052 RDMA bytes rec:          0
CYCLE:   3148000052 Utilization st q:  0
CYCLE:   3148000052 Utilization ld q:  0
CYCLE:   3148000052 Utilization:  0
CYCLE:   3148000052 Utilization ld q:  0
CYCLE:   3148000052 Utilization st q:  0
CYCLE:   3148000052 RDMA total latency:          0
CYCLE:   3148000052 Utilization st q (incomplete):  0
CYCLE:   3148000052 WDMA bytes sent:          0
CYCLE:   3148000052 Utilization ex q:  0
CYCLE:   3148000052 Utilization ex q (incomplete):  0
CYCLE:   3148000052 Utilization st q (incomplete):  0
CYCLE:   3148000052 Utilization ld q (incomplete):  0
CYCLE:   3148000052 WDMA total latency:          0
CYCLE:   3148000052 Utilization ex q:  0
CYCLE:   3148000052 Utilization:  0
CYCLE:   3148000052 Utilization ex q (incomplete):  0
CYCLE:   3148500052 RDMA bytes rec:          0
CYCLE:   3148500052 RDMA total latency:          0
CYCLE:   3148500052 WDMA bytes sent:          0
CYCLE:   3148500052 WDMA total latency:          0
CYCLE:   3149000052 RDMA bytes rec:          0
CYCLE:   3149000052 RDMA total latency:          0
CYCLE:   3149000052 WDMA bytes sent:          0
CYCLE:   3149000052 WDMA total latency:          0
CYCLE:   3149500052 RDMA bytes rec:          0
CYCLE:   3149500052 RDMA total latency:          0
CYCLE:   3149500052 WDMA bytes sent:          0
CYCLE:   3149500052 WDMA total latency:          0
CYCLE:   3150000052 Utilization ld q (incomplete):  0
CYCLE:   3150000052 RDMA bytes rec:          0
CYCLE:   3150000052 Utilization st q:  0
CYCLE:   3150000052 Utilization ld q:  0
CYCLE:   3150000052 Utilization:  0
CYCLE:   3150000052 Utilization ld q:  0
CYCLE:   3150000052 Utilization st q:  0
CYCLE:   3150000052 RDMA total latency:          0
CYCLE:   3150000052 Utilization st q (incomplete):  0
CYCLE:   3150000052 WDMA bytes sent:          0
CYCLE:   3150000052 Utilization ex q:  0
CYCLE:   3150000052 Utilization ex q (incomplete):  0
CYCLE:   3150000052 Utilization st q (incomplete):  0
CYCLE:   3150000052 Utilization ld q (incomplete):  0
CYCLE:   3150000052 WDMA total latency:          0
CYCLE:   3150000052 Utilization ex q:  0
CYCLE:   3150000052 Utilization:  0
CYCLE:   3150000052 Utilization ex q (incomplete):  0
CYCLE:   3150500052 RDMA bytes rec:          0
CYCLE:   3150500052 RDMA total latency:          0
CYCLE:   3150500052 WDMA bytes sent:          0
CYCLE:   3150500052 WDMA total latency:          0
CYCLE:   3151000052 RDMA bytes rec:          0
CYCLE:   3151000052 RDMA total latency:          0
CYCLE:   3151000052 WDMA bytes sent:          0
CYCLE:   3151000052 WDMA total latency:          0
CYCLE:   3151500052 RDMA bytes rec:          0
CYCLE:   3151500052 RDMA total latency:          0
CYCLE:   3151500052 WDMA bytes sent:          0
CYCLE:   3151500052 WDMA total latency:          0
CYCLE:   3152000052 Utilization ld q (incomplete):  0
CYCLE:   3152000052 RDMA bytes rec:          0
CYCLE:   3152000052 Utilization st q:  0
CYCLE:   3152000052 Utilization ld q:  0
CYCLE:   3152000052 Utilization:  0
CYCLE:   3152000052 Utilization ld q:  0
CYCLE:   3152000052 Utilization st q:  0
CYCLE:   3152000052 RDMA total latency:          0
CYCLE:   3152000052 Utilization st q (incomplete):  0
CYCLE:   3152000052 WDMA bytes sent:          0
CYCLE:   3152000052 Utilization ex q:  0
CYCLE:   3152000052 Utilization ex q (incomplete):  0
CYCLE:   3152000052 Utilization st q (incomplete):  0
CYCLE:   3152000052 Utilization ld q (incomplete):  0
CYCLE:   3152000052 WDMA total latency:          0
CYCLE:   3152000052 Utilization ex q:  0
CYCLE:   3152000052 Utilization:  0
CYCLE:   3152000052 Utilization ex q (incomplete):  0
CYCLE:   3152500052 RDMA bytes rec:          0
CYCLE:   3152500052 RDMA total latency:          0
CYCLE:   3152500052 WDMA bytes sent:          0
CYCLE:   3152500052 WDMA total latency:          0
CYCLE:   3153000052 RDMA bytes rec:          0
CYCLE:   3153000052 RDMA total latency:          0
CYCLE:   3153000052 WDMA bytes sent:          0
CYCLE:   3153000052 WDMA total latency:          0
CYCLE:   3153500052 RDMA bytes rec:          0
CYCLE:   3153500052 RDMA total latency:          0
CYCLE:   3153500052 WDMA bytes sent:          0
CYCLE:   3153500052 WDMA total latency:          0
CYCLE:   3154000052 Utilization ld q (incomplete):  0
CYCLE:   3154000052 RDMA bytes rec:          0
CYCLE:   3154000052 Utilization st q:  0
CYCLE:   3154000052 Utilization ld q:  0
CYCLE:   3154000052 Utilization:  0
CYCLE:   3154000052 Utilization ld q:  0
CYCLE:   3154000052 Utilization st q:  0
CYCLE:   3154000052 RDMA total latency:          0
CYCLE:   3154000052 Utilization st q (incomplete):  0
CYCLE:   3154000052 WDMA bytes sent:          0
CYCLE:   3154000052 Utilization ex q:  0
CYCLE:   3154000052 Utilization ex q (incomplete):  0
CYCLE:   3154000052 Utilization st q (incomplete):  0
CYCLE:   3154000052 Utilization ld q (incomplete):  0
CYCLE:   3154000052 WDMA total latency:          0
CYCLE:   3154000052 Utilization ex q:  0
CYCLE:   3154000052 Utilization:  0
CYCLE:   3154000052 Utilization ex q (incomplete):  0
CYCLE:   3154500052 RDMA bytes rec:          0
CYCLE:   3154500052 RDMA total latency:          0
CYCLE:   3154500052 WDMA bytes sent:          0
CYCLE:   3154500052 WDMA total latency:          0
CYCLE:   3155000052 RDMA bytes rec:          0
CYCLE:   3155000052 RDMA total latency:          0
CYCLE:   3155000052 WDMA bytes sent:          0
CYCLE:   3155000052 WDMA total latency:          0
CYCLE:   3155500052 RDMA bytes rec:          0
CYCLE:   3155500052 RDMA total latency:          0
CYCLE:   3155500052 WDMA bytes sent:          0
CYCLE:   3155500052 WDMA total latency:          0
CYCLE:   3156000052 Utilization ld q (incomplete):  0
CYCLE:   3156000052 RDMA bytes rec:          0
CYCLE:   3156000052 Utilization st q:  0
CYCLE:   3156000052 Utilization ld q:  0
CYCLE:   3156000052 Utilization:  0
CYCLE:   3156000052 Utilization ld q:  0
CYCLE:   3156000052 Utilization st q:  0
CYCLE:   3156000052 RDMA total latency:          0
CYCLE:   3156000052 Utilization st q (incomplete):  0
CYCLE:   3156000052 WDMA bytes sent:          0
CYCLE:   3156000052 Utilization ex q:  0
CYCLE:   3156000052 Utilization ex q (incomplete):  0
CYCLE:   3156000052 Utilization st q (incomplete):  0
CYCLE:   3156000052 Utilization ld q (incomplete):  0
CYCLE:   3156000052 WDMA total latency:          0
CYCLE:   3156000052 Utilization ex q:  0
CYCLE:   3156000052 Utilization:  0
CYCLE:   3156000052 Utilization ex q (incomplete):  0
CYCLE:   3156500052 RDMA bytes rec:          0
CYCLE:   3156500052 RDMA total latency:          0
CYCLE:   3156500052 WDMA bytes sent:          0
CYCLE:   3156500052 WDMA total latency:          0
CYCLE:   3157000052 RDMA bytes rec:          0
CYCLE:   3157000052 RDMA total latency:          0
CYCLE:   3157000052 WDMA bytes sent:          0
CYCLE:   3157000052 WDMA total latency:          0
CYCLE:   3157500052 RDMA bytes rec:          0
CYCLE:   3157500052 RDMA total latency:          0
CYCLE:   3157500052 WDMA bytes sent:          0
CYCLE:   3157500052 WDMA total latency:          0
CYCLE:   3158000052 Utilization ld q (incomplete):  0
CYCLE:   3158000052 RDMA bytes rec:          0
CYCLE:   3158000052 Utilization st q:  0
CYCLE:   3158000052 Utilization ld q:  0
CYCLE:   3158000052 Utilization:  0
CYCLE:   3158000052 Utilization ld q:  0
CYCLE:   3158000052 Utilization st q:  0
CYCLE:   3158000052 RDMA total latency:          0
CYCLE:   3158000052 Utilization st q (incomplete):  0
CYCLE:   3158000052 WDMA bytes sent:          0
CYCLE:   3158000052 Utilization ex q:  0
CYCLE:   3158000052 Utilization ex q (incomplete):  0
CYCLE:   3158000052 Utilization st q (incomplete):  0
CYCLE:   3158000052 Utilization ld q (incomplete):  0
CYCLE:   3158000052 WDMA total latency:          0
CYCLE:   3158000052 Utilization ex q:  0
CYCLE:   3158000052 Utilization:  0
CYCLE:   3158000052 Utilization ex q (incomplete):  0
CYCLE:   3158500052 RDMA bytes rec:          0
CYCLE:   3158500052 RDMA total latency:          0
CYCLE:   3158500052 WDMA bytes sent:          0
CYCLE:   3158500052 WDMA total latency:          0
CYCLE:   3159000052 RDMA bytes rec:          0
CYCLE:   3159000052 RDMA total latency:          0
CYCLE:   3159000052 WDMA bytes sent:          0
CYCLE:   3159000052 WDMA total latency:          0
CYCLE:   3159500052 RDMA bytes rec:          0
CYCLE:   3159500052 RDMA total latency:          0
CYCLE:   3159500052 WDMA bytes sent:          0
CYCLE:   3159500052 WDMA total latency:          0
CYCLE:   3160000052 Utilization ld q (incomplete):  0
CYCLE:   3160000052 RDMA bytes rec:          0
CYCLE:   3160000052 Utilization st q:  0
CYCLE:   3160000052 Utilization ld q:  0
CYCLE:   3160000052 Utilization:  0
CYCLE:   3160000052 Utilization ld q:  0
CYCLE:   3160000052 Utilization st q:  0
CYCLE:   3160000052 RDMA total latency:          0
CYCLE:   3160000052 Utilization st q (incomplete):  0
CYCLE:   3160000052 WDMA bytes sent:          0
CYCLE:   3160000052 Utilization ex q:  0
CYCLE:   3160000052 Utilization ex q (incomplete):  0
CYCLE:   3160000052 Utilization st q (incomplete):  0
CYCLE:   3160000052 Utilization ld q (incomplete):  0
CYCLE:   3160000052 WDMA total latency:          0
CYCLE:   3160000052 Utilization ex q:  0
CYCLE:   3160000052 Utilization:  0
CYCLE:   3160000052 Utilization ex q (incomplete):  0
CYCLE:   3160500052 RDMA bytes rec:          0
CYCLE:   3160500052 RDMA total latency:          0
CYCLE:   3160500052 WDMA bytes sent:          0
CYCLE:   3160500052 WDMA total latency:          0
CYCLE:   3161000052 RDMA bytes rec:          0
CYCLE:   3161000052 RDMA total latency:          0
CYCLE:   3161000052 WDMA bytes sent:          0
CYCLE:   3161000052 WDMA total latency:          0
CYCLE:   3161500052 RDMA bytes rec:          0
CYCLE:   3161500052 RDMA total latency:          0
CYCLE:   3161500052 WDMA bytes sent:          0
CYCLE:   3161500052 WDMA total latency:          0
CYCLE:   3162000052 Utilization ld q (incomplete):  0
CYCLE:   3162000052 RDMA bytes rec:          0
CYCLE:   3162000052 Utilization st q:  0
CYCLE:   3162000052 Utilization ld q:  0
CYCLE:   3162000052 Utilization:  0
CYCLE:   3162000052 Utilization ld q:  0
CYCLE:   3162000052 Utilization st q:  0
CYCLE:   3162000052 RDMA total latency:          0
CYCLE:   3162000052 Utilization st q (incomplete):  0
CYCLE:   3162000052 WDMA bytes sent:          0
CYCLE:   3162000052 Utilization ex q:  0
CYCLE:   3162000052 Utilization ex q (incomplete):  0
CYCLE:   3162000052 Utilization st q (incomplete):  0
CYCLE:   3162000052 Utilization ld q (incomplete):  0
CYCLE:   3162000052 WDMA total latency:          0
CYCLE:   3162000052 Utilization ex q:  0
CYCLE:   3162000052 Utilization:  0
CYCLE:   3162000052 Utilization ex q (incomplete):  0
CYCLE:   3162500052 RDMA bytes rec:          0
CYCLE:   3162500052 RDMA total latency:          0
CYCLE:   3162500052 WDMA bytes sent:          0
CYCLE:   3162500052 WDMA total latency:          0
CYCLE:   3163000052 RDMA bytes rec:          0
CYCLE:   3163000052 RDMA total latency:          0
CYCLE:   3163000052 WDMA bytes sent:          0
CYCLE:   3163000052 WDMA total latency:          0
CYCLE:   3163500052 RDMA bytes rec:          0
CYCLE:   3163500052 RDMA total latency:          0
CYCLE:   3163500052 WDMA bytes sent:          0
CYCLE:   3163500052 WDMA total latency:          0
CYCLE:   3164000052 Utilization ld q (incomplete):  0
CYCLE:   3164000052 RDMA bytes rec:          0
CYCLE:   3164000052 Utilization st q:  0
CYCLE:   3164000052 Utilization ld q:  0
CYCLE:   3164000052 Utilization:  0
CYCLE:   3164000052 Utilization ld q:  0
CYCLE:   3164000052 Utilization st q:  0
CYCLE:   3164000052 RDMA total latency:          0
CYCLE:   3164000052 Utilization st q (incomplete):  0
CYCLE:   3164000052 WDMA bytes sent:          0
CYCLE:   3164000052 Utilization ex q:  0
CYCLE:   3164000052 Utilization ex q (incomplete):  0
CYCLE:   3164000052 Utilization st q (incomplete):  0
CYCLE:   3164000052 Utilization ld q (incomplete):  0
CYCLE:   3164000052 WDMA total latency:          0
CYCLE:   3164000052 Utilization ex q:  0
CYCLE:   3164000052 Utilization:  0
CYCLE:   3164000052 Utilization ex q (incomplete):  0
CYCLE:   3164500052 RDMA bytes rec:          0
CYCLE:   3164500052 RDMA total latency:          0
CYCLE:   3164500052 WDMA bytes sent:          0
CYCLE:   3164500052 WDMA total latency:          0
CYCLE:   3165000052 RDMA bytes rec:          0
CYCLE:   3165000052 RDMA total latency:          0
CYCLE:   3165000052 WDMA bytes sent:          0
CYCLE:   3165000052 WDMA total latency:          0
CYCLE:   3165500052 RDMA bytes rec:          0
CYCLE:   3165500052 RDMA total latency:          0
CYCLE:   3165500052 WDMA bytes sent:          0
CYCLE:   3165500052 WDMA total latency:          0
CYCLE:   3166000052 Utilization ld q (incomplete):  0
CYCLE:   3166000052 RDMA bytes rec:          0
CYCLE:   3166000052 Utilization st q:  0
CYCLE:   3166000052 Utilization ld q:  0
CYCLE:   3166000052 Utilization:  0
CYCLE:   3166000052 Utilization ld q:  0
CYCLE:   3166000052 Utilization st q:  0
CYCLE:   3166000052 RDMA total latency:          0
CYCLE:   3166000052 Utilization st q (incomplete):  0
CYCLE:   3166000052 WDMA bytes sent:          0
CYCLE:   3166000052 Utilization ex q:  0
CYCLE:   3166000052 Utilization ex q (incomplete):  0
CYCLE:   3166000052 Utilization st q (incomplete):  0
CYCLE:   3166000052 Utilization ld q (incomplete):  0
CYCLE:   3166000052 WDMA total latency:          0
CYCLE:   3166000052 Utilization ex q:  0
CYCLE:   3166000052 Utilization:  0
CYCLE:   3166000052 Utilization ex q (incomplete):  0
CYCLE:   3166500052 RDMA bytes rec:          0
CYCLE:   3166500052 RDMA total latency:          0
CYCLE:   3166500052 WDMA bytes sent:          0
CYCLE:   3166500052 WDMA total latency:          0
CYCLE:   3167000052 RDMA bytes rec:          0
CYCLE:   3167000052 RDMA total latency:          0
CYCLE:   3167000052 WDMA bytes sent:          0
CYCLE:   3167000052 WDMA total latency:          0
CYCLE:   3167500052 RDMA bytes rec:          0
CYCLE:   3167500052 RDMA total latency:          0
CYCLE:   3167500052 WDMA bytes sent:          0
CYCLE:   3167500052 WDMA total latency:          0
CYCLE:   3168000052 Utilization ld q (incomplete):  0
CYCLE:   3168000052 RDMA bytes rec:          0
CYCLE:   3168000052 Utilization st q:  0
CYCLE:   3168000052 Utilization ld q:  0
CYCLE:   3168000052 Utilization:  0
CYCLE:   3168000052 Utilization ld q:  0
CYCLE:   3168000052 Utilization st q:  0
CYCLE:   3168000052 RDMA total latency:          0
CYCLE:   3168000052 Utilization st q (incomplete):  0
CYCLE:   3168000052 WDMA bytes sent:          0
CYCLE:   3168000052 Utilization ex q:  0
CYCLE:   3168000052 Utilization ex q (incomplete):  0
CYCLE:   3168000052 Utilization st q (incomplete):  0
CYCLE:   3168000052 Utilization ld q (incomplete):  0
CYCLE:   3168000052 WDMA total latency:          0
CYCLE:   3168000052 Utilization ex q:  0
CYCLE:   3168000052 Utilization:  0
CYCLE:   3168000052 Utilization ex q (incomplete):  0
CYCLE:   3168500052 RDMA bytes rec:          0
CYCLE:   3168500052 RDMA total latency:          0
CYCLE:   3168500052 WDMA bytes sent:          0
CYCLE:   3168500052 WDMA total latency:          0
CYCLE:   3169000052 RDMA bytes rec:          0
CYCLE:   3169000052 RDMA total latency:          0
CYCLE:   3169000052 WDMA bytes sent:          0
CYCLE:   3169000052 WDMA total latency:          0
CYCLE:   3169500052 RDMA bytes rec:          0
CYCLE:   3169500052 RDMA total latency:          0
CYCLE:   3169500052 WDMA bytes sent:          0
CYCLE:   3169500052 WDMA total latency:          0
CYCLE:   3170000052 Utilization ld q (incomplete):  0
CYCLE:   3170000052 RDMA bytes rec:          0
CYCLE:   3170000052 Utilization st q:  0
CYCLE:   3170000052 Utilization ld q:  0
CYCLE:   3170000052 Utilization:  0
CYCLE:   3170000052 Utilization ld q:  0
CYCLE:   3170000052 Utilization st q:  0
CYCLE:   3170000052 RDMA total latency:          0
CYCLE:   3170000052 Utilization st q (incomplete):  0
CYCLE:   3170000052 WDMA bytes sent:          0
CYCLE:   3170000052 Utilization ex q:  0
CYCLE:   3170000052 Utilization ex q (incomplete):  0
CYCLE:   3170000052 Utilization st q (incomplete):  0
CYCLE:   3170000052 Utilization ld q (incomplete):  0
CYCLE:   3170000052 WDMA total latency:          0
CYCLE:   3170000052 Utilization ex q:  0
CYCLE:   3170000052 Utilization:  0
CYCLE:   3170000052 Utilization ex q (incomplete):  0
CYCLE:   3170500052 RDMA bytes rec:          0
CYCLE:   3170500052 RDMA total latency:          0
CYCLE:   3170500052 WDMA bytes sent:          0
CYCLE:   3170500052 WDMA total latency:          0
CYCLE:   3171000052 RDMA bytes rec:          0
CYCLE:   3171000052 RDMA total latency:          0
CYCLE:   3171000052 WDMA bytes sent:          0
CYCLE:   3171000052 WDMA total latency:          0
CYCLE:   3171500052 RDMA bytes rec:          0
CYCLE:   3171500052 RDMA total latency:          0
CYCLE:   3171500052 WDMA bytes sent:          0
CYCLE:   3171500052 WDMA total latency:          0
CYCLE:   3172000052 Utilization ld q (incomplete):  0
CYCLE:   3172000052 RDMA bytes rec:          0
CYCLE:   3172000052 Utilization st q:  0
CYCLE:   3172000052 Utilization ld q:  0
CYCLE:   3172000052 Utilization:  0
CYCLE:   3172000052 Utilization ld q:  0
CYCLE:   3172000052 Utilization st q:  0
CYCLE:   3172000052 RDMA total latency:          0
CYCLE:   3172000052 Utilization st q (incomplete):  0
CYCLE:   3172000052 WDMA bytes sent:          0
CYCLE:   3172000052 Utilization ex q:  0
CYCLE:   3172000052 Utilization ex q (incomplete):  0
CYCLE:   3172000052 Utilization st q (incomplete):  0
CYCLE:   3172000052 Utilization ld q (incomplete):  0
CYCLE:   3172000052 WDMA total latency:          0
CYCLE:   3172000052 Utilization ex q:  0
CYCLE:   3172000052 Utilization:  0
CYCLE:   3172000052 Utilization ex q (incomplete):  0
CYCLE:   3172500052 RDMA bytes rec:          0
CYCLE:   3172500052 RDMA total latency:          0
CYCLE:   3172500052 WDMA bytes sent:          0
CYCLE:   3172500052 WDMA total latency:          0
CYCLE:   3173000052 RDMA bytes rec:          0
CYCLE:   3173000052 RDMA total latency:          0
CYCLE:   3173000052 WDMA bytes sent:          0
CYCLE:   3173000052 WDMA total latency:          0
CYCLE:   3173500052 RDMA bytes rec:          0
CYCLE:   3173500052 RDMA total latency:          0
CYCLE:   3173500052 WDMA bytes sent:          0
CYCLE:   3173500052 WDMA total latency:          0
CYCLE:   3174000052 Utilization ld q (incomplete):  0
CYCLE:   3174000052 RDMA bytes rec:          0
CYCLE:   3174000052 Utilization st q:  0
CYCLE:   3174000052 Utilization ld q:  0
CYCLE:   3174000052 Utilization:  0
CYCLE:   3174000052 Utilization ld q:  0
CYCLE:   3174000052 Utilization st q:  0
CYCLE:   3174000052 RDMA total latency:          0
CYCLE:   3174000052 Utilization st q (incomplete):  0
CYCLE:   3174000052 WDMA bytes sent:          0
CYCLE:   3174000052 Utilization ex q:  0
CYCLE:   3174000052 Utilization ex q (incomplete):  0
CYCLE:   3174000052 Utilization st q (incomplete):  0
CYCLE:   3174000052 Utilization ld q (incomplete):  0
CYCLE:   3174000052 WDMA total latency:          0
CYCLE:   3174000052 Utilization ex q:  0
CYCLE:   3174000052 Utilization:  0
CYCLE:   3174000052 Utilization ex q (incomplete):  0
CYCLE:   3174500052 RDMA bytes rec:          0
CYCLE:   3174500052 RDMA total latency:          0
CYCLE:   3174500052 WDMA bytes sent:          0
CYCLE:   3174500052 WDMA total latency:          0
CYCLE:   3175000052 RDMA bytes rec:          0
CYCLE:   3175000052 RDMA total latency:          0
CYCLE:   3175000052 WDMA bytes sent:          0
CYCLE:   3175000052 WDMA total latency:          0
CYCLE:   3175500052 RDMA bytes rec:          0
CYCLE:   3175500052 RDMA total latency:          0
CYCLE:   3175500052 WDMA bytes sent:          0
CYCLE:   3175500052 WDMA total latency:          0
CYCLE:   3176000052 Utilization ld q (incomplete):  0
CYCLE:   3176000052 RDMA bytes rec:          0
CYCLE:   3176000052 Utilization st q:  0
CYCLE:   3176000052 Utilization ld q:  0
CYCLE:   3176000052 Utilization:  0
CYCLE:   3176000052 Utilization ld q:  0
CYCLE:   3176000052 Utilization st q:  0
CYCLE:   3176000052 RDMA total latency:          0
CYCLE:   3176000052 Utilization st q (incomplete):  0
CYCLE:   3176000052 WDMA bytes sent:          0
CYCLE:   3176000052 Utilization ex q:  0
CYCLE:   3176000052 Utilization ex q (incomplete):  0
CYCLE:   3176000052 Utilization st q (incomplete):  0
CYCLE:   3176000052 Utilization ld q (incomplete):  0
CYCLE:   3176000052 WDMA total latency:          0
CYCLE:   3176000052 Utilization ex q:  0
CYCLE:   3176000052 Utilization:  0
CYCLE:   3176000052 Utilization ex q (incomplete):  0
CYCLE:   3176500052 RDMA bytes rec:          0
CYCLE:   3176500052 RDMA total latency:          0
CYCLE:   3176500052 WDMA bytes sent:          0
CYCLE:   3176500052 WDMA total latency:          0
CYCLE:   3177000052 RDMA bytes rec:          0
CYCLE:   3177000052 RDMA total latency:          0
CYCLE:   3177000052 WDMA bytes sent:          0
CYCLE:   3177000052 WDMA total latency:          0
CYCLE:   3177500052 RDMA bytes rec:          0
CYCLE:   3177500052 RDMA total latency:          0
CYCLE:   3177500052 WDMA bytes sent:          0
CYCLE:   3177500052 WDMA total latency:          0
CYCLE:   3178000052 Utilization ld q (incomplete):  0
CYCLE:   3178000052 RDMA bytes rec:          0
CYCLE:   3178000052 Utilization st q:  0
CYCLE:   3178000052 Utilization ld q:  0
CYCLE:   3178000052 Utilization:  0
CYCLE:   3178000052 Utilization ld q:  0
CYCLE:   3178000052 Utilization st q:  0
CYCLE:   3178000052 RDMA total latency:          0
CYCLE:   3178000052 Utilization st q (incomplete):  0
CYCLE:   3178000052 WDMA bytes sent:          0
CYCLE:   3178000052 Utilization ex q:  0
CYCLE:   3178000052 Utilization ex q (incomplete):  0
CYCLE:   3178000052 Utilization st q (incomplete):  0
CYCLE:   3178000052 Utilization ld q (incomplete):  0
CYCLE:   3178000052 WDMA total latency:          0
CYCLE:   3178000052 Utilization ex q:  0
CYCLE:   3178000052 Utilization:  0
CYCLE:   3178000052 Utilization ex q (incomplete):  0
CYCLE:   3178500052 RDMA bytes rec:          0
CYCLE:   3178500052 RDMA total latency:          0
CYCLE:   3178500052 WDMA bytes sent:          0
CYCLE:   3178500052 WDMA total latency:          0
CYCLE:   3179000052 RDMA bytes rec:          0
CYCLE:   3179000052 RDMA total latency:          0
CYCLE:   3179000052 WDMA bytes sent:          0
CYCLE:   3179000052 WDMA total latency:          0
CYCLE:   3179500052 RDMA bytes rec:          0
CYCLE:   3179500052 RDMA total latency:          0
CYCLE:   3179500052 WDMA bytes sent:          0
CYCLE:   3179500052 WDMA total latency:          0
CYCLE:   3180000052 Utilization ld q (incomplete):  0
CYCLE:   3180000052 RDMA bytes rec:          0
CYCLE:   3180000052 Utilization st q:  0
CYCLE:   3180000052 Utilization ld q:  0
CYCLE:   3180000052 Utilization:  0
CYCLE:   3180000052 Utilization ld q:  0
CYCLE:   3180000052 Utilization st q:  0
CYCLE:   3180000052 RDMA total latency:          0
CYCLE:   3180000052 Utilization st q (incomplete):  0
CYCLE:   3180000052 WDMA bytes sent:          0
CYCLE:   3180000052 Utilization ex q:  0
CYCLE:   3180000052 Utilization ex q (incomplete):  0
CYCLE:   3180000052 Utilization st q (incomplete):  0
CYCLE:   3180000052 Utilization ld q (incomplete):  0
CYCLE:   3180000052 WDMA total latency:          0
CYCLE:   3180000052 Utilization ex q:  0
CYCLE:   3180000052 Utilization:  0
CYCLE:   3180000052 Utilization ex q (incomplete):  0
CYCLE:   3180500052 RDMA bytes rec:          0
CYCLE:   3180500052 RDMA total latency:          0
CYCLE:   3180500052 WDMA bytes sent:          0
CYCLE:   3180500052 WDMA total latency:          0
CYCLE:   3181000052 RDMA bytes rec:          0
CYCLE:   3181000052 RDMA total latency:          0
CYCLE:   3181000052 WDMA bytes sent:          0
CYCLE:   3181000052 WDMA total latency:          0
CYCLE:   3181500052 RDMA bytes rec:          0
CYCLE:   3181500052 RDMA total latency:          0
CYCLE:   3181500052 WDMA bytes sent:          0
CYCLE:   3181500052 WDMA total latency:          0
CYCLE:   3182000052 Utilization ld q (incomplete):  0
CYCLE:   3182000052 RDMA bytes rec:          0
CYCLE:   3182000052 Utilization st q:  0
CYCLE:   3182000052 Utilization ld q:  0
CYCLE:   3182000052 Utilization:  0
CYCLE:   3182000052 Utilization ld q:  0
CYCLE:   3182000052 Utilization st q:  0
CYCLE:   3182000052 RDMA total latency:          0
CYCLE:   3182000052 Utilization st q (incomplete):  0
CYCLE:   3182000052 WDMA bytes sent:          0
CYCLE:   3182000052 Utilization ex q:  0
CYCLE:   3182000052 Utilization ex q (incomplete):  0
CYCLE:   3182000052 Utilization st q (incomplete):  0
CYCLE:   3182000052 Utilization ld q (incomplete):  0
CYCLE:   3182000052 WDMA total latency:          0
CYCLE:   3182000052 Utilization ex q:  0
CYCLE:   3182000052 Utilization:  0
CYCLE:   3182000052 Utilization ex q (incomplete):  0
CYCLE:   3182500052 RDMA bytes rec:          0
CYCLE:   3182500052 RDMA total latency:          0
CYCLE:   3182500052 WDMA bytes sent:          0
CYCLE:   3182500052 WDMA total latency:          0
CYCLE:   3183000052 RDMA bytes rec:          0
CYCLE:   3183000052 RDMA total latency:          0
CYCLE:   3183000052 WDMA bytes sent:          0
CYCLE:   3183000052 WDMA total latency:          0
CYCLE:   3183500052 RDMA bytes rec:          0
CYCLE:   3183500052 RDMA total latency:          0
CYCLE:   3183500052 WDMA bytes sent:          0
CYCLE:   3183500052 WDMA total latency:          0
CYCLE:   3184000052 Utilization ld q (incomplete):  0
CYCLE:   3184000052 RDMA bytes rec:          0
CYCLE:   3184000052 Utilization st q:  0
CYCLE:   3184000052 Utilization ld q:  0
CYCLE:   3184000052 Utilization:  0
CYCLE:   3184000052 Utilization ld q:  0
CYCLE:   3184000052 Utilization st q:  0
CYCLE:   3184000052 RDMA total latency:          0
CYCLE:   3184000052 Utilization st q (incomplete):  0
CYCLE:   3184000052 WDMA bytes sent:          0
CYCLE:   3184000052 Utilization ex q:  0
CYCLE:   3184000052 Utilization ex q (incomplete):  0
CYCLE:   3184000052 Utilization st q (incomplete):  0
CYCLE:   3184000052 Utilization ld q (incomplete):  0
CYCLE:   3184000052 WDMA total latency:          0
CYCLE:   3184000052 Utilization ex q:  0
CYCLE:   3184000052 Utilization:  0
CYCLE:   3184000052 Utilization ex q (incomplete):  0
CYCLE:   3184500052 RDMA bytes rec:          0
CYCLE:   3184500052 RDMA total latency:          0
CYCLE:   3184500052 WDMA bytes sent:          0
CYCLE:   3184500052 WDMA total latency:          0
CYCLE:   3185000052 RDMA bytes rec:          0
CYCLE:   3185000052 RDMA total latency:          0
CYCLE:   3185000052 WDMA bytes sent:          0
CYCLE:   3185000052 WDMA total latency:          0
CYCLE:   3185500052 RDMA bytes rec:          0
CYCLE:   3185500052 RDMA total latency:          0
CYCLE:   3185500052 WDMA bytes sent:          0
CYCLE:   3185500052 WDMA total latency:          0
CYCLE:   3186000052 Utilization ld q (incomplete):  0
CYCLE:   3186000052 RDMA bytes rec:          0
CYCLE:   3186000052 Utilization st q:  0
CYCLE:   3186000052 Utilization ld q:  0
CYCLE:   3186000052 Utilization:  0
CYCLE:   3186000052 Utilization ld q:  0
CYCLE:   3186000052 Utilization st q:  0
CYCLE:   3186000052 RDMA total latency:          0
CYCLE:   3186000052 Utilization st q (incomplete):  0
CYCLE:   3186000052 WDMA bytes sent:          0
CYCLE:   3186000052 Utilization ex q:  0
CYCLE:   3186000052 Utilization ex q (incomplete):  0
CYCLE:   3186000052 Utilization st q (incomplete):  0
CYCLE:   3186000052 Utilization ld q (incomplete):  0
CYCLE:   3186000052 WDMA total latency:          0
CYCLE:   3186000052 Utilization ex q:  0
CYCLE:   3186000052 Utilization:  0
CYCLE:   3186000052 Utilization ex q (incomplete):  0
CYCLE:   3186500052 RDMA bytes rec:          0
CYCLE:   3186500052 RDMA total latency:          0
CYCLE:   3186500052 WDMA bytes sent:          0
CYCLE:   3186500052 WDMA total latency:          0
CYCLE:   3187000052 RDMA bytes rec:          0
CYCLE:   3187000052 RDMA total latency:          0
CYCLE:   3187000052 WDMA bytes sent:          0
CYCLE:   3187000052 WDMA total latency:          0
CYCLE:   3187500052 RDMA bytes rec:          0
CYCLE:   3187500052 RDMA total latency:          0
CYCLE:   3187500052 WDMA bytes sent:          0
CYCLE:   3187500052 WDMA total latency:          0
CYCLE:   3188000052 Utilization ld q (incomplete):  0
CYCLE:   3188000052 RDMA bytes rec:          0
CYCLE:   3188000052 Utilization st q:  0
CYCLE:   3188000052 Utilization ld q:  0
CYCLE:   3188000052 Utilization:  0
CYCLE:   3188000052 Utilization ld q:  0
CYCLE:   3188000052 Utilization st q:  0
CYCLE:   3188000052 RDMA total latency:          0
CYCLE:   3188000052 Utilization st q (incomplete):  0
CYCLE:   3188000052 WDMA bytes sent:          0
CYCLE:   3188000052 Utilization ex q:  0
CYCLE:   3188000052 Utilization ex q (incomplete):  0
CYCLE:   3188000052 Utilization st q (incomplete):  0
CYCLE:   3188000052 Utilization ld q (incomplete):  0
CYCLE:   3188000052 WDMA total latency:          0
CYCLE:   3188000052 Utilization ex q:  0
CYCLE:   3188000052 Utilization:  0
CYCLE:   3188000052 Utilization ex q (incomplete):  0
CYCLE:   3188500052 RDMA bytes rec:          0
CYCLE:   3188500052 RDMA total latency:          0
CYCLE:   3188500052 WDMA bytes sent:          0
CYCLE:   3188500052 WDMA total latency:          0
CYCLE:   3189000052 RDMA bytes rec:          0
CYCLE:   3189000052 RDMA total latency:          0
CYCLE:   3189000052 WDMA bytes sent:          0
CYCLE:   3189000052 WDMA total latency:          0
CYCLE:   3189500052 RDMA bytes rec:          0
CYCLE:   3189500052 RDMA total latency:          0
CYCLE:   3189500052 WDMA bytes sent:          0
CYCLE:   3189500052 WDMA total latency:          0
CYCLE:   3190000052 Utilization ld q (incomplete):  0
CYCLE:   3190000052 RDMA bytes rec:          0
CYCLE:   3190000052 Utilization st q:  0
CYCLE:   3190000052 Utilization ld q:  0
CYCLE:   3190000052 Utilization:  0
CYCLE:   3190000052 Utilization ld q:  0
CYCLE:   3190000052 Utilization st q:  0
CYCLE:   3190000052 RDMA total latency:          0
CYCLE:   3190000052 Utilization st q (incomplete):  0
CYCLE:   3190000052 WDMA bytes sent:          0
CYCLE:   3190000052 Utilization ex q:  0
CYCLE:   3190000052 Utilization ex q (incomplete):  0
CYCLE:   3190000052 Utilization st q (incomplete):  0
CYCLE:   3190000052 Utilization ld q (incomplete):  0
CYCLE:   3190000052 WDMA total latency:          0
CYCLE:   3190000052 Utilization ex q:  0
CYCLE:   3190000052 Utilization:  0
CYCLE:   3190000052 Utilization ex q (incomplete):  0
CYCLE:   3190500052 RDMA bytes rec:          0
CYCLE:   3190500052 RDMA total latency:          0
CYCLE:   3190500052 WDMA bytes sent:          0
CYCLE:   3190500052 WDMA total latency:          0
CYCLE:   3191000052 RDMA bytes rec:          0
CYCLE:   3191000052 RDMA total latency:          0
CYCLE:   3191000052 WDMA bytes sent:          0
CYCLE:   3191000052 WDMA total latency:          0
CYCLE:   3191500052 RDMA bytes rec:          0
CYCLE:   3191500052 RDMA total latency:          0
CYCLE:   3191500052 WDMA bytes sent:          0
CYCLE:   3191500052 WDMA total latency:          0
CYCLE:   3192000052 Utilization ld q (incomplete):  0
CYCLE:   3192000052 RDMA bytes rec:          0
CYCLE:   3192000052 Utilization st q:  0
CYCLE:   3192000052 Utilization ld q:  0
CYCLE:   3192000052 Utilization:  0
CYCLE:   3192000052 Utilization ld q:  0
CYCLE:   3192000052 Utilization st q:  0
CYCLE:   3192000052 RDMA total latency:          0
CYCLE:   3192000052 Utilization st q (incomplete):  0
CYCLE:   3192000052 WDMA bytes sent:          0
CYCLE:   3192000052 Utilization ex q:  0
CYCLE:   3192000052 Utilization ex q (incomplete):  0
CYCLE:   3192000052 Utilization st q (incomplete):  0
CYCLE:   3192000052 Utilization ld q (incomplete):  0
CYCLE:   3192000052 WDMA total latency:          0
CYCLE:   3192000052 Utilization ex q:  0
CYCLE:   3192000052 Utilization:  0
CYCLE:   3192000052 Utilization ex q (incomplete):  0
CYCLE:   3192500052 RDMA bytes rec:          0
CYCLE:   3192500052 RDMA total latency:          0
CYCLE:   3192500052 WDMA bytes sent:          0
CYCLE:   3192500052 WDMA total latency:          0
CYCLE:   3193000052 RDMA bytes rec:          0
CYCLE:   3193000052 RDMA total latency:          0
CYCLE:   3193000052 WDMA bytes sent:          0
CYCLE:   3193000052 WDMA total latency:          0
CYCLE:   3193500052 RDMA bytes rec:          0
CYCLE:   3193500052 RDMA total latency:          0
CYCLE:   3193500052 WDMA bytes sent:          0
CYCLE:   3193500052 WDMA total latency:          0
CYCLE:   3194000052 Utilization ld q (incomplete):  0
CYCLE:   3194000052 RDMA bytes rec:          0
CYCLE:   3194000052 Utilization st q:  0
CYCLE:   3194000052 Utilization ld q:  0
CYCLE:   3194000052 Utilization:  0
CYCLE:   3194000052 Utilization ld q:  0
CYCLE:   3194000052 Utilization st q:  0
CYCLE:   3194000052 RDMA total latency:          0
CYCLE:   3194000052 Utilization st q (incomplete):  0
CYCLE:   3194000052 WDMA bytes sent:          0
CYCLE:   3194000052 Utilization ex q:  0
CYCLE:   3194000052 Utilization ex q (incomplete):  0
CYCLE:   3194000052 Utilization st q (incomplete):  0
CYCLE:   3194000052 Utilization ld q (incomplete):  0
CYCLE:   3194000052 WDMA total latency:          0
CYCLE:   3194000052 Utilization ex q:  0
CYCLE:   3194000052 Utilization:  0
CYCLE:   3194000052 Utilization ex q (incomplete):  0
CYCLE:   3194500052 RDMA bytes rec:          0
CYCLE:   3194500052 RDMA total latency:          0
CYCLE:   3194500052 WDMA bytes sent:          0
CYCLE:   3194500052 WDMA total latency:          0
CYCLE:   3195000052 RDMA bytes rec:          0
CYCLE:   3195000052 RDMA total latency:          0
CYCLE:   3195000052 WDMA bytes sent:          0
CYCLE:   3195000052 WDMA total latency:          0
CYCLE:   3195500052 RDMA bytes rec:          0
CYCLE:   3195500052 RDMA total latency:          0
CYCLE:   3195500052 WDMA bytes sent:          0
CYCLE:   3195500052 WDMA total latency:          0
CYCLE:   3196000052 Utilization ld q (incomplete):  0
CYCLE:   3196000052 RDMA bytes rec:          0
CYCLE:   3196000052 Utilization st q:  0
CYCLE:   3196000052 Utilization ld q:  0
CYCLE:   3196000052 Utilization:  0
CYCLE:   3196000052 Utilization ld q:  0
CYCLE:   3196000052 Utilization st q:  0
CYCLE:   3196000052 RDMA total latency:          0
CYCLE:   3196000052 Utilization st q (incomplete):  0
CYCLE:   3196000052 WDMA bytes sent:          0
CYCLE:   3196000052 Utilization ex q:  0
CYCLE:   3196000052 Utilization ex q (incomplete):  0
CYCLE:   3196000052 Utilization st q (incomplete):  0
CYCLE:   3196000052 Utilization ld q (incomplete):  0
CYCLE:   3196000052 WDMA total latency:          0
CYCLE:   3196000052 Utilization ex q:  0
CYCLE:   3196000052 Utilization:  0
CYCLE:   3196000052 Utilization ex q (incomplete):  0
CYCLE:   3196500052 RDMA bytes rec:          0
CYCLE:   3196500052 RDMA total latency:          0
CYCLE:   3196500052 WDMA bytes sent:          0
CYCLE:   3196500052 WDMA total latency:          0
CYCLE:   3197000052 RDMA bytes rec:          0
CYCLE:   3197000052 RDMA total latency:          0
CYCLE:   3197000052 WDMA bytes sent:          0
CYCLE:   3197000052 WDMA total latency:          0
CYCLE:   3197500052 RDMA bytes rec:          0
CYCLE:   3197500052 RDMA total latency:          0
CYCLE:   3197500052 WDMA bytes sent:          0
CYCLE:   3197500052 WDMA total latency:          0
CYCLE:   3198000052 Utilization ld q (incomplete):  0
CYCLE:   3198000052 RDMA bytes rec:          0
CYCLE:   3198000052 Utilization st q:  0
CYCLE:   3198000052 Utilization ld q:  0
CYCLE:   3198000052 Utilization:  0
CYCLE:   3198000052 Utilization ld q:  0
CYCLE:   3198000052 Utilization st q:  0
CYCLE:   3198000052 RDMA total latency:          0
CYCLE:   3198000052 Utilization st q (incomplete):  0
CYCLE:   3198000052 WDMA bytes sent:          0
CYCLE:   3198000052 Utilization ex q:  0
CYCLE:   3198000052 Utilization ex q (incomplete):  0
CYCLE:   3198000052 Utilization st q (incomplete):  0
CYCLE:   3198000052 Utilization ld q (incomplete):  0
CYCLE:   3198000052 WDMA total latency:          0
CYCLE:   3198000052 Utilization ex q:  0
CYCLE:   3198000052 Utilization:  0
CYCLE:   3198000052 Utilization ex q (incomplete):  0
CYCLE:   3198500052 RDMA bytes rec:          0
CYCLE:   3198500052 RDMA total latency:          0
CYCLE:   3198500052 WDMA bytes sent:          0
CYCLE:   3198500052 WDMA total latency:          0
CYCLE:   3199000052 RDMA bytes rec:          0
CYCLE:   3199000052 RDMA total latency:          0
CYCLE:   3199000052 WDMA bytes sent:          0
CYCLE:   3199000052 WDMA total latency:          0
CYCLE:   3199500052 RDMA bytes rec:          0
CYCLE:   3199500052 RDMA total latency:          0
CYCLE:   3199500052 WDMA bytes sent:          0
CYCLE:   3199500052 WDMA total latency:          0
CYCLE:   3200000052 Utilization ld q (incomplete):  0
CYCLE:   3200000052 RDMA bytes rec:          0
CYCLE:   3200000052 Utilization st q:  0
CYCLE:   3200000052 Utilization ld q:  0
CYCLE:   3200000052 Utilization:  0
CYCLE:   3200000052 Utilization ld q:  0
CYCLE:   3200000052 Utilization st q:  0
CYCLE:   3200000052 RDMA total latency:          0
CYCLE:   3200000052 Utilization st q (incomplete):  0
CYCLE:   3200000052 WDMA bytes sent:          0
CYCLE:   3200000052 Utilization ex q:  0
CYCLE:   3200000052 Utilization ex q (incomplete):  0
CYCLE:   3200000052 Utilization st q (incomplete):  0
CYCLE:   3200000052 Utilization ld q (incomplete):  0
CYCLE:   3200000052 WDMA total latency:          0
CYCLE:   3200000052 Utilization ex q:  0
CYCLE:   3200000052 Utilization:  0
CYCLE:   3200000052 Utilization ex q (incomplete):  0
CYCLE:   3200500052 RDMA bytes rec:          0
CYCLE:   3200500052 RDMA total latency:          0
CYCLE:   3200500052 WDMA bytes sent:          0
CYCLE:   3200500052 WDMA total latency:          0
CYCLE:   3201000052 RDMA bytes rec:          0
CYCLE:   3201000052 RDMA total latency:          0
CYCLE:   3201000052 WDMA bytes sent:          0
CYCLE:   3201000052 WDMA total latency:          0
CYCLE:   3201500052 RDMA bytes rec:          0
CYCLE:   3201500052 RDMA total latency:          0
CYCLE:   3201500052 WDMA bytes sent:          0
CYCLE:   3201500052 WDMA total latency:          0
CYCLE:   3202000052 Utilization ld q (incomplete):  0
CYCLE:   3202000052 RDMA bytes rec:          0
CYCLE:   3202000052 Utilization st q:  0
CYCLE:   3202000052 Utilization ld q:  0
CYCLE:   3202000052 Utilization:  0
CYCLE:   3202000052 Utilization ld q:  0
CYCLE:   3202000052 Utilization st q:  0
CYCLE:   3202000052 RDMA total latency:          0
CYCLE:   3202000052 Utilization st q (incomplete):  0
CYCLE:   3202000052 WDMA bytes sent:          0
CYCLE:   3202000052 Utilization ex q:  0
CYCLE:   3202000052 Utilization ex q (incomplete):  0
CYCLE:   3202000052 Utilization st q (incomplete):  0
CYCLE:   3202000052 Utilization ld q (incomplete):  0
CYCLE:   3202000052 WDMA total latency:          0
CYCLE:   3202000052 Utilization ex q:  0
CYCLE:   3202000052 Utilization:  0
CYCLE:   3202000052 Utilization ex q (incomplete):  0
CYCLE:   3202500052 RDMA bytes rec:          0
CYCLE:   3202500052 RDMA total latency:          0
CYCLE:   3202500052 WDMA bytes sent:          0
CYCLE:   3202500052 WDMA total latency:          0
CYCLE:   3203000052 RDMA bytes rec:          0
CYCLE:   3203000052 RDMA total latency:          0
CYCLE:   3203000052 WDMA bytes sent:          0
CYCLE:   3203000052 WDMA total latency:          0
CYCLE:   3203500052 RDMA bytes rec:          0
CYCLE:   3203500052 RDMA total latency:          0
CYCLE:   3203500052 WDMA bytes sent:          0
CYCLE:   3203500052 WDMA total latency:          0
CYCLE:   3204000052 Utilization ld q (incomplete):  0
CYCLE:   3204000052 RDMA bytes rec:          0
CYCLE:   3204000052 Utilization st q:  0
CYCLE:   3204000052 Utilization ld q:  0
CYCLE:   3204000052 Utilization:  0
CYCLE:   3204000052 Utilization ld q:  0
CYCLE:   3204000052 Utilization st q:  0
CYCLE:   3204000052 RDMA total latency:          0
CYCLE:   3204000052 Utilization st q (incomplete):  0
CYCLE:   3204000052 WDMA bytes sent:          0
CYCLE:   3204000052 Utilization ex q:  0
CYCLE:   3204000052 Utilization ex q (incomplete):  0
CYCLE:   3204000052 Utilization st q (incomplete):  0
CYCLE:   3204000052 Utilization ld q (incomplete):  0
CYCLE:   3204000052 WDMA total latency:          0
CYCLE:   3204000052 Utilization ex q:  0
CYCLE:   3204000052 Utilization:  0
CYCLE:   3204000052 Utilization ex q (incomplete):  0
CYCLE:   3204500052 RDMA bytes rec:          0
CYCLE:   3204500052 RDMA total latency:          0
CYCLE:   3204500052 WDMA bytes sent:          0
CYCLE:   3204500052 WDMA total latency:          0
CYCLE:   3205000052 RDMA bytes rec:          0
CYCLE:   3205000052 RDMA total latency:          0
CYCLE:   3205000052 WDMA bytes sent:          0
CYCLE:   3205000052 WDMA total latency:          0
CYCLE:   3205500052 RDMA bytes rec:          0
CYCLE:   3205500052 RDMA total latency:          0
CYCLE:   3205500052 WDMA bytes sent:          0
CYCLE:   3205500052 WDMA total latency:          0
CYCLE:   3206000052 Utilization ld q (incomplete):  0
CYCLE:   3206000052 RDMA bytes rec:          0
CYCLE:   3206000052 Utilization st q:  0
CYCLE:   3206000052 Utilization ld q:  0
CYCLE:   3206000052 Utilization:  0
CYCLE:   3206000052 Utilization ld q:  0
CYCLE:   3206000052 Utilization st q:  0
CYCLE:   3206000052 RDMA total latency:          0
CYCLE:   3206000052 Utilization st q (incomplete):  0
CYCLE:   3206000052 WDMA bytes sent:          0
CYCLE:   3206000052 Utilization ex q:  0
CYCLE:   3206000052 Utilization ex q (incomplete):  0
CYCLE:   3206000052 Utilization st q (incomplete):  0
CYCLE:   3206000052 Utilization ld q (incomplete):  0
CYCLE:   3206000052 WDMA total latency:          0
CYCLE:   3206000052 Utilization ex q:  0
CYCLE:   3206000052 Utilization:  0
CYCLE:   3206000052 Utilization ex q (incomplete):  0
CYCLE:   3206500052 RDMA bytes rec:          0
CYCLE:   3206500052 RDMA total latency:          0
CYCLE:   3206500052 WDMA bytes sent:          0
CYCLE:   3206500052 WDMA total latency:          0
CYCLE:   3207000052 RDMA bytes rec:          0
CYCLE:   3207000052 RDMA total latency:          0
CYCLE:   3207000052 WDMA bytes sent:          0
CYCLE:   3207000052 WDMA total latency:          0
CYCLE:   3207500052 RDMA bytes rec:          0
CYCLE:   3207500052 RDMA total latency:          0
CYCLE:   3207500052 WDMA bytes sent:          0
CYCLE:   3207500052 WDMA total latency:          0
CYCLE:   3208000052 Utilization ld q (incomplete):  0
CYCLE:   3208000052 RDMA bytes rec:          0
CYCLE:   3208000052 Utilization st q:  0
CYCLE:   3208000052 Utilization ld q:  0
CYCLE:   3208000052 Utilization:  0
CYCLE:   3208000052 Utilization ld q:  0
CYCLE:   3208000052 Utilization st q:  0
CYCLE:   3208000052 RDMA total latency:          0
CYCLE:   3208000052 Utilization st q (incomplete):  0
CYCLE:   3208000052 WDMA bytes sent:          0
CYCLE:   3208000052 Utilization ex q:  0
CYCLE:   3208000052 Utilization ex q (incomplete):  0
CYCLE:   3208000052 Utilization st q (incomplete):  0
CYCLE:   3208000052 Utilization ld q (incomplete):  0
CYCLE:   3208000052 WDMA total latency:          0
CYCLE:   3208000052 Utilization ex q:  0
CYCLE:   3208000052 Utilization:  0
CYCLE:   3208000052 Utilization ex q (incomplete):  0
CYCLE:   3208500052 RDMA bytes rec:          0
CYCLE:   3208500052 RDMA total latency:          0
CYCLE:   3208500052 WDMA bytes sent:          0
CYCLE:   3208500052 WDMA total latency:          0
CYCLE:   3209000052 RDMA bytes rec:          0
CYCLE:   3209000052 RDMA total latency:          0
CYCLE:   3209000052 WDMA bytes sent:          0
CYCLE:   3209000052 WDMA total latency:          0
CYCLE:   3209500052 RDMA bytes rec:          0
CYCLE:   3209500052 RDMA total latency:          0
CYCLE:   3209500052 WDMA bytes sent:          0
CYCLE:   3209500052 WDMA total latency:          0
CYCLE:   3210000052 Utilization ld q (incomplete):  0
CYCLE:   3210000052 RDMA bytes rec:          0
CYCLE:   3210000052 Utilization st q:  0
CYCLE:   3210000052 Utilization ld q:  0
CYCLE:   3210000052 Utilization:  0
CYCLE:   3210000052 Utilization ld q:  0
CYCLE:   3210000052 Utilization st q:  0
CYCLE:   3210000052 RDMA total latency:          0
CYCLE:   3210000052 Utilization st q (incomplete):  0
CYCLE:   3210000052 WDMA bytes sent:          0
CYCLE:   3210000052 Utilization ex q:  0
CYCLE:   3210000052 Utilization ex q (incomplete):  0
CYCLE:   3210000052 Utilization st q (incomplete):  0
CYCLE:   3210000052 Utilization ld q (incomplete):  0
CYCLE:   3210000052 WDMA total latency:          0
CYCLE:   3210000052 Utilization ex q:  0
CYCLE:   3210000052 Utilization:  0
CYCLE:   3210000052 Utilization ex q (incomplete):  0
CYCLE:   3210500052 RDMA bytes rec:          0
CYCLE:   3210500052 RDMA total latency:          0
CYCLE:   3210500052 WDMA bytes sent:          0
CYCLE:   3210500052 WDMA total latency:          0
CYCLE:   3211000052 RDMA bytes rec:          0
CYCLE:   3211000052 RDMA total latency:          0
CYCLE:   3211000052 WDMA bytes sent:          0
CYCLE:   3211000052 WDMA total latency:          0
CYCLE:   3211500052 RDMA bytes rec:          0
CYCLE:   3211500052 RDMA total latency:          0
CYCLE:   3211500052 WDMA bytes sent:          0
CYCLE:   3211500052 WDMA total latency:          0
CYCLE:   3212000052 Utilization ld q (incomplete):  0
CYCLE:   3212000052 RDMA bytes rec:          0
CYCLE:   3212000052 Utilization st q:  0
CYCLE:   3212000052 Utilization ld q:  0
CYCLE:   3212000052 Utilization:  0
CYCLE:   3212000052 Utilization ld q:  0
CYCLE:   3212000052 Utilization st q:  0
CYCLE:   3212000052 RDMA total latency:          0
CYCLE:   3212000052 Utilization st q (incomplete):  0
CYCLE:   3212000052 WDMA bytes sent:          0
CYCLE:   3212000052 Utilization ex q:  0
CYCLE:   3212000052 Utilization ex q (incomplete):  0
CYCLE:   3212000052 Utilization st q (incomplete):  0
CYCLE:   3212000052 Utilization ld q (incomplete):  0
CYCLE:   3212000052 WDMA total latency:          0
CYCLE:   3212000052 Utilization ex q:  0
CYCLE:   3212000052 Utilization:  0
CYCLE:   3212000052 Utilization ex q (incomplete):  0
CYCLE:   3212500052 RDMA bytes rec:          0
CYCLE:   3212500052 RDMA total latency:          0
CYCLE:   3212500052 WDMA bytes sent:          0
CYCLE:   3212500052 WDMA total latency:          0
CYCLE:   3213000052 RDMA bytes rec:          0
CYCLE:   3213000052 RDMA total latency:          0
CYCLE:   3213000052 WDMA bytes sent:          0
CYCLE:   3213000052 WDMA total latency:          0
CYCLE:   3213500052 RDMA bytes rec:          0
CYCLE:   3213500052 RDMA total latency:          0
CYCLE:   3213500052 WDMA bytes sent:          0
CYCLE:   3213500052 WDMA total latency:          0
CYCLE:   3214000052 Utilization ld q (incomplete):  0
CYCLE:   3214000052 RDMA bytes rec:          0
CYCLE:   3214000052 Utilization st q:  0
CYCLE:   3214000052 Utilization ld q:  0
CYCLE:   3214000052 Utilization:  0
CYCLE:   3214000052 Utilization ld q:  0
CYCLE:   3214000052 Utilization st q:  0
CYCLE:   3214000052 RDMA total latency:          0
CYCLE:   3214000052 Utilization st q (incomplete):  0
CYCLE:   3214000052 WDMA bytes sent:          0
CYCLE:   3214000052 Utilization ex q:  0
CYCLE:   3214000052 Utilization ex q (incomplete):  0
CYCLE:   3214000052 Utilization st q (incomplete):  0
CYCLE:   3214000052 Utilization ld q (incomplete):  0
CYCLE:   3214000052 WDMA total latency:          0
CYCLE:   3214000052 Utilization ex q:  0
CYCLE:   3214000052 Utilization:  0
CYCLE:   3214000052 Utilization ex q (incomplete):  0
CYCLE:   3214500052 RDMA bytes rec:          0
CYCLE:   3214500052 RDMA total latency:          0
CYCLE:   3214500052 WDMA bytes sent:          0
CYCLE:   3214500052 WDMA total latency:          0
CYCLE:   3215000052 RDMA bytes rec:          0
CYCLE:   3215000052 RDMA total latency:          0
CYCLE:   3215000052 WDMA bytes sent:          0
CYCLE:   3215000052 WDMA total latency:          0
CYCLE:   3215500052 RDMA bytes rec:          0
CYCLE:   3215500052 RDMA total latency:          0
CYCLE:   3215500052 WDMA bytes sent:          0
CYCLE:   3215500052 WDMA total latency:          0
CYCLE:   3216000052 Utilization ld q (incomplete):  0
CYCLE:   3216000052 RDMA bytes rec:          0
CYCLE:   3216000052 Utilization st q:  0
CYCLE:   3216000052 Utilization ld q:  0
CYCLE:   3216000052 Utilization:  0
CYCLE:   3216000052 Utilization ld q:  0
CYCLE:   3216000052 Utilization st q:  0
CYCLE:   3216000052 RDMA total latency:          0
CYCLE:   3216000052 Utilization st q (incomplete):  0
CYCLE:   3216000052 WDMA bytes sent:          0
CYCLE:   3216000052 Utilization ex q:  0
CYCLE:   3216000052 Utilization ex q (incomplete):  0
CYCLE:   3216000052 Utilization st q (incomplete):  0
CYCLE:   3216000052 Utilization ld q (incomplete):  0
CYCLE:   3216000052 WDMA total latency:          0
CYCLE:   3216000052 Utilization ex q:  0
CYCLE:   3216000052 Utilization:  0
CYCLE:   3216000052 Utilization ex q (incomplete):  0
CYCLE:   3216500052 RDMA bytes rec:          0
CYCLE:   3216500052 RDMA total latency:          0
CYCLE:   3216500052 WDMA bytes sent:          0
CYCLE:   3216500052 WDMA total latency:          0
CYCLE:   3217000052 RDMA bytes rec:          0
CYCLE:   3217000052 RDMA total latency:          0
CYCLE:   3217000052 WDMA bytes sent:          0
CYCLE:   3217000052 WDMA total latency:          0
CYCLE:   3217500052 RDMA bytes rec:          0
CYCLE:   3217500052 RDMA total latency:          0
CYCLE:   3217500052 WDMA bytes sent:          0
CYCLE:   3217500052 WDMA total latency:          0
CYCLE:   3218000052 Utilization ld q (incomplete):  0
CYCLE:   3218000052 RDMA bytes rec:          0
CYCLE:   3218000052 Utilization st q:  0
CYCLE:   3218000052 Utilization ld q:  0
CYCLE:   3218000052 Utilization:  0
CYCLE:   3218000052 Utilization ld q:  0
CYCLE:   3218000052 Utilization st q:  0
CYCLE:   3218000052 RDMA total latency:          0
CYCLE:   3218000052 Utilization st q (incomplete):  0
CYCLE:   3218000052 WDMA bytes sent:          0
CYCLE:   3218000052 Utilization ex q:  0
CYCLE:   3218000052 Utilization ex q (incomplete):  0
CYCLE:   3218000052 Utilization st q (incomplete):  0
CYCLE:   3218000052 Utilization ld q (incomplete):  0
CYCLE:   3218000052 WDMA total latency:          0
CYCLE:   3218000052 Utilization ex q:  0
CYCLE:   3218000052 Utilization:  0
CYCLE:   3218000052 Utilization ex q (incomplete):  0
CYCLE:   3218500052 RDMA bytes rec:          0
CYCLE:   3218500052 RDMA total latency:          0
CYCLE:   3218500052 WDMA bytes sent:          0
CYCLE:   3218500052 WDMA total latency:          0
CYCLE:   3219000052 RDMA bytes rec:          0
CYCLE:   3219000052 RDMA total latency:          0
CYCLE:   3219000052 WDMA bytes sent:          0
CYCLE:   3219000052 WDMA total latency:          0
CYCLE:   3219500052 RDMA bytes rec:          0
CYCLE:   3219500052 RDMA total latency:          0
CYCLE:   3219500052 WDMA bytes sent:          0
CYCLE:   3219500052 WDMA total latency:          0
CYCLE:   3220000052 Utilization ld q (incomplete):  0
CYCLE:   3220000052 RDMA bytes rec:          0
CYCLE:   3220000052 Utilization st q:  0
CYCLE:   3220000052 Utilization ld q:  0
CYCLE:   3220000052 Utilization:  0
CYCLE:   3220000052 Utilization ld q:  0
CYCLE:   3220000052 Utilization st q:  0
CYCLE:   3220000052 RDMA total latency:          0
CYCLE:   3220000052 Utilization st q (incomplete):  0
CYCLE:   3220000052 WDMA bytes sent:          0
CYCLE:   3220000052 Utilization ex q:  0
CYCLE:   3220000052 Utilization ex q (incomplete):  0
CYCLE:   3220000052 Utilization st q (incomplete):  0
CYCLE:   3220000052 Utilization ld q (incomplete):  0
CYCLE:   3220000052 WDMA total latency:          0
CYCLE:   3220000052 Utilization ex q:  0
CYCLE:   3220000052 Utilization:  0
CYCLE:   3220000052 Utilization ex q (incomplete):  0
CYCLE:   3220500052 RDMA bytes rec:          0
CYCLE:   3220500052 RDMA total latency:          0
CYCLE:   3220500052 WDMA bytes sent:          0
CYCLE:   3220500052 WDMA total latency:          0
CYCLE:   3221000052 RDMA bytes rec:          0
CYCLE:   3221000052 RDMA total latency:          0
CYCLE:   3221000052 WDMA bytes sent:          0
CYCLE:   3221000052 WDMA total latency:          0
CYCLE:   3221500052 RDMA bytes rec:          0
CYCLE:   3221500052 RDMA total latency:          0
CYCLE:   3221500052 WDMA bytes sent:          0
CYCLE:   3221500052 WDMA total latency:          0
CYCLE:   3222000052 Utilization ld q (incomplete):  0
CYCLE:   3222000052 RDMA bytes rec:          0
CYCLE:   3222000052 Utilization st q:  0
CYCLE:   3222000052 Utilization ld q:  0
CYCLE:   3222000052 Utilization:  0
CYCLE:   3222000052 Utilization ld q:  0
CYCLE:   3222000052 Utilization st q:  0
CYCLE:   3222000052 RDMA total latency:          0
CYCLE:   3222000052 Utilization st q (incomplete):  0
CYCLE:   3222000052 WDMA bytes sent:          0
CYCLE:   3222000052 Utilization ex q:  0
CYCLE:   3222000052 Utilization ex q (incomplete):  0
CYCLE:   3222000052 Utilization st q (incomplete):  0
CYCLE:   3222000052 Utilization ld q (incomplete):  0
CYCLE:   3222000052 WDMA total latency:          0
CYCLE:   3222000052 Utilization ex q:  0
CYCLE:   3222000052 Utilization:  0
CYCLE:   3222000052 Utilization ex q (incomplete):  0
CYCLE:   3222500052 RDMA bytes rec:          0
CYCLE:   3222500052 RDMA total latency:          0
CYCLE:   3222500052 WDMA bytes sent:          0
CYCLE:   3222500052 WDMA total latency:          0
CYCLE:   3223000052 RDMA bytes rec:          0
CYCLE:   3223000052 RDMA total latency:          0
CYCLE:   3223000052 WDMA bytes sent:          0
CYCLE:   3223000052 WDMA total latency:          0
CYCLE:   3223500052 RDMA bytes rec:          0
CYCLE:   3223500052 RDMA total latency:          0
CYCLE:   3223500052 WDMA bytes sent:          0
CYCLE:   3223500052 WDMA total latency:          0
CYCLE:   3224000052 Utilization ld q (incomplete):  0
CYCLE:   3224000052 RDMA bytes rec:          0
CYCLE:   3224000052 Utilization st q:  0
CYCLE:   3224000052 Utilization ld q:  0
CYCLE:   3224000052 Utilization:  0
CYCLE:   3224000052 Utilization ld q:  0
CYCLE:   3224000052 Utilization st q:  0
CYCLE:   3224000052 RDMA total latency:          0
CYCLE:   3224000052 Utilization st q (incomplete):  0
CYCLE:   3224000052 WDMA bytes sent:          0
CYCLE:   3224000052 Utilization ex q:  0
CYCLE:   3224000052 Utilization ex q (incomplete):  0
CYCLE:   3224000052 Utilization st q (incomplete):  0
CYCLE:   3224000052 Utilization ld q (incomplete):  0
CYCLE:   3224000052 WDMA total latency:          0
CYCLE:   3224000052 Utilization ex q:  0
CYCLE:   3224000052 Utilization:  0
CYCLE:   3224000052 Utilization ex q (incomplete):  0
CYCLE:   3224500052 RDMA bytes rec:          0
CYCLE:   3224500052 RDMA total latency:          0
CYCLE:   3224500052 WDMA bytes sent:          0
CYCLE:   3224500052 WDMA total latency:          0
CYCLE:   3225000052 RDMA bytes rec:          0
CYCLE:   3225000052 RDMA total latency:          0
CYCLE:   3225000052 WDMA bytes sent:          0
CYCLE:   3225000052 WDMA total latency:          0
CYCLE:   3225500052 RDMA bytes rec:          0
CYCLE:   3225500052 RDMA total latency:          0
CYCLE:   3225500052 WDMA bytes sent:          0
CYCLE:   3225500052 WDMA total latency:          0
CYCLE:   3226000052 Utilization ld q (incomplete):  0
CYCLE:   3226000052 RDMA bytes rec:          0
CYCLE:   3226000052 Utilization st q:  0
CYCLE:   3226000052 Utilization ld q:  0
CYCLE:   3226000052 Utilization:  0
CYCLE:   3226000052 Utilization ld q:  0
CYCLE:   3226000052 Utilization st q:  0
CYCLE:   3226000052 RDMA total latency:          0
CYCLE:   3226000052 Utilization st q (incomplete):  0
CYCLE:   3226000052 WDMA bytes sent:          0
CYCLE:   3226000052 Utilization ex q:  0
CYCLE:   3226000052 Utilization ex q (incomplete):  0
CYCLE:   3226000052 Utilization st q (incomplete):  0
CYCLE:   3226000052 Utilization ld q (incomplete):  0
CYCLE:   3226000052 WDMA total latency:          0
CYCLE:   3226000052 Utilization ex q:  0
CYCLE:   3226000052 Utilization:  0
CYCLE:   3226000052 Utilization ex q (incomplete):  0
CYCLE:   3226500052 RDMA bytes rec:          0
CYCLE:   3226500052 RDMA total latency:          0
CYCLE:   3226500052 WDMA bytes sent:          0
CYCLE:   3226500052 WDMA total latency:          0
CYCLE:   3227000052 RDMA bytes rec:          0
CYCLE:   3227000052 RDMA total latency:          0
CYCLE:   3227000052 WDMA bytes sent:          0
CYCLE:   3227000052 WDMA total latency:          0
CYCLE:   3227500052 RDMA bytes rec:          0
CYCLE:   3227500052 RDMA total latency:          0
CYCLE:   3227500052 WDMA bytes sent:          0
CYCLE:   3227500052 WDMA total latency:          0
CYCLE:   3228000052 Utilization ld q (incomplete):  0
CYCLE:   3228000052 RDMA bytes rec:          0
CYCLE:   3228000052 Utilization st q:  0
CYCLE:   3228000052 Utilization ld q:  0
CYCLE:   3228000052 Utilization:  0
CYCLE:   3228000052 Utilization ld q:  0
CYCLE:   3228000052 Utilization st q:  0
CYCLE:   3228000052 RDMA total latency:          0
CYCLE:   3228000052 Utilization st q (incomplete):  0
CYCLE:   3228000052 WDMA bytes sent:          0
CYCLE:   3228000052 Utilization ex q:  0
CYCLE:   3228000052 Utilization ex q (incomplete):  0
CYCLE:   3228000052 Utilization st q (incomplete):  0
CYCLE:   3228000052 Utilization ld q (incomplete):  0
CYCLE:   3228000052 WDMA total latency:          0
CYCLE:   3228000052 Utilization ex q:  0
CYCLE:   3228000052 Utilization:  0
CYCLE:   3228000052 Utilization ex q (incomplete):  0
CYCLE:   3228500052 RDMA bytes rec:          0
CYCLE:   3228500052 RDMA total latency:          0
CYCLE:   3228500052 WDMA bytes sent:          0
CYCLE:   3228500052 WDMA total latency:          0
CYCLE:   3229000052 RDMA bytes rec:          0
CYCLE:   3229000052 RDMA total latency:          0
CYCLE:   3229000052 WDMA bytes sent:          0
CYCLE:   3229000052 WDMA total latency:          0
CYCLE:   3229500052 RDMA bytes rec:          0
CYCLE:   3229500052 RDMA total latency:          0
CYCLE:   3229500052 WDMA bytes sent:          0
CYCLE:   3229500052 WDMA total latency:          0
CYCLE:   3230000052 Utilization ld q (incomplete):  0
CYCLE:   3230000052 RDMA bytes rec:          0
CYCLE:   3230000052 Utilization st q:  0
CYCLE:   3230000052 Utilization ld q:  0
CYCLE:   3230000052 Utilization:  0
CYCLE:   3230000052 Utilization ld q:  0
CYCLE:   3230000052 Utilization st q:  0
CYCLE:   3230000052 RDMA total latency:          0
CYCLE:   3230000052 Utilization st q (incomplete):  0
CYCLE:   3230000052 WDMA bytes sent:          0
CYCLE:   3230000052 Utilization ex q:  0
CYCLE:   3230000052 Utilization ex q (incomplete):  0
CYCLE:   3230000052 Utilization st q (incomplete):  0
CYCLE:   3230000052 Utilization ld q (incomplete):  0
CYCLE:   3230000052 WDMA total latency:          0
CYCLE:   3230000052 Utilization ex q:  0
CYCLE:   3230000052 Utilization:  0
CYCLE:   3230000052 Utilization ex q (incomplete):  0
CYCLE:   3230500052 RDMA bytes rec:          0
CYCLE:   3230500052 RDMA total latency:          0
CYCLE:   3230500052 WDMA bytes sent:          0
CYCLE:   3230500052 WDMA total latency:          0
CYCLE:   3231000052 RDMA bytes rec:          0
CYCLE:   3231000052 RDMA total latency:          0
CYCLE:   3231000052 WDMA bytes sent:          0
CYCLE:   3231000052 WDMA total latency:          0
CYCLE:   3231500052 RDMA bytes rec:          0
CYCLE:   3231500052 RDMA total latency:          0
CYCLE:   3231500052 WDMA bytes sent:          0
CYCLE:   3231500052 WDMA total latency:          0
CYCLE:   3232000052 Utilization ld q (incomplete):  0
CYCLE:   3232000052 RDMA bytes rec:          0
CYCLE:   3232000052 Utilization st q:  0
CYCLE:   3232000052 Utilization ld q:  0
CYCLE:   3232000052 Utilization:  0
CYCLE:   3232000052 Utilization ld q:  0
CYCLE:   3232000052 Utilization st q:  0
CYCLE:   3232000052 RDMA total latency:          0
CYCLE:   3232000052 Utilization st q (incomplete):  0
CYCLE:   3232000052 WDMA bytes sent:          0
CYCLE:   3232000052 Utilization ex q:  0
CYCLE:   3232000052 Utilization ex q (incomplete):  0
CYCLE:   3232000052 Utilization st q (incomplete):  0
CYCLE:   3232000052 Utilization ld q (incomplete):  0
CYCLE:   3232000052 WDMA total latency:          0
CYCLE:   3232000052 Utilization ex q:  0
CYCLE:   3232000052 Utilization:  0
CYCLE:   3232000052 Utilization ex q (incomplete):  0
CYCLE:   3232500052 RDMA bytes rec:          0
CYCLE:   3232500052 RDMA total latency:          0
CYCLE:   3232500052 WDMA bytes sent:          0
CYCLE:   3232500052 WDMA total latency:          0
CYCLE:   3233000052 RDMA bytes rec:          0
CYCLE:   3233000052 RDMA total latency:          0
CYCLE:   3233000052 WDMA bytes sent:          0
CYCLE:   3233000052 WDMA total latency:          0
CYCLE:   3233500052 RDMA bytes rec:          0
CYCLE:   3233500052 RDMA total latency:          0
CYCLE:   3233500052 WDMA bytes sent:          0
CYCLE:   3233500052 WDMA total latency:          0
CYCLE:   3234000052 Utilization ld q (incomplete):  0
CYCLE:   3234000052 RDMA bytes rec:          0
CYCLE:   3234000052 Utilization st q:  0
CYCLE:   3234000052 Utilization ld q:  0
CYCLE:   3234000052 Utilization:  0
CYCLE:   3234000052 Utilization ld q:  0
CYCLE:   3234000052 Utilization st q:  0
CYCLE:   3234000052 RDMA total latency:          0
CYCLE:   3234000052 Utilization st q (incomplete):  0
CYCLE:   3234000052 WDMA bytes sent:          0
CYCLE:   3234000052 Utilization ex q:  0
CYCLE:   3234000052 Utilization ex q (incomplete):  0
CYCLE:   3234000052 Utilization st q (incomplete):  0
CYCLE:   3234000052 Utilization ld q (incomplete):  0
CYCLE:   3234000052 WDMA total latency:          0
CYCLE:   3234000052 Utilization ex q:  0
CYCLE:   3234000052 Utilization:  0
CYCLE:   3234000052 Utilization ex q (incomplete):  0
CYCLE:   3234500052 RDMA bytes rec:          0
CYCLE:   3234500052 RDMA total latency:          0
CYCLE:   3234500052 WDMA bytes sent:          0
CYCLE:   3234500052 WDMA total latency:          0
CYCLE:   3235000052 RDMA bytes rec:          0
CYCLE:   3235000052 RDMA total latency:          0
CYCLE:   3235000052 WDMA bytes sent:          0
CYCLE:   3235000052 WDMA total latency:          0
CYCLE:   3235500052 RDMA bytes rec:          0
CYCLE:   3235500052 RDMA total latency:          0
CYCLE:   3235500052 WDMA bytes sent:          0
CYCLE:   3235500052 WDMA total latency:          0
CYCLE:   3236000052 Utilization ld q (incomplete):  0
CYCLE:   3236000052 RDMA bytes rec:          0
CYCLE:   3236000052 Utilization st q:  0
CYCLE:   3236000052 Utilization ld q:  0
CYCLE:   3236000052 Utilization:  0
CYCLE:   3236000052 Utilization ld q:  0
CYCLE:   3236000052 Utilization st q:  0
CYCLE:   3236000052 RDMA total latency:          0
CYCLE:   3236000052 Utilization st q (incomplete):  0
CYCLE:   3236000052 WDMA bytes sent:          0
CYCLE:   3236000052 Utilization ex q:  0
CYCLE:   3236000052 Utilization ex q (incomplete):  0
CYCLE:   3236000052 Utilization st q (incomplete):  0
CYCLE:   3236000052 Utilization ld q (incomplete):  0
CYCLE:   3236000052 WDMA total latency:          0
CYCLE:   3236000052 Utilization ex q:  0
CYCLE:   3236000052 Utilization:  0
CYCLE:   3236000052 Utilization ex q (incomplete):  0
CYCLE:   3236500052 RDMA bytes rec:          0
CYCLE:   3236500052 RDMA total latency:          0
CYCLE:   3236500052 WDMA bytes sent:          0
CYCLE:   3236500052 WDMA total latency:          0
CYCLE:   3237000052 RDMA bytes rec:          0
CYCLE:   3237000052 RDMA total latency:          0
CYCLE:   3237000052 WDMA bytes sent:          0
CYCLE:   3237000052 WDMA total latency:          0
CYCLE:   3237500052 RDMA bytes rec:          0
CYCLE:   3237500052 RDMA total latency:          0
CYCLE:   3237500052 WDMA bytes sent:          0
CYCLE:   3237500052 WDMA total latency:          0
CYCLE:   3238000052 Utilization ld q (incomplete):  0
CYCLE:   3238000052 RDMA bytes rec:          0
CYCLE:   3238000052 Utilization st q:  0
CYCLE:   3238000052 Utilization ld q:  0
CYCLE:   3238000052 Utilization:  0
CYCLE:   3238000052 Utilization ld q:  0
CYCLE:   3238000052 Utilization st q:  0
CYCLE:   3238000052 RDMA total latency:          0
CYCLE:   3238000052 Utilization st q (incomplete):  0
CYCLE:   3238000052 WDMA bytes sent:          0
CYCLE:   3238000052 Utilization ex q:  0
CYCLE:   3238000052 Utilization ex q (incomplete):  0
CYCLE:   3238000052 Utilization st q (incomplete):  0
CYCLE:   3238000052 Utilization ld q (incomplete):  0
CYCLE:   3238000052 WDMA total latency:          0
CYCLE:   3238000052 Utilization ex q:  0
CYCLE:   3238000052 Utilization:  0
CYCLE:   3238000052 Utilization ex q (incomplete):  0
CYCLE:   3238500052 RDMA bytes rec:          0
CYCLE:   3238500052 RDMA total latency:          0
CYCLE:   3238500052 WDMA bytes sent:          0
CYCLE:   3238500052 WDMA total latency:          0
CYCLE:   3239000052 RDMA bytes rec:          0
CYCLE:   3239000052 RDMA total latency:          0
CYCLE:   3239000052 WDMA bytes sent:          0
CYCLE:   3239000052 WDMA total latency:          0
CYCLE:   3239500052 RDMA bytes rec:          0
CYCLE:   3239500052 RDMA total latency:          0
CYCLE:   3239500052 WDMA bytes sent:          0
CYCLE:   3239500052 WDMA total latency:          0
CYCLE:   3240000052 Utilization ld q (incomplete):  0
CYCLE:   3240000052 RDMA bytes rec:          0
CYCLE:   3240000052 Utilization st q:  0
CYCLE:   3240000052 Utilization ld q:  0
CYCLE:   3240000052 Utilization:  0
CYCLE:   3240000052 Utilization ld q:  0
CYCLE:   3240000052 Utilization st q:  0
CYCLE:   3240000052 RDMA total latency:          0
CYCLE:   3240000052 Utilization st q (incomplete):  0
CYCLE:   3240000052 WDMA bytes sent:          0
CYCLE:   3240000052 Utilization ex q:  0
CYCLE:   3240000052 Utilization ex q (incomplete):  0
CYCLE:   3240000052 Utilization st q (incomplete):  0
CYCLE:   3240000052 Utilization ld q (incomplete):  0
CYCLE:   3240000052 WDMA total latency:          0
CYCLE:   3240000052 Utilization ex q:  0
CYCLE:   3240000052 Utilization:  0
CYCLE:   3240000052 Utilization ex q (incomplete):  0
CYCLE:   3240500052 RDMA bytes rec:          0
CYCLE:   3240500052 RDMA total latency:          0
CYCLE:   3240500052 WDMA bytes sent:          0
CYCLE:   3240500052 WDMA total latency:          0
CYCLE:   3241000052 RDMA bytes rec:          0
CYCLE:   3241000052 RDMA total latency:          0
CYCLE:   3241000052 WDMA bytes sent:          0
CYCLE:   3241000052 WDMA total latency:          0
CYCLE:   3241500052 RDMA bytes rec:          0
CYCLE:   3241500052 RDMA total latency:          0
CYCLE:   3241500052 WDMA bytes sent:          0
CYCLE:   3241500052 WDMA total latency:          0
CYCLE:   3242000052 Utilization ld q (incomplete):  0
CYCLE:   3242000052 RDMA bytes rec:          0
CYCLE:   3242000052 Utilization st q:  0
CYCLE:   3242000052 Utilization ld q:  0
CYCLE:   3242000052 Utilization:  0
CYCLE:   3242000052 Utilization ld q:  0
CYCLE:   3242000052 Utilization st q:  0
CYCLE:   3242000052 RDMA total latency:          0
CYCLE:   3242000052 Utilization st q (incomplete):  0
CYCLE:   3242000052 WDMA bytes sent:          0
CYCLE:   3242000052 Utilization ex q:  0
CYCLE:   3242000052 Utilization ex q (incomplete):  0
CYCLE:   3242000052 Utilization st q (incomplete):  0
CYCLE:   3242000052 Utilization ld q (incomplete):  0
CYCLE:   3242000052 WDMA total latency:          0
CYCLE:   3242000052 Utilization ex q:  0
CYCLE:   3242000052 Utilization:  0
CYCLE:   3242000052 Utilization ex q (incomplete):  0
CYCLE:   3242500052 RDMA bytes rec:          0
CYCLE:   3242500052 RDMA total latency:          0
CYCLE:   3242500052 WDMA bytes sent:          0
CYCLE:   3242500052 WDMA total latency:          0
CYCLE:   3243000052 RDMA bytes rec:          0
CYCLE:   3243000052 RDMA total latency:          0
CYCLE:   3243000052 WDMA bytes sent:          0
CYCLE:   3243000052 WDMA total latency:          0
CYCLE:   3243500052 RDMA bytes rec:          0
CYCLE:   3243500052 RDMA total latency:          0
CYCLE:   3243500052 WDMA bytes sent:          0
CYCLE:   3243500052 WDMA total latency:          0
CYCLE:   3244000052 Utilization ld q (incomplete):  0
CYCLE:   3244000052 RDMA bytes rec:          0
CYCLE:   3244000052 Utilization st q:  0
CYCLE:   3244000052 Utilization ld q:  0
CYCLE:   3244000052 Utilization:  0
CYCLE:   3244000052 Utilization ld q:  0
CYCLE:   3244000052 Utilization st q:  0
CYCLE:   3244000052 RDMA total latency:          0
CYCLE:   3244000052 Utilization st q (incomplete):  0
CYCLE:   3244000052 WDMA bytes sent:          0
CYCLE:   3244000052 Utilization ex q:  0
CYCLE:   3244000052 Utilization ex q (incomplete):  0
CYCLE:   3244000052 Utilization st q (incomplete):  0
CYCLE:   3244000052 Utilization ld q (incomplete):  0
CYCLE:   3244000052 WDMA total latency:          0
CYCLE:   3244000052 Utilization ex q:  0
CYCLE:   3244000052 Utilization:  0
CYCLE:   3244000052 Utilization ex q (incomplete):  0
CYCLE:   3244500052 RDMA bytes rec:          0
CYCLE:   3244500052 RDMA total latency:          0
CYCLE:   3244500052 WDMA bytes sent:          0
CYCLE:   3244500052 WDMA total latency:          0
CYCLE:   3245000052 RDMA bytes rec:          0
CYCLE:   3245000052 RDMA total latency:          0
CYCLE:   3245000052 WDMA bytes sent:          0
CYCLE:   3245000052 WDMA total latency:          0
CYCLE:   3245500052 RDMA bytes rec:          0
CYCLE:   3245500052 RDMA total latency:          0
CYCLE:   3245500052 WDMA bytes sent:          0
CYCLE:   3245500052 WDMA total latency:          0
CYCLE:   3246000052 Utilization ld q (incomplete):  0
CYCLE:   3246000052 RDMA bytes rec:          0
CYCLE:   3246000052 Utilization st q:  0
CYCLE:   3246000052 Utilization ld q:  0
CYCLE:   3246000052 Utilization:  0
CYCLE:   3246000052 Utilization ld q:  0
CYCLE:   3246000052 Utilization st q:  0
CYCLE:   3246000052 RDMA total latency:          0
CYCLE:   3246000052 Utilization st q (incomplete):  0
CYCLE:   3246000052 WDMA bytes sent:          0
CYCLE:   3246000052 Utilization ex q:  0
CYCLE:   3246000052 Utilization ex q (incomplete):  0
CYCLE:   3246000052 Utilization st q (incomplete):  0
CYCLE:   3246000052 Utilization ld q (incomplete):  0
CYCLE:   3246000052 WDMA total latency:          0
CYCLE:   3246000052 Utilization ex q:  0
CYCLE:   3246000052 Utilization:  0
CYCLE:   3246000052 Utilization ex q (incomplete):  0
CYCLE:   3246500052 RDMA bytes rec:          0
CYCLE:   3246500052 RDMA total latency:          0
CYCLE:   3246500052 WDMA bytes sent:          0
CYCLE:   3246500052 WDMA total latency:          0
CYCLE:   3247000052 RDMA bytes rec:          0
CYCLE:   3247000052 RDMA total latency:          0
CYCLE:   3247000052 WDMA bytes sent:          0
CYCLE:   3247000052 WDMA total latency:          0
CYCLE:   3247500052 RDMA bytes rec:          0
CYCLE:   3247500052 RDMA total latency:          0
CYCLE:   3247500052 WDMA bytes sent:          0
CYCLE:   3247500052 WDMA total latency:          0
CYCLE:   3248000052 Utilization ld q (incomplete):  0
CYCLE:   3248000052 RDMA bytes rec:          0
CYCLE:   3248000052 Utilization st q:  0
CYCLE:   3248000052 Utilization ld q:  0
CYCLE:   3248000052 Utilization:  0
CYCLE:   3248000052 Utilization ld q:  0
CYCLE:   3248000052 Utilization st q:  0
CYCLE:   3248000052 RDMA total latency:          0
CYCLE:   3248000052 Utilization st q (incomplete):  0
CYCLE:   3248000052 WDMA bytes sent:          0
CYCLE:   3248000052 Utilization ex q:  0
CYCLE:   3248000052 Utilization ex q (incomplete):  0
CYCLE:   3248000052 Utilization st q (incomplete):  0
CYCLE:   3248000052 Utilization ld q (incomplete):  0
CYCLE:   3248000052 WDMA total latency:          0
CYCLE:   3248000052 Utilization ex q:  0
CYCLE:   3248000052 Utilization:  0
CYCLE:   3248000052 Utilization ex q (incomplete):  0
CYCLE:   3248500052 RDMA bytes rec:          0
CYCLE:   3248500052 RDMA total latency:          0
CYCLE:   3248500052 WDMA bytes sent:          0
CYCLE:   3248500052 WDMA total latency:          0
CYCLE:   3249000052 RDMA bytes rec:          0
CYCLE:   3249000052 RDMA total latency:          0
CYCLE:   3249000052 WDMA bytes sent:          0
CYCLE:   3249000052 WDMA total latency:          0
CYCLE:   3249500052 RDMA bytes rec:          0
CYCLE:   3249500052 RDMA total latency:          0
CYCLE:   3249500052 WDMA bytes sent:          0
CYCLE:   3249500052 WDMA total latency:          0
CYCLE:   3250000052 Utilization ld q (incomplete):  0
CYCLE:   3250000052 RDMA bytes rec:          0
CYCLE:   3250000052 Utilization st q:  0
CYCLE:   3250000052 Utilization ld q:  0
CYCLE:   3250000052 Utilization:  0
CYCLE:   3250000052 Utilization ld q:  0
CYCLE:   3250000052 Utilization st q:  0
CYCLE:   3250000052 RDMA total latency:          0
CYCLE:   3250000052 Utilization st q (incomplete):  0
CYCLE:   3250000052 WDMA bytes sent:          0
CYCLE:   3250000052 Utilization ex q:  0
CYCLE:   3250000052 Utilization ex q (incomplete):  0
CYCLE:   3250000052 Utilization st q (incomplete):  0
CYCLE:   3250000052 Utilization ld q (incomplete):  0
CYCLE:   3250000052 WDMA total latency:          0
CYCLE:   3250000052 Utilization ex q:  0
CYCLE:   3250000052 Utilization:  0
CYCLE:   3250000052 Utilization ex q (incomplete):  0
CYCLE:   3250500052 RDMA bytes rec:          0
CYCLE:   3250500052 RDMA total latency:          0
CYCLE:   3250500052 WDMA bytes sent:          0
CYCLE:   3250500052 WDMA total latency:          0
CYCLE:   3251000052 RDMA bytes rec:          0
CYCLE:   3251000052 RDMA total latency:          0
CYCLE:   3251000052 WDMA bytes sent:          0
CYCLE:   3251000052 WDMA total latency:          0
CYCLE:   3251500052 RDMA bytes rec:          0
CYCLE:   3251500052 RDMA total latency:          0
CYCLE:   3251500052 WDMA bytes sent:          0
CYCLE:   3251500052 WDMA total latency:          0
CYCLE:   3252000052 Utilization ld q (incomplete):  0
CYCLE:   3252000052 RDMA bytes rec:          0
CYCLE:   3252000052 Utilization st q:  0
CYCLE:   3252000052 Utilization ld q:  0
CYCLE:   3252000052 Utilization:  0
CYCLE:   3252000052 Utilization ld q:  0
CYCLE:   3252000052 Utilization st q:  0
CYCLE:   3252000052 RDMA total latency:          0
CYCLE:   3252000052 Utilization st q (incomplete):  0
CYCLE:   3252000052 WDMA bytes sent:          0
CYCLE:   3252000052 Utilization ex q:  0
CYCLE:   3252000052 Utilization ex q (incomplete):  0
CYCLE:   3252000052 Utilization st q (incomplete):  0
CYCLE:   3252000052 Utilization ld q (incomplete):  0
CYCLE:   3252000052 WDMA total latency:          0
CYCLE:   3252000052 Utilization ex q:  0
CYCLE:   3252000052 Utilization:  0
CYCLE:   3252000052 Utilization ex q (incomplete):  0
CYCLE:   3252500052 RDMA bytes rec:          0
CYCLE:   3252500052 RDMA total latency:          0
CYCLE:   3252500052 WDMA bytes sent:          0
CYCLE:   3252500052 WDMA total latency:          0
CYCLE:   3253000052 RDMA bytes rec:          0
CYCLE:   3253000052 RDMA total latency:          0
CYCLE:   3253000052 WDMA bytes sent:          0
CYCLE:   3253000052 WDMA total latency:          0
CYCLE:   3253500052 RDMA bytes rec:          0
CYCLE:   3253500052 RDMA total latency:          0
CYCLE:   3253500052 WDMA bytes sent:          0
CYCLE:   3253500052 WDMA total latency:          0
CYCLE:   3254000052 Utilization ld q (incomplete):  0
CYCLE:   3254000052 RDMA bytes rec:          0
CYCLE:   3254000052 Utilization st q:  0
CYCLE:   3254000052 Utilization ld q:  0
CYCLE:   3254000052 Utilization:  0
CYCLE:   3254000052 Utilization ld q:  0
CYCLE:   3254000052 Utilization st q:  0
CYCLE:   3254000052 RDMA total latency:          0
CYCLE:   3254000052 Utilization st q (incomplete):  0
CYCLE:   3254000052 WDMA bytes sent:          0
CYCLE:   3254000052 Utilization ex q:  0
CYCLE:   3254000052 Utilization ex q (incomplete):  0
CYCLE:   3254000052 Utilization st q (incomplete):  0
CYCLE:   3254000052 Utilization ld q (incomplete):  0
CYCLE:   3254000052 WDMA total latency:          0
CYCLE:   3254000052 Utilization ex q:  0
CYCLE:   3254000052 Utilization:  0
CYCLE:   3254000052 Utilization ex q (incomplete):  0
CYCLE:   3254500052 RDMA bytes rec:          0
CYCLE:   3254500052 RDMA total latency:          0
CYCLE:   3254500052 WDMA bytes sent:          0
CYCLE:   3254500052 WDMA total latency:          0
CYCLE:   3255000052 RDMA bytes rec:          0
CYCLE:   3255000052 RDMA total latency:          0
CYCLE:   3255000052 WDMA bytes sent:          0
CYCLE:   3255000052 WDMA total latency:          0
CYCLE:   3255500052 RDMA bytes rec:          0
CYCLE:   3255500052 RDMA total latency:          0
CYCLE:   3255500052 WDMA bytes sent:          0
CYCLE:   3255500052 WDMA total latency:          0
CYCLE:   3256000052 Utilization ld q (incomplete):  0
CYCLE:   3256000052 RDMA bytes rec:          0
CYCLE:   3256000052 Utilization st q:  0
CYCLE:   3256000052 Utilization ld q:  0
CYCLE:   3256000052 Utilization:  0
CYCLE:   3256000052 Utilization ld q:  0
CYCLE:   3256000052 Utilization st q:  0
CYCLE:   3256000052 RDMA total latency:          0
CYCLE:   3256000052 Utilization st q (incomplete):  0
CYCLE:   3256000052 WDMA bytes sent:          0
CYCLE:   3256000052 Utilization ex q:  0
CYCLE:   3256000052 Utilization ex q (incomplete):  0
CYCLE:   3256000052 Utilization st q (incomplete):  0
CYCLE:   3256000052 Utilization ld q (incomplete):  0
CYCLE:   3256000052 WDMA total latency:          0
CYCLE:   3256000052 Utilization ex q:  0
CYCLE:   3256000052 Utilization:  0
CYCLE:   3256000052 Utilization ex q (incomplete):  0
CYCLE:   3256500052 RDMA bytes rec:          0
CYCLE:   3256500052 RDMA total latency:          0
CYCLE:   3256500052 WDMA bytes sent:          0
CYCLE:   3256500052 WDMA total latency:          0
CYCLE:   3257000052 RDMA bytes rec:          0
CYCLE:   3257000052 RDMA total latency:          0
CYCLE:   3257000052 WDMA bytes sent:          0
CYCLE:   3257000052 WDMA total latency:          0
CYCLE:   3257500052 RDMA bytes rec:          0
CYCLE:   3257500052 RDMA total latency:          0
CYCLE:   3257500052 WDMA bytes sent:          0
CYCLE:   3257500052 WDMA total latency:          0
CYCLE:   3258000052 Utilization ld q (incomplete):  0
CYCLE:   3258000052 RDMA bytes rec:          0
CYCLE:   3258000052 Utilization st q:  0
CYCLE:   3258000052 Utilization ld q:  0
CYCLE:   3258000052 Utilization:  0
CYCLE:   3258000052 Utilization ld q:  0
CYCLE:   3258000052 Utilization st q:  0
CYCLE:   3258000052 RDMA total latency:          0
CYCLE:   3258000052 Utilization st q (incomplete):  0
CYCLE:   3258000052 WDMA bytes sent:          0
CYCLE:   3258000052 Utilization ex q:  0
CYCLE:   3258000052 Utilization ex q (incomplete):  0
CYCLE:   3258000052 Utilization st q (incomplete):  0
CYCLE:   3258000052 Utilization ld q (incomplete):  0
CYCLE:   3258000052 WDMA total latency:          0
CYCLE:   3258000052 Utilization ex q:  0
CYCLE:   3258000052 Utilization:  0
CYCLE:   3258000052 Utilization ex q (incomplete):  0
CYCLE:   3258500052 RDMA bytes rec:          0
CYCLE:   3258500052 RDMA total latency:          0
CYCLE:   3258500052 WDMA bytes sent:          0
CYCLE:   3258500052 WDMA total latency:          0
CYCLE:   3259000052 RDMA bytes rec:          0
CYCLE:   3259000052 RDMA total latency:          0
CYCLE:   3259000052 WDMA bytes sent:          0
CYCLE:   3259000052 WDMA total latency:          0
CYCLE:   3259500052 RDMA bytes rec:          0
CYCLE:   3259500052 RDMA total latency:          0
CYCLE:   3259500052 WDMA bytes sent:          0
CYCLE:   3259500052 WDMA total latency:          0
CYCLE:   3260000052 Utilization ld q (incomplete):  0
CYCLE:   3260000052 RDMA bytes rec:          0
CYCLE:   3260000052 Utilization st q:  0
CYCLE:   3260000052 Utilization ld q:  0
CYCLE:   3260000052 Utilization:  0
CYCLE:   3260000052 Utilization ld q:  0
CYCLE:   3260000052 Utilization st q:  0
CYCLE:   3260000052 RDMA total latency:          0
CYCLE:   3260000052 Utilization st q (incomplete):  0
CYCLE:   3260000052 WDMA bytes sent:          0
CYCLE:   3260000052 Utilization ex q:  0
CYCLE:   3260000052 Utilization ex q (incomplete):  0
CYCLE:   3260000052 Utilization st q (incomplete):  0
CYCLE:   3260000052 Utilization ld q (incomplete):  0
CYCLE:   3260000052 WDMA total latency:          0
CYCLE:   3260000052 Utilization ex q:  0
CYCLE:   3260000052 Utilization:  0
CYCLE:   3260000052 Utilization ex q (incomplete):  0
CYCLE:   3260500052 RDMA bytes rec:          0
CYCLE:   3260500052 RDMA total latency:          0
CYCLE:   3260500052 WDMA bytes sent:          0
CYCLE:   3260500052 WDMA total latency:          0
CYCLE:   3261000052 RDMA bytes rec:          0
CYCLE:   3261000052 RDMA total latency:          0
CYCLE:   3261000052 WDMA bytes sent:          0
CYCLE:   3261000052 WDMA total latency:          0
CYCLE:   3261500052 RDMA bytes rec:          0
CYCLE:   3261500052 RDMA total latency:          0
CYCLE:   3261500052 WDMA bytes sent:          0
CYCLE:   3261500052 WDMA total latency:          0
CYCLE:   3262000052 Utilization ld q (incomplete):  0
CYCLE:   3262000052 RDMA bytes rec:          0
CYCLE:   3262000052 Utilization st q:  0
CYCLE:   3262000052 Utilization ld q:  0
CYCLE:   3262000052 Utilization:  0
CYCLE:   3262000052 Utilization ld q:  0
CYCLE:   3262000052 Utilization st q:  0
CYCLE:   3262000052 RDMA total latency:          0
CYCLE:   3262000052 Utilization st q (incomplete):  0
CYCLE:   3262000052 WDMA bytes sent:          0
CYCLE:   3262000052 Utilization ex q:  0
CYCLE:   3262000052 Utilization ex q (incomplete):  0
CYCLE:   3262000052 Utilization st q (incomplete):  0
CYCLE:   3262000052 Utilization ld q (incomplete):  0
CYCLE:   3262000052 WDMA total latency:          0
CYCLE:   3262000052 Utilization ex q:  0
CYCLE:   3262000052 Utilization:  0
CYCLE:   3262000052 Utilization ex q (incomplete):  0
CYCLE:   3262500052 RDMA bytes rec:          0
CYCLE:   3262500052 RDMA total latency:          0
CYCLE:   3262500052 WDMA bytes sent:          0
CYCLE:   3262500052 WDMA total latency:          0
CYCLE:   3263000052 RDMA bytes rec:          0
CYCLE:   3263000052 RDMA total latency:          0
CYCLE:   3263000052 WDMA bytes sent:          0
CYCLE:   3263000052 WDMA total latency:          0
CYCLE:   3263500052 RDMA bytes rec:          0
CYCLE:   3263500052 RDMA total latency:          0
CYCLE:   3263500052 WDMA bytes sent:          0
CYCLE:   3263500052 WDMA total latency:          0
CYCLE:   3264000052 Utilization ld q (incomplete):  0
CYCLE:   3264000052 RDMA bytes rec:          0
CYCLE:   3264000052 Utilization st q:  0
CYCLE:   3264000052 Utilization ld q:  0
CYCLE:   3264000052 Utilization:  0
CYCLE:   3264000052 Utilization ld q:  0
CYCLE:   3264000052 Utilization st q:  0
CYCLE:   3264000052 RDMA total latency:          0
CYCLE:   3264000052 Utilization st q (incomplete):  0
CYCLE:   3264000052 WDMA bytes sent:          0
CYCLE:   3264000052 Utilization ex q:  0
CYCLE:   3264000052 Utilization ex q (incomplete):  0
CYCLE:   3264000052 Utilization st q (incomplete):  0
CYCLE:   3264000052 Utilization ld q (incomplete):  0
CYCLE:   3264000052 WDMA total latency:          0
CYCLE:   3264000052 Utilization ex q:  0
CYCLE:   3264000052 Utilization:  0
CYCLE:   3264000052 Utilization ex q (incomplete):  0
CYCLE:   3264500052 RDMA bytes rec:          0
CYCLE:   3264500052 RDMA total latency:          0
CYCLE:   3264500052 WDMA bytes sent:          0
CYCLE:   3264500052 WDMA total latency:          0
CYCLE:   3265000052 RDMA bytes rec:          0
CYCLE:   3265000052 RDMA total latency:          0
CYCLE:   3265000052 WDMA bytes sent:          0
CYCLE:   3265000052 WDMA total latency:          0
CYCLE:   3265500052 RDMA bytes rec:          0
CYCLE:   3265500052 RDMA total latency:          0
CYCLE:   3265500052 WDMA bytes sent:          0
CYCLE:   3265500052 WDMA total latency:          0
CYCLE:   3266000052 Utilization ld q (incomplete):  0
CYCLE:   3266000052 RDMA bytes rec:          0
CYCLE:   3266000052 Utilization st q:  0
CYCLE:   3266000052 Utilization ld q:  0
CYCLE:   3266000052 Utilization:  0
CYCLE:   3266000052 Utilization ld q:  0
CYCLE:   3266000052 Utilization st q:  0
CYCLE:   3266000052 RDMA total latency:          0
CYCLE:   3266000052 Utilization st q (incomplete):  0
CYCLE:   3266000052 WDMA bytes sent:          0
CYCLE:   3266000052 Utilization ex q:  0
CYCLE:   3266000052 Utilization ex q (incomplete):  0
CYCLE:   3266000052 Utilization st q (incomplete):  0
CYCLE:   3266000052 Utilization ld q (incomplete):  0
CYCLE:   3266000052 WDMA total latency:          0
CYCLE:   3266000052 Utilization ex q:  0
CYCLE:   3266000052 Utilization:  0
CYCLE:   3266000052 Utilization ex q (incomplete):  0
CYCLE:   3266500052 RDMA bytes rec:          0
CYCLE:   3266500052 RDMA total latency:          0
CYCLE:   3266500052 WDMA bytes sent:          0
CYCLE:   3266500052 WDMA total latency:          0
CYCLE:   3267000052 RDMA bytes rec:          0
CYCLE:   3267000052 RDMA total latency:          0
CYCLE:   3267000052 WDMA bytes sent:          0
CYCLE:   3267000052 WDMA total latency:          0
CYCLE:   3267500052 RDMA bytes rec:          0
CYCLE:   3267500052 RDMA total latency:          0
CYCLE:   3267500052 WDMA bytes sent:          0
CYCLE:   3267500052 WDMA total latency:          0
CYCLE:   3268000052 Utilization ld q (incomplete):  0
CYCLE:   3268000052 RDMA bytes rec:          0
CYCLE:   3268000052 Utilization st q:  0
CYCLE:   3268000052 Utilization ld q:  0
CYCLE:   3268000052 Utilization:  0
CYCLE:   3268000052 Utilization ld q:  0
CYCLE:   3268000052 Utilization st q:  0
CYCLE:   3268000052 RDMA total latency:          0
CYCLE:   3268000052 Utilization st q (incomplete):  0
CYCLE:   3268000052 WDMA bytes sent:          0
CYCLE:   3268000052 Utilization ex q:  0
CYCLE:   3268000052 Utilization ex q (incomplete):  0
CYCLE:   3268000052 Utilization st q (incomplete):  0
CYCLE:   3268000052 Utilization ld q (incomplete):  0
CYCLE:   3268000052 WDMA total latency:          0
CYCLE:   3268000052 Utilization ex q:  0
CYCLE:   3268000052 Utilization:  0
CYCLE:   3268000052 Utilization ex q (incomplete):  0
CYCLE:   3268500052 RDMA bytes rec:          0
CYCLE:   3268500052 RDMA total latency:          0
CYCLE:   3268500052 WDMA bytes sent:          0
CYCLE:   3268500052 WDMA total latency:          0
CYCLE:   3269000052 RDMA bytes rec:          0
CYCLE:   3269000052 RDMA total latency:          0
CYCLE:   3269000052 WDMA bytes sent:          0
CYCLE:   3269000052 WDMA total latency:          0
CYCLE:   3269500052 RDMA bytes rec:          0
CYCLE:   3269500052 RDMA total latency:          0
CYCLE:   3269500052 WDMA bytes sent:          0
CYCLE:   3269500052 WDMA total latency:          0
CYCLE:   3270000052 Utilization ld q (incomplete):  0
CYCLE:   3270000052 RDMA bytes rec:          0
CYCLE:   3270000052 Utilization st q:  0
CYCLE:   3270000052 Utilization ld q:  0
CYCLE:   3270000052 Utilization:  0
CYCLE:   3270000052 Utilization ld q:  0
CYCLE:   3270000052 Utilization st q:  0
CYCLE:   3270000052 RDMA total latency:          0
CYCLE:   3270000052 Utilization st q (incomplete):  0
CYCLE:   3270000052 WDMA bytes sent:          0
CYCLE:   3270000052 Utilization ex q:  0
CYCLE:   3270000052 Utilization ex q (incomplete):  0
CYCLE:   3270000052 Utilization st q (incomplete):  0
CYCLE:   3270000052 Utilization ld q (incomplete):  0
CYCLE:   3270000052 WDMA total latency:          0
CYCLE:   3270000052 Utilization ex q:  0
CYCLE:   3270000052 Utilization:  0
CYCLE:   3270000052 Utilization ex q (incomplete):  0
CYCLE:   3270500052 RDMA bytes rec:          0
CYCLE:   3270500052 RDMA total latency:          0
CYCLE:   3270500052 WDMA bytes sent:          0
CYCLE:   3270500052 WDMA total latency:          0
CYCLE:   3271000052 RDMA bytes rec:          0
CYCLE:   3271000052 RDMA total latency:          0
CYCLE:   3271000052 WDMA bytes sent:          0
CYCLE:   3271000052 WDMA total latency:          0
CYCLE:   3271500052 RDMA bytes rec:          0
CYCLE:   3271500052 RDMA total latency:          0
CYCLE:   3271500052 WDMA bytes sent:          0
CYCLE:   3271500052 WDMA total latency:          0
CYCLE:   3272000052 Utilization ld q (incomplete):  0
CYCLE:   3272000052 RDMA bytes rec:          0
CYCLE:   3272000052 Utilization st q:  0
CYCLE:   3272000052 Utilization ld q:  0
CYCLE:   3272000052 Utilization:  0
CYCLE:   3272000052 Utilization ld q:  0
CYCLE:   3272000052 Utilization st q:  0
CYCLE:   3272000052 RDMA total latency:          0
CYCLE:   3272000052 Utilization st q (incomplete):  0
CYCLE:   3272000052 WDMA bytes sent:          0
CYCLE:   3272000052 Utilization ex q:  0
CYCLE:   3272000052 Utilization ex q (incomplete):  0
CYCLE:   3272000052 Utilization st q (incomplete):  0
CYCLE:   3272000052 Utilization ld q (incomplete):  0
CYCLE:   3272000052 WDMA total latency:          0
CYCLE:   3272000052 Utilization ex q:  0
CYCLE:   3272000052 Utilization:  0
CYCLE:   3272000052 Utilization ex q (incomplete):  0
CYCLE:   3272500052 RDMA bytes rec:          0
CYCLE:   3272500052 RDMA total latency:          0
CYCLE:   3272500052 WDMA bytes sent:          0
CYCLE:   3272500052 WDMA total latency:          0
CYCLE:   3273000052 RDMA bytes rec:          0
CYCLE:   3273000052 RDMA total latency:          0
CYCLE:   3273000052 WDMA bytes sent:          0
CYCLE:   3273000052 WDMA total latency:          0
CYCLE:   3273500052 RDMA bytes rec:          0
CYCLE:   3273500052 RDMA total latency:          0
CYCLE:   3273500052 WDMA bytes sent:          0
CYCLE:   3273500052 WDMA total latency:          0
CYCLE:   3274000052 Utilization ld q (incomplete):  0
CYCLE:   3274000052 RDMA bytes rec:          0
CYCLE:   3274000052 Utilization st q:  0
CYCLE:   3274000052 Utilization ld q:  0
CYCLE:   3274000052 Utilization:  0
CYCLE:   3274000052 Utilization ld q:  0
CYCLE:   3274000052 Utilization st q:  0
CYCLE:   3274000052 RDMA total latency:          0
CYCLE:   3274000052 Utilization st q (incomplete):  0
CYCLE:   3274000052 WDMA bytes sent:          0
CYCLE:   3274000052 Utilization ex q:  0
CYCLE:   3274000052 Utilization ex q (incomplete):  0
CYCLE:   3274000052 Utilization st q (incomplete):  0
CYCLE:   3274000052 Utilization ld q (incomplete):  0
CYCLE:   3274000052 WDMA total latency:          0
CYCLE:   3274000052 Utilization ex q:  0
CYCLE:   3274000052 Utilization:  0
CYCLE:   3274000052 Utilization ex q (incomplete):  0
CYCLE:   3274500052 RDMA bytes rec:          0
CYCLE:   3274500052 RDMA total latency:          0
CYCLE:   3274500052 WDMA bytes sent:          0
CYCLE:   3274500052 WDMA total latency:          0
CYCLE:   3275000052 RDMA bytes rec:          0
CYCLE:   3275000052 RDMA total latency:          0
CYCLE:   3275000052 WDMA bytes sent:          0
CYCLE:   3275000052 WDMA total latency:          0
CYCLE:   3275500052 RDMA bytes rec:          0
CYCLE:   3275500052 RDMA total latency:          0
CYCLE:   3275500052 WDMA bytes sent:          0
CYCLE:   3275500052 WDMA total latency:          0
CYCLE:   3276000052 Utilization ld q (incomplete):  0
CYCLE:   3276000052 RDMA bytes rec:          0
CYCLE:   3276000052 Utilization st q:  0
CYCLE:   3276000052 Utilization ld q:  0
CYCLE:   3276000052 Utilization:  0
CYCLE:   3276000052 Utilization ld q:  0
CYCLE:   3276000052 Utilization st q:  0
CYCLE:   3276000052 RDMA total latency:          0
CYCLE:   3276000052 Utilization st q (incomplete):  0
CYCLE:   3276000052 WDMA bytes sent:          0
CYCLE:   3276000052 Utilization ex q:  0
CYCLE:   3276000052 Utilization ex q (incomplete):  0
CYCLE:   3276000052 Utilization st q (incomplete):  0
CYCLE:   3276000052 Utilization ld q (incomplete):  0
CYCLE:   3276000052 WDMA total latency:          0
CYCLE:   3276000052 Utilization ex q:  0
CYCLE:   3276000052 Utilization:  0
CYCLE:   3276000052 Utilization ex q (incomplete):  0
CYCLE:   3276500052 RDMA bytes rec:          0
CYCLE:   3276500052 RDMA total latency:          0
CYCLE:   3276500052 WDMA bytes sent:          0
CYCLE:   3276500052 WDMA total latency:          0
CYCLE:   3277000052 RDMA bytes rec:          0
CYCLE:   3277000052 RDMA total latency:          0
CYCLE:   3277000052 WDMA bytes sent:          0
CYCLE:   3277000052 WDMA total latency:          0
CYCLE:   3277500052 RDMA bytes rec:          0
CYCLE:   3277500052 RDMA total latency:          0
CYCLE:   3277500052 WDMA bytes sent:          0
CYCLE:   3277500052 WDMA total latency:          0
CYCLE:   3278000052 Utilization ld q (incomplete):  0
CYCLE:   3278000052 RDMA bytes rec:          0
CYCLE:   3278000052 Utilization st q:  0
CYCLE:   3278000052 Utilization ld q:  0
CYCLE:   3278000052 Utilization:  0
CYCLE:   3278000052 Utilization ld q:  0
CYCLE:   3278000052 Utilization st q:  0
CYCLE:   3278000052 RDMA total latency:          0
CYCLE:   3278000052 Utilization st q (incomplete):  0
CYCLE:   3278000052 WDMA bytes sent:          0
CYCLE:   3278000052 Utilization ex q:  0
CYCLE:   3278000052 Utilization ex q (incomplete):  0
CYCLE:   3278000052 Utilization st q (incomplete):  0
CYCLE:   3278000052 Utilization ld q (incomplete):  0
CYCLE:   3278000052 WDMA total latency:          0
CYCLE:   3278000052 Utilization ex q:  0
CYCLE:   3278000052 Utilization:  0
CYCLE:   3278000052 Utilization ex q (incomplete):  0
CYCLE:   3278500052 RDMA bytes rec:          0
CYCLE:   3278500052 RDMA total latency:          0
CYCLE:   3278500052 WDMA bytes sent:          0
CYCLE:   3278500052 WDMA total latency:          0
CYCLE:   3279000052 RDMA bytes rec:          0
CYCLE:   3279000052 RDMA total latency:          0
CYCLE:   3279000052 WDMA bytes sent:          0
CYCLE:   3279000052 WDMA total latency:          0
CYCLE:   3279500052 RDMA bytes rec:          0
CYCLE:   3279500052 RDMA total latency:          0
CYCLE:   3279500052 WDMA bytes sent:          0
CYCLE:   3279500052 WDMA total latency:          0
CYCLE:   3280000052 Utilization ld q (incomplete):  0
CYCLE:   3280000052 RDMA bytes rec:          0
CYCLE:   3280000052 Utilization st q:  0
CYCLE:   3280000052 Utilization ld q:  0
CYCLE:   3280000052 Utilization:  0
CYCLE:   3280000052 Utilization ld q:  0
CYCLE:   3280000052 Utilization st q:  0
CYCLE:   3280000052 RDMA total latency:          0
CYCLE:   3280000052 Utilization st q (incomplete):  0
CYCLE:   3280000052 WDMA bytes sent:          0
CYCLE:   3280000052 Utilization ex q:  0
CYCLE:   3280000052 Utilization ex q (incomplete):  0
CYCLE:   3280000052 Utilization st q (incomplete):  0
CYCLE:   3280000052 Utilization ld q (incomplete):  0
CYCLE:   3280000052 WDMA total latency:          0
CYCLE:   3280000052 Utilization ex q:  0
CYCLE:   3280000052 Utilization:  0
CYCLE:   3280000052 Utilization ex q (incomplete):  0
CYCLE:   3280500052 RDMA bytes rec:          0
CYCLE:   3280500052 RDMA total latency:          0
CYCLE:   3280500052 WDMA bytes sent:          0
CYCLE:   3280500052 WDMA total latency:          0
CYCLE:   3281000052 RDMA bytes rec:          0
CYCLE:   3281000052 RDMA total latency:          0
CYCLE:   3281000052 WDMA bytes sent:          0
CYCLE:   3281000052 WDMA total latency:          0
CYCLE:   3281500052 RDMA bytes rec:          0
CYCLE:   3281500052 RDMA total latency:          0
CYCLE:   3281500052 WDMA bytes sent:          0
CYCLE:   3281500052 WDMA total latency:          0
CYCLE:   3282000052 Utilization ld q (incomplete):  0
CYCLE:   3282000052 RDMA bytes rec:          0
CYCLE:   3282000052 Utilization st q:  0
CYCLE:   3282000052 Utilization ld q:  0
CYCLE:   3282000052 Utilization:  0
CYCLE:   3282000052 Utilization ld q:  0
CYCLE:   3282000052 Utilization st q:  0
CYCLE:   3282000052 RDMA total latency:          0
CYCLE:   3282000052 Utilization st q (incomplete):  0
CYCLE:   3282000052 WDMA bytes sent:          0
CYCLE:   3282000052 Utilization ex q:  0
CYCLE:   3282000052 Utilization ex q (incomplete):  0
CYCLE:   3282000052 Utilization st q (incomplete):  0
CYCLE:   3282000052 Utilization ld q (incomplete):  0
CYCLE:   3282000052 WDMA total latency:          0
CYCLE:   3282000052 Utilization ex q:  0
CYCLE:   3282000052 Utilization:  0
CYCLE:   3282000052 Utilization ex q (incomplete):  0
CYCLE:   3282500052 RDMA bytes rec:          0
CYCLE:   3282500052 RDMA total latency:          0
CYCLE:   3282500052 WDMA bytes sent:          0
CYCLE:   3282500052 WDMA total latency:          0
CYCLE:   3283000052 RDMA bytes rec:          0
CYCLE:   3283000052 RDMA total latency:          0
CYCLE:   3283000052 WDMA bytes sent:          0
CYCLE:   3283000052 WDMA total latency:          0
CYCLE:   3283500052 RDMA bytes rec:          0
CYCLE:   3283500052 RDMA total latency:          0
CYCLE:   3283500052 WDMA bytes sent:          0
CYCLE:   3283500052 WDMA total latency:          0
CYCLE:   3284000052 Utilization ld q (incomplete):  0
CYCLE:   3284000052 RDMA bytes rec:          0
CYCLE:   3284000052 Utilization st q:  0
CYCLE:   3284000052 Utilization ld q:  0
CYCLE:   3284000052 Utilization:  0
CYCLE:   3284000052 Utilization ld q:  0
CYCLE:   3284000052 Utilization st q:  0
CYCLE:   3284000052 RDMA total latency:          0
CYCLE:   3284000052 Utilization st q (incomplete):  0
CYCLE:   3284000052 WDMA bytes sent:          0
CYCLE:   3284000052 Utilization ex q:  0
CYCLE:   3284000052 Utilization ex q (incomplete):  0
CYCLE:   3284000052 Utilization st q (incomplete):  0
CYCLE:   3284000052 Utilization ld q (incomplete):  0
CYCLE:   3284000052 WDMA total latency:          0
CYCLE:   3284000052 Utilization ex q:  0
CYCLE:   3284000052 Utilization:  0
CYCLE:   3284000052 Utilization ex q (incomplete):  0
CYCLE:   3284500052 RDMA bytes rec:          0
CYCLE:   3284500052 RDMA total latency:          0
CYCLE:   3284500052 WDMA bytes sent:          0
CYCLE:   3284500052 WDMA total latency:          0
CYCLE:   3285000052 RDMA bytes rec:          0
CYCLE:   3285000052 RDMA total latency:          0
CYCLE:   3285000052 WDMA bytes sent:          0
CYCLE:   3285000052 WDMA total latency:          0
CYCLE:   3285500052 RDMA bytes rec:          0
CYCLE:   3285500052 RDMA total latency:          0
CYCLE:   3285500052 WDMA bytes sent:          0
CYCLE:   3285500052 WDMA total latency:          0
CYCLE:   3286000052 Utilization ld q (incomplete):  0
CYCLE:   3286000052 RDMA bytes rec:          0
CYCLE:   3286000052 Utilization st q:  0
CYCLE:   3286000052 Utilization ld q:  0
CYCLE:   3286000052 Utilization:  0
CYCLE:   3286000052 Utilization ld q:  0
CYCLE:   3286000052 Utilization st q:  0
CYCLE:   3286000052 RDMA total latency:          0
CYCLE:   3286000052 Utilization st q (incomplete):  0
CYCLE:   3286000052 WDMA bytes sent:          0
CYCLE:   3286000052 Utilization ex q:  0
CYCLE:   3286000052 Utilization ex q (incomplete):  0
CYCLE:   3286000052 Utilization st q (incomplete):  0
CYCLE:   3286000052 Utilization ld q (incomplete):  0
CYCLE:   3286000052 WDMA total latency:          0
CYCLE:   3286000052 Utilization ex q:  0
CYCLE:   3286000052 Utilization:  0
CYCLE:   3286000052 Utilization ex q (incomplete):  0
CYCLE:   3286500052 RDMA bytes rec:          0
CYCLE:   3286500052 RDMA total latency:          0
CYCLE:   3286500052 WDMA bytes sent:          0
CYCLE:   3286500052 WDMA total latency:          0
CYCLE:   3287000052 RDMA bytes rec:          0
CYCLE:   3287000052 RDMA total latency:          0
CYCLE:   3287000052 WDMA bytes sent:          0
CYCLE:   3287000052 WDMA total latency:          0
CYCLE:   3287500052 RDMA bytes rec:          0
CYCLE:   3287500052 RDMA total latency:          0
CYCLE:   3287500052 WDMA bytes sent:          0
CYCLE:   3287500052 WDMA total latency:          0
CYCLE:   3288000052 Utilization ld q (incomplete):  0
CYCLE:   3288000052 RDMA bytes rec:          0
CYCLE:   3288000052 Utilization st q:  0
CYCLE:   3288000052 Utilization ld q:  0
CYCLE:   3288000052 Utilization:  0
CYCLE:   3288000052 Utilization ld q:  0
CYCLE:   3288000052 Utilization st q:  0
CYCLE:   3288000052 RDMA total latency:          0
CYCLE:   3288000052 Utilization st q (incomplete):  0
CYCLE:   3288000052 WDMA bytes sent:          0
CYCLE:   3288000052 Utilization ex q:  0
CYCLE:   3288000052 Utilization ex q (incomplete):  0
CYCLE:   3288000052 Utilization st q (incomplete):  0
CYCLE:   3288000052 Utilization ld q (incomplete):  0
CYCLE:   3288000052 WDMA total latency:          0
CYCLE:   3288000052 Utilization ex q:  0
CYCLE:   3288000052 Utilization:  0
CYCLE:   3288000052 Utilization ex q (incomplete):  0
CYCLE:   3288500052 RDMA bytes rec:          0
CYCLE:   3288500052 RDMA total latency:          0
CYCLE:   3288500052 WDMA bytes sent:          0
CYCLE:   3288500052 WDMA total latency:          0
CYCLE:   3289000052 RDMA bytes rec:          0
CYCLE:   3289000052 RDMA total latency:          0
CYCLE:   3289000052 WDMA bytes sent:          0
CYCLE:   3289000052 WDMA total latency:          0
CYCLE:   3289500052 RDMA bytes rec:          0
CYCLE:   3289500052 RDMA total latency:          0
CYCLE:   3289500052 WDMA bytes sent:          0
CYCLE:   3289500052 WDMA total latency:          0
CYCLE:   3290000052 Utilization ld q (incomplete):  0
CYCLE:   3290000052 RDMA bytes rec:          0
CYCLE:   3290000052 Utilization st q:  0
CYCLE:   3290000052 Utilization ld q:  0
CYCLE:   3290000052 Utilization:  0
CYCLE:   3290000052 Utilization ld q:  0
CYCLE:   3290000052 Utilization st q:  0
CYCLE:   3290000052 RDMA total latency:          0
CYCLE:   3290000052 Utilization st q (incomplete):  0
CYCLE:   3290000052 WDMA bytes sent:          0
CYCLE:   3290000052 Utilization ex q:  0
CYCLE:   3290000052 Utilization ex q (incomplete):  0
CYCLE:   3290000052 Utilization st q (incomplete):  0
CYCLE:   3290000052 Utilization ld q (incomplete):  0
CYCLE:   3290000052 WDMA total latency:          0
CYCLE:   3290000052 Utilization ex q:  0
CYCLE:   3290000052 Utilization:  0
CYCLE:   3290000052 Utilization ex q (incomplete):  0
CYCLE:   3290500052 RDMA bytes rec:          0
CYCLE:   3290500052 RDMA total latency:          0
CYCLE:   3290500052 WDMA bytes sent:          0
CYCLE:   3290500052 WDMA total latency:          0
CYCLE:   3291000052 RDMA bytes rec:          0
CYCLE:   3291000052 RDMA total latency:          0
CYCLE:   3291000052 WDMA bytes sent:          0
CYCLE:   3291000052 WDMA total latency:          0
CYCLE:   3291500052 RDMA bytes rec:          0
CYCLE:   3291500052 RDMA total latency:          0
CYCLE:   3291500052 WDMA bytes sent:          0
CYCLE:   3291500052 WDMA total latency:          0
CYCLE:   3292000052 Utilization ld q (incomplete):  0
CYCLE:   3292000052 RDMA bytes rec:          0
CYCLE:   3292000052 Utilization st q:  0
CYCLE:   3292000052 Utilization ld q:  0
CYCLE:   3292000052 Utilization:  0
CYCLE:   3292000052 Utilization ld q:  0
CYCLE:   3292000052 Utilization st q:  0
CYCLE:   3292000052 RDMA total latency:          0
CYCLE:   3292000052 Utilization st q (incomplete):  0
CYCLE:   3292000052 WDMA bytes sent:          0
CYCLE:   3292000052 Utilization ex q:  0
CYCLE:   3292000052 Utilization ex q (incomplete):  0
CYCLE:   3292000052 Utilization st q (incomplete):  0
CYCLE:   3292000052 Utilization ld q (incomplete):  0
CYCLE:   3292000052 WDMA total latency:          0
CYCLE:   3292000052 Utilization ex q:  0
CYCLE:   3292000052 Utilization:  0
CYCLE:   3292000052 Utilization ex q (incomplete):  0
CYCLE:   3292500052 RDMA bytes rec:          0
CYCLE:   3292500052 RDMA total latency:          0
CYCLE:   3292500052 WDMA bytes sent:          0
CYCLE:   3292500052 WDMA total latency:          0
CYCLE:   3293000052 RDMA bytes rec:          0
CYCLE:   3293000052 RDMA total latency:          0
CYCLE:   3293000052 WDMA bytes sent:          0
CYCLE:   3293000052 WDMA total latency:          0
CYCLE:   3293500052 RDMA bytes rec:          0
CYCLE:   3293500052 RDMA total latency:          0
CYCLE:   3293500052 WDMA bytes sent:          0
CYCLE:   3293500052 WDMA total latency:          0
CYCLE:   3294000052 Utilization ld q (incomplete):  0
CYCLE:   3294000052 RDMA bytes rec:          0
CYCLE:   3294000052 Utilization st q:  0
CYCLE:   3294000052 Utilization ld q:  0
CYCLE:   3294000052 Utilization:  0
CYCLE:   3294000052 Utilization ld q:  0
CYCLE:   3294000052 Utilization st q:  0
CYCLE:   3294000052 RDMA total latency:          0
CYCLE:   3294000052 Utilization st q (incomplete):  0
CYCLE:   3294000052 WDMA bytes sent:          0
CYCLE:   3294000052 Utilization ex q:  0
CYCLE:   3294000052 Utilization ex q (incomplete):  0
CYCLE:   3294000052 Utilization st q (incomplete):  0
CYCLE:   3294000052 Utilization ld q (incomplete):  0
CYCLE:   3294000052 WDMA total latency:          0
CYCLE:   3294000052 Utilization ex q:  0
CYCLE:   3294000052 Utilization:  0
CYCLE:   3294000052 Utilization ex q (incomplete):  0
CYCLE:   3294500052 RDMA bytes rec:          0
CYCLE:   3294500052 RDMA total latency:          0
CYCLE:   3294500052 WDMA bytes sent:          0
CYCLE:   3294500052 WDMA total latency:          0
CYCLE:   3295000052 RDMA bytes rec:          0
CYCLE:   3295000052 RDMA total latency:          0
CYCLE:   3295000052 WDMA bytes sent:          0
CYCLE:   3295000052 WDMA total latency:          0
CYCLE:   3295500052 RDMA bytes rec:          0
CYCLE:   3295500052 RDMA total latency:          0
CYCLE:   3295500052 WDMA bytes sent:          0
CYCLE:   3295500052 WDMA total latency:          0
CYCLE:   3296000052 Utilization ld q (incomplete):  0
CYCLE:   3296000052 RDMA bytes rec:          0
CYCLE:   3296000052 Utilization st q:  0
CYCLE:   3296000052 Utilization ld q:  0
CYCLE:   3296000052 Utilization:  0
CYCLE:   3296000052 Utilization ld q:  0
CYCLE:   3296000052 Utilization st q:  0
CYCLE:   3296000052 RDMA total latency:          0
CYCLE:   3296000052 Utilization st q (incomplete):  0
CYCLE:   3296000052 WDMA bytes sent:          0
CYCLE:   3296000052 Utilization ex q:  0
CYCLE:   3296000052 Utilization ex q (incomplete):  0
CYCLE:   3296000052 Utilization st q (incomplete):  0
CYCLE:   3296000052 Utilization ld q (incomplete):  0
CYCLE:   3296000052 WDMA total latency:          0
CYCLE:   3296000052 Utilization ex q:  0
CYCLE:   3296000052 Utilization:  0
CYCLE:   3296000052 Utilization ex q (incomplete):  0
CYCLE:   3296500052 RDMA bytes rec:          0
CYCLE:   3296500052 RDMA total latency:          0
CYCLE:   3296500052 WDMA bytes sent:          0
CYCLE:   3296500052 WDMA total latency:          0
CYCLE:   3297000052 RDMA bytes rec:          0
CYCLE:   3297000052 RDMA total latency:          0
CYCLE:   3297000052 WDMA bytes sent:          0
CYCLE:   3297000052 WDMA total latency:          0
CYCLE:   3297500052 RDMA bytes rec:          0
CYCLE:   3297500052 RDMA total latency:          0
CYCLE:   3297500052 WDMA bytes sent:          0
CYCLE:   3297500052 WDMA total latency:          0
CYCLE:   3298000052 Utilization ld q (incomplete):  0
CYCLE:   3298000052 RDMA bytes rec:          0
CYCLE:   3298000052 Utilization st q:  0
CYCLE:   3298000052 Utilization ld q:  0
CYCLE:   3298000052 Utilization:  0
CYCLE:   3298000052 Utilization ld q:  0
CYCLE:   3298000052 Utilization st q:  0
CYCLE:   3298000052 RDMA total latency:          0
CYCLE:   3298000052 Utilization st q (incomplete):  0
CYCLE:   3298000052 WDMA bytes sent:          0
CYCLE:   3298000052 Utilization ex q:  0
CYCLE:   3298000052 Utilization ex q (incomplete):  0
CYCLE:   3298000052 Utilization st q (incomplete):  0
CYCLE:   3298000052 Utilization ld q (incomplete):  0
CYCLE:   3298000052 WDMA total latency:          0
CYCLE:   3298000052 Utilization ex q:  0
CYCLE:   3298000052 Utilization:  0
CYCLE:   3298000052 Utilization ex q (incomplete):  0
CYCLE:   3298500052 RDMA bytes rec:          0
CYCLE:   3298500052 RDMA total latency:          0
CYCLE:   3298500052 WDMA bytes sent:          0
CYCLE:   3298500052 WDMA total latency:          0
CYCLE:   3299000052 RDMA bytes rec:          0
CYCLE:   3299000052 RDMA total latency:          0
CYCLE:   3299000052 WDMA bytes sent:          0
CYCLE:   3299000052 WDMA total latency:          0
CYCLE:   3299500052 RDMA bytes rec:          0
CYCLE:   3299500052 RDMA total latency:          0
CYCLE:   3299500052 WDMA bytes sent:          0
CYCLE:   3299500052 WDMA total latency:          0
CYCLE:   3300000052 Utilization ld q (incomplete):  0
CYCLE:   3300000052 RDMA bytes rec:          0
CYCLE:   3300000052 Utilization st q:  0
CYCLE:   3300000052 Utilization ld q:  0
CYCLE:   3300000052 Utilization:  0
CYCLE:   3300000052 Utilization ld q:  0
CYCLE:   3300000052 Utilization st q:  0
CYCLE:   3300000052 RDMA total latency:          0
CYCLE:   3300000052 Utilization st q (incomplete):  0
CYCLE:   3300000052 WDMA bytes sent:          0
CYCLE:   3300000052 Utilization ex q:  0
CYCLE:   3300000052 Utilization ex q (incomplete):  0
CYCLE:   3300000052 Utilization st q (incomplete):  0
CYCLE:   3300000052 Utilization ld q (incomplete):  0
CYCLE:   3300000052 WDMA total latency:          0
CYCLE:   3300000052 Utilization ex q:  0
CYCLE:   3300000052 Utilization:  0
CYCLE:   3300000052 Utilization ex q (incomplete):  0
CYCLE:   3300500052 RDMA bytes rec:          0
CYCLE:   3300500052 RDMA total latency:          0
CYCLE:   3300500052 WDMA bytes sent:          0
CYCLE:   3300500052 WDMA total latency:          0
CYCLE:   3301000052 RDMA bytes rec:          0
CYCLE:   3301000052 RDMA total latency:          0
CYCLE:   3301000052 WDMA bytes sent:          0
CYCLE:   3301000052 WDMA total latency:          0
CYCLE:   3301500052 RDMA bytes rec:          0
CYCLE:   3301500052 RDMA total latency:          0
CYCLE:   3301500052 WDMA bytes sent:          0
CYCLE:   3301500052 WDMA total latency:          0
CYCLE:   3302000052 Utilization ld q (incomplete):  0
CYCLE:   3302000052 RDMA bytes rec:          0
CYCLE:   3302000052 Utilization st q:  0
CYCLE:   3302000052 Utilization ld q:  0
CYCLE:   3302000052 Utilization:  0
CYCLE:   3302000052 Utilization ld q:  0
CYCLE:   3302000052 Utilization st q:  0
CYCLE:   3302000052 RDMA total latency:          0
CYCLE:   3302000052 Utilization st q (incomplete):  0
CYCLE:   3302000052 WDMA bytes sent:          0
CYCLE:   3302000052 Utilization ex q:  0
CYCLE:   3302000052 Utilization ex q (incomplete):  0
CYCLE:   3302000052 Utilization st q (incomplete):  0
CYCLE:   3302000052 Utilization ld q (incomplete):  0
CYCLE:   3302000052 WDMA total latency:          0
CYCLE:   3302000052 Utilization ex q:  0
CYCLE:   3302000052 Utilization:  0
CYCLE:   3302000052 Utilization ex q (incomplete):  0
CYCLE:   3302500052 RDMA bytes rec:          0
CYCLE:   3302500052 RDMA total latency:          0
CYCLE:   3302500052 WDMA bytes sent:          0
CYCLE:   3302500052 WDMA total latency:          0
CYCLE:   3303000052 RDMA bytes rec:          0
CYCLE:   3303000052 RDMA total latency:          0
CYCLE:   3303000052 WDMA bytes sent:          0
CYCLE:   3303000052 WDMA total latency:          0
CYCLE:   3303500052 RDMA bytes rec:          0
CYCLE:   3303500052 RDMA total latency:          0
CYCLE:   3303500052 WDMA bytes sent:          0
CYCLE:   3303500052 WDMA total latency:          0
CYCLE:   3304000052 Utilization ld q (incomplete):  0
CYCLE:   3304000052 RDMA bytes rec:          0
CYCLE:   3304000052 Utilization st q:  0
CYCLE:   3304000052 Utilization ld q:  0
CYCLE:   3304000052 Utilization:  0
CYCLE:   3304000052 Utilization ld q:  0
CYCLE:   3304000052 Utilization st q:  0
CYCLE:   3304000052 RDMA total latency:          0
CYCLE:   3304000052 Utilization st q (incomplete):  0
CYCLE:   3304000052 WDMA bytes sent:          0
CYCLE:   3304000052 Utilization ex q:  0
CYCLE:   3304000052 Utilization ex q (incomplete):  0
CYCLE:   3304000052 Utilization st q (incomplete):  0
CYCLE:   3304000052 Utilization ld q (incomplete):  0
CYCLE:   3304000052 WDMA total latency:          0
CYCLE:   3304000052 Utilization ex q:  0
CYCLE:   3304000052 Utilization:  0
CYCLE:   3304000052 Utilization ex q (incomplete):  0
CYCLE:   3304500052 RDMA bytes rec:          0
CYCLE:   3304500052 RDMA total latency:          0
CYCLE:   3304500052 WDMA bytes sent:          0
CYCLE:   3304500052 WDMA total latency:          0
CYCLE:   3305000052 RDMA bytes rec:          0
CYCLE:   3305000052 RDMA total latency:          0
CYCLE:   3305000052 WDMA bytes sent:          0
CYCLE:   3305000052 WDMA total latency:          0
CYCLE:   3305500052 RDMA bytes rec:          0
CYCLE:   3305500052 RDMA total latency:          0
CYCLE:   3305500052 WDMA bytes sent:          0
CYCLE:   3305500052 WDMA total latency:          0
CYCLE:   3306000052 Utilization ld q (incomplete):  0
CYCLE:   3306000052 RDMA bytes rec:          0
CYCLE:   3306000052 Utilization st q:  0
CYCLE:   3306000052 Utilization ld q:  0
CYCLE:   3306000052 Utilization:  0
CYCLE:   3306000052 Utilization ld q:  0
CYCLE:   3306000052 Utilization st q:  0
CYCLE:   3306000052 RDMA total latency:          0
CYCLE:   3306000052 Utilization st q (incomplete):  0
CYCLE:   3306000052 WDMA bytes sent:          0
CYCLE:   3306000052 Utilization ex q:  0
CYCLE:   3306000052 Utilization ex q (incomplete):  0
CYCLE:   3306000052 Utilization st q (incomplete):  0
CYCLE:   3306000052 Utilization ld q (incomplete):  0
CYCLE:   3306000052 WDMA total latency:          0
CYCLE:   3306000052 Utilization ex q:  0
CYCLE:   3306000052 Utilization:  0
CYCLE:   3306000052 Utilization ex q (incomplete):  0
CYCLE:   3306500052 RDMA bytes rec:          0
CYCLE:   3306500052 RDMA total latency:          0
CYCLE:   3306500052 WDMA bytes sent:          0
CYCLE:   3306500052 WDMA total latency:          0
CYCLE:   3307000052 RDMA bytes rec:          0
CYCLE:   3307000052 RDMA total latency:          0
CYCLE:   3307000052 WDMA bytes sent:          0
CYCLE:   3307000052 WDMA total latency:          0
CYCLE:   3307500052 RDMA bytes rec:          0
CYCLE:   3307500052 RDMA total latency:          0
CYCLE:   3307500052 WDMA bytes sent:          0
CYCLE:   3307500052 WDMA total latency:          0
CYCLE:   3308000052 Utilization ld q (incomplete):  0
CYCLE:   3308000052 RDMA bytes rec:          0
CYCLE:   3308000052 Utilization st q:  0
CYCLE:   3308000052 Utilization ld q:  0
CYCLE:   3308000052 Utilization:  0
CYCLE:   3308000052 Utilization ld q:  0
CYCLE:   3308000052 Utilization st q:  0
CYCLE:   3308000052 RDMA total latency:          0
CYCLE:   3308000052 Utilization st q (incomplete):  0
CYCLE:   3308000052 WDMA bytes sent:          0
CYCLE:   3308000052 Utilization ex q:  0
CYCLE:   3308000052 Utilization ex q (incomplete):  0
CYCLE:   3308000052 Utilization st q (incomplete):  0
CYCLE:   3308000052 Utilization ld q (incomplete):  0
CYCLE:   3308000052 WDMA total latency:          0
CYCLE:   3308000052 Utilization ex q:  0
CYCLE:   3308000052 Utilization:  0
CYCLE:   3308000052 Utilization ex q (incomplete):  0
CYCLE:   3308500052 RDMA bytes rec:          0
CYCLE:   3308500052 RDMA total latency:          0
CYCLE:   3308500052 WDMA bytes sent:          0
CYCLE:   3308500052 WDMA total latency:          0
CYCLE:   3309000052 RDMA bytes rec:          0
CYCLE:   3309000052 RDMA total latency:          0
CYCLE:   3309000052 WDMA bytes sent:          0
CYCLE:   3309000052 WDMA total latency:          0
CYCLE:   3309500052 RDMA bytes rec:          0
CYCLE:   3309500052 RDMA total latency:          0
CYCLE:   3309500052 WDMA bytes sent:          0
CYCLE:   3309500052 WDMA total latency:          0
CYCLE:   3310000052 Utilization ld q (incomplete):  0
CYCLE:   3310000052 RDMA bytes rec:          0
CYCLE:   3310000052 Utilization st q:  0
CYCLE:   3310000052 Utilization ld q:  0
CYCLE:   3310000052 Utilization:  0
CYCLE:   3310000052 Utilization ld q:  0
CYCLE:   3310000052 Utilization st q:  0
CYCLE:   3310000052 RDMA total latency:          0
CYCLE:   3310000052 Utilization st q (incomplete):  0
CYCLE:   3310000052 WDMA bytes sent:          0
CYCLE:   3310000052 Utilization ex q:  0
CYCLE:   3310000052 Utilization ex q (incomplete):  0
CYCLE:   3310000052 Utilization st q (incomplete):  0
CYCLE:   3310000052 Utilization ld q (incomplete):  0
CYCLE:   3310000052 WDMA total latency:          0
CYCLE:   3310000052 Utilization ex q:  0
CYCLE:   3310000052 Utilization:  0
CYCLE:   3310000052 Utilization ex q (incomplete):  0
CYCLE:   3310500052 RDMA bytes rec:          0
CYCLE:   3310500052 RDMA total latency:          0
CYCLE:   3310500052 WDMA bytes sent:          0
CYCLE:   3310500052 WDMA total latency:          0
CYCLE:   3311000052 RDMA bytes rec:          0
CYCLE:   3311000052 RDMA total latency:          0
CYCLE:   3311000052 WDMA bytes sent:          0
CYCLE:   3311000052 WDMA total latency:          0
CYCLE:   3311500052 RDMA bytes rec:          0
CYCLE:   3311500052 RDMA total latency:          0
CYCLE:   3311500052 WDMA bytes sent:          0
CYCLE:   3311500052 WDMA total latency:          0
CYCLE:   3312000052 Utilization ld q (incomplete):  0
CYCLE:   3312000052 RDMA bytes rec:          0
CYCLE:   3312000052 Utilization st q:  0
CYCLE:   3312000052 Utilization ld q:  0
CYCLE:   3312000052 Utilization:  0
CYCLE:   3312000052 Utilization ld q:  0
CYCLE:   3312000052 Utilization st q:  0
CYCLE:   3312000052 RDMA total latency:          0
CYCLE:   3312000052 Utilization st q (incomplete):  0
CYCLE:   3312000052 WDMA bytes sent:          0
CYCLE:   3312000052 Utilization ex q:  0
CYCLE:   3312000052 Utilization ex q (incomplete):  0
CYCLE:   3312000052 Utilization st q (incomplete):  0
CYCLE:   3312000052 Utilization ld q (incomplete):  0
CYCLE:   3312000052 WDMA total latency:          0
CYCLE:   3312000052 Utilization ex q:  0
CYCLE:   3312000052 Utilization:  0
CYCLE:   3312000052 Utilization ex q (incomplete):  0
CYCLE:   3312500052 RDMA bytes rec:          0
CYCLE:   3312500052 RDMA total latency:          0
CYCLE:   3312500052 WDMA bytes sent:          0
CYCLE:   3312500052 WDMA total latency:          0
CYCLE:   3313000052 RDMA bytes rec:          0
CYCLE:   3313000052 RDMA total latency:          0
CYCLE:   3313000052 WDMA bytes sent:          0
CYCLE:   3313000052 WDMA total latency:          0
CYCLE:   3313500052 RDMA bytes rec:          0
CYCLE:   3313500052 RDMA total latency:          0
CYCLE:   3313500052 WDMA bytes sent:          0
CYCLE:   3313500052 WDMA total latency:          0
CYCLE:   3314000052 Utilization ld q (incomplete):  0
CYCLE:   3314000052 RDMA bytes rec:          0
CYCLE:   3314000052 Utilization st q:  0
CYCLE:   3314000052 Utilization ld q:  0
CYCLE:   3314000052 Utilization:  0
CYCLE:   3314000052 Utilization ld q:  0
CYCLE:   3314000052 Utilization st q:  0
CYCLE:   3314000052 RDMA total latency:          0
CYCLE:   3314000052 Utilization st q (incomplete):  0
CYCLE:   3314000052 WDMA bytes sent:          0
CYCLE:   3314000052 Utilization ex q:  0
CYCLE:   3314000052 Utilization ex q (incomplete):  0
CYCLE:   3314000052 Utilization st q (incomplete):  0
CYCLE:   3314000052 Utilization ld q (incomplete):  0
CYCLE:   3314000052 WDMA total latency:          0
CYCLE:   3314000052 Utilization ex q:  0
CYCLE:   3314000052 Utilization:  0
CYCLE:   3314000052 Utilization ex q (incomplete):  0
CYCLE:   3314500052 RDMA bytes rec:          0
CYCLE:   3314500052 RDMA total latency:          0
CYCLE:   3314500052 WDMA bytes sent:          0
CYCLE:   3314500052 WDMA total latency:          0
CYCLE:   3315000052 RDMA bytes rec:          0
CYCLE:   3315000052 RDMA total latency:          0
CYCLE:   3315000052 WDMA bytes sent:          0
CYCLE:   3315000052 WDMA total latency:          0
CYCLE:   3315500052 RDMA bytes rec:          0
CYCLE:   3315500052 RDMA total latency:          0
CYCLE:   3315500052 WDMA bytes sent:          0
CYCLE:   3315500052 WDMA total latency:          0
CYCLE:   3316000052 Utilization ld q (incomplete):  0
CYCLE:   3316000052 RDMA bytes rec:          0
CYCLE:   3316000052 Utilization st q:  0
CYCLE:   3316000052 Utilization ld q:  0
CYCLE:   3316000052 Utilization:  0
CYCLE:   3316000052 Utilization ld q:  0
CYCLE:   3316000052 Utilization st q:  0
CYCLE:   3316000052 RDMA total latency:          0
CYCLE:   3316000052 Utilization st q (incomplete):  0
CYCLE:   3316000052 WDMA bytes sent:          0
CYCLE:   3316000052 Utilization ex q:  0
CYCLE:   3316000052 Utilization ex q (incomplete):  0
CYCLE:   3316000052 Utilization st q (incomplete):  0
CYCLE:   3316000052 Utilization ld q (incomplete):  0
CYCLE:   3316000052 WDMA total latency:          0
CYCLE:   3316000052 Utilization ex q:  0
CYCLE:   3316000052 Utilization:  0
CYCLE:   3316000052 Utilization ex q (incomplete):  0
CYCLE:   3316500052 RDMA bytes rec:          0
CYCLE:   3316500052 RDMA total latency:          0
CYCLE:   3316500052 WDMA bytes sent:          0
CYCLE:   3316500052 WDMA total latency:          0
CYCLE:   3317000052 RDMA bytes rec:          0
CYCLE:   3317000052 RDMA total latency:          0
CYCLE:   3317000052 WDMA bytes sent:          0
CYCLE:   3317000052 WDMA total latency:          0
CYCLE:   3317500052 RDMA bytes rec:          0
CYCLE:   3317500052 RDMA total latency:          0
CYCLE:   3317500052 WDMA bytes sent:          0
CYCLE:   3317500052 WDMA total latency:          0
CYCLE:   3318000052 Utilization ld q (incomplete):  0
CYCLE:   3318000052 RDMA bytes rec:          0
CYCLE:   3318000052 Utilization st q:  0
CYCLE:   3318000052 Utilization ld q:  0
CYCLE:   3318000052 Utilization:  0
CYCLE:   3318000052 Utilization ld q:  0
CYCLE:   3318000052 Utilization st q:  0
CYCLE:   3318000052 RDMA total latency:          0
CYCLE:   3318000052 Utilization st q (incomplete):  0
CYCLE:   3318000052 WDMA bytes sent:          0
CYCLE:   3318000052 Utilization ex q:  0
CYCLE:   3318000052 Utilization ex q (incomplete):  0
CYCLE:   3318000052 Utilization st q (incomplete):  0
CYCLE:   3318000052 Utilization ld q (incomplete):  0
CYCLE:   3318000052 WDMA total latency:          0
CYCLE:   3318000052 Utilization ex q:  0
CYCLE:   3318000052 Utilization:  0
CYCLE:   3318000052 Utilization ex q (incomplete):  0
CYCLE:   3318500052 RDMA bytes rec:          0
CYCLE:   3318500052 RDMA total latency:          0
CYCLE:   3318500052 WDMA bytes sent:          0
CYCLE:   3318500052 WDMA total latency:          0
CYCLE:   3319000052 RDMA bytes rec:          0
CYCLE:   3319000052 RDMA total latency:          0
CYCLE:   3319000052 WDMA bytes sent:          0
CYCLE:   3319000052 WDMA total latency:          0
CYCLE:   3319500052 RDMA bytes rec:          0
CYCLE:   3319500052 RDMA total latency:          0
CYCLE:   3319500052 WDMA bytes sent:          0
CYCLE:   3319500052 WDMA total latency:          0
CYCLE:   3320000052 Utilization ld q (incomplete):  0
CYCLE:   3320000052 RDMA bytes rec:          0
CYCLE:   3320000052 Utilization st q:  0
CYCLE:   3320000052 Utilization ld q:  0
CYCLE:   3320000052 Utilization:  0
CYCLE:   3320000052 Utilization ld q:  0
CYCLE:   3320000052 Utilization st q:  0
CYCLE:   3320000052 RDMA total latency:          0
CYCLE:   3320000052 Utilization st q (incomplete):  0
CYCLE:   3320000052 WDMA bytes sent:          0
CYCLE:   3320000052 Utilization ex q:  0
CYCLE:   3320000052 Utilization ex q (incomplete):  0
CYCLE:   3320000052 Utilization st q (incomplete):  0
CYCLE:   3320000052 Utilization ld q (incomplete):  0
CYCLE:   3320000052 WDMA total latency:          0
CYCLE:   3320000052 Utilization ex q:  0
CYCLE:   3320000052 Utilization:  0
CYCLE:   3320000052 Utilization ex q (incomplete):  0
CYCLE:   3320500052 RDMA bytes rec:          0
CYCLE:   3320500052 RDMA total latency:          0
CYCLE:   3320500052 WDMA bytes sent:          0
CYCLE:   3320500052 WDMA total latency:          0
CYCLE:   3321000052 RDMA bytes rec:          0
CYCLE:   3321000052 RDMA total latency:          0
CYCLE:   3321000052 WDMA bytes sent:          0
CYCLE:   3321000052 WDMA total latency:          0
CYCLE:   3321500052 RDMA bytes rec:          0
CYCLE:   3321500052 RDMA total latency:          0
CYCLE:   3321500052 WDMA bytes sent:          0
CYCLE:   3321500052 WDMA total latency:          0
CYCLE:   3322000052 Utilization ld q (incomplete):  0
CYCLE:   3322000052 RDMA bytes rec:          0
CYCLE:   3322000052 Utilization st q:  0
CYCLE:   3322000052 Utilization ld q:  0
CYCLE:   3322000052 Utilization:  0
CYCLE:   3322000052 Utilization ld q:  0
CYCLE:   3322000052 Utilization st q:  0
CYCLE:   3322000052 RDMA total latency:          0
CYCLE:   3322000052 Utilization st q (incomplete):  0
CYCLE:   3322000052 WDMA bytes sent:          0
CYCLE:   3322000052 Utilization ex q:  0
CYCLE:   3322000052 Utilization ex q (incomplete):  0
CYCLE:   3322000052 Utilization st q (incomplete):  0
CYCLE:   3322000052 Utilization ld q (incomplete):  0
CYCLE:   3322000052 WDMA total latency:          0
CYCLE:   3322000052 Utilization ex q:  0
CYCLE:   3322000052 Utilization:  0
CYCLE:   3322000052 Utilization ex q (incomplete):  0
CYCLE:   3322500052 RDMA bytes rec:          0
CYCLE:   3322500052 RDMA total latency:          0
CYCLE:   3322500052 WDMA bytes sent:          0
CYCLE:   3322500052 WDMA total latency:          0
CYCLE:   3323000052 RDMA bytes rec:          0
CYCLE:   3323000052 RDMA total latency:          0
CYCLE:   3323000052 WDMA bytes sent:          0
CYCLE:   3323000052 WDMA total latency:          0
CYCLE:   3323500052 RDMA bytes rec:          0
CYCLE:   3323500052 RDMA total latency:          0
CYCLE:   3323500052 WDMA bytes sent:          0
CYCLE:   3323500052 WDMA total latency:          0
CYCLE:   3324000052 Utilization ld q (incomplete):  0
CYCLE:   3324000052 RDMA bytes rec:          0
CYCLE:   3324000052 Utilization st q:  0
CYCLE:   3324000052 Utilization ld q:  0
CYCLE:   3324000052 Utilization:  0
CYCLE:   3324000052 Utilization ld q:  0
CYCLE:   3324000052 Utilization st q:  0
CYCLE:   3324000052 RDMA total latency:          0
CYCLE:   3324000052 Utilization st q (incomplete):  0
CYCLE:   3324000052 WDMA bytes sent:          0
CYCLE:   3324000052 Utilization ex q:  0
CYCLE:   3324000052 Utilization ex q (incomplete):  0
CYCLE:   3324000052 Utilization st q (incomplete):  0
CYCLE:   3324000052 Utilization ld q (incomplete):  0
CYCLE:   3324000052 WDMA total latency:          0
CYCLE:   3324000052 Utilization ex q:  0
CYCLE:   3324000052 Utilization:  0
CYCLE:   3324000052 Utilization ex q (incomplete):  0
CYCLE:   3324500052 RDMA bytes rec:          0
CYCLE:   3324500052 RDMA total latency:          0
CYCLE:   3324500052 WDMA bytes sent:          0
CYCLE:   3324500052 WDMA total latency:          0
CYCLE:   3325000052 RDMA bytes rec:          0
CYCLE:   3325000052 RDMA total latency:          0
CYCLE:   3325000052 WDMA bytes sent:          0
CYCLE:   3325000052 WDMA total latency:          0
CYCLE:   3325500052 RDMA bytes rec:          0
CYCLE:   3325500052 RDMA total latency:          0
CYCLE:   3325500052 WDMA bytes sent:          0
CYCLE:   3325500052 WDMA total latency:          0
CYCLE:   3326000052 Utilization ld q (incomplete):  0
CYCLE:   3326000052 RDMA bytes rec:          0
CYCLE:   3326000052 Utilization st q:  0
CYCLE:   3326000052 Utilization ld q:  0
CYCLE:   3326000052 Utilization:  0
CYCLE:   3326000052 Utilization ld q:  0
CYCLE:   3326000052 Utilization st q:  0
CYCLE:   3326000052 RDMA total latency:          0
CYCLE:   3326000052 Utilization st q (incomplete):  0
CYCLE:   3326000052 WDMA bytes sent:          0
CYCLE:   3326000052 Utilization ex q:  0
CYCLE:   3326000052 Utilization ex q (incomplete):  0
CYCLE:   3326000052 Utilization st q (incomplete):  0
CYCLE:   3326000052 Utilization ld q (incomplete):  0
CYCLE:   3326000052 WDMA total latency:          0
CYCLE:   3326000052 Utilization ex q:  0
CYCLE:   3326000052 Utilization:  0
CYCLE:   3326000052 Utilization ex q (incomplete):  0
CYCLE:   3326500052 RDMA bytes rec:          0
CYCLE:   3326500052 RDMA total latency:          0
CYCLE:   3326500052 WDMA bytes sent:          0
CYCLE:   3326500052 WDMA total latency:          0
CYCLE:   3327000052 RDMA bytes rec:          0
CYCLE:   3327000052 RDMA total latency:          0
CYCLE:   3327000052 WDMA bytes sent:          0
CYCLE:   3327000052 WDMA total latency:          0
CYCLE:   3327500052 RDMA bytes rec:          0
CYCLE:   3327500052 RDMA total latency:          0
CYCLE:   3327500052 WDMA bytes sent:          0
CYCLE:   3327500052 WDMA total latency:          0
CYCLE:   3328000052 Utilization ld q (incomplete):  0
CYCLE:   3328000052 RDMA bytes rec:          0
CYCLE:   3328000052 Utilization st q:  0
CYCLE:   3328000052 Utilization ld q:  0
CYCLE:   3328000052 Utilization:  0
CYCLE:   3328000052 Utilization ld q:  0
CYCLE:   3328000052 Utilization st q:  0
CYCLE:   3328000052 RDMA total latency:          0
CYCLE:   3328000052 Utilization st q (incomplete):  0
CYCLE:   3328000052 WDMA bytes sent:          0
CYCLE:   3328000052 Utilization ex q:  0
CYCLE:   3328000052 Utilization ex q (incomplete):  0
CYCLE:   3328000052 Utilization st q (incomplete):  0
CYCLE:   3328000052 Utilization ld q (incomplete):  0
CYCLE:   3328000052 WDMA total latency:          0
CYCLE:   3328000052 Utilization ex q:  0
CYCLE:   3328000052 Utilization:  0
CYCLE:   3328000052 Utilization ex q (incomplete):  0
CYCLE:   3328500052 RDMA bytes rec:          0
CYCLE:   3328500052 RDMA total latency:          0
CYCLE:   3328500052 WDMA bytes sent:          0
CYCLE:   3328500052 WDMA total latency:          0
CYCLE:   3329000052 RDMA bytes rec:          0
CYCLE:   3329000052 RDMA total latency:          0
CYCLE:   3329000052 WDMA bytes sent:          0
CYCLE:   3329000052 WDMA total latency:          0
CYCLE:   3329500052 RDMA bytes rec:          0
CYCLE:   3329500052 RDMA total latency:          0
CYCLE:   3329500052 WDMA bytes sent:          0
CYCLE:   3329500052 WDMA total latency:          0
CYCLE:   3330000052 Utilization ld q (incomplete):  0
CYCLE:   3330000052 RDMA bytes rec:          0
CYCLE:   3330000052 Utilization st q:  0
CYCLE:   3330000052 Utilization ld q:  0
CYCLE:   3330000052 Utilization:  0
CYCLE:   3330000052 Utilization ld q:  0
CYCLE:   3330000052 Utilization st q:  0
CYCLE:   3330000052 RDMA total latency:          0
CYCLE:   3330000052 Utilization st q (incomplete):  0
CYCLE:   3330000052 WDMA bytes sent:          0
CYCLE:   3330000052 Utilization ex q:  0
CYCLE:   3330000052 Utilization ex q (incomplete):  0
CYCLE:   3330000052 Utilization st q (incomplete):  0
CYCLE:   3330000052 Utilization ld q (incomplete):  0
CYCLE:   3330000052 WDMA total latency:          0
CYCLE:   3330000052 Utilization ex q:  0
CYCLE:   3330000052 Utilization:  0
CYCLE:   3330000052 Utilization ex q (incomplete):  0
CYCLE:   3330500052 RDMA bytes rec:          0
CYCLE:   3330500052 RDMA total latency:          0
CYCLE:   3330500052 WDMA bytes sent:          0
CYCLE:   3330500052 WDMA total latency:          0
CYCLE:   3331000052 RDMA bytes rec:          0
CYCLE:   3331000052 RDMA total latency:          0
CYCLE:   3331000052 WDMA bytes sent:          0
CYCLE:   3331000052 WDMA total latency:          0
CYCLE:   3331500052 RDMA bytes rec:          0
CYCLE:   3331500052 RDMA total latency:          0
CYCLE:   3331500052 WDMA bytes sent:          0
CYCLE:   3331500052 WDMA total latency:          0
CYCLE:   3332000052 Utilization ld q (incomplete):  0
CYCLE:   3332000052 RDMA bytes rec:          0
CYCLE:   3332000052 Utilization st q:  0
CYCLE:   3332000052 Utilization ld q:  0
CYCLE:   3332000052 Utilization:  0
CYCLE:   3332000052 Utilization ld q:  0
CYCLE:   3332000052 Utilization st q:  0
CYCLE:   3332000052 RDMA total latency:          0
CYCLE:   3332000052 Utilization st q (incomplete):  0
CYCLE:   3332000052 WDMA bytes sent:          0
CYCLE:   3332000052 Utilization ex q:  0
CYCLE:   3332000052 Utilization ex q (incomplete):  0
CYCLE:   3332000052 Utilization st q (incomplete):  0
CYCLE:   3332000052 Utilization ld q (incomplete):  0
CYCLE:   3332000052 WDMA total latency:          0
CYCLE:   3332000052 Utilization ex q:  0
CYCLE:   3332000052 Utilization:  0
CYCLE:   3332000052 Utilization ex q (incomplete):  0
CYCLE:   3332500052 RDMA bytes rec:          0
CYCLE:   3332500052 RDMA total latency:          0
CYCLE:   3332500052 WDMA bytes sent:          0
CYCLE:   3332500052 WDMA total latency:          0
CYCLE:   3333000052 RDMA bytes rec:          0
CYCLE:   3333000052 RDMA total latency:          0
CYCLE:   3333000052 WDMA bytes sent:          0
CYCLE:   3333000052 WDMA total latency:          0
CYCLE:   3333500052 RDMA bytes rec:          0
CYCLE:   3333500052 RDMA total latency:          0
CYCLE:   3333500052 WDMA bytes sent:          0
CYCLE:   3333500052 WDMA total latency:          0
CYCLE:   3334000052 Utilization ld q (incomplete):  0
CYCLE:   3334000052 RDMA bytes rec:          0
CYCLE:   3334000052 Utilization st q:  0
CYCLE:   3334000052 Utilization ld q:  0
CYCLE:   3334000052 Utilization:  0
CYCLE:   3334000052 Utilization ld q:  0
CYCLE:   3334000052 Utilization st q:  0
CYCLE:   3334000052 RDMA total latency:          0
CYCLE:   3334000052 Utilization st q (incomplete):  0
CYCLE:   3334000052 WDMA bytes sent:          0
CYCLE:   3334000052 Utilization ex q:  0
CYCLE:   3334000052 Utilization ex q (incomplete):  0
CYCLE:   3334000052 Utilization st q (incomplete):  0
CYCLE:   3334000052 Utilization ld q (incomplete):  0
CYCLE:   3334000052 WDMA total latency:          0
CYCLE:   3334000052 Utilization ex q:  0
CYCLE:   3334000052 Utilization:  0
CYCLE:   3334000052 Utilization ex q (incomplete):  0
CYCLE:   3334500052 RDMA bytes rec:          0
CYCLE:   3334500052 RDMA total latency:          0
CYCLE:   3334500052 WDMA bytes sent:          0
CYCLE:   3334500052 WDMA total latency:          0
CYCLE:   3335000052 RDMA bytes rec:          0
CYCLE:   3335000052 RDMA total latency:          0
CYCLE:   3335000052 WDMA bytes sent:          0
CYCLE:   3335000052 WDMA total latency:          0
CYCLE:   3335500052 RDMA bytes rec:          0
CYCLE:   3335500052 RDMA total latency:          0
CYCLE:   3335500052 WDMA bytes sent:          0
CYCLE:   3335500052 WDMA total latency:          0
CYCLE:   3336000052 Utilization ld q (incomplete):  0
CYCLE:   3336000052 RDMA bytes rec:          0
CYCLE:   3336000052 Utilization st q:  0
CYCLE:   3336000052 Utilization ld q:  0
CYCLE:   3336000052 Utilization:  0
CYCLE:   3336000052 Utilization ld q:  0
CYCLE:   3336000052 Utilization st q:  0
CYCLE:   3336000052 RDMA total latency:          0
CYCLE:   3336000052 Utilization st q (incomplete):  0
CYCLE:   3336000052 WDMA bytes sent:          0
CYCLE:   3336000052 Utilization ex q:  0
CYCLE:   3336000052 Utilization ex q (incomplete):  0
CYCLE:   3336000052 Utilization st q (incomplete):  0
CYCLE:   3336000052 Utilization ld q (incomplete):  0
CYCLE:   3336000052 WDMA total latency:          0
CYCLE:   3336000052 Utilization ex q:  0
CYCLE:   3336000052 Utilization:  0
CYCLE:   3336000052 Utilization ex q (incomplete):  0
CYCLE:   3336500052 RDMA bytes rec:          0
CYCLE:   3336500052 RDMA total latency:          0
CYCLE:   3336500052 WDMA bytes sent:          0
CYCLE:   3336500052 WDMA total latency:          0
CYCLE:   3337000052 RDMA bytes rec:          0
CYCLE:   3337000052 RDMA total latency:          0
CYCLE:   3337000052 WDMA bytes sent:          0
CYCLE:   3337000052 WDMA total latency:          0
CYCLE:   3337500052 RDMA bytes rec:          0
CYCLE:   3337500052 RDMA total latency:          0
CYCLE:   3337500052 WDMA bytes sent:          0
CYCLE:   3337500052 WDMA total latency:          0
CYCLE:   3338000052 Utilization ld q (incomplete):  0
CYCLE:   3338000052 RDMA bytes rec:          0
CYCLE:   3338000052 Utilization st q:  0
CYCLE:   3338000052 Utilization ld q:  0
CYCLE:   3338000052 Utilization:  0
CYCLE:   3338000052 Utilization ld q:  0
CYCLE:   3338000052 Utilization st q:  0
CYCLE:   3338000052 RDMA total latency:          0
CYCLE:   3338000052 Utilization st q (incomplete):  0
CYCLE:   3338000052 WDMA bytes sent:          0
CYCLE:   3338000052 Utilization ex q:  0
CYCLE:   3338000052 Utilization ex q (incomplete):  0
CYCLE:   3338000052 Utilization st q (incomplete):  0
CYCLE:   3338000052 Utilization ld q (incomplete):  0
CYCLE:   3338000052 WDMA total latency:          0
CYCLE:   3338000052 Utilization ex q:  0
CYCLE:   3338000052 Utilization:  0
CYCLE:   3338000052 Utilization ex q (incomplete):  0
CYCLE:   3338500052 RDMA bytes rec:          0
CYCLE:   3338500052 RDMA total latency:          0
CYCLE:   3338500052 WDMA bytes sent:          0
CYCLE:   3338500052 WDMA total latency:          0
CYCLE:   3339000052 RDMA bytes rec:          0
CYCLE:   3339000052 RDMA total latency:          0
CYCLE:   3339000052 WDMA bytes sent:          0
CYCLE:   3339000052 WDMA total latency:          0
CYCLE:   3339500052 RDMA bytes rec:          0
CYCLE:   3339500052 RDMA total latency:          0
CYCLE:   3339500052 WDMA bytes sent:          0
CYCLE:   3339500052 WDMA total latency:          0
CYCLE:   3340000052 Utilization ld q (incomplete):  0
CYCLE:   3340000052 RDMA bytes rec:          0
CYCLE:   3340000052 Utilization st q:  0
CYCLE:   3340000052 Utilization ld q:  0
CYCLE:   3340000052 Utilization:  0
CYCLE:   3340000052 Utilization ld q:  0
CYCLE:   3340000052 Utilization st q:  0
CYCLE:   3340000052 RDMA total latency:          0
CYCLE:   3340000052 Utilization st q (incomplete):  0
CYCLE:   3340000052 WDMA bytes sent:          0
CYCLE:   3340000052 Utilization ex q:  0
CYCLE:   3340000052 Utilization ex q (incomplete):  0
CYCLE:   3340000052 Utilization st q (incomplete):  0
CYCLE:   3340000052 Utilization ld q (incomplete):  0
CYCLE:   3340000052 WDMA total latency:          0
CYCLE:   3340000052 Utilization ex q:  0
CYCLE:   3340000052 Utilization:  0
CYCLE:   3340000052 Utilization ex q (incomplete):  0
CYCLE:   3340500052 RDMA bytes rec:          0
CYCLE:   3340500052 RDMA total latency:          0
CYCLE:   3340500052 WDMA bytes sent:          0
CYCLE:   3340500052 WDMA total latency:          0
CYCLE:   3341000052 RDMA bytes rec:          0
CYCLE:   3341000052 RDMA total latency:          0
CYCLE:   3341000052 WDMA bytes sent:          0
CYCLE:   3341000052 WDMA total latency:          0
CYCLE:   3341500052 RDMA bytes rec:          0
CYCLE:   3341500052 RDMA total latency:          0
CYCLE:   3341500052 WDMA bytes sent:          0
CYCLE:   3341500052 WDMA total latency:          0
CYCLE:   3342000052 Utilization ld q (incomplete):  0
CYCLE:   3342000052 RDMA bytes rec:          0
CYCLE:   3342000052 Utilization st q:  0
CYCLE:   3342000052 Utilization ld q:  0
CYCLE:   3342000052 Utilization:  0
CYCLE:   3342000052 Utilization ld q:  0
CYCLE:   3342000052 Utilization st q:  0
CYCLE:   3342000052 RDMA total latency:          0
CYCLE:   3342000052 Utilization st q (incomplete):  0
CYCLE:   3342000052 WDMA bytes sent:          0
CYCLE:   3342000052 Utilization ex q:  0
CYCLE:   3342000052 Utilization ex q (incomplete):  0
CYCLE:   3342000052 Utilization st q (incomplete):  0
CYCLE:   3342000052 Utilization ld q (incomplete):  0
CYCLE:   3342000052 WDMA total latency:          0
CYCLE:   3342000052 Utilization ex q:  0
CYCLE:   3342000052 Utilization:  0
CYCLE:   3342000052 Utilization ex q (incomplete):  0
CYCLE:   3342500052 RDMA bytes rec:          0
CYCLE:   3342500052 RDMA total latency:          0
CYCLE:   3342500052 WDMA bytes sent:          0
CYCLE:   3342500052 WDMA total latency:          0
CYCLE:   3343000052 RDMA bytes rec:          0
CYCLE:   3343000052 RDMA total latency:          0
CYCLE:   3343000052 WDMA bytes sent:          0
CYCLE:   3343000052 WDMA total latency:          0
CYCLE:   3343500052 RDMA bytes rec:          0
CYCLE:   3343500052 RDMA total latency:          0
CYCLE:   3343500052 WDMA bytes sent:          0
CYCLE:   3343500052 WDMA total latency:          0
CYCLE:   3344000052 Utilization ld q (incomplete):  0
CYCLE:   3344000052 RDMA bytes rec:          0
CYCLE:   3344000052 Utilization st q:  0
CYCLE:   3344000052 Utilization ld q:  0
CYCLE:   3344000052 Utilization:  0
CYCLE:   3344000052 Utilization ld q:  0
CYCLE:   3344000052 Utilization st q:  0
CYCLE:   3344000052 RDMA total latency:          0
CYCLE:   3344000052 Utilization st q (incomplete):  0
CYCLE:   3344000052 WDMA bytes sent:          0
CYCLE:   3344000052 Utilization ex q:  0
CYCLE:   3344000052 Utilization ex q (incomplete):  0
CYCLE:   3344000052 Utilization st q (incomplete):  0
CYCLE:   3344000052 Utilization ld q (incomplete):  0
CYCLE:   3344000052 WDMA total latency:          0
CYCLE:   3344000052 Utilization ex q:  0
CYCLE:   3344000052 Utilization:  0
CYCLE:   3344000052 Utilization ex q (incomplete):  0
CYCLE:   3344500052 RDMA bytes rec:          0
CYCLE:   3344500052 RDMA total latency:          0
CYCLE:   3344500052 WDMA bytes sent:          0
CYCLE:   3344500052 WDMA total latency:          0
CYCLE:   3345000052 RDMA bytes rec:          0
CYCLE:   3345000052 RDMA total latency:          0
CYCLE:   3345000052 WDMA bytes sent:          0
CYCLE:   3345000052 WDMA total latency:          0
CYCLE:   3345500052 RDMA bytes rec:          0
CYCLE:   3345500052 RDMA total latency:          0
CYCLE:   3345500052 WDMA bytes sent:          0
CYCLE:   3345500052 WDMA total latency:          0
CYCLE:   3346000052 Utilization ld q (incomplete):  0
CYCLE:   3346000052 RDMA bytes rec:          0
CYCLE:   3346000052 Utilization st q:  0
CYCLE:   3346000052 Utilization ld q:  0
CYCLE:   3346000052 Utilization:  0
CYCLE:   3346000052 Utilization ld q:  0
CYCLE:   3346000052 Utilization st q:  0
CYCLE:   3346000052 RDMA total latency:          0
CYCLE:   3346000052 Utilization st q (incomplete):  0
CYCLE:   3346000052 WDMA bytes sent:          0
CYCLE:   3346000052 Utilization ex q:  0
CYCLE:   3346000052 Utilization ex q (incomplete):  0
CYCLE:   3346000052 Utilization st q (incomplete):  0
CYCLE:   3346000052 Utilization ld q (incomplete):  0
CYCLE:   3346000052 WDMA total latency:          0
CYCLE:   3346000052 Utilization ex q:  0
CYCLE:   3346000052 Utilization:  0
CYCLE:   3346000052 Utilization ex q (incomplete):  0
CYCLE:   3346500052 RDMA bytes rec:          0
CYCLE:   3346500052 RDMA total latency:          0
CYCLE:   3346500052 WDMA bytes sent:          0
CYCLE:   3346500052 WDMA total latency:          0
CYCLE:   3347000052 RDMA bytes rec:          0
CYCLE:   3347000052 RDMA total latency:          0
CYCLE:   3347000052 WDMA bytes sent:          0
CYCLE:   3347000052 WDMA total latency:          0
CYCLE:   3347500052 RDMA bytes rec:          0
CYCLE:   3347500052 RDMA total latency:          0
CYCLE:   3347500052 WDMA bytes sent:          0
CYCLE:   3347500052 WDMA total latency:          0
CYCLE:   3348000052 Utilization ld q (incomplete):  0
CYCLE:   3348000052 RDMA bytes rec:          0
CYCLE:   3348000052 Utilization st q:  0
CYCLE:   3348000052 Utilization ld q:  0
CYCLE:   3348000052 Utilization:  0
CYCLE:   3348000052 Utilization ld q:  0
CYCLE:   3348000052 Utilization st q:  0
CYCLE:   3348000052 RDMA total latency:          0
CYCLE:   3348000052 Utilization st q (incomplete):  0
CYCLE:   3348000052 WDMA bytes sent:          0
CYCLE:   3348000052 Utilization ex q:  0
CYCLE:   3348000052 Utilization ex q (incomplete):  0
CYCLE:   3348000052 Utilization st q (incomplete):  0
CYCLE:   3348000052 Utilization ld q (incomplete):  0
CYCLE:   3348000052 WDMA total latency:          0
CYCLE:   3348000052 Utilization ex q:  0
CYCLE:   3348000052 Utilization:  0
CYCLE:   3348000052 Utilization ex q (incomplete):  0
CYCLE:   3348500052 RDMA bytes rec:          0
CYCLE:   3348500052 RDMA total latency:          0
CYCLE:   3348500052 WDMA bytes sent:          0
CYCLE:   3348500052 WDMA total latency:          0
CYCLE:   3349000052 RDMA bytes rec:          0
CYCLE:   3349000052 RDMA total latency:          0
CYCLE:   3349000052 WDMA bytes sent:          0
CYCLE:   3349000052 WDMA total latency:          0
CYCLE:   3349500052 RDMA bytes rec:          0
CYCLE:   3349500052 RDMA total latency:          0
CYCLE:   3349500052 WDMA bytes sent:          0
CYCLE:   3349500052 WDMA total latency:          0
CYCLE:   3350000052 Utilization ld q (incomplete):  0
CYCLE:   3350000052 RDMA bytes rec:          0
CYCLE:   3350000052 Utilization st q:  0
CYCLE:   3350000052 Utilization ld q:  0
CYCLE:   3350000052 Utilization:  0
CYCLE:   3350000052 Utilization ld q:  0
CYCLE:   3350000052 Utilization st q:  0
CYCLE:   3350000052 RDMA total latency:          0
CYCLE:   3350000052 Utilization st q (incomplete):  0
CYCLE:   3350000052 WDMA bytes sent:          0
CYCLE:   3350000052 Utilization ex q:  0
CYCLE:   3350000052 Utilization ex q (incomplete):  0
CYCLE:   3350000052 Utilization st q (incomplete):  0
CYCLE:   3350000052 Utilization ld q (incomplete):  0
CYCLE:   3350000052 WDMA total latency:          0
CYCLE:   3350000052 Utilization ex q:  0
CYCLE:   3350000052 Utilization:  0
CYCLE:   3350000052 Utilization ex q (incomplete):  0
CYCLE:   3350500052 RDMA bytes rec:          0
CYCLE:   3350500052 RDMA total latency:          0
CYCLE:   3350500052 WDMA bytes sent:          0
CYCLE:   3350500052 WDMA total latency:          0
CYCLE:   3351000052 RDMA bytes rec:          0
CYCLE:   3351000052 RDMA total latency:          0
CYCLE:   3351000052 WDMA bytes sent:          0
CYCLE:   3351000052 WDMA total latency:          0
CYCLE:   3351500052 RDMA bytes rec:          0
CYCLE:   3351500052 RDMA total latency:          0
CYCLE:   3351500052 WDMA bytes sent:          0
CYCLE:   3351500052 WDMA total latency:          0
CYCLE:   3352000052 Utilization ld q (incomplete):  0
CYCLE:   3352000052 RDMA bytes rec:          0
CYCLE:   3352000052 Utilization st q:  0
CYCLE:   3352000052 Utilization ld q:  0
CYCLE:   3352000052 Utilization:  0
CYCLE:   3352000052 Utilization ld q:  0
CYCLE:   3352000052 Utilization st q:  0
CYCLE:   3352000052 RDMA total latency:          0
CYCLE:   3352000052 Utilization st q (incomplete):  0
CYCLE:   3352000052 WDMA bytes sent:          0
CYCLE:   3352000052 Utilization ex q:  0
CYCLE:   3352000052 Utilization ex q (incomplete):  0
CYCLE:   3352000052 Utilization st q (incomplete):  0
CYCLE:   3352000052 Utilization ld q (incomplete):  0
CYCLE:   3352000052 WDMA total latency:          0
CYCLE:   3352000052 Utilization ex q:  0
CYCLE:   3352000052 Utilization:  0
CYCLE:   3352000052 Utilization ex q (incomplete):  0
CYCLE:   3352500052 RDMA bytes rec:          0
CYCLE:   3352500052 RDMA total latency:          0
CYCLE:   3352500052 WDMA bytes sent:          0
CYCLE:   3352500052 WDMA total latency:          0
CYCLE:   3353000052 RDMA bytes rec:          0
CYCLE:   3353000052 RDMA total latency:          0
CYCLE:   3353000052 WDMA bytes sent:          0
CYCLE:   3353000052 WDMA total latency:          0
CYCLE:   3353500052 RDMA bytes rec:          0
CYCLE:   3353500052 RDMA total latency:          0
CYCLE:   3353500052 WDMA bytes sent:          0
CYCLE:   3353500052 WDMA total latency:          0
CYCLE:   3354000052 Utilization ld q (incomplete):  0
CYCLE:   3354000052 RDMA bytes rec:          0
CYCLE:   3354000052 Utilization st q:  0
CYCLE:   3354000052 Utilization ld q:  0
CYCLE:   3354000052 Utilization:  0
CYCLE:   3354000052 Utilization ld q:  0
CYCLE:   3354000052 Utilization st q:  0
CYCLE:   3354000052 RDMA total latency:          0
CYCLE:   3354000052 Utilization st q (incomplete):  0
CYCLE:   3354000052 WDMA bytes sent:          0
CYCLE:   3354000052 Utilization ex q:  0
CYCLE:   3354000052 Utilization ex q (incomplete):  0
CYCLE:   3354000052 Utilization st q (incomplete):  0
CYCLE:   3354000052 Utilization ld q (incomplete):  0
CYCLE:   3354000052 WDMA total latency:          0
CYCLE:   3354000052 Utilization ex q:  0
CYCLE:   3354000052 Utilization:  0
CYCLE:   3354000052 Utilization ex q (incomplete):  0
CYCLE:   3354500052 RDMA bytes rec:          0
CYCLE:   3354500052 RDMA total latency:          0
CYCLE:   3354500052 WDMA bytes sent:          0
CYCLE:   3354500052 WDMA total latency:          0
CYCLE:   3355000052 RDMA bytes rec:          0
CYCLE:   3355000052 RDMA total latency:          0
CYCLE:   3355000052 WDMA bytes sent:          0
CYCLE:   3355000052 WDMA total latency:          0
CYCLE:   3355500052 RDMA bytes rec:          0
CYCLE:   3355500052 RDMA total latency:          0
CYCLE:   3355500052 WDMA bytes sent:          0
CYCLE:   3355500052 WDMA total latency:          0
CYCLE:   3356000052 Utilization ld q (incomplete):  0
CYCLE:   3356000052 RDMA bytes rec:          0
CYCLE:   3356000052 Utilization st q:  0
CYCLE:   3356000052 Utilization ld q:  0
CYCLE:   3356000052 Utilization:  0
CYCLE:   3356000052 Utilization ld q:  0
CYCLE:   3356000052 Utilization st q:  0
CYCLE:   3356000052 RDMA total latency:          0
CYCLE:   3356000052 Utilization st q (incomplete):  0
CYCLE:   3356000052 WDMA bytes sent:          0
CYCLE:   3356000052 Utilization ex q:  0
CYCLE:   3356000052 Utilization ex q (incomplete):  0
CYCLE:   3356000052 Utilization st q (incomplete):  0
CYCLE:   3356000052 Utilization ld q (incomplete):  0
CYCLE:   3356000052 WDMA total latency:          0
CYCLE:   3356000052 Utilization ex q:  0
CYCLE:   3356000052 Utilization:  0
CYCLE:   3356000052 Utilization ex q (incomplete):  0
CYCLE:   3356500052 RDMA bytes rec:          0
CYCLE:   3356500052 RDMA total latency:          0
CYCLE:   3356500052 WDMA bytes sent:          0
CYCLE:   3356500052 WDMA total latency:          0
CYCLE:   3357000052 RDMA bytes rec:          0
CYCLE:   3357000052 RDMA total latency:          0
CYCLE:   3357000052 WDMA bytes sent:          0
CYCLE:   3357000052 WDMA total latency:          0
CYCLE:   3357500052 RDMA bytes rec:          0
CYCLE:   3357500052 RDMA total latency:          0
CYCLE:   3357500052 WDMA bytes sent:          0
CYCLE:   3357500052 WDMA total latency:          0
CYCLE:   3358000052 Utilization ld q (incomplete):  0
CYCLE:   3358000052 RDMA bytes rec:          0
CYCLE:   3358000052 Utilization st q:  0
CYCLE:   3358000052 Utilization ld q:  0
CYCLE:   3358000052 Utilization:  0
CYCLE:   3358000052 Utilization ld q:  0
CYCLE:   3358000052 Utilization st q:  0
CYCLE:   3358000052 RDMA total latency:          0
CYCLE:   3358000052 Utilization st q (incomplete):  0
CYCLE:   3358000052 WDMA bytes sent:          0
CYCLE:   3358000052 Utilization ex q:  0
CYCLE:   3358000052 Utilization ex q (incomplete):  0
CYCLE:   3358000052 Utilization st q (incomplete):  0
CYCLE:   3358000052 Utilization ld q (incomplete):  0
CYCLE:   3358000052 WDMA total latency:          0
CYCLE:   3358000052 Utilization ex q:  0
CYCLE:   3358000052 Utilization:  0
CYCLE:   3358000052 Utilization ex q (incomplete):  0
CYCLE:   3358500052 RDMA bytes rec:          0
CYCLE:   3358500052 RDMA total latency:          0
CYCLE:   3358500052 WDMA bytes sent:          0
CYCLE:   3358500052 WDMA total latency:          0
CYCLE:   3359000052 RDMA bytes rec:          0
CYCLE:   3359000052 RDMA total latency:          0
CYCLE:   3359000052 WDMA bytes sent:          0
CYCLE:   3359000052 WDMA total latency:          0
CYCLE:   3359500052 RDMA bytes rec:          0
CYCLE:   3359500052 RDMA total latency:          0
CYCLE:   3359500052 WDMA bytes sent:          0
CYCLE:   3359500052 WDMA total latency:          0
CYCLE:   3360000052 Utilization ld q (incomplete):  0
CYCLE:   3360000052 RDMA bytes rec:          0
CYCLE:   3360000052 Utilization st q:  0
CYCLE:   3360000052 Utilization ld q:  0
CYCLE:   3360000052 Utilization:  0
CYCLE:   3360000052 Utilization ld q:  0
CYCLE:   3360000052 Utilization st q:  0
CYCLE:   3360000052 RDMA total latency:          0
CYCLE:   3360000052 Utilization st q (incomplete):  0
CYCLE:   3360000052 WDMA bytes sent:          0
CYCLE:   3360000052 Utilization ex q:  0
CYCLE:   3360000052 Utilization ex q (incomplete):  0
CYCLE:   3360000052 Utilization st q (incomplete):  0
CYCLE:   3360000052 Utilization ld q (incomplete):  0
CYCLE:   3360000052 WDMA total latency:          0
CYCLE:   3360000052 Utilization ex q:  0
CYCLE:   3360000052 Utilization:  0
CYCLE:   3360000052 Utilization ex q (incomplete):  0
CYCLE:   3360500052 RDMA bytes rec:          0
CYCLE:   3360500052 RDMA total latency:          0
CYCLE:   3360500052 WDMA bytes sent:          0
CYCLE:   3360500052 WDMA total latency:          0
CYCLE:   3361000052 RDMA bytes rec:          0
CYCLE:   3361000052 RDMA total latency:          0
CYCLE:   3361000052 WDMA bytes sent:          0
CYCLE:   3361000052 WDMA total latency:          0
CYCLE:   3361500052 RDMA bytes rec:          0
CYCLE:   3361500052 RDMA total latency:          0
CYCLE:   3361500052 WDMA bytes sent:          0
CYCLE:   3361500052 WDMA total latency:          0
CYCLE:   3362000052 Utilization ld q (incomplete):  0
CYCLE:   3362000052 RDMA bytes rec:          0
CYCLE:   3362000052 Utilization st q:  0
CYCLE:   3362000052 Utilization ld q:  0
CYCLE:   3362000052 Utilization:  0
CYCLE:   3362000052 Utilization ld q:  0
CYCLE:   3362000052 Utilization st q:  0
CYCLE:   3362000052 RDMA total latency:          0
CYCLE:   3362000052 Utilization st q (incomplete):  0
CYCLE:   3362000052 WDMA bytes sent:          0
CYCLE:   3362000052 Utilization ex q:  0
CYCLE:   3362000052 Utilization ex q (incomplete):  0
CYCLE:   3362000052 Utilization st q (incomplete):  0
CYCLE:   3362000052 Utilization ld q (incomplete):  0
CYCLE:   3362000052 WDMA total latency:          0
CYCLE:   3362000052 Utilization ex q:  0
CYCLE:   3362000052 Utilization:  0
CYCLE:   3362000052 Utilization ex q (incomplete):  0
CYCLE:   3362500052 RDMA bytes rec:          0
CYCLE:   3362500052 RDMA total latency:          0
CYCLE:   3362500052 WDMA bytes sent:          0
CYCLE:   3362500052 WDMA total latency:          0
CYCLE:   3363000052 RDMA bytes rec:          0
CYCLE:   3363000052 RDMA total latency:          0
CYCLE:   3363000052 WDMA bytes sent:          0
CYCLE:   3363000052 WDMA total latency:          0
CYCLE:   3363500052 RDMA bytes rec:          0
CYCLE:   3363500052 RDMA total latency:          0
CYCLE:   3363500052 WDMA bytes sent:          0
CYCLE:   3363500052 WDMA total latency:          0
CYCLE:   3364000052 Utilization ld q (incomplete):  0
CYCLE:   3364000052 RDMA bytes rec:          0
CYCLE:   3364000052 Utilization st q:  0
CYCLE:   3364000052 Utilization ld q:  0
CYCLE:   3364000052 Utilization:  0
CYCLE:   3364000052 Utilization ld q:  0
CYCLE:   3364000052 Utilization st q:  0
CYCLE:   3364000052 RDMA total latency:          0
CYCLE:   3364000052 Utilization st q (incomplete):  0
CYCLE:   3364000052 WDMA bytes sent:          0
CYCLE:   3364000052 Utilization ex q:  0
CYCLE:   3364000052 Utilization ex q (incomplete):  0
CYCLE:   3364000052 Utilization st q (incomplete):  0
CYCLE:   3364000052 Utilization ld q (incomplete):  0
CYCLE:   3364000052 WDMA total latency:          0
CYCLE:   3364000052 Utilization ex q:  0
CYCLE:   3364000052 Utilization:  0
CYCLE:   3364000052 Utilization ex q (incomplete):  0
CYCLE:   3364500052 RDMA bytes rec:          0
CYCLE:   3364500052 RDMA total latency:          0
CYCLE:   3364500052 WDMA bytes sent:          0
CYCLE:   3364500052 WDMA total latency:          0
CYCLE:   3365000052 RDMA bytes rec:          0
CYCLE:   3365000052 RDMA total latency:          0
CYCLE:   3365000052 WDMA bytes sent:          0
CYCLE:   3365000052 WDMA total latency:          0
CYCLE:   3365500052 RDMA bytes rec:          0
CYCLE:   3365500052 RDMA total latency:          0
CYCLE:   3365500052 WDMA bytes sent:          0
CYCLE:   3365500052 WDMA total latency:          0
CYCLE:   3366000052 Utilization ld q (incomplete):  0
CYCLE:   3366000052 RDMA bytes rec:          0
CYCLE:   3366000052 Utilization st q:  0
CYCLE:   3366000052 Utilization ld q:  0
CYCLE:   3366000052 Utilization:  0
CYCLE:   3366000052 Utilization ld q:  0
CYCLE:   3366000052 Utilization st q:  0
CYCLE:   3366000052 RDMA total latency:          0
CYCLE:   3366000052 Utilization st q (incomplete):  0
CYCLE:   3366000052 WDMA bytes sent:          0
CYCLE:   3366000052 Utilization ex q:  0
CYCLE:   3366000052 Utilization ex q (incomplete):  0
CYCLE:   3366000052 Utilization st q (incomplete):  0
CYCLE:   3366000052 Utilization ld q (incomplete):  0
CYCLE:   3366000052 WDMA total latency:          0
CYCLE:   3366000052 Utilization ex q:  0
CYCLE:   3366000052 Utilization:  0
CYCLE:   3366000052 Utilization ex q (incomplete):  0
CYCLE:   3366500052 RDMA bytes rec:          0
CYCLE:   3366500052 RDMA total latency:          0
CYCLE:   3366500052 WDMA bytes sent:          0
CYCLE:   3366500052 WDMA total latency:          0
CYCLE:   3367000052 RDMA bytes rec:          0
CYCLE:   3367000052 RDMA total latency:          0
CYCLE:   3367000052 WDMA bytes sent:          0
CYCLE:   3367000052 WDMA total latency:          0
CYCLE:   3367500052 RDMA bytes rec:          0
CYCLE:   3367500052 RDMA total latency:          0
CYCLE:   3367500052 WDMA bytes sent:          0
CYCLE:   3367500052 WDMA total latency:          0
CYCLE:   3368000052 Utilization ld q (incomplete):  0
CYCLE:   3368000052 RDMA bytes rec:          0
CYCLE:   3368000052 Utilization st q:  0
CYCLE:   3368000052 Utilization ld q:  0
CYCLE:   3368000052 Utilization:  0
CYCLE:   3368000052 Utilization ld q:  0
CYCLE:   3368000052 Utilization st q:  0
CYCLE:   3368000052 RDMA total latency:          0
CYCLE:   3368000052 Utilization st q (incomplete):  0
CYCLE:   3368000052 WDMA bytes sent:          0
CYCLE:   3368000052 Utilization ex q:  0
CYCLE:   3368000052 Utilization ex q (incomplete):  0
CYCLE:   3368000052 Utilization st q (incomplete):  0
CYCLE:   3368000052 Utilization ld q (incomplete):  0
CYCLE:   3368000052 WDMA total latency:          0
CYCLE:   3368000052 Utilization ex q:  0
CYCLE:   3368000052 Utilization:  0
CYCLE:   3368000052 Utilization ex q (incomplete):  0
CYCLE:   3368500052 RDMA bytes rec:          0
CYCLE:   3368500052 RDMA total latency:          0
CYCLE:   3368500052 WDMA bytes sent:          0
CYCLE:   3368500052 WDMA total latency:          0
CYCLE:   3369000052 RDMA bytes rec:          0
CYCLE:   3369000052 RDMA total latency:          0
CYCLE:   3369000052 WDMA bytes sent:          0
CYCLE:   3369000052 WDMA total latency:          0
CYCLE:   3369500052 RDMA bytes rec:          0
CYCLE:   3369500052 RDMA total latency:          0
CYCLE:   3369500052 WDMA bytes sent:          0
CYCLE:   3369500052 WDMA total latency:          0
CYCLE:   3370000052 Utilization ld q (incomplete):  0
CYCLE:   3370000052 RDMA bytes rec:          0
CYCLE:   3370000052 Utilization st q:  0
CYCLE:   3370000052 Utilization ld q:  0
CYCLE:   3370000052 Utilization:  0
CYCLE:   3370000052 Utilization ld q:  0
CYCLE:   3370000052 Utilization st q:  0
CYCLE:   3370000052 RDMA total latency:          0
CYCLE:   3370000052 Utilization st q (incomplete):  0
CYCLE:   3370000052 WDMA bytes sent:          0
CYCLE:   3370000052 Utilization ex q:  0
CYCLE:   3370000052 Utilization ex q (incomplete):  0
CYCLE:   3370000052 Utilization st q (incomplete):  0
CYCLE:   3370000052 Utilization ld q (incomplete):  0
CYCLE:   3370000052 WDMA total latency:          0
CYCLE:   3370000052 Utilization ex q:  0
CYCLE:   3370000052 Utilization:  0
CYCLE:   3370000052 Utilization ex q (incomplete):  0
CYCLE:   3370500052 RDMA bytes rec:          0
CYCLE:   3370500052 RDMA total latency:          0
CYCLE:   3370500052 WDMA bytes sent:          0
CYCLE:   3370500052 WDMA total latency:          0
CYCLE:   3371000052 RDMA bytes rec:          0
CYCLE:   3371000052 RDMA total latency:          0
CYCLE:   3371000052 WDMA bytes sent:          0
CYCLE:   3371000052 WDMA total latency:          0
CYCLE:   3371500052 RDMA bytes rec:          0
CYCLE:   3371500052 RDMA total latency:          0
CYCLE:   3371500052 WDMA bytes sent:          0
CYCLE:   3371500052 WDMA total latency:          0
CYCLE:   3372000052 Utilization ld q (incomplete):  0
CYCLE:   3372000052 RDMA bytes rec:          0
CYCLE:   3372000052 Utilization st q:  0
CYCLE:   3372000052 Utilization ld q:  0
CYCLE:   3372000052 Utilization:  0
CYCLE:   3372000052 Utilization ld q:  0
CYCLE:   3372000052 Utilization st q:  0
CYCLE:   3372000052 RDMA total latency:          0
CYCLE:   3372000052 Utilization st q (incomplete):  0
CYCLE:   3372000052 WDMA bytes sent:          0
CYCLE:   3372000052 Utilization ex q:  0
CYCLE:   3372000052 Utilization ex q (incomplete):  0
CYCLE:   3372000052 Utilization st q (incomplete):  0
CYCLE:   3372000052 Utilization ld q (incomplete):  0
CYCLE:   3372000052 WDMA total latency:          0
CYCLE:   3372000052 Utilization ex q:  0
CYCLE:   3372000052 Utilization:  0
CYCLE:   3372000052 Utilization ex q (incomplete):  0
CYCLE:   3372500052 RDMA bytes rec:          0
CYCLE:   3372500052 RDMA total latency:          0
CYCLE:   3372500052 WDMA bytes sent:          0
CYCLE:   3372500052 WDMA total latency:          0
CYCLE:   3373000052 RDMA bytes rec:          0
CYCLE:   3373000052 RDMA total latency:          0
CYCLE:   3373000052 WDMA bytes sent:          0
CYCLE:   3373000052 WDMA total latency:          0
CYCLE:   3373500052 RDMA bytes rec:          0
CYCLE:   3373500052 RDMA total latency:          0
CYCLE:   3373500052 WDMA bytes sent:          0
CYCLE:   3373500052 WDMA total latency:          0
CYCLE:   3374000052 Utilization ld q (incomplete):  0
CYCLE:   3374000052 RDMA bytes rec:          0
CYCLE:   3374000052 Utilization st q:  0
CYCLE:   3374000052 Utilization ld q:  0
CYCLE:   3374000052 Utilization:  0
CYCLE:   3374000052 Utilization ld q:  0
CYCLE:   3374000052 Utilization st q:  0
CYCLE:   3374000052 RDMA total latency:          0
CYCLE:   3374000052 Utilization st q (incomplete):  0
CYCLE:   3374000052 WDMA bytes sent:          0
CYCLE:   3374000052 Utilization ex q:  0
CYCLE:   3374000052 Utilization ex q (incomplete):  0
CYCLE:   3374000052 Utilization st q (incomplete):  0
CYCLE:   3374000052 Utilization ld q (incomplete):  0
CYCLE:   3374000052 WDMA total latency:          0
CYCLE:   3374000052 Utilization ex q:  0
CYCLE:   3374000052 Utilization:  0
CYCLE:   3374000052 Utilization ex q (incomplete):  0
CYCLE:   3374500052 RDMA bytes rec:          0
CYCLE:   3374500052 RDMA total latency:          0
CYCLE:   3374500052 WDMA bytes sent:          0
CYCLE:   3374500052 WDMA total latency:          0
CYCLE:   3375000052 RDMA bytes rec:          0
CYCLE:   3375000052 RDMA total latency:          0
CYCLE:   3375000052 WDMA bytes sent:          0
CYCLE:   3375000052 WDMA total latency:          0
CYCLE:   3375500052 RDMA bytes rec:          0
CYCLE:   3375500052 RDMA total latency:          0
CYCLE:   3375500052 WDMA bytes sent:          0
CYCLE:   3375500052 WDMA total latency:          0
CYCLE:   3376000052 Utilization ld q (incomplete):  0
CYCLE:   3376000052 RDMA bytes rec:          0
CYCLE:   3376000052 Utilization st q:  0
CYCLE:   3376000052 Utilization ld q:  0
CYCLE:   3376000052 Utilization:  0
CYCLE:   3376000052 Utilization ld q:  0
CYCLE:   3376000052 Utilization st q:  0
CYCLE:   3376000052 RDMA total latency:          0
CYCLE:   3376000052 Utilization st q (incomplete):  0
CYCLE:   3376000052 WDMA bytes sent:          0
CYCLE:   3376000052 Utilization ex q:  0
CYCLE:   3376000052 Utilization ex q (incomplete):  0
CYCLE:   3376000052 Utilization st q (incomplete):  0
CYCLE:   3376000052 Utilization ld q (incomplete):  0
CYCLE:   3376000052 WDMA total latency:          0
CYCLE:   3376000052 Utilization ex q:  0
CYCLE:   3376000052 Utilization:  0
CYCLE:   3376000052 Utilization ex q (incomplete):  0
CYCLE:   3376500052 RDMA bytes rec:          0
CYCLE:   3376500052 RDMA total latency:          0
CYCLE:   3376500052 WDMA bytes sent:          0
CYCLE:   3376500052 WDMA total latency:          0
CYCLE:   3377000052 RDMA bytes rec:          0
CYCLE:   3377000052 RDMA total latency:          0
CYCLE:   3377000052 WDMA bytes sent:          0
CYCLE:   3377000052 WDMA total latency:          0
CYCLE:   3377500052 RDMA bytes rec:          0
CYCLE:   3377500052 RDMA total latency:          0
CYCLE:   3377500052 WDMA bytes sent:          0
CYCLE:   3377500052 WDMA total latency:          0
CYCLE:   3378000052 Utilization ld q (incomplete):  0
CYCLE:   3378000052 RDMA bytes rec:          0
CYCLE:   3378000052 Utilization st q:  0
CYCLE:   3378000052 Utilization ld q:  0
CYCLE:   3378000052 Utilization:  0
CYCLE:   3378000052 Utilization ld q:  0
CYCLE:   3378000052 Utilization st q:  0
CYCLE:   3378000052 RDMA total latency:          0
CYCLE:   3378000052 Utilization st q (incomplete):  0
CYCLE:   3378000052 WDMA bytes sent:          0
CYCLE:   3378000052 Utilization ex q:  0
CYCLE:   3378000052 Utilization ex q (incomplete):  0
CYCLE:   3378000052 Utilization st q (incomplete):  0
CYCLE:   3378000052 Utilization ld q (incomplete):  0
CYCLE:   3378000052 WDMA total latency:          0
CYCLE:   3378000052 Utilization ex q:  0
CYCLE:   3378000052 Utilization:  0
CYCLE:   3378000052 Utilization ex q (incomplete):  0
CYCLE:   3378500052 RDMA bytes rec:          0
CYCLE:   3378500052 RDMA total latency:          0
CYCLE:   3378500052 WDMA bytes sent:          0
CYCLE:   3378500052 WDMA total latency:          0
CYCLE:   3379000052 RDMA bytes rec:          0
CYCLE:   3379000052 RDMA total latency:          0
CYCLE:   3379000052 WDMA bytes sent:          0
CYCLE:   3379000052 WDMA total latency:          0
CYCLE:   3379500052 RDMA bytes rec:          0
CYCLE:   3379500052 RDMA total latency:          0
CYCLE:   3379500052 WDMA bytes sent:          0
CYCLE:   3379500052 WDMA total latency:          0
CYCLE:   3380000052 Utilization ld q (incomplete):  0
CYCLE:   3380000052 RDMA bytes rec:          0
CYCLE:   3380000052 Utilization st q:  0
CYCLE:   3380000052 Utilization ld q:  0
CYCLE:   3380000052 Utilization:  0
CYCLE:   3380000052 Utilization ld q:  0
CYCLE:   3380000052 Utilization st q:  0
CYCLE:   3380000052 RDMA total latency:          0
CYCLE:   3380000052 Utilization st q (incomplete):  0
CYCLE:   3380000052 WDMA bytes sent:          0
CYCLE:   3380000052 Utilization ex q:  0
CYCLE:   3380000052 Utilization ex q (incomplete):  0
CYCLE:   3380000052 Utilization st q (incomplete):  0
CYCLE:   3380000052 Utilization ld q (incomplete):  0
CYCLE:   3380000052 WDMA total latency:          0
CYCLE:   3380000052 Utilization ex q:  0
CYCLE:   3380000052 Utilization:  0
CYCLE:   3380000052 Utilization ex q (incomplete):  0
CYCLE:   3380500052 RDMA bytes rec:          0
CYCLE:   3380500052 RDMA total latency:          0
CYCLE:   3380500052 WDMA bytes sent:          0
CYCLE:   3380500052 WDMA total latency:          0
CYCLE:   3381000052 RDMA bytes rec:          0
CYCLE:   3381000052 RDMA total latency:          0
CYCLE:   3381000052 WDMA bytes sent:          0
CYCLE:   3381000052 WDMA total latency:          0
CYCLE:   3381500052 RDMA bytes rec:          0
CYCLE:   3381500052 RDMA total latency:          0
CYCLE:   3381500052 WDMA bytes sent:          0
CYCLE:   3381500052 WDMA total latency:          0
CYCLE:   3382000052 Utilization ld q (incomplete):  0
CYCLE:   3382000052 RDMA bytes rec:          0
CYCLE:   3382000052 Utilization st q:  0
CYCLE:   3382000052 Utilization ld q:  0
CYCLE:   3382000052 Utilization:  0
CYCLE:   3382000052 Utilization ld q:  0
CYCLE:   3382000052 Utilization st q:  0
CYCLE:   3382000052 RDMA total latency:          0
CYCLE:   3382000052 Utilization st q (incomplete):  0
CYCLE:   3382000052 WDMA bytes sent:          0
CYCLE:   3382000052 Utilization ex q:  0
CYCLE:   3382000052 Utilization ex q (incomplete):  0
CYCLE:   3382000052 Utilization st q (incomplete):  0
CYCLE:   3382000052 Utilization ld q (incomplete):  0
CYCLE:   3382000052 WDMA total latency:          0
CYCLE:   3382000052 Utilization ex q:  0
CYCLE:   3382000052 Utilization:  0
CYCLE:   3382000052 Utilization ex q (incomplete):  0
CYCLE:   3382500052 RDMA bytes rec:          0
CYCLE:   3382500052 RDMA total latency:          0
CYCLE:   3382500052 WDMA bytes sent:          0
CYCLE:   3382500052 WDMA total latency:          0
CYCLE:   3383000052 RDMA bytes rec:          0
CYCLE:   3383000052 RDMA total latency:          0
CYCLE:   3383000052 WDMA bytes sent:          0
CYCLE:   3383000052 WDMA total latency:          0
CYCLE:   3383500052 RDMA bytes rec:          0
CYCLE:   3383500052 RDMA total latency:          0
CYCLE:   3383500052 WDMA bytes sent:          0
CYCLE:   3383500052 WDMA total latency:          0
CYCLE:   3384000052 Utilization ld q (incomplete):  0
CYCLE:   3384000052 RDMA bytes rec:          0
CYCLE:   3384000052 Utilization st q:  0
CYCLE:   3384000052 Utilization ld q:  0
CYCLE:   3384000052 Utilization:  0
CYCLE:   3384000052 Utilization ld q:  0
CYCLE:   3384000052 Utilization st q:  0
CYCLE:   3384000052 RDMA total latency:          0
CYCLE:   3384000052 Utilization st q (incomplete):  0
CYCLE:   3384000052 WDMA bytes sent:          0
CYCLE:   3384000052 Utilization ex q:  0
CYCLE:   3384000052 Utilization ex q (incomplete):  0
CYCLE:   3384000052 Utilization st q (incomplete):  0
CYCLE:   3384000052 Utilization ld q (incomplete):  0
CYCLE:   3384000052 WDMA total latency:          0
CYCLE:   3384000052 Utilization ex q:  0
CYCLE:   3384000052 Utilization:  0
CYCLE:   3384000052 Utilization ex q (incomplete):  0
CYCLE:   3384500052 RDMA bytes rec:          0
CYCLE:   3384500052 RDMA total latency:          0
CYCLE:   3384500052 WDMA bytes sent:          0
CYCLE:   3384500052 WDMA total latency:          0
CYCLE:   3385000052 RDMA bytes rec:          0
CYCLE:   3385000052 RDMA total latency:          0
CYCLE:   3385000052 WDMA bytes sent:          0
CYCLE:   3385000052 WDMA total latency:          0
CYCLE:   3385500052 RDMA bytes rec:          0
CYCLE:   3385500052 RDMA total latency:          0
CYCLE:   3385500052 WDMA bytes sent:          0
CYCLE:   3385500052 WDMA total latency:          0
CYCLE:   3386000052 Utilization ld q (incomplete):  0
CYCLE:   3386000052 RDMA bytes rec:          0
CYCLE:   3386000052 Utilization st q:  0
CYCLE:   3386000052 Utilization ld q:  0
CYCLE:   3386000052 Utilization:  0
CYCLE:   3386000052 Utilization ld q:  0
CYCLE:   3386000052 Utilization st q:  0
CYCLE:   3386000052 RDMA total latency:          0
CYCLE:   3386000052 Utilization st q (incomplete):  0
CYCLE:   3386000052 WDMA bytes sent:          0
CYCLE:   3386000052 Utilization ex q:  0
CYCLE:   3386000052 Utilization ex q (incomplete):  0
CYCLE:   3386000052 Utilization st q (incomplete):  0
CYCLE:   3386000052 Utilization ld q (incomplete):  0
CYCLE:   3386000052 WDMA total latency:          0
CYCLE:   3386000052 Utilization ex q:  0
CYCLE:   3386000052 Utilization:  0
CYCLE:   3386000052 Utilization ex q (incomplete):  0
CYCLE:   3386500052 RDMA bytes rec:          0
CYCLE:   3386500052 RDMA total latency:          0
CYCLE:   3386500052 WDMA bytes sent:          0
CYCLE:   3386500052 WDMA total latency:          0
CYCLE:   3387000052 RDMA bytes rec:          0
CYCLE:   3387000052 RDMA total latency:          0
CYCLE:   3387000052 WDMA bytes sent:          0
CYCLE:   3387000052 WDMA total latency:          0
CYCLE:   3387500052 RDMA bytes rec:          0
CYCLE:   3387500052 RDMA total latency:          0
CYCLE:   3387500052 WDMA bytes sent:          0
CYCLE:   3387500052 WDMA total latency:          0
CYCLE:   3388000052 Utilization ld q (incomplete):  0
CYCLE:   3388000052 RDMA bytes rec:          0
CYCLE:   3388000052 Utilization st q:  0
CYCLE:   3388000052 Utilization ld q:  0
CYCLE:   3388000052 Utilization:  0
CYCLE:   3388000052 Utilization ld q:  0
CYCLE:   3388000052 Utilization st q:  0
CYCLE:   3388000052 RDMA total latency:          0
CYCLE:   3388000052 Utilization st q (incomplete):  0
CYCLE:   3388000052 WDMA bytes sent:          0
CYCLE:   3388000052 Utilization ex q:  0
CYCLE:   3388000052 Utilization ex q (incomplete):  0
CYCLE:   3388000052 Utilization st q (incomplete):  0
CYCLE:   3388000052 Utilization ld q (incomplete):  0
CYCLE:   3388000052 WDMA total latency:          0
CYCLE:   3388000052 Utilization ex q:  0
CYCLE:   3388000052 Utilization:  0
CYCLE:   3388000052 Utilization ex q (incomplete):  0
CYCLE:   3388500052 RDMA bytes rec:          0
CYCLE:   3388500052 RDMA total latency:          0
CYCLE:   3388500052 WDMA bytes sent:          0
CYCLE:   3388500052 WDMA total latency:          0
CYCLE:   3389000052 RDMA bytes rec:          0
CYCLE:   3389000052 RDMA total latency:          0
CYCLE:   3389000052 WDMA bytes sent:          0
CYCLE:   3389000052 WDMA total latency:          0
CYCLE:   3389500052 RDMA bytes rec:          0
CYCLE:   3389500052 RDMA total latency:          0
CYCLE:   3389500052 WDMA bytes sent:          0
CYCLE:   3389500052 WDMA total latency:          0
CYCLE:   3390000052 Utilization ld q (incomplete):  0
CYCLE:   3390000052 RDMA bytes rec:          0
CYCLE:   3390000052 Utilization st q:  0
CYCLE:   3390000052 Utilization ld q:  0
CYCLE:   3390000052 Utilization:  0
CYCLE:   3390000052 Utilization ld q:  0
CYCLE:   3390000052 Utilization st q:  0
CYCLE:   3390000052 RDMA total latency:          0
CYCLE:   3390000052 Utilization st q (incomplete):  0
CYCLE:   3390000052 WDMA bytes sent:          0
CYCLE:   3390000052 Utilization ex q:  0
CYCLE:   3390000052 Utilization ex q (incomplete):  0
CYCLE:   3390000052 Utilization st q (incomplete):  0
CYCLE:   3390000052 Utilization ld q (incomplete):  0
CYCLE:   3390000052 WDMA total latency:          0
CYCLE:   3390000052 Utilization ex q:  0
CYCLE:   3390000052 Utilization:  0
CYCLE:   3390000052 Utilization ex q (incomplete):  0
CYCLE:   3390500052 RDMA bytes rec:          0
CYCLE:   3390500052 RDMA total latency:          0
CYCLE:   3390500052 WDMA bytes sent:          0
CYCLE:   3390500052 WDMA total latency:          0
CYCLE:   3391000052 RDMA bytes rec:          0
CYCLE:   3391000052 RDMA total latency:          0
CYCLE:   3391000052 WDMA bytes sent:          0
CYCLE:   3391000052 WDMA total latency:          0
CYCLE:   3391500052 RDMA bytes rec:          0
CYCLE:   3391500052 RDMA total latency:          0
CYCLE:   3391500052 WDMA bytes sent:          0
CYCLE:   3391500052 WDMA total latency:          0
CYCLE:   3392000052 Utilization ld q (incomplete):  0
CYCLE:   3392000052 RDMA bytes rec:          0
CYCLE:   3392000052 Utilization st q:  0
CYCLE:   3392000052 Utilization ld q:  0
CYCLE:   3392000052 Utilization:  0
CYCLE:   3392000052 Utilization ld q:  0
CYCLE:   3392000052 Utilization st q:  0
CYCLE:   3392000052 RDMA total latency:          0
CYCLE:   3392000052 Utilization st q (incomplete):  0
CYCLE:   3392000052 WDMA bytes sent:          0
CYCLE:   3392000052 Utilization ex q:  0
CYCLE:   3392000052 Utilization ex q (incomplete):  0
CYCLE:   3392000052 Utilization st q (incomplete):  0
CYCLE:   3392000052 Utilization ld q (incomplete):  0
CYCLE:   3392000052 WDMA total latency:          0
CYCLE:   3392000052 Utilization ex q:  0
CYCLE:   3392000052 Utilization:  0
CYCLE:   3392000052 Utilization ex q (incomplete):  0
CYCLE:   3392500052 RDMA bytes rec:          0
CYCLE:   3392500052 RDMA total latency:          0
CYCLE:   3392500052 WDMA bytes sent:          0
CYCLE:   3392500052 WDMA total latency:          0
CYCLE:   3393000052 RDMA bytes rec:          0
CYCLE:   3393000052 RDMA total latency:          0
CYCLE:   3393000052 WDMA bytes sent:          0
CYCLE:   3393000052 WDMA total latency:          0
CYCLE:   3393500052 RDMA bytes rec:          0
CYCLE:   3393500052 RDMA total latency:          0
CYCLE:   3393500052 WDMA bytes sent:          0
CYCLE:   3393500052 WDMA total latency:          0
CYCLE:   3394000052 Utilization ld q (incomplete):  0
CYCLE:   3394000052 RDMA bytes rec:          0
CYCLE:   3394000052 Utilization st q:  0
CYCLE:   3394000052 Utilization ld q:  0
CYCLE:   3394000052 Utilization:  0
CYCLE:   3394000052 Utilization ld q:  0
CYCLE:   3394000052 Utilization st q:  0
CYCLE:   3394000052 RDMA total latency:          0
CYCLE:   3394000052 Utilization st q (incomplete):  0
CYCLE:   3394000052 WDMA bytes sent:          0
CYCLE:   3394000052 Utilization ex q:  0
CYCLE:   3394000052 Utilization ex q (incomplete):  0
CYCLE:   3394000052 Utilization st q (incomplete):  0
CYCLE:   3394000052 Utilization ld q (incomplete):  0
CYCLE:   3394000052 WDMA total latency:          0
CYCLE:   3394000052 Utilization ex q:  0
CYCLE:   3394000052 Utilization:  0
CYCLE:   3394000052 Utilization ex q (incomplete):  0
CYCLE:   3394500052 RDMA bytes rec:          0
CYCLE:   3394500052 RDMA total latency:          0
CYCLE:   3394500052 WDMA bytes sent:          0
CYCLE:   3394500052 WDMA total latency:          0
CYCLE:   3395000052 RDMA bytes rec:          0
CYCLE:   3395000052 RDMA total latency:          0
CYCLE:   3395000052 WDMA bytes sent:          0
CYCLE:   3395000052 WDMA total latency:          0
CYCLE:   3395500052 RDMA bytes rec:          0
CYCLE:   3395500052 RDMA total latency:          0
CYCLE:   3395500052 WDMA bytes sent:          0
CYCLE:   3395500052 WDMA total latency:          0
CYCLE:   3396000052 Utilization ld q (incomplete):  0
CYCLE:   3396000052 RDMA bytes rec:          0
CYCLE:   3396000052 Utilization st q:  0
CYCLE:   3396000052 Utilization ld q:  0
CYCLE:   3396000052 Utilization:  0
CYCLE:   3396000052 Utilization ld q:  0
CYCLE:   3396000052 Utilization st q:  0
CYCLE:   3396000052 RDMA total latency:          0
CYCLE:   3396000052 Utilization st q (incomplete):  0
CYCLE:   3396000052 WDMA bytes sent:          0
CYCLE:   3396000052 Utilization ex q:  0
CYCLE:   3396000052 Utilization ex q (incomplete):  0
CYCLE:   3396000052 Utilization st q (incomplete):  0
CYCLE:   3396000052 Utilization ld q (incomplete):  0
CYCLE:   3396000052 WDMA total latency:          0
CYCLE:   3396000052 Utilization ex q:  0
CYCLE:   3396000052 Utilization:  0
CYCLE:   3396000052 Utilization ex q (incomplete):  0
CYCLE:   3396500052 RDMA bytes rec:          0
CYCLE:   3396500052 RDMA total latency:          0
CYCLE:   3396500052 WDMA bytes sent:          0
CYCLE:   3396500052 WDMA total latency:          0
CYCLE:   3397000052 RDMA bytes rec:          0
CYCLE:   3397000052 RDMA total latency:          0
CYCLE:   3397000052 WDMA bytes sent:          0
CYCLE:   3397000052 WDMA total latency:          0
CYCLE:   3397500052 RDMA bytes rec:          0
CYCLE:   3397500052 RDMA total latency:          0
CYCLE:   3397500052 WDMA bytes sent:          0
CYCLE:   3397500052 WDMA total latency:          0
CYCLE:   3398000052 Utilization ld q (incomplete):  0
CYCLE:   3398000052 RDMA bytes rec:          0
CYCLE:   3398000052 Utilization st q:  0
CYCLE:   3398000052 Utilization ld q:  0
CYCLE:   3398000052 Utilization:  0
CYCLE:   3398000052 Utilization ld q:  0
CYCLE:   3398000052 Utilization st q:  0
CYCLE:   3398000052 RDMA total latency:          0
CYCLE:   3398000052 Utilization st q (incomplete):  0
CYCLE:   3398000052 WDMA bytes sent:          0
CYCLE:   3398000052 Utilization ex q:  0
CYCLE:   3398000052 Utilization ex q (incomplete):  0
CYCLE:   3398000052 Utilization st q (incomplete):  0
CYCLE:   3398000052 Utilization ld q (incomplete):  0
CYCLE:   3398000052 WDMA total latency:          0
CYCLE:   3398000052 Utilization ex q:  0
CYCLE:   3398000052 Utilization:  0
CYCLE:   3398000052 Utilization ex q (incomplete):  0
CYCLE:   3398500052 RDMA bytes rec:          0
CYCLE:   3398500052 RDMA total latency:          0
CYCLE:   3398500052 WDMA bytes sent:          0
CYCLE:   3398500052 WDMA total latency:          0
CYCLE:   3399000052 RDMA bytes rec:          0
CYCLE:   3399000052 RDMA total latency:          0
CYCLE:   3399000052 WDMA bytes sent:          0
CYCLE:   3399000052 WDMA total latency:          0
CYCLE:   3399500052 RDMA bytes rec:          0
CYCLE:   3399500052 RDMA total latency:          0
CYCLE:   3399500052 WDMA bytes sent:          0
CYCLE:   3399500052 WDMA total latency:          0
CYCLE:   3400000052 Utilization ld q (incomplete):  0
CYCLE:   3400000052 RDMA bytes rec:          0
CYCLE:   3400000052 Utilization st q:  0
CYCLE:   3400000052 Utilization ld q:  0
CYCLE:   3400000052 Utilization:  0
CYCLE:   3400000052 Utilization ld q:  0
CYCLE:   3400000052 Utilization st q:  0
CYCLE:   3400000052 RDMA total latency:          0
CYCLE:   3400000052 Utilization st q (incomplete):  0
CYCLE:   3400000052 WDMA bytes sent:          0
CYCLE:   3400000052 Utilization ex q:  0
CYCLE:   3400000052 Utilization ex q (incomplete):  0
CYCLE:   3400000052 Utilization st q (incomplete):  0
CYCLE:   3400000052 Utilization ld q (incomplete):  0
CYCLE:   3400000052 WDMA total latency:          0
CYCLE:   3400000052 Utilization ex q:  0
CYCLE:   3400000052 Utilization:  0
CYCLE:   3400000052 Utilization ex q (incomplete):  0
CYCLE:   3400500052 RDMA bytes rec:          0
CYCLE:   3400500052 RDMA total latency:          0
CYCLE:   3400500052 WDMA bytes sent:          0
CYCLE:   3400500052 WDMA total latency:          0
CYCLE:   3401000052 RDMA bytes rec:          0
CYCLE:   3401000052 RDMA total latency:          0
CYCLE:   3401000052 WDMA bytes sent:          0
CYCLE:   3401000052 WDMA total latency:          0
CYCLE:   3401500052 RDMA bytes rec:          0
CYCLE:   3401500052 RDMA total latency:          0
CYCLE:   3401500052 WDMA bytes sent:          0
CYCLE:   3401500052 WDMA total latency:          0
CYCLE:   3402000052 Utilization ld q (incomplete):  0
CYCLE:   3402000052 RDMA bytes rec:          0
CYCLE:   3402000052 Utilization st q:  0
CYCLE:   3402000052 Utilization ld q:  0
CYCLE:   3402000052 Utilization:  0
CYCLE:   3402000052 Utilization ld q:  0
CYCLE:   3402000052 Utilization st q:  0
CYCLE:   3402000052 RDMA total latency:          0
CYCLE:   3402000052 Utilization st q (incomplete):  0
CYCLE:   3402000052 WDMA bytes sent:          0
CYCLE:   3402000052 Utilization ex q:  0
CYCLE:   3402000052 Utilization ex q (incomplete):  0
CYCLE:   3402000052 Utilization st q (incomplete):  0
CYCLE:   3402000052 Utilization ld q (incomplete):  0
CYCLE:   3402000052 WDMA total latency:          0
CYCLE:   3402000052 Utilization ex q:  0
CYCLE:   3402000052 Utilization:  0
CYCLE:   3402000052 Utilization ex q (incomplete):  0
CYCLE:   3402500052 RDMA bytes rec:          0
CYCLE:   3402500052 RDMA total latency:          0
CYCLE:   3402500052 WDMA bytes sent:          0
CYCLE:   3402500052 WDMA total latency:          0
CYCLE:   3403000052 RDMA bytes rec:          0
CYCLE:   3403000052 RDMA total latency:          0
CYCLE:   3403000052 WDMA bytes sent:          0
CYCLE:   3403000052 WDMA total latency:          0
CYCLE:   3403500052 RDMA bytes rec:          0
CYCLE:   3403500052 RDMA total latency:          0
CYCLE:   3403500052 WDMA bytes sent:          0
CYCLE:   3403500052 WDMA total latency:          0
CYCLE:   3404000052 Utilization ld q (incomplete):  0
CYCLE:   3404000052 RDMA bytes rec:          0
CYCLE:   3404000052 Utilization st q:  0
CYCLE:   3404000052 Utilization ld q:  0
CYCLE:   3404000052 Utilization:  0
CYCLE:   3404000052 Utilization ld q:  0
CYCLE:   3404000052 Utilization st q:  0
CYCLE:   3404000052 RDMA total latency:          0
CYCLE:   3404000052 Utilization st q (incomplete):  0
CYCLE:   3404000052 WDMA bytes sent:          0
CYCLE:   3404000052 Utilization ex q:  0
CYCLE:   3404000052 Utilization ex q (incomplete):  0
CYCLE:   3404000052 Utilization st q (incomplete):  0
CYCLE:   3404000052 Utilization ld q (incomplete):  0
CYCLE:   3404000052 WDMA total latency:          0
CYCLE:   3404000052 Utilization ex q:  0
CYCLE:   3404000052 Utilization:  0
CYCLE:   3404000052 Utilization ex q (incomplete):  0
CYCLE:   3404500052 RDMA bytes rec:          0
CYCLE:   3404500052 RDMA total latency:          0
CYCLE:   3404500052 WDMA bytes sent:          0
CYCLE:   3404500052 WDMA total latency:          0
CYCLE:   3405000052 RDMA bytes rec:          0
CYCLE:   3405000052 RDMA total latency:          0
CYCLE:   3405000052 WDMA bytes sent:          0
CYCLE:   3405000052 WDMA total latency:          0
CYCLE:   3405500052 RDMA bytes rec:          0
CYCLE:   3405500052 RDMA total latency:          0
CYCLE:   3405500052 WDMA bytes sent:          0
CYCLE:   3405500052 WDMA total latency:          0
CYCLE:   3406000052 Utilization ld q (incomplete):  0
CYCLE:   3406000052 RDMA bytes rec:          0
CYCLE:   3406000052 Utilization st q:  0
CYCLE:   3406000052 Utilization ld q:  0
CYCLE:   3406000052 Utilization:  0
CYCLE:   3406000052 Utilization ld q:  0
CYCLE:   3406000052 Utilization st q:  0
CYCLE:   3406000052 RDMA total latency:          0
CYCLE:   3406000052 Utilization st q (incomplete):  0
CYCLE:   3406000052 WDMA bytes sent:          0
CYCLE:   3406000052 Utilization ex q:  0
CYCLE:   3406000052 Utilization ex q (incomplete):  0
CYCLE:   3406000052 Utilization st q (incomplete):  0
CYCLE:   3406000052 Utilization ld q (incomplete):  0
CYCLE:   3406000052 WDMA total latency:          0
CYCLE:   3406000052 Utilization ex q:  0
CYCLE:   3406000052 Utilization:  0
CYCLE:   3406000052 Utilization ex q (incomplete):  0
CYCLE:   3406500052 RDMA bytes rec:          0
CYCLE:   3406500052 RDMA total latency:          0
CYCLE:   3406500052 WDMA bytes sent:          0
CYCLE:   3406500052 WDMA total latency:          0
CYCLE:   3407000052 RDMA bytes rec:          0
CYCLE:   3407000052 RDMA total latency:          0
CYCLE:   3407000052 WDMA bytes sent:          0
CYCLE:   3407000052 WDMA total latency:          0
CYCLE:   3407500052 RDMA bytes rec:          0
CYCLE:   3407500052 RDMA total latency:          0
CYCLE:   3407500052 WDMA bytes sent:          0
CYCLE:   3407500052 WDMA total latency:          0
CYCLE:   3408000052 Utilization ld q (incomplete):  0
CYCLE:   3408000052 RDMA bytes rec:          0
CYCLE:   3408000052 Utilization st q:  0
CYCLE:   3408000052 Utilization ld q:  0
CYCLE:   3408000052 Utilization:  0
CYCLE:   3408000052 Utilization ld q:  0
CYCLE:   3408000052 Utilization st q:  0
CYCLE:   3408000052 RDMA total latency:          0
CYCLE:   3408000052 Utilization st q (incomplete):  0
CYCLE:   3408000052 WDMA bytes sent:          0
CYCLE:   3408000052 Utilization ex q:  0
CYCLE:   3408000052 Utilization ex q (incomplete):  0
CYCLE:   3408000052 Utilization st q (incomplete):  0
CYCLE:   3408000052 Utilization ld q (incomplete):  0
CYCLE:   3408000052 WDMA total latency:          0
CYCLE:   3408000052 Utilization ex q:  0
CYCLE:   3408000052 Utilization:  0
CYCLE:   3408000052 Utilization ex q (incomplete):  0
CYCLE:   3408500052 RDMA bytes rec:          0
CYCLE:   3408500052 RDMA total latency:          0
CYCLE:   3408500052 WDMA bytes sent:          0
CYCLE:   3408500052 WDMA total latency:          0
CYCLE:   3409000052 RDMA bytes rec:          0
CYCLE:   3409000052 RDMA total latency:          0
CYCLE:   3409000052 WDMA bytes sent:          0
CYCLE:   3409000052 WDMA total latency:          0
CYCLE:   3409500052 RDMA bytes rec:          0
CYCLE:   3409500052 RDMA total latency:          0
CYCLE:   3409500052 WDMA bytes sent:          0
CYCLE:   3409500052 WDMA total latency:          0
CYCLE:   3410000052 Utilization ld q (incomplete):  0
CYCLE:   3410000052 RDMA bytes rec:          0
CYCLE:   3410000052 Utilization st q:  0
CYCLE:   3410000052 Utilization ld q:  0
CYCLE:   3410000052 Utilization:  0
CYCLE:   3410000052 Utilization ld q:  0
CYCLE:   3410000052 Utilization st q:  0
CYCLE:   3410000052 RDMA total latency:          0
CYCLE:   3410000052 Utilization st q (incomplete):  0
CYCLE:   3410000052 WDMA bytes sent:          0
CYCLE:   3410000052 Utilization ex q:  0
CYCLE:   3410000052 Utilization ex q (incomplete):  0
CYCLE:   3410000052 Utilization st q (incomplete):  0
CYCLE:   3410000052 Utilization ld q (incomplete):  0
CYCLE:   3410000052 WDMA total latency:          0
CYCLE:   3410000052 Utilization ex q:  0
CYCLE:   3410000052 Utilization:  0
CYCLE:   3410000052 Utilization ex q (incomplete):  0
CYCLE:   3410500052 RDMA bytes rec:          0
CYCLE:   3410500052 RDMA total latency:          0
CYCLE:   3410500052 WDMA bytes sent:          0
CYCLE:   3410500052 WDMA total latency:          0
CYCLE:   3411000052 RDMA bytes rec:          0
CYCLE:   3411000052 RDMA total latency:          0
CYCLE:   3411000052 WDMA bytes sent:          0
CYCLE:   3411000052 WDMA total latency:          0
CYCLE:   3411500052 RDMA bytes rec:          0
CYCLE:   3411500052 RDMA total latency:          0
CYCLE:   3411500052 WDMA bytes sent:          0
CYCLE:   3411500052 WDMA total latency:          0
CYCLE:   3412000052 Utilization ld q (incomplete):  0
CYCLE:   3412000052 RDMA bytes rec:          0
CYCLE:   3412000052 Utilization st q:  0
CYCLE:   3412000052 Utilization ld q:  0
CYCLE:   3412000052 Utilization:  0
CYCLE:   3412000052 Utilization ld q:  0
CYCLE:   3412000052 Utilization st q:  0
CYCLE:   3412000052 RDMA total latency:          0
CYCLE:   3412000052 Utilization st q (incomplete):  0
CYCLE:   3412000052 WDMA bytes sent:          0
CYCLE:   3412000052 Utilization ex q:  0
CYCLE:   3412000052 Utilization ex q (incomplete):  0
CYCLE:   3412000052 Utilization st q (incomplete):  0
CYCLE:   3412000052 Utilization ld q (incomplete):  0
CYCLE:   3412000052 WDMA total latency:          0
CYCLE:   3412000052 Utilization ex q:  0
CYCLE:   3412000052 Utilization:  0
CYCLE:   3412000052 Utilization ex q (incomplete):  0
CYCLE:   3412500052 RDMA bytes rec:          0
CYCLE:   3412500052 RDMA total latency:          0
CYCLE:   3412500052 WDMA bytes sent:          0
CYCLE:   3412500052 WDMA total latency:          0
CYCLE:   3413000052 RDMA bytes rec:          0
CYCLE:   3413000052 RDMA total latency:          0
CYCLE:   3413000052 WDMA bytes sent:          0
CYCLE:   3413000052 WDMA total latency:          0
CYCLE:   3413500052 RDMA bytes rec:          0
CYCLE:   3413500052 RDMA total latency:          0
CYCLE:   3413500052 WDMA bytes sent:          0
CYCLE:   3413500052 WDMA total latency:          0
CYCLE:   3414000052 Utilization ld q (incomplete):  0
CYCLE:   3414000052 RDMA bytes rec:          0
CYCLE:   3414000052 Utilization st q:  0
CYCLE:   3414000052 Utilization ld q:  0
CYCLE:   3414000052 Utilization:  0
CYCLE:   3414000052 Utilization ld q:  0
CYCLE:   3414000052 Utilization st q:  0
CYCLE:   3414000052 RDMA total latency:          0
CYCLE:   3414000052 Utilization st q (incomplete):  0
CYCLE:   3414000052 WDMA bytes sent:          0
CYCLE:   3414000052 Utilization ex q:  0
CYCLE:   3414000052 Utilization ex q (incomplete):  0
CYCLE:   3414000052 Utilization st q (incomplete):  0
CYCLE:   3414000052 Utilization ld q (incomplete):  0
CYCLE:   3414000052 WDMA total latency:          0
CYCLE:   3414000052 Utilization ex q:  0
CYCLE:   3414000052 Utilization:  0
CYCLE:   3414000052 Utilization ex q (incomplete):  0
CYCLE:   3414500052 RDMA bytes rec:          0
CYCLE:   3414500052 RDMA total latency:          0
CYCLE:   3414500052 WDMA bytes sent:          0
CYCLE:   3414500052 WDMA total latency:          0
CYCLE:   3415000052 RDMA bytes rec:          0
CYCLE:   3415000052 RDMA total latency:          0
CYCLE:   3415000052 WDMA bytes sent:          0
CYCLE:   3415000052 WDMA total latency:          0
CYCLE:   3415500052 RDMA bytes rec:          0
CYCLE:   3415500052 RDMA total latency:          0
CYCLE:   3415500052 WDMA bytes sent:          0
CYCLE:   3415500052 WDMA total latency:          0
CYCLE:   3416000052 Utilization ld q (incomplete):  0
CYCLE:   3416000052 RDMA bytes rec:          0
CYCLE:   3416000052 Utilization st q:  0
CYCLE:   3416000052 Utilization ld q:  0
CYCLE:   3416000052 Utilization:  0
CYCLE:   3416000052 Utilization ld q:  0
CYCLE:   3416000052 Utilization st q:  0
CYCLE:   3416000052 RDMA total latency:          0
CYCLE:   3416000052 Utilization st q (incomplete):  0
CYCLE:   3416000052 WDMA bytes sent:          0
CYCLE:   3416000052 Utilization ex q:  0
CYCLE:   3416000052 Utilization ex q (incomplete):  0
CYCLE:   3416000052 Utilization st q (incomplete):  0
CYCLE:   3416000052 Utilization ld q (incomplete):  0
CYCLE:   3416000052 WDMA total latency:          0
CYCLE:   3416000052 Utilization ex q:  0
CYCLE:   3416000052 Utilization:  0
CYCLE:   3416000052 Utilization ex q (incomplete):  0
CYCLE:   3416500052 RDMA bytes rec:          0
CYCLE:   3416500052 RDMA total latency:          0
CYCLE:   3416500052 WDMA bytes sent:          0
CYCLE:   3416500052 WDMA total latency:          0
CYCLE:   3417000052 RDMA bytes rec:          0
CYCLE:   3417000052 RDMA total latency:          0
CYCLE:   3417000052 WDMA bytes sent:          0
CYCLE:   3417000052 WDMA total latency:          0
CYCLE:   3417500052 RDMA bytes rec:          0
CYCLE:   3417500052 RDMA total latency:          0
CYCLE:   3417500052 WDMA bytes sent:          0
CYCLE:   3417500052 WDMA total latency:          0
CYCLE:   3418000052 Utilization ld q (incomplete):  0
CYCLE:   3418000052 RDMA bytes rec:          0
CYCLE:   3418000052 Utilization st q:  0
CYCLE:   3418000052 Utilization ld q:  0
CYCLE:   3418000052 Utilization:  0
CYCLE:   3418000052 Utilization ld q:  0
CYCLE:   3418000052 Utilization st q:  0
CYCLE:   3418000052 RDMA total latency:          0
CYCLE:   3418000052 Utilization st q (incomplete):  0
CYCLE:   3418000052 WDMA bytes sent:          0
CYCLE:   3418000052 Utilization ex q:  0
CYCLE:   3418000052 Utilization ex q (incomplete):  0
CYCLE:   3418000052 Utilization st q (incomplete):  0
CYCLE:   3418000052 Utilization ld q (incomplete):  0
CYCLE:   3418000052 WDMA total latency:          0
CYCLE:   3418000052 Utilization ex q:  0
CYCLE:   3418000052 Utilization:  0
CYCLE:   3418000052 Utilization ex q (incomplete):  0
CYCLE:   3418500052 RDMA bytes rec:          0
CYCLE:   3418500052 RDMA total latency:          0
CYCLE:   3418500052 WDMA bytes sent:          0
CYCLE:   3418500052 WDMA total latency:          0
CYCLE:   3419000052 RDMA bytes rec:          0
CYCLE:   3419000052 RDMA total latency:          0
CYCLE:   3419000052 WDMA bytes sent:          0
CYCLE:   3419000052 WDMA total latency:          0
CYCLE:   3419500052 RDMA bytes rec:          0
CYCLE:   3419500052 RDMA total latency:          0
CYCLE:   3419500052 WDMA bytes sent:          0
CYCLE:   3419500052 WDMA total latency:          0
CYCLE:   3420000052 Utilization ld q (incomplete):  0
CYCLE:   3420000052 RDMA bytes rec:          0
CYCLE:   3420000052 Utilization st q:  0
CYCLE:   3420000052 Utilization ld q:  0
CYCLE:   3420000052 Utilization:  0
CYCLE:   3420000052 Utilization ld q:  0
CYCLE:   3420000052 Utilization st q:  0
CYCLE:   3420000052 RDMA total latency:          0
CYCLE:   3420000052 Utilization st q (incomplete):  0
CYCLE:   3420000052 WDMA bytes sent:          0
CYCLE:   3420000052 Utilization ex q:  0
CYCLE:   3420000052 Utilization ex q (incomplete):  0
CYCLE:   3420000052 Utilization st q (incomplete):  0
CYCLE:   3420000052 Utilization ld q (incomplete):  0
CYCLE:   3420000052 WDMA total latency:          0
CYCLE:   3420000052 Utilization ex q:  0
CYCLE:   3420000052 Utilization:  0
CYCLE:   3420000052 Utilization ex q (incomplete):  0
CYCLE:   3420500052 RDMA bytes rec:          0
CYCLE:   3420500052 RDMA total latency:          0
CYCLE:   3420500052 WDMA bytes sent:          0
CYCLE:   3420500052 WDMA total latency:          0
CYCLE:   3421000052 RDMA bytes rec:          0
CYCLE:   3421000052 RDMA total latency:          0
CYCLE:   3421000052 WDMA bytes sent:          0
CYCLE:   3421000052 WDMA total latency:          0
CYCLE:   3421500052 RDMA bytes rec:          0
CYCLE:   3421500052 RDMA total latency:          0
CYCLE:   3421500052 WDMA bytes sent:          0
CYCLE:   3421500052 WDMA total latency:          0
CYCLE:   3422000052 Utilization ld q (incomplete):  0
CYCLE:   3422000052 RDMA bytes rec:          0
CYCLE:   3422000052 Utilization st q:  0
CYCLE:   3422000052 Utilization ld q:  0
CYCLE:   3422000052 Utilization:  0
CYCLE:   3422000052 Utilization ld q:  0
CYCLE:   3422000052 Utilization st q:  0
CYCLE:   3422000052 RDMA total latency:          0
CYCLE:   3422000052 Utilization st q (incomplete):  0
CYCLE:   3422000052 WDMA bytes sent:          0
CYCLE:   3422000052 Utilization ex q:  0
CYCLE:   3422000052 Utilization ex q (incomplete):  0
CYCLE:   3422000052 Utilization st q (incomplete):  0
CYCLE:   3422000052 Utilization ld q (incomplete):  0
CYCLE:   3422000052 WDMA total latency:          0
CYCLE:   3422000052 Utilization ex q:  0
CYCLE:   3422000052 Utilization:  0
CYCLE:   3422000052 Utilization ex q (incomplete):  0
CYCLE:   3422500052 RDMA bytes rec:          0
CYCLE:   3422500052 RDMA total latency:          0
CYCLE:   3422500052 WDMA bytes sent:          0
CYCLE:   3422500052 WDMA total latency:          0
CYCLE:   3423000052 RDMA bytes rec:          0
CYCLE:   3423000052 RDMA total latency:          0
CYCLE:   3423000052 WDMA bytes sent:          0
CYCLE:   3423000052 WDMA total latency:          0
CYCLE:   3423500052 RDMA bytes rec:          0
CYCLE:   3423500052 RDMA total latency:          0
CYCLE:   3423500052 WDMA bytes sent:          0
CYCLE:   3423500052 WDMA total latency:          0
CYCLE:   3424000052 Utilization ld q (incomplete):  0
CYCLE:   3424000052 RDMA bytes rec:          0
CYCLE:   3424000052 Utilization st q:  0
CYCLE:   3424000052 Utilization ld q:  0
CYCLE:   3424000052 Utilization:  0
CYCLE:   3424000052 Utilization ld q:  0
CYCLE:   3424000052 Utilization st q:  0
CYCLE:   3424000052 RDMA total latency:          0
CYCLE:   3424000052 Utilization st q (incomplete):  0
CYCLE:   3424000052 WDMA bytes sent:          0
CYCLE:   3424000052 Utilization ex q:  0
CYCLE:   3424000052 Utilization ex q (incomplete):  0
CYCLE:   3424000052 Utilization st q (incomplete):  0
CYCLE:   3424000052 Utilization ld q (incomplete):  0
CYCLE:   3424000052 WDMA total latency:          0
CYCLE:   3424000052 Utilization ex q:  0
CYCLE:   3424000052 Utilization:  0
CYCLE:   3424000052 Utilization ex q (incomplete):  0
CYCLE:   3424500052 RDMA bytes rec:          0
CYCLE:   3424500052 RDMA total latency:          0
CYCLE:   3424500052 WDMA bytes sent:          0
CYCLE:   3424500052 WDMA total latency:          0
CYCLE:   3425000052 RDMA bytes rec:          0
CYCLE:   3425000052 RDMA total latency:          0
CYCLE:   3425000052 WDMA bytes sent:          0
CYCLE:   3425000052 WDMA total latency:          0
CYCLE:   3425500052 RDMA bytes rec:          0
CYCLE:   3425500052 RDMA total latency:          0
CYCLE:   3425500052 WDMA bytes sent:          0
CYCLE:   3425500052 WDMA total latency:          0
CYCLE:   3426000052 Utilization ld q (incomplete):  0
CYCLE:   3426000052 RDMA bytes rec:          0
CYCLE:   3426000052 Utilization st q:  0
CYCLE:   3426000052 Utilization ld q:  0
CYCLE:   3426000052 Utilization:  0
CYCLE:   3426000052 Utilization ld q:  0
CYCLE:   3426000052 Utilization st q:  0
CYCLE:   3426000052 RDMA total latency:          0
CYCLE:   3426000052 Utilization st q (incomplete):  0
CYCLE:   3426000052 WDMA bytes sent:          0
CYCLE:   3426000052 Utilization ex q:  0
CYCLE:   3426000052 Utilization ex q (incomplete):  0
CYCLE:   3426000052 Utilization st q (incomplete):  0
CYCLE:   3426000052 Utilization ld q (incomplete):  0
CYCLE:   3426000052 WDMA total latency:          0
CYCLE:   3426000052 Utilization ex q:  0
CYCLE:   3426000052 Utilization:  0
CYCLE:   3426000052 Utilization ex q (incomplete):  0
CYCLE:   3426500052 RDMA bytes rec:          0
CYCLE:   3426500052 RDMA total latency:          0
CYCLE:   3426500052 WDMA bytes sent:          0
CYCLE:   3426500052 WDMA total latency:          0
CYCLE:   3427000052 RDMA bytes rec:          0
CYCLE:   3427000052 RDMA total latency:          0
CYCLE:   3427000052 WDMA bytes sent:          0
CYCLE:   3427000052 WDMA total latency:          0
CYCLE:   3427500052 RDMA bytes rec:          0
CYCLE:   3427500052 RDMA total latency:          0
CYCLE:   3427500052 WDMA bytes sent:          0
CYCLE:   3427500052 WDMA total latency:          0
CYCLE:   3428000052 Utilization ld q (incomplete):  0
CYCLE:   3428000052 RDMA bytes rec:          0
CYCLE:   3428000052 Utilization st q:  0
CYCLE:   3428000052 Utilization ld q:  0
CYCLE:   3428000052 Utilization:  0
CYCLE:   3428000052 Utilization ld q:  0
CYCLE:   3428000052 Utilization st q:  0
CYCLE:   3428000052 RDMA total latency:          0
CYCLE:   3428000052 Utilization st q (incomplete):  0
CYCLE:   3428000052 WDMA bytes sent:          0
CYCLE:   3428000052 Utilization ex q:  0
CYCLE:   3428000052 Utilization ex q (incomplete):  0
CYCLE:   3428000052 Utilization st q (incomplete):  0
CYCLE:   3428000052 Utilization ld q (incomplete):  0
CYCLE:   3428000052 WDMA total latency:          0
CYCLE:   3428000052 Utilization ex q:  0
CYCLE:   3428000052 Utilization:  0
CYCLE:   3428000052 Utilization ex q (incomplete):  0
CYCLE:   3428500052 RDMA bytes rec:          0
CYCLE:   3428500052 RDMA total latency:          0
CYCLE:   3428500052 WDMA bytes sent:          0
CYCLE:   3428500052 WDMA total latency:          0
CYCLE:   3429000052 RDMA bytes rec:          0
CYCLE:   3429000052 RDMA total latency:          0
CYCLE:   3429000052 WDMA bytes sent:          0
CYCLE:   3429000052 WDMA total latency:          0
CYCLE:   3429500052 RDMA bytes rec:          0
CYCLE:   3429500052 RDMA total latency:          0
CYCLE:   3429500052 WDMA bytes sent:          0
CYCLE:   3429500052 WDMA total latency:          0
CYCLE:   3430000052 Utilization ld q (incomplete):  0
CYCLE:   3430000052 RDMA bytes rec:          0
CYCLE:   3430000052 Utilization st q:  0
CYCLE:   3430000052 Utilization ld q:  0
CYCLE:   3430000052 Utilization:  0
CYCLE:   3430000052 Utilization ld q:  0
CYCLE:   3430000052 Utilization st q:  0
CYCLE:   3430000052 RDMA total latency:          0
CYCLE:   3430000052 Utilization st q (incomplete):  0
CYCLE:   3430000052 WDMA bytes sent:          0
CYCLE:   3430000052 Utilization ex q:  0
CYCLE:   3430000052 Utilization ex q (incomplete):  0
CYCLE:   3430000052 Utilization st q (incomplete):  0
CYCLE:   3430000052 Utilization ld q (incomplete):  0
CYCLE:   3430000052 WDMA total latency:          0
CYCLE:   3430000052 Utilization ex q:  0
CYCLE:   3430000052 Utilization:  0
CYCLE:   3430000052 Utilization ex q (incomplete):  0
CYCLE:   3430500052 RDMA bytes rec:          0
CYCLE:   3430500052 RDMA total latency:          0
CYCLE:   3430500052 WDMA bytes sent:          0
CYCLE:   3430500052 WDMA total latency:          0
CYCLE:   3431000052 RDMA bytes rec:          0
CYCLE:   3431000052 RDMA total latency:          0
CYCLE:   3431000052 WDMA bytes sent:          0
CYCLE:   3431000052 WDMA total latency:          0
CYCLE:   3431500052 RDMA bytes rec:          0
CYCLE:   3431500052 RDMA total latency:          0
CYCLE:   3431500052 WDMA bytes sent:          0
CYCLE:   3431500052 WDMA total latency:          0
CYCLE:   3432000052 Utilization ld q (incomplete):  0
CYCLE:   3432000052 RDMA bytes rec:          0
CYCLE:   3432000052 Utilization st q:  0
CYCLE:   3432000052 Utilization ld q:  0
CYCLE:   3432000052 Utilization:  0
CYCLE:   3432000052 Utilization ld q:  0
CYCLE:   3432000052 Utilization st q:  0
CYCLE:   3432000052 RDMA total latency:          0
CYCLE:   3432000052 Utilization st q (incomplete):  0
CYCLE:   3432000052 WDMA bytes sent:          0
CYCLE:   3432000052 Utilization ex q:  0
CYCLE:   3432000052 Utilization ex q (incomplete):  0
CYCLE:   3432000052 Utilization st q (incomplete):  0
CYCLE:   3432000052 Utilization ld q (incomplete):  0
CYCLE:   3432000052 WDMA total latency:          0
CYCLE:   3432000052 Utilization ex q:  0
CYCLE:   3432000052 Utilization:  0
CYCLE:   3432000052 Utilization ex q (incomplete):  0
CYCLE:   3432500052 RDMA bytes rec:          0
CYCLE:   3432500052 RDMA total latency:          0
CYCLE:   3432500052 WDMA bytes sent:          0
CYCLE:   3432500052 WDMA total latency:          0
CYCLE:   3433000052 RDMA bytes rec:          0
CYCLE:   3433000052 RDMA total latency:          0
CYCLE:   3433000052 WDMA bytes sent:          0
CYCLE:   3433000052 WDMA total latency:          0
CYCLE:   3433500052 RDMA bytes rec:          0
CYCLE:   3433500052 RDMA total latency:          0
CYCLE:   3433500052 WDMA bytes sent:          0
CYCLE:   3433500052 WDMA total latency:          0
CYCLE:   3434000052 Utilization ld q (incomplete):  0
CYCLE:   3434000052 RDMA bytes rec:          0
CYCLE:   3434000052 Utilization st q:  0
CYCLE:   3434000052 Utilization ld q:  0
CYCLE:   3434000052 Utilization:  0
CYCLE:   3434000052 Utilization ld q:  0
CYCLE:   3434000052 Utilization st q:  0
CYCLE:   3434000052 RDMA total latency:          0
CYCLE:   3434000052 Utilization st q (incomplete):  0
CYCLE:   3434000052 WDMA bytes sent:          0
CYCLE:   3434000052 Utilization ex q:  0
CYCLE:   3434000052 Utilization ex q (incomplete):  0
CYCLE:   3434000052 Utilization st q (incomplete):  0
CYCLE:   3434000052 Utilization ld q (incomplete):  0
CYCLE:   3434000052 WDMA total latency:          0
CYCLE:   3434000052 Utilization ex q:  0
CYCLE:   3434000052 Utilization:  0
CYCLE:   3434000052 Utilization ex q (incomplete):  0
CYCLE:   3434500052 RDMA bytes rec:          0
CYCLE:   3434500052 RDMA total latency:          0
CYCLE:   3434500052 WDMA bytes sent:          0
CYCLE:   3434500052 WDMA total latency:          0
CYCLE:   3435000052 RDMA bytes rec:          0
CYCLE:   3435000052 RDMA total latency:          0
CYCLE:   3435000052 WDMA bytes sent:          0
CYCLE:   3435000052 WDMA total latency:          0
CYCLE:   3435500052 RDMA bytes rec:          0
CYCLE:   3435500052 RDMA total latency:          0
CYCLE:   3435500052 WDMA bytes sent:          0
CYCLE:   3435500052 WDMA total latency:          0
CYCLE:   3436000052 Utilization ld q (incomplete):  0
CYCLE:   3436000052 RDMA bytes rec:          0
CYCLE:   3436000052 Utilization st q:  0
CYCLE:   3436000052 Utilization ld q:  0
CYCLE:   3436000052 Utilization:  0
CYCLE:   3436000052 Utilization ld q:  0
CYCLE:   3436000052 Utilization st q:  0
CYCLE:   3436000052 RDMA total latency:          0
CYCLE:   3436000052 Utilization st q (incomplete):  0
CYCLE:   3436000052 WDMA bytes sent:          0
CYCLE:   3436000052 Utilization ex q:  0
CYCLE:   3436000052 Utilization ex q (incomplete):  0
CYCLE:   3436000052 Utilization st q (incomplete):  0
CYCLE:   3436000052 Utilization ld q (incomplete):  0
CYCLE:   3436000052 WDMA total latency:          0
CYCLE:   3436000052 Utilization ex q:  0
CYCLE:   3436000052 Utilization:  0
CYCLE:   3436000052 Utilization ex q (incomplete):  0
CYCLE:   3436500052 RDMA bytes rec:          0
CYCLE:   3436500052 RDMA total latency:          0
CYCLE:   3436500052 WDMA bytes sent:          0
CYCLE:   3436500052 WDMA total latency:          0
CYCLE:   3437000052 RDMA bytes rec:          0
CYCLE:   3437000052 RDMA total latency:          0
CYCLE:   3437000052 WDMA bytes sent:          0
CYCLE:   3437000052 WDMA total latency:          0
CYCLE:   3437500052 RDMA bytes rec:          0
CYCLE:   3437500052 RDMA total latency:          0
CYCLE:   3437500052 WDMA bytes sent:          0
CYCLE:   3437500052 WDMA total latency:          0
CYCLE:   3438000052 Utilization ld q (incomplete):  0
CYCLE:   3438000052 RDMA bytes rec:          0
CYCLE:   3438000052 Utilization st q:  0
CYCLE:   3438000052 Utilization ld q:  0
CYCLE:   3438000052 Utilization:  0
CYCLE:   3438000052 Utilization ld q:  0
CYCLE:   3438000052 Utilization st q:  0
CYCLE:   3438000052 RDMA total latency:          0
CYCLE:   3438000052 Utilization st q (incomplete):  0
CYCLE:   3438000052 WDMA bytes sent:          0
CYCLE:   3438000052 Utilization ex q:  0
CYCLE:   3438000052 Utilization ex q (incomplete):  0
CYCLE:   3438000052 Utilization st q (incomplete):  0
CYCLE:   3438000052 Utilization ld q (incomplete):  0
CYCLE:   3438000052 WDMA total latency:          0
CYCLE:   3438000052 Utilization ex q:  0
CYCLE:   3438000052 Utilization:  0
CYCLE:   3438000052 Utilization ex q (incomplete):  0
CYCLE:   3438500052 RDMA bytes rec:          0
CYCLE:   3438500052 RDMA total latency:          0
CYCLE:   3438500052 WDMA bytes sent:          0
CYCLE:   3438500052 WDMA total latency:          0
CYCLE:   3439000052 RDMA bytes rec:          0
CYCLE:   3439000052 RDMA total latency:          0
CYCLE:   3439000052 WDMA bytes sent:          0
CYCLE:   3439000052 WDMA total latency:          0
CYCLE:   3439500052 RDMA bytes rec:          0
CYCLE:   3439500052 RDMA total latency:          0
CYCLE:   3439500052 WDMA bytes sent:          0
CYCLE:   3439500052 WDMA total latency:          0
CYCLE:   3440000052 Utilization ld q (incomplete):  0
CYCLE:   3440000052 RDMA bytes rec:          0
CYCLE:   3440000052 Utilization st q:  0
CYCLE:   3440000052 Utilization ld q:  0
CYCLE:   3440000052 Utilization:  0
CYCLE:   3440000052 Utilization ld q:  0
CYCLE:   3440000052 Utilization st q:  0
CYCLE:   3440000052 RDMA total latency:          0
CYCLE:   3440000052 Utilization st q (incomplete):  0
CYCLE:   3440000052 WDMA bytes sent:          0
CYCLE:   3440000052 Utilization ex q:  0
CYCLE:   3440000052 Utilization ex q (incomplete):  0
CYCLE:   3440000052 Utilization st q (incomplete):  0
CYCLE:   3440000052 Utilization ld q (incomplete):  0
CYCLE:   3440000052 WDMA total latency:          0
CYCLE:   3440000052 Utilization ex q:  0
CYCLE:   3440000052 Utilization:  0
CYCLE:   3440000052 Utilization ex q (incomplete):  0
CYCLE:   3440500052 RDMA bytes rec:          0
CYCLE:   3440500052 RDMA total latency:          0
CYCLE:   3440500052 WDMA bytes sent:          0
CYCLE:   3440500052 WDMA total latency:          0
CYCLE:   3441000052 RDMA bytes rec:          0
CYCLE:   3441000052 RDMA total latency:          0
CYCLE:   3441000052 WDMA bytes sent:          0
CYCLE:   3441000052 WDMA total latency:          0
CYCLE:   3441500052 RDMA bytes rec:          0
CYCLE:   3441500052 RDMA total latency:          0
CYCLE:   3441500052 WDMA bytes sent:          0
CYCLE:   3441500052 WDMA total latency:          0
CYCLE:   3442000052 Utilization ld q (incomplete):  0
CYCLE:   3442000052 RDMA bytes rec:          0
CYCLE:   3442000052 Utilization st q:  0
CYCLE:   3442000052 Utilization ld q:  0
CYCLE:   3442000052 Utilization:  0
CYCLE:   3442000052 Utilization ld q:  0
CYCLE:   3442000052 Utilization st q:  0
CYCLE:   3442000052 RDMA total latency:          0
CYCLE:   3442000052 Utilization st q (incomplete):  0
CYCLE:   3442000052 WDMA bytes sent:          0
CYCLE:   3442000052 Utilization ex q:  0
CYCLE:   3442000052 Utilization ex q (incomplete):  0
CYCLE:   3442000052 Utilization st q (incomplete):  0
CYCLE:   3442000052 Utilization ld q (incomplete):  0
CYCLE:   3442000052 WDMA total latency:          0
CYCLE:   3442000052 Utilization ex q:  0
CYCLE:   3442000052 Utilization:  0
CYCLE:   3442000052 Utilization ex q (incomplete):  0
CYCLE:   3442500052 RDMA bytes rec:          0
CYCLE:   3442500052 RDMA total latency:          0
CYCLE:   3442500052 WDMA bytes sent:          0
CYCLE:   3442500052 WDMA total latency:          0
CYCLE:   3443000052 RDMA bytes rec:          0
CYCLE:   3443000052 RDMA total latency:          0
CYCLE:   3443000052 WDMA bytes sent:          0
CYCLE:   3443000052 WDMA total latency:          0
CYCLE:   3443500052 RDMA bytes rec:          0
CYCLE:   3443500052 RDMA total latency:          0
CYCLE:   3443500052 WDMA bytes sent:          0
CYCLE:   3443500052 WDMA total latency:          0
CYCLE:   3444000052 Utilization ld q (incomplete):  0
CYCLE:   3444000052 RDMA bytes rec:          0
CYCLE:   3444000052 Utilization st q:  0
CYCLE:   3444000052 Utilization ld q:  0
CYCLE:   3444000052 Utilization:  0
CYCLE:   3444000052 Utilization ld q:  0
CYCLE:   3444000052 Utilization st q:  0
CYCLE:   3444000052 RDMA total latency:          0
CYCLE:   3444000052 Utilization st q (incomplete):  0
CYCLE:   3444000052 WDMA bytes sent:          0
CYCLE:   3444000052 Utilization ex q:  0
CYCLE:   3444000052 Utilization ex q (incomplete):  0
CYCLE:   3444000052 Utilization st q (incomplete):  0
CYCLE:   3444000052 Utilization ld q (incomplete):  0
CYCLE:   3444000052 WDMA total latency:          0
CYCLE:   3444000052 Utilization ex q:  0
CYCLE:   3444000052 Utilization:  0
CYCLE:   3444000052 Utilization ex q (incomplete):  0
CYCLE:   3444500052 RDMA bytes rec:          0
CYCLE:   3444500052 RDMA total latency:          0
CYCLE:   3444500052 WDMA bytes sent:          0
CYCLE:   3444500052 WDMA total latency:          0
CYCLE:   3445000052 RDMA bytes rec:          0
CYCLE:   3445000052 RDMA total latency:          0
CYCLE:   3445000052 WDMA bytes sent:          0
CYCLE:   3445000052 WDMA total latency:          0
CYCLE:   3445500052 RDMA bytes rec:          0
CYCLE:   3445500052 RDMA total latency:          0
CYCLE:   3445500052 WDMA bytes sent:          0
CYCLE:   3445500052 WDMA total latency:          0
CYCLE:   3446000052 Utilization ld q (incomplete):  0
CYCLE:   3446000052 RDMA bytes rec:          0
CYCLE:   3446000052 Utilization st q:  0
CYCLE:   3446000052 Utilization ld q:  0
CYCLE:   3446000052 Utilization:  0
CYCLE:   3446000052 Utilization ld q:  0
CYCLE:   3446000052 Utilization st q:  0
CYCLE:   3446000052 RDMA total latency:          0
CYCLE:   3446000052 Utilization st q (incomplete):  0
CYCLE:   3446000052 WDMA bytes sent:          0
CYCLE:   3446000052 Utilization ex q:  0
CYCLE:   3446000052 Utilization ex q (incomplete):  0
CYCLE:   3446000052 Utilization st q (incomplete):  0
CYCLE:   3446000052 Utilization ld q (incomplete):  0
CYCLE:   3446000052 WDMA total latency:          0
CYCLE:   3446000052 Utilization ex q:  0
CYCLE:   3446000052 Utilization:  0
CYCLE:   3446000052 Utilization ex q (incomplete):  0
CYCLE:   3446500052 RDMA bytes rec:          0
CYCLE:   3446500052 RDMA total latency:          0
CYCLE:   3446500052 WDMA bytes sent:          0
CYCLE:   3446500052 WDMA total latency:          0
CYCLE:   3447000052 RDMA bytes rec:          0
CYCLE:   3447000052 RDMA total latency:          0
CYCLE:   3447000052 WDMA bytes sent:          0
CYCLE:   3447000052 WDMA total latency:          0
CYCLE:   3447500052 RDMA bytes rec:          0
CYCLE:   3447500052 RDMA total latency:          0
CYCLE:   3447500052 WDMA bytes sent:          0
CYCLE:   3447500052 WDMA total latency:          0
CYCLE:   3448000052 Utilization ld q (incomplete):  0
CYCLE:   3448000052 RDMA bytes rec:          0
CYCLE:   3448000052 Utilization st q:  0
CYCLE:   3448000052 Utilization ld q:  0
CYCLE:   3448000052 Utilization:  0
CYCLE:   3448000052 Utilization ld q:  0
CYCLE:   3448000052 Utilization st q:  0
CYCLE:   3448000052 RDMA total latency:          0
CYCLE:   3448000052 Utilization st q (incomplete):  0
CYCLE:   3448000052 WDMA bytes sent:          0
CYCLE:   3448000052 Utilization ex q:  0
CYCLE:   3448000052 Utilization ex q (incomplete):  0
CYCLE:   3448000052 Utilization st q (incomplete):  0
CYCLE:   3448000052 Utilization ld q (incomplete):  0
CYCLE:   3448000052 WDMA total latency:          0
CYCLE:   3448000052 Utilization ex q:  0
CYCLE:   3448000052 Utilization:  0
CYCLE:   3448000052 Utilization ex q (incomplete):  0
CYCLE:   3448500052 RDMA bytes rec:          0
CYCLE:   3448500052 RDMA total latency:          0
CYCLE:   3448500052 WDMA bytes sent:          0
CYCLE:   3448500052 WDMA total latency:          0
CYCLE:   3449000052 RDMA bytes rec:          0
CYCLE:   3449000052 RDMA total latency:          0
CYCLE:   3449000052 WDMA bytes sent:          0
CYCLE:   3449000052 WDMA total latency:          0
CYCLE:   3449500052 RDMA bytes rec:          0
CYCLE:   3449500052 RDMA total latency:          0
CYCLE:   3449500052 WDMA bytes sent:          0
CYCLE:   3449500052 WDMA total latency:          0
CYCLE:   3450000052 Utilization ld q (incomplete):  0
CYCLE:   3450000052 RDMA bytes rec:          0
CYCLE:   3450000052 Utilization st q:  0
CYCLE:   3450000052 Utilization ld q:  0
CYCLE:   3450000052 Utilization:  0
CYCLE:   3450000052 Utilization ld q:  0
CYCLE:   3450000052 Utilization st q:  0
CYCLE:   3450000052 RDMA total latency:          0
CYCLE:   3450000052 Utilization st q (incomplete):  0
CYCLE:   3450000052 WDMA bytes sent:          0
CYCLE:   3450000052 Utilization ex q:  0
CYCLE:   3450000052 Utilization ex q (incomplete):  0
CYCLE:   3450000052 Utilization st q (incomplete):  0
CYCLE:   3450000052 Utilization ld q (incomplete):  0
CYCLE:   3450000052 WDMA total latency:          0
CYCLE:   3450000052 Utilization ex q:  0
CYCLE:   3450000052 Utilization:  0
CYCLE:   3450000052 Utilization ex q (incomplete):  0
CYCLE:   3450500052 RDMA bytes rec:          0
CYCLE:   3450500052 RDMA total latency:          0
CYCLE:   3450500052 WDMA bytes sent:          0
CYCLE:   3450500052 WDMA total latency:          0
CYCLE:   3451000052 RDMA bytes rec:          0
CYCLE:   3451000052 RDMA total latency:          0
CYCLE:   3451000052 WDMA bytes sent:          0
CYCLE:   3451000052 WDMA total latency:          0
CYCLE:   3451500052 RDMA bytes rec:          0
CYCLE:   3451500052 RDMA total latency:          0
CYCLE:   3451500052 WDMA bytes sent:          0
CYCLE:   3451500052 WDMA total latency:          0
CYCLE:   3452000052 Utilization ld q (incomplete):  0
CYCLE:   3452000052 RDMA bytes rec:          0
CYCLE:   3452000052 Utilization st q:  0
CYCLE:   3452000052 Utilization ld q:  0
CYCLE:   3452000052 Utilization:  0
CYCLE:   3452000052 Utilization ld q:  0
CYCLE:   3452000052 Utilization st q:  0
CYCLE:   3452000052 RDMA total latency:          0
CYCLE:   3452000052 Utilization st q (incomplete):  0
CYCLE:   3452000052 WDMA bytes sent:          0
CYCLE:   3452000052 Utilization ex q:  0
CYCLE:   3452000052 Utilization ex q (incomplete):  0
CYCLE:   3452000052 Utilization st q (incomplete):  0
CYCLE:   3452000052 Utilization ld q (incomplete):  0
CYCLE:   3452000052 WDMA total latency:          0
CYCLE:   3452000052 Utilization ex q:  0
CYCLE:   3452000052 Utilization:  0
CYCLE:   3452000052 Utilization ex q (incomplete):  0
CYCLE:   3452500052 RDMA bytes rec:          0
CYCLE:   3452500052 RDMA total latency:          0
CYCLE:   3452500052 WDMA bytes sent:          0
CYCLE:   3452500052 WDMA total latency:          0
CYCLE:   3453000052 RDMA bytes rec:          0
CYCLE:   3453000052 RDMA total latency:          0
CYCLE:   3453000052 WDMA bytes sent:          0
CYCLE:   3453000052 WDMA total latency:          0
CYCLE:   3453500052 RDMA bytes rec:          0
CYCLE:   3453500052 RDMA total latency:          0
CYCLE:   3453500052 WDMA bytes sent:          0
CYCLE:   3453500052 WDMA total latency:          0
CYCLE:   3454000052 Utilization ld q (incomplete):  0
CYCLE:   3454000052 RDMA bytes rec:          0
CYCLE:   3454000052 Utilization st q:  0
CYCLE:   3454000052 Utilization ld q:  0
CYCLE:   3454000052 Utilization:  0
CYCLE:   3454000052 Utilization ld q:  0
CYCLE:   3454000052 Utilization st q:  0
CYCLE:   3454000052 RDMA total latency:          0
CYCLE:   3454000052 Utilization st q (incomplete):  0
CYCLE:   3454000052 WDMA bytes sent:          0
CYCLE:   3454000052 Utilization ex q:  0
CYCLE:   3454000052 Utilization ex q (incomplete):  0
CYCLE:   3454000052 Utilization st q (incomplete):  0
CYCLE:   3454000052 Utilization ld q (incomplete):  0
CYCLE:   3454000052 WDMA total latency:          0
CYCLE:   3454000052 Utilization ex q:  0
CYCLE:   3454000052 Utilization:  0
CYCLE:   3454000052 Utilization ex q (incomplete):  0
CYCLE:   3454500052 RDMA bytes rec:          0
CYCLE:   3454500052 RDMA total latency:          0
CYCLE:   3454500052 WDMA bytes sent:          0
CYCLE:   3454500052 WDMA total latency:          0
CYCLE:   3455000052 RDMA bytes rec:          0
CYCLE:   3455000052 RDMA total latency:          0
CYCLE:   3455000052 WDMA bytes sent:          0
CYCLE:   3455000052 WDMA total latency:          0
CYCLE:   3455500052 RDMA bytes rec:          0
CYCLE:   3455500052 RDMA total latency:          0
CYCLE:   3455500052 WDMA bytes sent:          0
CYCLE:   3455500052 WDMA total latency:          0
CYCLE:   3456000052 Utilization ld q (incomplete):  0
CYCLE:   3456000052 RDMA bytes rec:          0
CYCLE:   3456000052 Utilization st q:  0
CYCLE:   3456000052 Utilization ld q:  0
CYCLE:   3456000052 Utilization:  0
CYCLE:   3456000052 Utilization ld q:  0
CYCLE:   3456000052 Utilization st q:  0
CYCLE:   3456000052 RDMA total latency:          0
CYCLE:   3456000052 Utilization st q (incomplete):  0
CYCLE:   3456000052 WDMA bytes sent:          0
CYCLE:   3456000052 Utilization ex q:  0
CYCLE:   3456000052 Utilization ex q (incomplete):  0
CYCLE:   3456000052 Utilization st q (incomplete):  0
CYCLE:   3456000052 Utilization ld q (incomplete):  0
CYCLE:   3456000052 WDMA total latency:          0
CYCLE:   3456000052 Utilization ex q:  0
CYCLE:   3456000052 Utilization:  0
CYCLE:   3456000052 Utilization ex q (incomplete):  0
CYCLE:   3456500052 RDMA bytes rec:          0
CYCLE:   3456500052 RDMA total latency:          0
CYCLE:   3456500052 WDMA bytes sent:          0
CYCLE:   3456500052 WDMA total latency:          0
CYCLE:   3457000052 RDMA bytes rec:          0
CYCLE:   3457000052 RDMA total latency:          0
CYCLE:   3457000052 WDMA bytes sent:          0
CYCLE:   3457000052 WDMA total latency:          0
CYCLE:   3457500052 RDMA bytes rec:          0
CYCLE:   3457500052 RDMA total latency:          0
CYCLE:   3457500052 WDMA bytes sent:          0
CYCLE:   3457500052 WDMA total latency:          0
CYCLE:   3458000052 Utilization ld q (incomplete):  0
CYCLE:   3458000052 RDMA bytes rec:          0
CYCLE:   3458000052 Utilization st q:  0
CYCLE:   3458000052 Utilization ld q:  0
CYCLE:   3458000052 Utilization:  0
CYCLE:   3458000052 Utilization ld q:  0
CYCLE:   3458000052 Utilization st q:  0
CYCLE:   3458000052 RDMA total latency:          0
CYCLE:   3458000052 Utilization st q (incomplete):  0
CYCLE:   3458000052 WDMA bytes sent:          0
CYCLE:   3458000052 Utilization ex q:  0
CYCLE:   3458000052 Utilization ex q (incomplete):  0
CYCLE:   3458000052 Utilization st q (incomplete):  0
CYCLE:   3458000052 Utilization ld q (incomplete):  0
CYCLE:   3458000052 WDMA total latency:          0
CYCLE:   3458000052 Utilization ex q:  0
CYCLE:   3458000052 Utilization:  0
CYCLE:   3458000052 Utilization ex q (incomplete):  0
CYCLE:   3458500052 RDMA bytes rec:          0
CYCLE:   3458500052 RDMA total latency:          0
CYCLE:   3458500052 WDMA bytes sent:          0
CYCLE:   3458500052 WDMA total latency:          0
CYCLE:   3459000052 RDMA bytes rec:          0
CYCLE:   3459000052 RDMA total latency:          0
CYCLE:   3459000052 WDMA bytes sent:          0
CYCLE:   3459000052 WDMA total latency:          0
CYCLE:   3459500052 RDMA bytes rec:          0
CYCLE:   3459500052 RDMA total latency:          0
CYCLE:   3459500052 WDMA bytes sent:          0
CYCLE:   3459500052 WDMA total latency:          0
CYCLE:   3460000052 Utilization ld q (incomplete):  0
CYCLE:   3460000052 RDMA bytes rec:          0
CYCLE:   3460000052 Utilization st q:  0
CYCLE:   3460000052 Utilization ld q:  0
CYCLE:   3460000052 Utilization:  0
CYCLE:   3460000052 Utilization ld q:  0
CYCLE:   3460000052 Utilization st q:  0
CYCLE:   3460000052 RDMA total latency:          0
CYCLE:   3460000052 Utilization st q (incomplete):  0
CYCLE:   3460000052 WDMA bytes sent:          0
CYCLE:   3460000052 Utilization ex q:  0
CYCLE:   3460000052 Utilization ex q (incomplete):  0
CYCLE:   3460000052 Utilization st q (incomplete):  0
CYCLE:   3460000052 Utilization ld q (incomplete):  0
CYCLE:   3460000052 WDMA total latency:          0
CYCLE:   3460000052 Utilization ex q:  0
CYCLE:   3460000052 Utilization:  0
CYCLE:   3460000052 Utilization ex q (incomplete):  0
CYCLE:   3460500052 RDMA bytes rec:          0
CYCLE:   3460500052 RDMA total latency:          0
CYCLE:   3460500052 WDMA bytes sent:          0
CYCLE:   3460500052 WDMA total latency:          0
CYCLE:   3461000052 RDMA bytes rec:          0
CYCLE:   3461000052 RDMA total latency:          0
CYCLE:   3461000052 WDMA bytes sent:          0
CYCLE:   3461000052 WDMA total latency:          0
CYCLE:   3461500052 RDMA bytes rec:          0
CYCLE:   3461500052 RDMA total latency:          0
CYCLE:   3461500052 WDMA bytes sent:          0
CYCLE:   3461500052 WDMA total latency:          0
CYCLE:   3462000052 Utilization ld q (incomplete):  0
CYCLE:   3462000052 RDMA bytes rec:          0
CYCLE:   3462000052 Utilization st q:  0
CYCLE:   3462000052 Utilization ld q:  0
CYCLE:   3462000052 Utilization:  0
CYCLE:   3462000052 Utilization ld q:  0
CYCLE:   3462000052 Utilization st q:  0
CYCLE:   3462000052 RDMA total latency:          0
CYCLE:   3462000052 Utilization st q (incomplete):  0
CYCLE:   3462000052 WDMA bytes sent:          0
CYCLE:   3462000052 Utilization ex q:  0
CYCLE:   3462000052 Utilization ex q (incomplete):  0
CYCLE:   3462000052 Utilization st q (incomplete):  0
CYCLE:   3462000052 Utilization ld q (incomplete):  0
CYCLE:   3462000052 WDMA total latency:          0
CYCLE:   3462000052 Utilization ex q:  0
CYCLE:   3462000052 Utilization:  0
CYCLE:   3462000052 Utilization ex q (incomplete):  0
CYCLE:   3462500052 RDMA bytes rec:          0
CYCLE:   3462500052 RDMA total latency:          0
CYCLE:   3462500052 WDMA bytes sent:          0
CYCLE:   3462500052 WDMA total latency:          0
CYCLE:   3463000052 RDMA bytes rec:          0
CYCLE:   3463000052 RDMA total latency:          0
CYCLE:   3463000052 WDMA bytes sent:          0
CYCLE:   3463000052 WDMA total latency:          0
CYCLE:   3463500052 RDMA bytes rec:          0
CYCLE:   3463500052 RDMA total latency:          0
CYCLE:   3463500052 WDMA bytes sent:          0
CYCLE:   3463500052 WDMA total latency:          0
CYCLE:   3464000052 Utilization ld q (incomplete):  0
CYCLE:   3464000052 RDMA bytes rec:          0
CYCLE:   3464000052 Utilization st q:  0
CYCLE:   3464000052 Utilization ld q:  0
CYCLE:   3464000052 Utilization:  0
CYCLE:   3464000052 Utilization ld q:  0
CYCLE:   3464000052 Utilization st q:  0
CYCLE:   3464000052 RDMA total latency:          0
CYCLE:   3464000052 Utilization st q (incomplete):  0
CYCLE:   3464000052 WDMA bytes sent:          0
CYCLE:   3464000052 Utilization ex q:  0
CYCLE:   3464000052 Utilization ex q (incomplete):  0
CYCLE:   3464000052 Utilization st q (incomplete):  0
CYCLE:   3464000052 Utilization ld q (incomplete):  0
CYCLE:   3464000052 WDMA total latency:          0
CYCLE:   3464000052 Utilization ex q:  0
CYCLE:   3464000052 Utilization:  0
CYCLE:   3464000052 Utilization ex q (incomplete):  0
CYCLE:   3464500052 RDMA bytes rec:          0
CYCLE:   3464500052 RDMA total latency:          0
CYCLE:   3464500052 WDMA bytes sent:          0
CYCLE:   3464500052 WDMA total latency:          0
CYCLE:   3465000052 RDMA bytes rec:          0
CYCLE:   3465000052 RDMA total latency:          0
CYCLE:   3465000052 WDMA bytes sent:          0
CYCLE:   3465000052 WDMA total latency:          0
CYCLE:   3465500052 RDMA bytes rec:          0
CYCLE:   3465500052 RDMA total latency:          0
CYCLE:   3465500052 WDMA bytes sent:          0
CYCLE:   3465500052 WDMA total latency:          0
CYCLE:   3466000052 Utilization ld q (incomplete):  0
CYCLE:   3466000052 RDMA bytes rec:          0
CYCLE:   3466000052 Utilization st q:  0
CYCLE:   3466000052 Utilization ld q:  0
CYCLE:   3466000052 Utilization:  0
CYCLE:   3466000052 Utilization ld q:  0
CYCLE:   3466000052 Utilization st q:  0
CYCLE:   3466000052 RDMA total latency:          0
CYCLE:   3466000052 Utilization st q (incomplete):  0
CYCLE:   3466000052 WDMA bytes sent:          0
CYCLE:   3466000052 Utilization ex q:  0
CYCLE:   3466000052 Utilization ex q (incomplete):  0
CYCLE:   3466000052 Utilization st q (incomplete):  0
CYCLE:   3466000052 Utilization ld q (incomplete):  0
CYCLE:   3466000052 WDMA total latency:          0
CYCLE:   3466000052 Utilization ex q:  0
CYCLE:   3466000052 Utilization:  0
CYCLE:   3466000052 Utilization ex q (incomplete):  0
CYCLE:   3466500052 RDMA bytes rec:          0
CYCLE:   3466500052 RDMA total latency:          0
CYCLE:   3466500052 WDMA bytes sent:          0
CYCLE:   3466500052 WDMA total latency:          0
CYCLE:   3467000052 RDMA bytes rec:          0
CYCLE:   3467000052 RDMA total latency:          0
CYCLE:   3467000052 WDMA bytes sent:          0
CYCLE:   3467000052 WDMA total latency:          0
CYCLE:   3467500052 RDMA bytes rec:          0
CYCLE:   3467500052 RDMA total latency:          0
CYCLE:   3467500052 WDMA bytes sent:          0
CYCLE:   3467500052 WDMA total latency:          0
CYCLE:   3468000052 Utilization ld q (incomplete):  0
CYCLE:   3468000052 RDMA bytes rec:          0
CYCLE:   3468000052 Utilization st q:  0
CYCLE:   3468000052 Utilization ld q:  0
CYCLE:   3468000052 Utilization:  0
CYCLE:   3468000052 Utilization ld q:  0
CYCLE:   3468000052 Utilization st q:  0
CYCLE:   3468000052 RDMA total latency:          0
CYCLE:   3468000052 Utilization st q (incomplete):  0
CYCLE:   3468000052 WDMA bytes sent:          0
CYCLE:   3468000052 Utilization ex q:  0
CYCLE:   3468000052 Utilization ex q (incomplete):  0
CYCLE:   3468000052 Utilization st q (incomplete):  0
CYCLE:   3468000052 Utilization ld q (incomplete):  0
CYCLE:   3468000052 WDMA total latency:          0
CYCLE:   3468000052 Utilization ex q:  0
CYCLE:   3468000052 Utilization:  0
CYCLE:   3468000052 Utilization ex q (incomplete):  0
CYCLE:   3468500052 RDMA bytes rec:          0
CYCLE:   3468500052 RDMA total latency:          0
CYCLE:   3468500052 WDMA bytes sent:          0
CYCLE:   3468500052 WDMA total latency:          0
CYCLE:   3469000052 RDMA bytes rec:          0
CYCLE:   3469000052 RDMA total latency:          0
CYCLE:   3469000052 WDMA bytes sent:          0
CYCLE:   3469000052 WDMA total latency:          0
CYCLE:   3469500052 RDMA bytes rec:          0
CYCLE:   3469500052 RDMA total latency:          0
CYCLE:   3469500052 WDMA bytes sent:          0
CYCLE:   3469500052 WDMA total latency:          0
CYCLE:   3470000052 Utilization ld q (incomplete):  0
CYCLE:   3470000052 RDMA bytes rec:          0
CYCLE:   3470000052 Utilization st q:  0
CYCLE:   3470000052 Utilization ld q:  0
CYCLE:   3470000052 Utilization:  0
CYCLE:   3470000052 Utilization ld q:  0
CYCLE:   3470000052 Utilization st q:  0
CYCLE:   3470000052 RDMA total latency:          0
CYCLE:   3470000052 Utilization st q (incomplete):  0
CYCLE:   3470000052 WDMA bytes sent:          0
CYCLE:   3470000052 Utilization ex q:  0
CYCLE:   3470000052 Utilization ex q (incomplete):  0
CYCLE:   3470000052 Utilization st q (incomplete):  0
CYCLE:   3470000052 Utilization ld q (incomplete):  0
CYCLE:   3470000052 WDMA total latency:          0
CYCLE:   3470000052 Utilization ex q:  0
CYCLE:   3470000052 Utilization:  0
CYCLE:   3470000052 Utilization ex q (incomplete):  0
CYCLE:   3470500052 RDMA bytes rec:          0
CYCLE:   3470500052 RDMA total latency:          0
CYCLE:   3470500052 WDMA bytes sent:          0
CYCLE:   3470500052 WDMA total latency:          0
CYCLE:   3471000052 RDMA bytes rec:          0
CYCLE:   3471000052 RDMA total latency:          0
CYCLE:   3471000052 WDMA bytes sent:          0
CYCLE:   3471000052 WDMA total latency:          0
CYCLE:   3471500052 RDMA bytes rec:          0
CYCLE:   3471500052 RDMA total latency:          0
CYCLE:   3471500052 WDMA bytes sent:          0
CYCLE:   3471500052 WDMA total latency:          0
CYCLE:   3472000052 Utilization ld q (incomplete):  0
CYCLE:   3472000052 RDMA bytes rec:          0
CYCLE:   3472000052 Utilization st q:  0
CYCLE:   3472000052 Utilization ld q:  0
CYCLE:   3472000052 Utilization:  0
CYCLE:   3472000052 Utilization ld q:  0
CYCLE:   3472000052 Utilization st q:  0
CYCLE:   3472000052 RDMA total latency:          0
CYCLE:   3472000052 Utilization st q (incomplete):  0
CYCLE:   3472000052 WDMA bytes sent:          0
CYCLE:   3472000052 Utilization ex q:  0
CYCLE:   3472000052 Utilization ex q (incomplete):  0
CYCLE:   3472000052 Utilization st q (incomplete):  0
CYCLE:   3472000052 Utilization ld q (incomplete):  0
CYCLE:   3472000052 WDMA total latency:          0
CYCLE:   3472000052 Utilization ex q:  0
CYCLE:   3472000052 Utilization:  0
CYCLE:   3472000052 Utilization ex q (incomplete):  0
CYCLE:   3472500052 RDMA bytes rec:          0
CYCLE:   3472500052 RDMA total latency:          0
CYCLE:   3472500052 WDMA bytes sent:          0
CYCLE:   3472500052 WDMA total latency:          0
CYCLE:   3473000052 RDMA bytes rec:          0
CYCLE:   3473000052 RDMA total latency:          0
CYCLE:   3473000052 WDMA bytes sent:          0
CYCLE:   3473000052 WDMA total latency:          0
CYCLE:   3473500052 RDMA bytes rec:          0
CYCLE:   3473500052 RDMA total latency:          0
CYCLE:   3473500052 WDMA bytes sent:          0
CYCLE:   3473500052 WDMA total latency:          0
CYCLE:   3474000052 Utilization ld q (incomplete):  0
CYCLE:   3474000052 RDMA bytes rec:          0
CYCLE:   3474000052 Utilization st q:  0
CYCLE:   3474000052 Utilization ld q:  0
CYCLE:   3474000052 Utilization:  0
CYCLE:   3474000052 Utilization ld q:  0
CYCLE:   3474000052 Utilization st q:  0
CYCLE:   3474000052 RDMA total latency:          0
CYCLE:   3474000052 Utilization st q (incomplete):  0
CYCLE:   3474000052 WDMA bytes sent:          0
CYCLE:   3474000052 Utilization ex q:  0
CYCLE:   3474000052 Utilization ex q (incomplete):  0
CYCLE:   3474000052 Utilization st q (incomplete):  0
CYCLE:   3474000052 Utilization ld q (incomplete):  0
CYCLE:   3474000052 WDMA total latency:          0
CYCLE:   3474000052 Utilization ex q:  0
CYCLE:   3474000052 Utilization:  0
CYCLE:   3474000052 Utilization ex q (incomplete):  0
CYCLE:   3474500052 RDMA bytes rec:          0
CYCLE:   3474500052 RDMA total latency:          0
CYCLE:   3474500052 WDMA bytes sent:          0
CYCLE:   3474500052 WDMA total latency:          0
CYCLE:   3475000052 RDMA bytes rec:          0
CYCLE:   3475000052 RDMA total latency:          0
CYCLE:   3475000052 WDMA bytes sent:          0
CYCLE:   3475000052 WDMA total latency:          0
CYCLE:   3475500052 RDMA bytes rec:          0
CYCLE:   3475500052 RDMA total latency:          0
CYCLE:   3475500052 WDMA bytes sent:          0
CYCLE:   3475500052 WDMA total latency:          0
CYCLE:   3476000052 Utilization ld q (incomplete):  0
CYCLE:   3476000052 RDMA bytes rec:          0
CYCLE:   3476000052 Utilization st q:  0
CYCLE:   3476000052 Utilization ld q:  0
CYCLE:   3476000052 Utilization:  0
CYCLE:   3476000052 Utilization ld q:  0
CYCLE:   3476000052 Utilization st q:  0
CYCLE:   3476000052 RDMA total latency:          0
CYCLE:   3476000052 Utilization st q (incomplete):  0
CYCLE:   3476000052 WDMA bytes sent:          0
CYCLE:   3476000052 Utilization ex q:  0
CYCLE:   3476000052 Utilization ex q (incomplete):  0
CYCLE:   3476000052 Utilization st q (incomplete):  0
CYCLE:   3476000052 Utilization ld q (incomplete):  0
CYCLE:   3476000052 WDMA total latency:          0
CYCLE:   3476000052 Utilization ex q:  0
CYCLE:   3476000052 Utilization:  0
CYCLE:   3476000052 Utilization ex q (incomplete):  0
CYCLE:   3476500052 RDMA bytes rec:          0
CYCLE:   3476500052 RDMA total latency:          0
CYCLE:   3476500052 WDMA bytes sent:          0
CYCLE:   3476500052 WDMA total latency:          0
CYCLE:   3477000052 RDMA bytes rec:          0
CYCLE:   3477000052 RDMA total latency:          0
CYCLE:   3477000052 WDMA bytes sent:          0
CYCLE:   3477000052 WDMA total latency:          0
CYCLE:   3477500052 RDMA bytes rec:          0
CYCLE:   3477500052 RDMA total latency:          0
CYCLE:   3477500052 WDMA bytes sent:          0
CYCLE:   3477500052 WDMA total latency:          0
CYCLE:   3478000052 Utilization ld q (incomplete):  0
CYCLE:   3478000052 RDMA bytes rec:          0
CYCLE:   3478000052 Utilization st q:  0
CYCLE:   3478000052 Utilization ld q:  0
CYCLE:   3478000052 Utilization:  0
CYCLE:   3478000052 Utilization ld q:  0
CYCLE:   3478000052 Utilization st q:  0
CYCLE:   3478000052 RDMA total latency:          0
CYCLE:   3478000052 Utilization st q (incomplete):  0
CYCLE:   3478000052 WDMA bytes sent:          0
CYCLE:   3478000052 Utilization ex q:  0
CYCLE:   3478000052 Utilization ex q (incomplete):  0
CYCLE:   3478000052 Utilization st q (incomplete):  0
CYCLE:   3478000052 Utilization ld q (incomplete):  0
CYCLE:   3478000052 WDMA total latency:          0
CYCLE:   3478000052 Utilization ex q:  0
CYCLE:   3478000052 Utilization:  0
CYCLE:   3478000052 Utilization ex q (incomplete):  0
CYCLE:   3478500052 RDMA bytes rec:          0
CYCLE:   3478500052 RDMA total latency:          0
CYCLE:   3478500052 WDMA bytes sent:          0
CYCLE:   3478500052 WDMA total latency:          0
CYCLE:   3479000052 RDMA bytes rec:          0
CYCLE:   3479000052 RDMA total latency:          0
CYCLE:   3479000052 WDMA bytes sent:          0
CYCLE:   3479000052 WDMA total latency:          0
CYCLE:   3479500052 RDMA bytes rec:          0
CYCLE:   3479500052 RDMA total latency:          0
CYCLE:   3479500052 WDMA bytes sent:          0
CYCLE:   3479500052 WDMA total latency:          0
CYCLE:   3480000052 Utilization ld q (incomplete):  0
CYCLE:   3480000052 RDMA bytes rec:          0
CYCLE:   3480000052 Utilization st q:  0
CYCLE:   3480000052 Utilization ld q:  0
CYCLE:   3480000052 Utilization:  0
CYCLE:   3480000052 Utilization ld q:  0
CYCLE:   3480000052 Utilization st q:  0
CYCLE:   3480000052 RDMA total latency:          0
CYCLE:   3480000052 Utilization st q (incomplete):  0
CYCLE:   3480000052 WDMA bytes sent:          0
CYCLE:   3480000052 Utilization ex q:  0
CYCLE:   3480000052 Utilization ex q (incomplete):  0
CYCLE:   3480000052 Utilization st q (incomplete):  0
CYCLE:   3480000052 Utilization ld q (incomplete):  0
CYCLE:   3480000052 WDMA total latency:          0
CYCLE:   3480000052 Utilization ex q:  0
CYCLE:   3480000052 Utilization:  0
CYCLE:   3480000052 Utilization ex q (incomplete):  0
CYCLE:   3480500052 RDMA bytes rec:          0
CYCLE:   3480500052 RDMA total latency:          0
CYCLE:   3480500052 WDMA bytes sent:          0
CYCLE:   3480500052 WDMA total latency:          0
CYCLE:   3481000052 RDMA bytes rec:          0
CYCLE:   3481000052 RDMA total latency:          0
CYCLE:   3481000052 WDMA bytes sent:          0
CYCLE:   3481000052 WDMA total latency:          0
CYCLE:   3481500052 RDMA bytes rec:          0
CYCLE:   3481500052 RDMA total latency:          0
CYCLE:   3481500052 WDMA bytes sent:          0
CYCLE:   3481500052 WDMA total latency:          0
CYCLE:   3482000052 Utilization ld q (incomplete):  0
CYCLE:   3482000052 RDMA bytes rec:          0
CYCLE:   3482000052 Utilization st q:  0
CYCLE:   3482000052 Utilization ld q:  0
CYCLE:   3482000052 Utilization:  0
CYCLE:   3482000052 Utilization ld q:  0
CYCLE:   3482000052 Utilization st q:  0
CYCLE:   3482000052 RDMA total latency:          0
CYCLE:   3482000052 Utilization st q (incomplete):  0
CYCLE:   3482000052 WDMA bytes sent:          0
CYCLE:   3482000052 Utilization ex q:  0
CYCLE:   3482000052 Utilization ex q (incomplete):  0
CYCLE:   3482000052 Utilization st q (incomplete):  0
CYCLE:   3482000052 Utilization ld q (incomplete):  0
CYCLE:   3482000052 WDMA total latency:          0
CYCLE:   3482000052 Utilization ex q:  0
CYCLE:   3482000052 Utilization:  0
CYCLE:   3482000052 Utilization ex q (incomplete):  0
CYCLE:   3482500052 RDMA bytes rec:          0
CYCLE:   3482500052 RDMA total latency:          0
CYCLE:   3482500052 WDMA bytes sent:          0
CYCLE:   3482500052 WDMA total latency:          0
CYCLE:   3483000052 RDMA bytes rec:          0
CYCLE:   3483000052 RDMA total latency:          0
CYCLE:   3483000052 WDMA bytes sent:          0
CYCLE:   3483000052 WDMA total latency:          0
CYCLE:   3483500052 RDMA bytes rec:          0
CYCLE:   3483500052 RDMA total latency:          0
CYCLE:   3483500052 WDMA bytes sent:          0
CYCLE:   3483500052 WDMA total latency:          0
CYCLE:   3484000052 Utilization ld q (incomplete):  0
CYCLE:   3484000052 RDMA bytes rec:          0
CYCLE:   3484000052 Utilization st q:  0
CYCLE:   3484000052 Utilization ld q:  0
CYCLE:   3484000052 Utilization:  0
CYCLE:   3484000052 Utilization ld q:  0
CYCLE:   3484000052 Utilization st q:  0
CYCLE:   3484000052 RDMA total latency:          0
CYCLE:   3484000052 Utilization st q (incomplete):  0
CYCLE:   3484000052 WDMA bytes sent:          0
CYCLE:   3484000052 Utilization ex q:  0
CYCLE:   3484000052 Utilization ex q (incomplete):  0
CYCLE:   3484000052 Utilization st q (incomplete):  0
CYCLE:   3484000052 Utilization ld q (incomplete):  0
CYCLE:   3484000052 WDMA total latency:          0
CYCLE:   3484000052 Utilization ex q:  0
CYCLE:   3484000052 Utilization:  0
CYCLE:   3484000052 Utilization ex q (incomplete):  0
CYCLE:   3484500052 RDMA bytes rec:          0
CYCLE:   3484500052 RDMA total latency:          0
CYCLE:   3484500052 WDMA bytes sent:          0
CYCLE:   3484500052 WDMA total latency:          0
CYCLE:   3485000052 RDMA bytes rec:          0
CYCLE:   3485000052 RDMA total latency:          0
CYCLE:   3485000052 WDMA bytes sent:          0
CYCLE:   3485000052 WDMA total latency:          0
CYCLE:   3485500052 RDMA bytes rec:          0
CYCLE:   3485500052 RDMA total latency:          0
CYCLE:   3485500052 WDMA bytes sent:          0
CYCLE:   3485500052 WDMA total latency:          0
CYCLE:   3486000052 Utilization ld q (incomplete):  0
CYCLE:   3486000052 RDMA bytes rec:          0
CYCLE:   3486000052 Utilization st q:  0
CYCLE:   3486000052 Utilization ld q:  0
CYCLE:   3486000052 Utilization:  0
CYCLE:   3486000052 Utilization ld q:  0
CYCLE:   3486000052 Utilization st q:  0
CYCLE:   3486000052 RDMA total latency:          0
CYCLE:   3486000052 Utilization st q (incomplete):  0
CYCLE:   3486000052 WDMA bytes sent:          0
CYCLE:   3486000052 Utilization ex q:  0
CYCLE:   3486000052 Utilization ex q (incomplete):  0
CYCLE:   3486000052 Utilization st q (incomplete):  0
CYCLE:   3486000052 Utilization ld q (incomplete):  0
CYCLE:   3486000052 WDMA total latency:          0
CYCLE:   3486000052 Utilization ex q:  0
CYCLE:   3486000052 Utilization:  0
CYCLE:   3486000052 Utilization ex q (incomplete):  0
CYCLE:   3486500052 RDMA bytes rec:          0
CYCLE:   3486500052 RDMA total latency:          0
CYCLE:   3486500052 WDMA bytes sent:          0
CYCLE:   3486500052 WDMA total latency:          0
CYCLE:   3487000052 RDMA bytes rec:          0
CYCLE:   3487000052 RDMA total latency:          0
CYCLE:   3487000052 WDMA bytes sent:          0
CYCLE:   3487000052 WDMA total latency:          0
CYCLE:   3487500052 RDMA bytes rec:          0
CYCLE:   3487500052 RDMA total latency:          0
CYCLE:   3487500052 WDMA bytes sent:          0
CYCLE:   3487500052 WDMA total latency:          0
CYCLE:   3488000052 Utilization ld q (incomplete):  0
CYCLE:   3488000052 RDMA bytes rec:          0
CYCLE:   3488000052 Utilization st q:  0
CYCLE:   3488000052 Utilization ld q:  0
CYCLE:   3488000052 Utilization:  0
CYCLE:   3488000052 Utilization ld q:  0
CYCLE:   3488000052 Utilization st q:  0
CYCLE:   3488000052 RDMA total latency:          0
CYCLE:   3488000052 Utilization st q (incomplete):  0
CYCLE:   3488000052 WDMA bytes sent:          0
CYCLE:   3488000052 Utilization ex q:  0
CYCLE:   3488000052 Utilization ex q (incomplete):  0
CYCLE:   3488000052 Utilization st q (incomplete):  0
CYCLE:   3488000052 Utilization ld q (incomplete):  0
CYCLE:   3488000052 WDMA total latency:          0
CYCLE:   3488000052 Utilization ex q:  0
CYCLE:   3488000052 Utilization:  0
CYCLE:   3488000052 Utilization ex q (incomplete):  0
CYCLE:   3488500052 RDMA bytes rec:          0
CYCLE:   3488500052 RDMA total latency:          0
CYCLE:   3488500052 WDMA bytes sent:          0
CYCLE:   3488500052 WDMA total latency:          0
CYCLE:   3489000052 RDMA bytes rec:          0
CYCLE:   3489000052 RDMA total latency:          0
CYCLE:   3489000052 WDMA bytes sent:          0
CYCLE:   3489000052 WDMA total latency:          0
CYCLE:   3489500052 RDMA bytes rec:          0
CYCLE:   3489500052 RDMA total latency:          0
CYCLE:   3489500052 WDMA bytes sent:          0
CYCLE:   3489500052 WDMA total latency:          0
CYCLE:   3490000052 Utilization ld q (incomplete):  0
CYCLE:   3490000052 RDMA bytes rec:          0
CYCLE:   3490000052 Utilization st q:  0
CYCLE:   3490000052 Utilization ld q:  0
CYCLE:   3490000052 Utilization:  0
CYCLE:   3490000052 Utilization ld q:  0
CYCLE:   3490000052 Utilization st q:  0
CYCLE:   3490000052 RDMA total latency:          0
CYCLE:   3490000052 Utilization st q (incomplete):  0
CYCLE:   3490000052 WDMA bytes sent:          0
CYCLE:   3490000052 Utilization ex q:  0
CYCLE:   3490000052 Utilization ex q (incomplete):  0
CYCLE:   3490000052 Utilization st q (incomplete):  0
CYCLE:   3490000052 Utilization ld q (incomplete):  0
CYCLE:   3490000052 WDMA total latency:          0
CYCLE:   3490000052 Utilization ex q:  0
CYCLE:   3490000052 Utilization:  0
CYCLE:   3490000052 Utilization ex q (incomplete):  0
CYCLE:   3490500052 RDMA bytes rec:          0
CYCLE:   3490500052 RDMA total latency:          0
CYCLE:   3490500052 WDMA bytes sent:          0
CYCLE:   3490500052 WDMA total latency:          0
CYCLE:   3491000052 RDMA bytes rec:          0
CYCLE:   3491000052 RDMA total latency:          0
CYCLE:   3491000052 WDMA bytes sent:          0
CYCLE:   3491000052 WDMA total latency:          0
CYCLE:   3491500052 RDMA bytes rec:          0
CYCLE:   3491500052 RDMA total latency:          0
CYCLE:   3491500052 WDMA bytes sent:          0
CYCLE:   3491500052 WDMA total latency:          0
CYCLE:   3492000052 Utilization ld q (incomplete):  0
CYCLE:   3492000052 RDMA bytes rec:          0
CYCLE:   3492000052 Utilization st q:  0
CYCLE:   3492000052 Utilization ld q:  0
CYCLE:   3492000052 Utilization:  0
CYCLE:   3492000052 Utilization ld q:  0
CYCLE:   3492000052 Utilization st q:  0
CYCLE:   3492000052 RDMA total latency:          0
CYCLE:   3492000052 Utilization st q (incomplete):  0
CYCLE:   3492000052 WDMA bytes sent:          0
CYCLE:   3492000052 Utilization ex q:  0
CYCLE:   3492000052 Utilization ex q (incomplete):  0
CYCLE:   3492000052 Utilization st q (incomplete):  0
CYCLE:   3492000052 Utilization ld q (incomplete):  0
CYCLE:   3492000052 WDMA total latency:          0
CYCLE:   3492000052 Utilization ex q:  0
CYCLE:   3492000052 Utilization:  0
CYCLE:   3492000052 Utilization ex q (incomplete):  0
CYCLE:   3492500052 RDMA bytes rec:          0
CYCLE:   3492500052 RDMA total latency:          0
CYCLE:   3492500052 WDMA bytes sent:          0
CYCLE:   3492500052 WDMA total latency:          0
CYCLE:   3493000052 RDMA bytes rec:          0
CYCLE:   3493000052 RDMA total latency:          0
CYCLE:   3493000052 WDMA bytes sent:          0
CYCLE:   3493000052 WDMA total latency:          0
CYCLE:   3493500052 RDMA bytes rec:          0
CYCLE:   3493500052 RDMA total latency:          0
CYCLE:   3493500052 WDMA bytes sent:          0
CYCLE:   3493500052 WDMA total latency:          0
CYCLE:   3494000052 Utilization ld q (incomplete):  0
CYCLE:   3494000052 RDMA bytes rec:          0
CYCLE:   3494000052 Utilization st q:  0
CYCLE:   3494000052 Utilization ld q:  0
CYCLE:   3494000052 Utilization:  0
CYCLE:   3494000052 Utilization ld q:  0
CYCLE:   3494000052 Utilization st q:  0
CYCLE:   3494000052 RDMA total latency:          0
CYCLE:   3494000052 Utilization st q (incomplete):  0
CYCLE:   3494000052 WDMA bytes sent:          0
CYCLE:   3494000052 Utilization ex q:  0
CYCLE:   3494000052 Utilization ex q (incomplete):  0
CYCLE:   3494000052 Utilization st q (incomplete):  0
CYCLE:   3494000052 Utilization ld q (incomplete):  0
CYCLE:   3494000052 WDMA total latency:          0
CYCLE:   3494000052 Utilization ex q:  0
CYCLE:   3494000052 Utilization:  0
CYCLE:   3494000052 Utilization ex q (incomplete):  0
CYCLE:   3494500052 RDMA bytes rec:          0
CYCLE:   3494500052 RDMA total latency:          0
CYCLE:   3494500052 WDMA bytes sent:          0
CYCLE:   3494500052 WDMA total latency:          0
CYCLE:   3495000052 RDMA bytes rec:          0
CYCLE:   3495000052 RDMA total latency:          0
CYCLE:   3495000052 WDMA bytes sent:          0
CYCLE:   3495000052 WDMA total latency:          0
CYCLE:   3495500052 RDMA bytes rec:          0
CYCLE:   3495500052 RDMA total latency:          0
CYCLE:   3495500052 WDMA bytes sent:          0
CYCLE:   3495500052 WDMA total latency:          0
CYCLE:   3496000052 Utilization ld q (incomplete):  0
CYCLE:   3496000052 RDMA bytes rec:          0
CYCLE:   3496000052 Utilization st q:  0
CYCLE:   3496000052 Utilization ld q:  0
CYCLE:   3496000052 Utilization:  0
CYCLE:   3496000052 Utilization ld q:  0
CYCLE:   3496000052 Utilization st q:  0
CYCLE:   3496000052 RDMA total latency:          0
CYCLE:   3496000052 Utilization st q (incomplete):  0
CYCLE:   3496000052 WDMA bytes sent:          0
CYCLE:   3496000052 Utilization ex q:  0
CYCLE:   3496000052 Utilization ex q (incomplete):  0
CYCLE:   3496000052 Utilization st q (incomplete):  0
CYCLE:   3496000052 Utilization ld q (incomplete):  0
CYCLE:   3496000052 WDMA total latency:          0
CYCLE:   3496000052 Utilization ex q:  0
CYCLE:   3496000052 Utilization:  0
CYCLE:   3496000052 Utilization ex q (incomplete):  0
CYCLE:   3496500052 RDMA bytes rec:          0
CYCLE:   3496500052 RDMA total latency:          0
CYCLE:   3496500052 WDMA bytes sent:          0
CYCLE:   3496500052 WDMA total latency:          0
CYCLE:   3497000052 RDMA bytes rec:          0
CYCLE:   3497000052 RDMA total latency:          0
CYCLE:   3497000052 WDMA bytes sent:          0
CYCLE:   3497000052 WDMA total latency:          0
CYCLE:   3497500052 RDMA bytes rec:          0
CYCLE:   3497500052 RDMA total latency:          0
CYCLE:   3497500052 WDMA bytes sent:          0
CYCLE:   3497500052 WDMA total latency:          0
CYCLE:   3498000052 Utilization ld q (incomplete):  0
CYCLE:   3498000052 RDMA bytes rec:          0
CYCLE:   3498000052 Utilization st q:  0
CYCLE:   3498000052 Utilization ld q:  0
CYCLE:   3498000052 Utilization:  0
CYCLE:   3498000052 Utilization ld q:  0
CYCLE:   3498000052 Utilization st q:  0
CYCLE:   3498000052 RDMA total latency:          0
CYCLE:   3498000052 Utilization st q (incomplete):  0
CYCLE:   3498000052 WDMA bytes sent:          0
CYCLE:   3498000052 Utilization ex q:  0
CYCLE:   3498000052 Utilization ex q (incomplete):  0
CYCLE:   3498000052 Utilization st q (incomplete):  0
CYCLE:   3498000052 Utilization ld q (incomplete):  0
CYCLE:   3498000052 WDMA total latency:          0
CYCLE:   3498000052 Utilization ex q:  0
CYCLE:   3498000052 Utilization:  0
CYCLE:   3498000052 Utilization ex q (incomplete):  0
CYCLE:   3498500052 RDMA bytes rec:          0
CYCLE:   3498500052 RDMA total latency:          0
CYCLE:   3498500052 WDMA bytes sent:          0
CYCLE:   3498500052 WDMA total latency:          0
CYCLE:   3499000052 RDMA bytes rec:          0
CYCLE:   3499000052 RDMA total latency:          0
CYCLE:   3499000052 WDMA bytes sent:          0
CYCLE:   3499000052 WDMA total latency:          0
CYCLE:   3499500052 RDMA bytes rec:          0
CYCLE:   3499500052 RDMA total latency:          0
CYCLE:   3499500052 WDMA bytes sent:          0
CYCLE:   3499500052 WDMA total latency:          0
CYCLE:   3500000052 Utilization ld q (incomplete):  0
CYCLE:   3500000052 RDMA bytes rec:          0
CYCLE:   3500000052 Utilization st q:  0
CYCLE:   3500000052 Utilization ld q:  0
CYCLE:   3500000052 Utilization:  0
CYCLE:   3500000052 Utilization ld q:  0
CYCLE:   3500000052 Utilization st q:  0
CYCLE:   3500000052 RDMA total latency:          0
CYCLE:   3500000052 Utilization st q (incomplete):  0
CYCLE:   3500000052 WDMA bytes sent:          0
CYCLE:   3500000052 Utilization ex q:  0
CYCLE:   3500000052 Utilization ex q (incomplete):  0
CYCLE:   3500000052 Utilization st q (incomplete):  0
CYCLE:   3500000052 Utilization ld q (incomplete):  0
CYCLE:   3500000052 WDMA total latency:          0
CYCLE:   3500000052 Utilization ex q:  0
CYCLE:   3500000052 Utilization:  0
CYCLE:   3500000052 Utilization ex q (incomplete):  0
CYCLE:   3500500052 RDMA bytes rec:          0
CYCLE:   3500500052 RDMA total latency:          0
CYCLE:   3500500052 WDMA bytes sent:          0
CYCLE:   3500500052 WDMA total latency:          0
CYCLE:   3501000052 RDMA bytes rec:          0
CYCLE:   3501000052 RDMA total latency:          0
CYCLE:   3501000052 WDMA bytes sent:          0
CYCLE:   3501000052 WDMA total latency:          0
CYCLE:   3501500052 RDMA bytes rec:          0
CYCLE:   3501500052 RDMA total latency:          0
CYCLE:   3501500052 WDMA bytes sent:          0
CYCLE:   3501500052 WDMA total latency:          0
CYCLE:   3502000052 Utilization ld q (incomplete):  0
CYCLE:   3502000052 RDMA bytes rec:          0
CYCLE:   3502000052 Utilization st q:  0
CYCLE:   3502000052 Utilization ld q:  0
CYCLE:   3502000052 Utilization:  0
CYCLE:   3502000052 Utilization ld q:  0
CYCLE:   3502000052 Utilization st q:  0
CYCLE:   3502000052 RDMA total latency:          0
CYCLE:   3502000052 Utilization st q (incomplete):  0
CYCLE:   3502000052 WDMA bytes sent:          0
CYCLE:   3502000052 Utilization ex q:  0
CYCLE:   3502000052 Utilization ex q (incomplete):  0
CYCLE:   3502000052 Utilization st q (incomplete):  0
CYCLE:   3502000052 Utilization ld q (incomplete):  0
CYCLE:   3502000052 WDMA total latency:          0
CYCLE:   3502000052 Utilization ex q:  0
CYCLE:   3502000052 Utilization:  0
CYCLE:   3502000052 Utilization ex q (incomplete):  0
CYCLE:   3502500052 RDMA bytes rec:          0
CYCLE:   3502500052 RDMA total latency:          0
CYCLE:   3502500052 WDMA bytes sent:          0
CYCLE:   3502500052 WDMA total latency:          0
CYCLE:   3503000052 RDMA bytes rec:          0
CYCLE:   3503000052 RDMA total latency:          0
CYCLE:   3503000052 WDMA bytes sent:          0
CYCLE:   3503000052 WDMA total latency:          0
CYCLE:   3503500052 RDMA bytes rec:          0
CYCLE:   3503500052 RDMA total latency:          0
CYCLE:   3503500052 WDMA bytes sent:          0
CYCLE:   3503500052 WDMA total latency:          0
CYCLE:   3504000052 Utilization ld q (incomplete):  0
CYCLE:   3504000052 RDMA bytes rec:          0
CYCLE:   3504000052 Utilization st q:  0
CYCLE:   3504000052 Utilization ld q:  0
CYCLE:   3504000052 Utilization:  0
CYCLE:   3504000052 Utilization ld q:  0
CYCLE:   3504000052 Utilization st q:  0
CYCLE:   3504000052 RDMA total latency:          0
CYCLE:   3504000052 Utilization st q (incomplete):  0
CYCLE:   3504000052 WDMA bytes sent:          0
CYCLE:   3504000052 Utilization ex q:  0
CYCLE:   3504000052 Utilization ex q (incomplete):  0
CYCLE:   3504000052 Utilization st q (incomplete):  0
CYCLE:   3504000052 Utilization ld q (incomplete):  0
CYCLE:   3504000052 WDMA total latency:          0
CYCLE:   3504000052 Utilization ex q:  0
CYCLE:   3504000052 Utilization:  0
CYCLE:   3504000052 Utilization ex q (incomplete):  0
CYCLE:   3504500052 RDMA bytes rec:          0
CYCLE:   3504500052 RDMA total latency:          0
CYCLE:   3504500052 WDMA bytes sent:          0
CYCLE:   3504500052 WDMA total latency:          0
CYCLE:   3505000052 RDMA bytes rec:          0
CYCLE:   3505000052 RDMA total latency:          0
CYCLE:   3505000052 WDMA bytes sent:          0
CYCLE:   3505000052 WDMA total latency:          0
CYCLE:   3505500052 RDMA bytes rec:          0
CYCLE:   3505500052 RDMA total latency:          0
CYCLE:   3505500052 WDMA bytes sent:          0
CYCLE:   3505500052 WDMA total latency:          0
CYCLE:   3506000052 Utilization ld q (incomplete):  0
CYCLE:   3506000052 RDMA bytes rec:          0
CYCLE:   3506000052 Utilization st q:  0
CYCLE:   3506000052 Utilization ld q:  0
CYCLE:   3506000052 Utilization:  0
CYCLE:   3506000052 Utilization ld q:  0
CYCLE:   3506000052 Utilization st q:  0
CYCLE:   3506000052 RDMA total latency:          0
CYCLE:   3506000052 Utilization st q (incomplete):  0
CYCLE:   3506000052 WDMA bytes sent:          0
CYCLE:   3506000052 Utilization ex q:  0
CYCLE:   3506000052 Utilization ex q (incomplete):  0
CYCLE:   3506000052 Utilization st q (incomplete):  0
CYCLE:   3506000052 Utilization ld q (incomplete):  0
CYCLE:   3506000052 WDMA total latency:          0
CYCLE:   3506000052 Utilization ex q:  0
CYCLE:   3506000052 Utilization:  0
CYCLE:   3506000052 Utilization ex q (incomplete):  0
CYCLE:   3506500052 RDMA bytes rec:          0
CYCLE:   3506500052 RDMA total latency:          0
CYCLE:   3506500052 WDMA bytes sent:          0
CYCLE:   3506500052 WDMA total latency:          0
CYCLE:   3507000052 RDMA bytes rec:          0
CYCLE:   3507000052 RDMA total latency:          0
CYCLE:   3507000052 WDMA bytes sent:          0
CYCLE:   3507000052 WDMA total latency:          0
CYCLE:   3507500052 RDMA bytes rec:          0
CYCLE:   3507500052 RDMA total latency:          0
CYCLE:   3507500052 WDMA bytes sent:          0
CYCLE:   3507500052 WDMA total latency:          0
CYCLE:   3508000052 Utilization ld q (incomplete):  0
CYCLE:   3508000052 RDMA bytes rec:          0
CYCLE:   3508000052 Utilization st q:  0
CYCLE:   3508000052 Utilization ld q:  0
CYCLE:   3508000052 Utilization:  0
CYCLE:   3508000052 Utilization ld q:  0
CYCLE:   3508000052 Utilization st q:  0
CYCLE:   3508000052 RDMA total latency:          0
CYCLE:   3508000052 Utilization st q (incomplete):  0
CYCLE:   3508000052 WDMA bytes sent:          0
CYCLE:   3508000052 Utilization ex q:  0
CYCLE:   3508000052 Utilization ex q (incomplete):  0
CYCLE:   3508000052 Utilization st q (incomplete):  0
CYCLE:   3508000052 Utilization ld q (incomplete):  0
CYCLE:   3508000052 WDMA total latency:          0
CYCLE:   3508000052 Utilization ex q:  0
CYCLE:   3508000052 Utilization:  0
CYCLE:   3508000052 Utilization ex q (incomplete):  0
CYCLE:   3508500052 RDMA bytes rec:          0
CYCLE:   3508500052 RDMA total latency:          0
CYCLE:   3508500052 WDMA bytes sent:          0
CYCLE:   3508500052 WDMA total latency:          0
CYCLE:   3509000052 RDMA bytes rec:          0
CYCLE:   3509000052 RDMA total latency:          0
CYCLE:   3509000052 WDMA bytes sent:          0
CYCLE:   3509000052 WDMA total latency:          0
CYCLE:   3509500052 RDMA bytes rec:          0
CYCLE:   3509500052 RDMA total latency:          0
CYCLE:   3509500052 WDMA bytes sent:          0
CYCLE:   3509500052 WDMA total latency:          0
CYCLE:   3510000052 Utilization ld q (incomplete):  0
CYCLE:   3510000052 RDMA bytes rec:          0
CYCLE:   3510000052 Utilization st q:  0
CYCLE:   3510000052 Utilization ld q:  0
CYCLE:   3510000052 Utilization:  0
CYCLE:   3510000052 Utilization ld q:  0
CYCLE:   3510000052 Utilization st q:  0
CYCLE:   3510000052 RDMA total latency:          0
CYCLE:   3510000052 Utilization st q (incomplete):  0
CYCLE:   3510000052 WDMA bytes sent:          0
CYCLE:   3510000052 Utilization ex q:  0
CYCLE:   3510000052 Utilization ex q (incomplete):  0
CYCLE:   3510000052 Utilization st q (incomplete):  0
CYCLE:   3510000052 Utilization ld q (incomplete):  0
CYCLE:   3510000052 WDMA total latency:          0
CYCLE:   3510000052 Utilization ex q:  0
CYCLE:   3510000052 Utilization:  0
CYCLE:   3510000052 Utilization ex q (incomplete):  0
CYCLE:   3510500052 RDMA bytes rec:          0
CYCLE:   3510500052 RDMA total latency:          0
CYCLE:   3510500052 WDMA bytes sent:          0
CYCLE:   3510500052 WDMA total latency:          0
CYCLE:   3511000052 RDMA bytes rec:          0
CYCLE:   3511000052 RDMA total latency:          0
CYCLE:   3511000052 WDMA bytes sent:          0
CYCLE:   3511000052 WDMA total latency:          0
CYCLE:   3511500052 RDMA bytes rec:          0
CYCLE:   3511500052 RDMA total latency:          0
CYCLE:   3511500052 WDMA bytes sent:          0
CYCLE:   3511500052 WDMA total latency:          0
CYCLE:   3512000052 Utilization ld q (incomplete):  0
CYCLE:   3512000052 RDMA bytes rec:          0
CYCLE:   3512000052 Utilization st q:  0
CYCLE:   3512000052 Utilization ld q:  0
CYCLE:   3512000052 Utilization:  0
CYCLE:   3512000052 Utilization ld q:  0
CYCLE:   3512000052 Utilization st q:  0
CYCLE:   3512000052 RDMA total latency:          0
CYCLE:   3512000052 Utilization st q (incomplete):  0
CYCLE:   3512000052 WDMA bytes sent:          0
CYCLE:   3512000052 Utilization ex q:  0
CYCLE:   3512000052 Utilization ex q (incomplete):  0
CYCLE:   3512000052 Utilization st q (incomplete):  0
CYCLE:   3512000052 Utilization ld q (incomplete):  0
CYCLE:   3512000052 WDMA total latency:          0
CYCLE:   3512000052 Utilization ex q:  0
CYCLE:   3512000052 Utilization:  0
CYCLE:   3512000052 Utilization ex q (incomplete):  0
CYCLE:   3512500052 RDMA bytes rec:          0
CYCLE:   3512500052 RDMA total latency:          0
CYCLE:   3512500052 WDMA bytes sent:          0
CYCLE:   3512500052 WDMA total latency:          0
CYCLE:   3513000052 RDMA bytes rec:          0
CYCLE:   3513000052 RDMA total latency:          0
CYCLE:   3513000052 WDMA bytes sent:          0
CYCLE:   3513000052 WDMA total latency:          0
CYCLE:   3513500052 RDMA bytes rec:          0
CYCLE:   3513500052 RDMA total latency:          0
CYCLE:   3513500052 WDMA bytes sent:          0
CYCLE:   3513500052 WDMA total latency:          0
CYCLE:   3514000052 Utilization ld q (incomplete):  0
CYCLE:   3514000052 RDMA bytes rec:          0
CYCLE:   3514000052 Utilization st q:  0
CYCLE:   3514000052 Utilization ld q:  0
CYCLE:   3514000052 Utilization:  0
CYCLE:   3514000052 Utilization ld q:  0
CYCLE:   3514000052 Utilization st q:  0
CYCLE:   3514000052 RDMA total latency:          0
CYCLE:   3514000052 Utilization st q (incomplete):  0
CYCLE:   3514000052 WDMA bytes sent:          0
CYCLE:   3514000052 Utilization ex q:  0
CYCLE:   3514000052 Utilization ex q (incomplete):  0
CYCLE:   3514000052 Utilization st q (incomplete):  0
CYCLE:   3514000052 Utilization ld q (incomplete):  0
CYCLE:   3514000052 WDMA total latency:          0
CYCLE:   3514000052 Utilization ex q:  0
CYCLE:   3514000052 Utilization:  0
CYCLE:   3514000052 Utilization ex q (incomplete):  0
CYCLE:   3514500052 RDMA bytes rec:          0
CYCLE:   3514500052 RDMA total latency:          0
CYCLE:   3514500052 WDMA bytes sent:          0
CYCLE:   3514500052 WDMA total latency:          0
CYCLE:   3515000052 RDMA bytes rec:          0
CYCLE:   3515000052 RDMA total latency:          0
CYCLE:   3515000052 WDMA bytes sent:          0
CYCLE:   3515000052 WDMA total latency:          0
CYCLE:   3515500052 RDMA bytes rec:          0
CYCLE:   3515500052 RDMA total latency:          0
CYCLE:   3515500052 WDMA bytes sent:          0
CYCLE:   3515500052 WDMA total latency:          0
CYCLE:   3516000052 Utilization ld q (incomplete):  0
CYCLE:   3516000052 RDMA bytes rec:          0
CYCLE:   3516000052 Utilization st q:  0
CYCLE:   3516000052 Utilization ld q:  0
CYCLE:   3516000052 Utilization:  0
CYCLE:   3516000052 Utilization ld q:  0
CYCLE:   3516000052 Utilization st q:  0
CYCLE:   3516000052 RDMA total latency:          0
CYCLE:   3516000052 Utilization st q (incomplete):  0
CYCLE:   3516000052 WDMA bytes sent:          0
CYCLE:   3516000052 Utilization ex q:  0
CYCLE:   3516000052 Utilization ex q (incomplete):  0
CYCLE:   3516000052 Utilization st q (incomplete):  0
CYCLE:   3516000052 Utilization ld q (incomplete):  0
CYCLE:   3516000052 WDMA total latency:          0
CYCLE:   3516000052 Utilization ex q:  0
CYCLE:   3516000052 Utilization:  0
CYCLE:   3516000052 Utilization ex q (incomplete):  0
CYCLE:   3516500052 RDMA bytes rec:          0
CYCLE:   3516500052 RDMA total latency:          0
CYCLE:   3516500052 WDMA bytes sent:          0
CYCLE:   3516500052 WDMA total latency:          0
CYCLE:   3517000052 RDMA bytes rec:          0
CYCLE:   3517000052 RDMA total latency:          0
CYCLE:   3517000052 WDMA bytes sent:          0
CYCLE:   3517000052 WDMA total latency:          0
CYCLE:   3517500052 RDMA bytes rec:          0
CYCLE:   3517500052 RDMA total latency:          0
CYCLE:   3517500052 WDMA bytes sent:          0
CYCLE:   3517500052 WDMA total latency:          0
CYCLE:   3518000052 Utilization ld q (incomplete):  0
CYCLE:   3518000052 RDMA bytes rec:          0
CYCLE:   3518000052 Utilization st q:  0
CYCLE:   3518000052 Utilization ld q:  0
CYCLE:   3518000052 Utilization:  0
CYCLE:   3518000052 Utilization ld q:  0
CYCLE:   3518000052 Utilization st q:  0
CYCLE:   3518000052 RDMA total latency:          0
CYCLE:   3518000052 Utilization st q (incomplete):  0
CYCLE:   3518000052 WDMA bytes sent:          0
CYCLE:   3518000052 Utilization ex q:  0
CYCLE:   3518000052 Utilization ex q (incomplete):  0
CYCLE:   3518000052 Utilization st q (incomplete):  0
CYCLE:   3518000052 Utilization ld q (incomplete):  0
CYCLE:   3518000052 WDMA total latency:          0
CYCLE:   3518000052 Utilization ex q:  0
CYCLE:   3518000052 Utilization:  0
CYCLE:   3518000052 Utilization ex q (incomplete):  0
CYCLE:   3518500052 RDMA bytes rec:          0
CYCLE:   3518500052 RDMA total latency:          0
CYCLE:   3518500052 WDMA bytes sent:          0
CYCLE:   3518500052 WDMA total latency:          0
CYCLE:   3519000052 RDMA bytes rec:          0
CYCLE:   3519000052 RDMA total latency:          0
CYCLE:   3519000052 WDMA bytes sent:          0
CYCLE:   3519000052 WDMA total latency:          0
CYCLE:   3519500052 RDMA bytes rec:          0
CYCLE:   3519500052 RDMA total latency:          0
CYCLE:   3519500052 WDMA bytes sent:          0
CYCLE:   3519500052 WDMA total latency:          0
CYCLE:   3520000052 Utilization ld q (incomplete):  0
CYCLE:   3520000052 RDMA bytes rec:          0
CYCLE:   3520000052 Utilization st q:  0
CYCLE:   3520000052 Utilization ld q:  0
CYCLE:   3520000052 Utilization:  0
CYCLE:   3520000052 Utilization ld q:  0
CYCLE:   3520000052 Utilization st q:  0
CYCLE:   3520000052 RDMA total latency:          0
CYCLE:   3520000052 Utilization st q (incomplete):  0
CYCLE:   3520000052 WDMA bytes sent:          0
CYCLE:   3520000052 Utilization ex q:  0
CYCLE:   3520000052 Utilization ex q (incomplete):  0
CYCLE:   3520000052 Utilization st q (incomplete):  0
CYCLE:   3520000052 Utilization ld q (incomplete):  0
CYCLE:   3520000052 WDMA total latency:          0
CYCLE:   3520000052 Utilization ex q:  0
CYCLE:   3520000052 Utilization:  0
CYCLE:   3520000052 Utilization ex q (incomplete):  0
CYCLE:   3520500052 RDMA bytes rec:          0
CYCLE:   3520500052 RDMA total latency:          0
CYCLE:   3520500052 WDMA bytes sent:          0
CYCLE:   3520500052 WDMA total latency:          0
CYCLE:   3521000052 RDMA bytes rec:          0
CYCLE:   3521000052 RDMA total latency:          0
CYCLE:   3521000052 WDMA bytes sent:          0
CYCLE:   3521000052 WDMA total latency:          0
CYCLE:   3521500052 RDMA bytes rec:          0
CYCLE:   3521500052 RDMA total latency:          0
CYCLE:   3521500052 WDMA bytes sent:          0
CYCLE:   3521500052 WDMA total latency:          0
CYCLE:   3522000052 Utilization ld q (incomplete):  0
CYCLE:   3522000052 RDMA bytes rec:          0
CYCLE:   3522000052 Utilization st q:  0
CYCLE:   3522000052 Utilization ld q:  0
CYCLE:   3522000052 Utilization:  0
CYCLE:   3522000052 Utilization ld q:  0
CYCLE:   3522000052 Utilization st q:  0
CYCLE:   3522000052 RDMA total latency:          0
CYCLE:   3522000052 Utilization st q (incomplete):  0
CYCLE:   3522000052 WDMA bytes sent:          0
CYCLE:   3522000052 Utilization ex q:  0
CYCLE:   3522000052 Utilization ex q (incomplete):  0
CYCLE:   3522000052 Utilization st q (incomplete):  0
CYCLE:   3522000052 Utilization ld q (incomplete):  0
CYCLE:   3522000052 WDMA total latency:          0
CYCLE:   3522000052 Utilization ex q:  0
CYCLE:   3522000052 Utilization:  0
CYCLE:   3522000052 Utilization ex q (incomplete):  0
CYCLE:   3522500052 RDMA bytes rec:          0
CYCLE:   3522500052 RDMA total latency:          0
CYCLE:   3522500052 WDMA bytes sent:          0
CYCLE:   3522500052 WDMA total latency:          0
CYCLE:   3523000052 RDMA bytes rec:          0
CYCLE:   3523000052 RDMA total latency:          0
CYCLE:   3523000052 WDMA bytes sent:          0
CYCLE:   3523000052 WDMA total latency:          0
CYCLE:   3523500052 RDMA bytes rec:          0
CYCLE:   3523500052 RDMA total latency:          0
CYCLE:   3523500052 WDMA bytes sent:          0
CYCLE:   3523500052 WDMA total latency:          0
CYCLE:   3524000052 Utilization ld q (incomplete):  0
CYCLE:   3524000052 RDMA bytes rec:          0
CYCLE:   3524000052 Utilization st q:  0
CYCLE:   3524000052 Utilization ld q:  0
CYCLE:   3524000052 Utilization:  0
CYCLE:   3524000052 Utilization ld q:  0
CYCLE:   3524000052 Utilization st q:  0
CYCLE:   3524000052 RDMA total latency:          0
CYCLE:   3524000052 Utilization st q (incomplete):  0
CYCLE:   3524000052 WDMA bytes sent:          0
CYCLE:   3524000052 Utilization ex q:  0
CYCLE:   3524000052 Utilization ex q (incomplete):  0
CYCLE:   3524000052 Utilization st q (incomplete):  0
CYCLE:   3524000052 Utilization ld q (incomplete):  0
CYCLE:   3524000052 WDMA total latency:          0
CYCLE:   3524000052 Utilization ex q:  0
CYCLE:   3524000052 Utilization:  0
CYCLE:   3524000052 Utilization ex q (incomplete):  0
CYCLE:   3524500052 RDMA bytes rec:          0
CYCLE:   3524500052 RDMA total latency:          0
CYCLE:   3524500052 WDMA bytes sent:          0
CYCLE:   3524500052 WDMA total latency:          0
CYCLE:   3525000052 RDMA bytes rec:          0
CYCLE:   3525000052 RDMA total latency:          0
CYCLE:   3525000052 WDMA bytes sent:          0
CYCLE:   3525000052 WDMA total latency:          0
CYCLE:   3525500052 RDMA bytes rec:          0
CYCLE:   3525500052 RDMA total latency:          0
CYCLE:   3525500052 WDMA bytes sent:          0
CYCLE:   3525500052 WDMA total latency:          0
CYCLE:   3526000052 Utilization ld q (incomplete):  0
CYCLE:   3526000052 RDMA bytes rec:          0
CYCLE:   3526000052 Utilization st q:  0
CYCLE:   3526000052 Utilization ld q:  0
CYCLE:   3526000052 Utilization:  0
CYCLE:   3526000052 Utilization ld q:  0
CYCLE:   3526000052 Utilization st q:  0
CYCLE:   3526000052 RDMA total latency:          0
CYCLE:   3526000052 Utilization st q (incomplete):  0
CYCLE:   3526000052 WDMA bytes sent:          0
CYCLE:   3526000052 Utilization ex q:  0
CYCLE:   3526000052 Utilization ex q (incomplete):  0
CYCLE:   3526000052 Utilization st q (incomplete):  0
CYCLE:   3526000052 Utilization ld q (incomplete):  0
CYCLE:   3526000052 WDMA total latency:          0
CYCLE:   3526000052 Utilization ex q:  0
CYCLE:   3526000052 Utilization:  0
CYCLE:   3526000052 Utilization ex q (incomplete):  0
CYCLE:   3526500052 RDMA bytes rec:          0
CYCLE:   3526500052 RDMA total latency:          0
CYCLE:   3526500052 WDMA bytes sent:          0
CYCLE:   3526500052 WDMA total latency:          0
CYCLE:   3527000052 RDMA bytes rec:          0
CYCLE:   3527000052 RDMA total latency:          0
CYCLE:   3527000052 WDMA bytes sent:          0
CYCLE:   3527000052 WDMA total latency:          0
CYCLE:   3527500052 RDMA bytes rec:          0
CYCLE:   3527500052 RDMA total latency:          0
CYCLE:   3527500052 WDMA bytes sent:          0
CYCLE:   3527500052 WDMA total latency:          0
CYCLE:   3528000052 Utilization ld q (incomplete):  0
CYCLE:   3528000052 RDMA bytes rec:          0
CYCLE:   3528000052 Utilization st q:  0
CYCLE:   3528000052 Utilization ld q:  0
CYCLE:   3528000052 Utilization:  0
CYCLE:   3528000052 Utilization ld q:  0
CYCLE:   3528000052 Utilization st q:  0
CYCLE:   3528000052 RDMA total latency:          0
CYCLE:   3528000052 Utilization st q (incomplete):  0
CYCLE:   3528000052 WDMA bytes sent:          0
CYCLE:   3528000052 Utilization ex q:  0
CYCLE:   3528000052 Utilization ex q (incomplete):  0
CYCLE:   3528000052 Utilization st q (incomplete):  0
CYCLE:   3528000052 Utilization ld q (incomplete):  0
CYCLE:   3528000052 WDMA total latency:          0
CYCLE:   3528000052 Utilization ex q:  0
CYCLE:   3528000052 Utilization:  0
CYCLE:   3528000052 Utilization ex q (incomplete):  0
CYCLE:   3528500052 RDMA bytes rec:          0
CYCLE:   3528500052 RDMA total latency:          0
CYCLE:   3528500052 WDMA bytes sent:          0
CYCLE:   3528500052 WDMA total latency:          0
CYCLE:   3529000052 RDMA bytes rec:          0
CYCLE:   3529000052 RDMA total latency:          0
CYCLE:   3529000052 WDMA bytes sent:          0
CYCLE:   3529000052 WDMA total latency:          0
CYCLE:   3529500052 RDMA bytes rec:          0
CYCLE:   3529500052 RDMA total latency:          0
CYCLE:   3529500052 WDMA bytes sent:          0
CYCLE:   3529500052 WDMA total latency:          0
CYCLE:   3530000052 Utilization ld q (incomplete):  0
CYCLE:   3530000052 RDMA bytes rec:          0
CYCLE:   3530000052 Utilization st q:  0
CYCLE:   3530000052 Utilization ld q:  0
CYCLE:   3530000052 Utilization:  0
CYCLE:   3530000052 Utilization ld q:  0
CYCLE:   3530000052 Utilization st q:  0
CYCLE:   3530000052 RDMA total latency:          0
CYCLE:   3530000052 Utilization st q (incomplete):  0
CYCLE:   3530000052 WDMA bytes sent:          0
CYCLE:   3530000052 Utilization ex q:  0
CYCLE:   3530000052 Utilization ex q (incomplete):  0
CYCLE:   3530000052 Utilization st q (incomplete):  0
CYCLE:   3530000052 Utilization ld q (incomplete):  0
CYCLE:   3530000052 WDMA total latency:          0
CYCLE:   3530000052 Utilization ex q:  0
CYCLE:   3530000052 Utilization:  0
CYCLE:   3530000052 Utilization ex q (incomplete):  0
CYCLE:   3530500052 RDMA bytes rec:          0
CYCLE:   3530500052 RDMA total latency:          0
CYCLE:   3530500052 WDMA bytes sent:          0
CYCLE:   3530500052 WDMA total latency:          0
CYCLE:   3531000052 RDMA bytes rec:          0
CYCLE:   3531000052 RDMA total latency:          0
CYCLE:   3531000052 WDMA bytes sent:          0
CYCLE:   3531000052 WDMA total latency:          0
CYCLE:   3531500052 RDMA bytes rec:          0
CYCLE:   3531500052 RDMA total latency:          0
CYCLE:   3531500052 WDMA bytes sent:          0
CYCLE:   3531500052 WDMA total latency:          0
CYCLE:   3532000052 Utilization ld q (incomplete):  0
CYCLE:   3532000052 RDMA bytes rec:          0
CYCLE:   3532000052 Utilization st q:  0
CYCLE:   3532000052 Utilization ld q:  0
CYCLE:   3532000052 Utilization:  0
CYCLE:   3532000052 Utilization ld q:  0
CYCLE:   3532000052 Utilization st q:  0
CYCLE:   3532000052 RDMA total latency:          0
CYCLE:   3532000052 Utilization st q (incomplete):  0
CYCLE:   3532000052 WDMA bytes sent:          0
CYCLE:   3532000052 Utilization ex q:  0
CYCLE:   3532000052 Utilization ex q (incomplete):  0
CYCLE:   3532000052 Utilization st q (incomplete):  0
CYCLE:   3532000052 Utilization ld q (incomplete):  0
CYCLE:   3532000052 WDMA total latency:          0
CYCLE:   3532000052 Utilization ex q:  0
CYCLE:   3532000052 Utilization:  0
CYCLE:   3532000052 Utilization ex q (incomplete):  0
CYCLE:   3532500052 RDMA bytes rec:          0
CYCLE:   3532500052 RDMA total latency:          0
CYCLE:   3532500052 WDMA bytes sent:          0
CYCLE:   3532500052 WDMA total latency:          0
CYCLE:   3533000052 RDMA bytes rec:          0
CYCLE:   3533000052 RDMA total latency:          0
CYCLE:   3533000052 WDMA bytes sent:          0
CYCLE:   3533000052 WDMA total latency:          0
CYCLE:   3533500052 RDMA bytes rec:          0
CYCLE:   3533500052 RDMA total latency:          0
CYCLE:   3533500052 WDMA bytes sent:          0
CYCLE:   3533500052 WDMA total latency:          0
CYCLE:   3534000052 Utilization ld q (incomplete):  0
CYCLE:   3534000052 RDMA bytes rec:          0
CYCLE:   3534000052 Utilization st q:  0
CYCLE:   3534000052 Utilization ld q:  0
CYCLE:   3534000052 Utilization:  0
CYCLE:   3534000052 Utilization ld q:  0
CYCLE:   3534000052 Utilization st q:  0
CYCLE:   3534000052 RDMA total latency:          0
CYCLE:   3534000052 Utilization st q (incomplete):  0
CYCLE:   3534000052 WDMA bytes sent:          0
CYCLE:   3534000052 Utilization ex q:  0
CYCLE:   3534000052 Utilization ex q (incomplete):  0
CYCLE:   3534000052 Utilization st q (incomplete):  0
CYCLE:   3534000052 Utilization ld q (incomplete):  0
CYCLE:   3534000052 WDMA total latency:          0
CYCLE:   3534000052 Utilization ex q:  0
CYCLE:   3534000052 Utilization:  0
CYCLE:   3534000052 Utilization ex q (incomplete):  0
CYCLE:   3534500052 RDMA bytes rec:          0
CYCLE:   3534500052 RDMA total latency:          0
CYCLE:   3534500052 WDMA bytes sent:          0
CYCLE:   3534500052 WDMA total latency:          0
CYCLE:   3535000052 RDMA bytes rec:          0
CYCLE:   3535000052 RDMA total latency:          0
CYCLE:   3535000052 WDMA bytes sent:          0
CYCLE:   3535000052 WDMA total latency:          0
CYCLE:   3535500052 RDMA bytes rec:          0
CYCLE:   3535500052 RDMA total latency:          0
CYCLE:   3535500052 WDMA bytes sent:          0
CYCLE:   3535500052 WDMA total latency:          0
CYCLE:   3536000052 Utilization ld q (incomplete):  0
CYCLE:   3536000052 RDMA bytes rec:          0
CYCLE:   3536000052 Utilization st q:  0
CYCLE:   3536000052 Utilization ld q:  0
CYCLE:   3536000052 Utilization:  0
CYCLE:   3536000052 Utilization ld q:  0
CYCLE:   3536000052 Utilization st q:  0
CYCLE:   3536000052 RDMA total latency:          0
CYCLE:   3536000052 Utilization st q (incomplete):  0
CYCLE:   3536000052 WDMA bytes sent:          0
CYCLE:   3536000052 Utilization ex q:  0
CYCLE:   3536000052 Utilization ex q (incomplete):  0
CYCLE:   3536000052 Utilization st q (incomplete):  0
CYCLE:   3536000052 Utilization ld q (incomplete):  0
CYCLE:   3536000052 WDMA total latency:          0
CYCLE:   3536000052 Utilization ex q:  0
CYCLE:   3536000052 Utilization:  0
CYCLE:   3536000052 Utilization ex q (incomplete):  0
CYCLE:   3536500052 RDMA bytes rec:          0
CYCLE:   3536500052 RDMA total latency:          0
CYCLE:   3536500052 WDMA bytes sent:          0
CYCLE:   3536500052 WDMA total latency:          0
CYCLE:   3537000052 RDMA bytes rec:          0
CYCLE:   3537000052 RDMA total latency:          0
CYCLE:   3537000052 WDMA bytes sent:          0
CYCLE:   3537000052 WDMA total latency:          0
CYCLE:   3537500052 RDMA bytes rec:          0
CYCLE:   3537500052 RDMA total latency:          0
CYCLE:   3537500052 WDMA bytes sent:          0
CYCLE:   3537500052 WDMA total latency:          0
CYCLE:   3538000052 Utilization ld q (incomplete):  0
CYCLE:   3538000052 RDMA bytes rec:          0
CYCLE:   3538000052 Utilization st q:  0
CYCLE:   3538000052 Utilization ld q:  0
CYCLE:   3538000052 Utilization:  0
CYCLE:   3538000052 Utilization ld q:  0
CYCLE:   3538000052 Utilization st q:  0
CYCLE:   3538000052 RDMA total latency:          0
CYCLE:   3538000052 Utilization st q (incomplete):  0
CYCLE:   3538000052 WDMA bytes sent:          0
CYCLE:   3538000052 Utilization ex q:  0
CYCLE:   3538000052 Utilization ex q (incomplete):  0
CYCLE:   3538000052 Utilization st q (incomplete):  0
CYCLE:   3538000052 Utilization ld q (incomplete):  0
CYCLE:   3538000052 WDMA total latency:          0
CYCLE:   3538000052 Utilization ex q:  0
CYCLE:   3538000052 Utilization:  0
CYCLE:   3538000052 Utilization ex q (incomplete):  0
CYCLE:   3538500052 RDMA bytes rec:          0
CYCLE:   3538500052 RDMA total latency:          0
CYCLE:   3538500052 WDMA bytes sent:          0
CYCLE:   3538500052 WDMA total latency:          0
CYCLE:   3539000052 RDMA bytes rec:          0
CYCLE:   3539000052 RDMA total latency:          0
CYCLE:   3539000052 WDMA bytes sent:          0
CYCLE:   3539000052 WDMA total latency:          0
CYCLE:   3539500052 RDMA bytes rec:          0
CYCLE:   3539500052 RDMA total latency:          0
CYCLE:   3539500052 WDMA bytes sent:          0
CYCLE:   3539500052 WDMA total latency:          0
CYCLE:   3540000052 Utilization ld q (incomplete):  0
CYCLE:   3540000052 RDMA bytes rec:          0
CYCLE:   3540000052 Utilization st q:  0
CYCLE:   3540000052 Utilization ld q:  0
CYCLE:   3540000052 Utilization:  0
CYCLE:   3540000052 Utilization ld q:  0
CYCLE:   3540000052 Utilization st q:  0
CYCLE:   3540000052 RDMA total latency:          0
CYCLE:   3540000052 Utilization st q (incomplete):  0
CYCLE:   3540000052 WDMA bytes sent:          0
CYCLE:   3540000052 Utilization ex q:  0
CYCLE:   3540000052 Utilization ex q (incomplete):  0
CYCLE:   3540000052 Utilization st q (incomplete):  0
CYCLE:   3540000052 Utilization ld q (incomplete):  0
CYCLE:   3540000052 WDMA total latency:          0
CYCLE:   3540000052 Utilization ex q:  0
CYCLE:   3540000052 Utilization:  0
CYCLE:   3540000052 Utilization ex q (incomplete):  0
CYCLE:   3540500052 RDMA bytes rec:          0
CYCLE:   3540500052 RDMA total latency:          0
CYCLE:   3540500052 WDMA bytes sent:          0
CYCLE:   3540500052 WDMA total latency:          0
CYCLE:   3541000052 RDMA bytes rec:          0
CYCLE:   3541000052 RDMA total latency:          0
CYCLE:   3541000052 WDMA bytes sent:          0
CYCLE:   3541000052 WDMA total latency:          0
CYCLE:   3541500052 RDMA bytes rec:          0
CYCLE:   3541500052 RDMA total latency:          0
CYCLE:   3541500052 WDMA bytes sent:          0
CYCLE:   3541500052 WDMA total latency:          0
CYCLE:   3542000052 Utilization ld q (incomplete):  0
CYCLE:   3542000052 RDMA bytes rec:          0
CYCLE:   3542000052 Utilization st q:  0
CYCLE:   3542000052 Utilization ld q:  0
CYCLE:   3542000052 Utilization:  0
CYCLE:   3542000052 Utilization ld q:  0
CYCLE:   3542000052 Utilization st q:  0
CYCLE:   3542000052 RDMA total latency:          0
CYCLE:   3542000052 Utilization st q (incomplete):  0
CYCLE:   3542000052 WDMA bytes sent:          0
CYCLE:   3542000052 Utilization ex q:  0
CYCLE:   3542000052 Utilization ex q (incomplete):  0
CYCLE:   3542000052 Utilization st q (incomplete):  0
CYCLE:   3542000052 Utilization ld q (incomplete):  0
CYCLE:   3542000052 WDMA total latency:          0
CYCLE:   3542000052 Utilization ex q:  0
CYCLE:   3542000052 Utilization:  0
CYCLE:   3542000052 Utilization ex q (incomplete):  0
CYCLE:   3542500052 RDMA bytes rec:          0
CYCLE:   3542500052 RDMA total latency:          0
CYCLE:   3542500052 WDMA bytes sent:          0
CYCLE:   3542500052 WDMA total latency:          0
CYCLE:   3543000052 RDMA bytes rec:          0
CYCLE:   3543000052 RDMA total latency:          0
CYCLE:   3543000052 WDMA bytes sent:          0
CYCLE:   3543000052 WDMA total latency:          0
CYCLE:   3543500052 RDMA bytes rec:          0
CYCLE:   3543500052 RDMA total latency:          0
CYCLE:   3543500052 WDMA bytes sent:          0
CYCLE:   3543500052 WDMA total latency:          0
CYCLE:   3544000052 Utilization ld q (incomplete):  0
CYCLE:   3544000052 RDMA bytes rec:          0
CYCLE:   3544000052 Utilization st q:  0
CYCLE:   3544000052 Utilization ld q:  0
CYCLE:   3544000052 Utilization:  0
CYCLE:   3544000052 Utilization ld q:  0
CYCLE:   3544000052 Utilization st q:  0
CYCLE:   3544000052 RDMA total latency:          0
CYCLE:   3544000052 Utilization st q (incomplete):  0
CYCLE:   3544000052 WDMA bytes sent:          0
CYCLE:   3544000052 Utilization ex q:  0
CYCLE:   3544000052 Utilization ex q (incomplete):  0
CYCLE:   3544000052 Utilization st q (incomplete):  0
CYCLE:   3544000052 Utilization ld q (incomplete):  0
CYCLE:   3544000052 WDMA total latency:          0
CYCLE:   3544000052 Utilization ex q:  0
CYCLE:   3544000052 Utilization:  0
CYCLE:   3544000052 Utilization ex q (incomplete):  0
CYCLE:   3544500052 RDMA bytes rec:          0
CYCLE:   3544500052 RDMA total latency:          0
CYCLE:   3544500052 WDMA bytes sent:          0
CYCLE:   3544500052 WDMA total latency:          0
CYCLE:   3545000052 RDMA bytes rec:          0
CYCLE:   3545000052 RDMA total latency:          0
CYCLE:   3545000052 WDMA bytes sent:          0
CYCLE:   3545000052 WDMA total latency:          0
CYCLE:   3545500052 RDMA bytes rec:          0
CYCLE:   3545500052 RDMA total latency:          0
CYCLE:   3545500052 WDMA bytes sent:          0
CYCLE:   3545500052 WDMA total latency:          0
CYCLE:   3546000052 Utilization ld q (incomplete):  0
CYCLE:   3546000052 RDMA bytes rec:          0
CYCLE:   3546000052 Utilization st q:  0
CYCLE:   3546000052 Utilization ld q:  0
CYCLE:   3546000052 Utilization:  0
CYCLE:   3546000052 Utilization ld q:  0
CYCLE:   3546000052 Utilization st q:  0
CYCLE:   3546000052 RDMA total latency:          0
CYCLE:   3546000052 Utilization st q (incomplete):  0
CYCLE:   3546000052 WDMA bytes sent:          0
CYCLE:   3546000052 Utilization ex q:  0
CYCLE:   3546000052 Utilization ex q (incomplete):  0
CYCLE:   3546000052 Utilization st q (incomplete):  0
CYCLE:   3546000052 Utilization ld q (incomplete):  0
CYCLE:   3546000052 WDMA total latency:          0
CYCLE:   3546000052 Utilization ex q:  0
CYCLE:   3546000052 Utilization:  0
CYCLE:   3546000052 Utilization ex q (incomplete):  0
CYCLE:   3546500052 RDMA bytes rec:          0
CYCLE:   3546500052 RDMA total latency:          0
CYCLE:   3546500052 WDMA bytes sent:          0
CYCLE:   3546500052 WDMA total latency:          0
CYCLE:   3547000052 RDMA bytes rec:          0
CYCLE:   3547000052 RDMA total latency:          0
CYCLE:   3547000052 WDMA bytes sent:          0
CYCLE:   3547000052 WDMA total latency:          0
CYCLE:   3547500052 RDMA bytes rec:          0
CYCLE:   3547500052 RDMA total latency:          0
CYCLE:   3547500052 WDMA bytes sent:          0
CYCLE:   3547500052 WDMA total latency:          0
CYCLE:   3548000052 Utilization ld q (incomplete):  0
CYCLE:   3548000052 RDMA bytes rec:          0
CYCLE:   3548000052 Utilization st q:  0
CYCLE:   3548000052 Utilization ld q:  0
CYCLE:   3548000052 Utilization:  0
CYCLE:   3548000052 Utilization ld q:  0
CYCLE:   3548000052 Utilization st q:  0
CYCLE:   3548000052 RDMA total latency:          0
CYCLE:   3548000052 Utilization st q (incomplete):  0
CYCLE:   3548000052 WDMA bytes sent:          0
CYCLE:   3548000052 Utilization ex q:  0
CYCLE:   3548000052 Utilization ex q (incomplete):  0
CYCLE:   3548000052 Utilization st q (incomplete):  0
CYCLE:   3548000052 Utilization ld q (incomplete):  0
CYCLE:   3548000052 WDMA total latency:          0
CYCLE:   3548000052 Utilization ex q:  0
CYCLE:   3548000052 Utilization:  0
CYCLE:   3548000052 Utilization ex q (incomplete):  0
CYCLE:   3548500052 RDMA bytes rec:          0
CYCLE:   3548500052 RDMA total latency:          0
CYCLE:   3548500052 WDMA bytes sent:          0
CYCLE:   3548500052 WDMA total latency:          0
CYCLE:   3549000052 RDMA bytes rec:          0
CYCLE:   3549000052 RDMA total latency:          0
CYCLE:   3549000052 WDMA bytes sent:          0
CYCLE:   3549000052 WDMA total latency:          0
CYCLE:   3549500052 RDMA bytes rec:          0
CYCLE:   3549500052 RDMA total latency:          0
CYCLE:   3549500052 WDMA bytes sent:          0
CYCLE:   3549500052 WDMA total latency:          0
CYCLE:   3550000052 Utilization ld q (incomplete):  0
CYCLE:   3550000052 RDMA bytes rec:          0
CYCLE:   3550000052 Utilization st q:  0
CYCLE:   3550000052 Utilization ld q:  0
CYCLE:   3550000052 Utilization:  0
CYCLE:   3550000052 Utilization ld q:  0
CYCLE:   3550000052 Utilization st q:  0
CYCLE:   3550000052 RDMA total latency:          0
CYCLE:   3550000052 Utilization st q (incomplete):  0
CYCLE:   3550000052 WDMA bytes sent:          0
CYCLE:   3550000052 Utilization ex q:  0
CYCLE:   3550000052 Utilization ex q (incomplete):  0
CYCLE:   3550000052 Utilization st q (incomplete):  0
CYCLE:   3550000052 Utilization ld q (incomplete):  0
CYCLE:   3550000052 WDMA total latency:          0
CYCLE:   3550000052 Utilization ex q:  0
CYCLE:   3550000052 Utilization:  0
CYCLE:   3550000052 Utilization ex q (incomplete):  0
CYCLE:   3550500052 RDMA bytes rec:          0
CYCLE:   3550500052 RDMA total latency:          0
CYCLE:   3550500052 WDMA bytes sent:          0
CYCLE:   3550500052 WDMA total latency:          0
CYCLE:   3551000052 RDMA bytes rec:          0
CYCLE:   3551000052 RDMA total latency:          0
CYCLE:   3551000052 WDMA bytes sent:          0
CYCLE:   3551000052 WDMA total latency:          0
CYCLE:   3551500052 RDMA bytes rec:          0
CYCLE:   3551500052 RDMA total latency:          0
CYCLE:   3551500052 WDMA bytes sent:          0
CYCLE:   3551500052 WDMA total latency:          0
CYCLE:   3552000052 Utilization ld q (incomplete):  0
CYCLE:   3552000052 RDMA bytes rec:          0
CYCLE:   3552000052 Utilization st q:  0
CYCLE:   3552000052 Utilization ld q:  0
CYCLE:   3552000052 Utilization:  0
CYCLE:   3552000052 Utilization ld q:  0
CYCLE:   3552000052 Utilization st q:  0
CYCLE:   3552000052 RDMA total latency:          0
CYCLE:   3552000052 Utilization st q (incomplete):  0
CYCLE:   3552000052 WDMA bytes sent:          0
CYCLE:   3552000052 Utilization ex q:  0
CYCLE:   3552000052 Utilization ex q (incomplete):  0
CYCLE:   3552000052 Utilization st q (incomplete):  0
CYCLE:   3552000052 Utilization ld q (incomplete):  0
CYCLE:   3552000052 WDMA total latency:          0
CYCLE:   3552000052 Utilization ex q:  0
CYCLE:   3552000052 Utilization:  0
CYCLE:   3552000052 Utilization ex q (incomplete):  0
CYCLE:   3552500052 RDMA bytes rec:          0
CYCLE:   3552500052 RDMA total latency:          0
CYCLE:   3552500052 WDMA bytes sent:          0
CYCLE:   3552500052 WDMA total latency:          0
CYCLE:   3553000052 RDMA bytes rec:          0
CYCLE:   3553000052 RDMA total latency:          0
CYCLE:   3553000052 WDMA bytes sent:          0
CYCLE:   3553000052 WDMA total latency:          0
CYCLE:   3553500052 RDMA bytes rec:          0
CYCLE:   3553500052 RDMA total latency:          0
CYCLE:   3553500052 WDMA bytes sent:          0
CYCLE:   3553500052 WDMA total latency:          0
CYCLE:   3554000052 Utilization ld q (incomplete):  0
CYCLE:   3554000052 RDMA bytes rec:          0
CYCLE:   3554000052 Utilization st q:  0
CYCLE:   3554000052 Utilization ld q:  0
CYCLE:   3554000052 Utilization:  0
CYCLE:   3554000052 Utilization ld q:  0
CYCLE:   3554000052 Utilization st q:  0
CYCLE:   3554000052 RDMA total latency:          0
CYCLE:   3554000052 Utilization st q (incomplete):  0
CYCLE:   3554000052 WDMA bytes sent:          0
CYCLE:   3554000052 Utilization ex q:  0
CYCLE:   3554000052 Utilization ex q (incomplete):  0
CYCLE:   3554000052 Utilization st q (incomplete):  0
CYCLE:   3554000052 Utilization ld q (incomplete):  0
CYCLE:   3554000052 WDMA total latency:          0
CYCLE:   3554000052 Utilization ex q:  0
CYCLE:   3554000052 Utilization:  0
CYCLE:   3554000052 Utilization ex q (incomplete):  0
CYCLE:   3554500052 RDMA bytes rec:          0
CYCLE:   3554500052 RDMA total latency:          0
CYCLE:   3554500052 WDMA bytes sent:          0
CYCLE:   3554500052 WDMA total latency:          0
CYCLE:   3555000052 RDMA bytes rec:          0
CYCLE:   3555000052 RDMA total latency:          0
CYCLE:   3555000052 WDMA bytes sent:          0
CYCLE:   3555000052 WDMA total latency:          0
CYCLE:   3555500052 RDMA bytes rec:          0
CYCLE:   3555500052 RDMA total latency:          0
CYCLE:   3555500052 WDMA bytes sent:          0
CYCLE:   3555500052 WDMA total latency:          0
CYCLE:   3556000052 Utilization ld q (incomplete):  0
CYCLE:   3556000052 RDMA bytes rec:          0
CYCLE:   3556000052 Utilization st q:  0
CYCLE:   3556000052 Utilization ld q:  0
CYCLE:   3556000052 Utilization:  0
CYCLE:   3556000052 Utilization ld q:  0
CYCLE:   3556000052 Utilization st q:  0
CYCLE:   3556000052 RDMA total latency:          0
CYCLE:   3556000052 Utilization st q (incomplete):  0
CYCLE:   3556000052 WDMA bytes sent:          0
CYCLE:   3556000052 Utilization ex q:  0
CYCLE:   3556000052 Utilization ex q (incomplete):  0
CYCLE:   3556000052 Utilization st q (incomplete):  0
CYCLE:   3556000052 Utilization ld q (incomplete):  0
CYCLE:   3556000052 WDMA total latency:          0
CYCLE:   3556000052 Utilization ex q:  0
CYCLE:   3556000052 Utilization:  0
CYCLE:   3556000052 Utilization ex q (incomplete):  0
CYCLE:   3556500052 RDMA bytes rec:          0
CYCLE:   3556500052 RDMA total latency:          0
CYCLE:   3556500052 WDMA bytes sent:          0
CYCLE:   3556500052 WDMA total latency:          0
CYCLE:   3557000052 RDMA bytes rec:          0
CYCLE:   3557000052 RDMA total latency:          0
CYCLE:   3557000052 WDMA bytes sent:          0
CYCLE:   3557000052 WDMA total latency:          0
CYCLE:   3557500052 RDMA bytes rec:          0
CYCLE:   3557500052 RDMA total latency:          0
CYCLE:   3557500052 WDMA bytes sent:          0
CYCLE:   3557500052 WDMA total latency:          0
CYCLE:   3558000052 Utilization ld q (incomplete):  0
CYCLE:   3558000052 RDMA bytes rec:          0
CYCLE:   3558000052 Utilization st q:  0
CYCLE:   3558000052 Utilization ld q:  0
CYCLE:   3558000052 Utilization:  0
CYCLE:   3558000052 Utilization ld q:  0
CYCLE:   3558000052 Utilization st q:  0
CYCLE:   3558000052 RDMA total latency:          0
CYCLE:   3558000052 Utilization st q (incomplete):  0
CYCLE:   3558000052 WDMA bytes sent:          0
CYCLE:   3558000052 Utilization ex q:  0
CYCLE:   3558000052 Utilization ex q (incomplete):  0
CYCLE:   3558000052 Utilization st q (incomplete):  0
CYCLE:   3558000052 Utilization ld q (incomplete):  0
CYCLE:   3558000052 WDMA total latency:          0
CYCLE:   3558000052 Utilization ex q:  0
CYCLE:   3558000052 Utilization:  0
CYCLE:   3558000052 Utilization ex q (incomplete):  0
CYCLE:   3558500052 RDMA bytes rec:          0
CYCLE:   3558500052 RDMA total latency:          0
CYCLE:   3558500052 WDMA bytes sent:          0
CYCLE:   3558500052 WDMA total latency:          0
CYCLE:   3559000052 RDMA bytes rec:          0
CYCLE:   3559000052 RDMA total latency:          0
CYCLE:   3559000052 WDMA bytes sent:          0
CYCLE:   3559000052 WDMA total latency:          0
CYCLE:   3559500052 RDMA bytes rec:          0
CYCLE:   3559500052 RDMA total latency:          0
CYCLE:   3559500052 WDMA bytes sent:          0
CYCLE:   3559500052 WDMA total latency:          0
CYCLE:   3560000052 Utilization ld q (incomplete):  0
CYCLE:   3560000052 RDMA bytes rec:          0
CYCLE:   3560000052 Utilization st q:  0
CYCLE:   3560000052 Utilization ld q:  0
CYCLE:   3560000052 Utilization:  0
CYCLE:   3560000052 Utilization ld q:  0
CYCLE:   3560000052 Utilization st q:  0
CYCLE:   3560000052 RDMA total latency:          0
CYCLE:   3560000052 Utilization st q (incomplete):  0
CYCLE:   3560000052 WDMA bytes sent:          0
CYCLE:   3560000052 Utilization ex q:  0
CYCLE:   3560000052 Utilization ex q (incomplete):  0
CYCLE:   3560000052 Utilization st q (incomplete):  0
CYCLE:   3560000052 Utilization ld q (incomplete):  0
CYCLE:   3560000052 WDMA total latency:          0
CYCLE:   3560000052 Utilization ex q:  0
CYCLE:   3560000052 Utilization:  0
CYCLE:   3560000052 Utilization ex q (incomplete):  0
CYCLE:   3560500052 RDMA bytes rec:          0
CYCLE:   3560500052 RDMA total latency:          0
CYCLE:   3560500052 WDMA bytes sent:          0
CYCLE:   3560500052 WDMA total latency:          0
CYCLE:   3561000052 RDMA bytes rec:          0
CYCLE:   3561000052 RDMA total latency:          0
CYCLE:   3561000052 WDMA bytes sent:          0
CYCLE:   3561000052 WDMA total latency:          0
CYCLE:   3561500052 RDMA bytes rec:          0
CYCLE:   3561500052 RDMA total latency:          0
CYCLE:   3561500052 WDMA bytes sent:          0
CYCLE:   3561500052 WDMA total latency:          0
CYCLE:   3562000052 Utilization ld q (incomplete):  0
CYCLE:   3562000052 RDMA bytes rec:          0
CYCLE:   3562000052 Utilization st q:  0
CYCLE:   3562000052 Utilization ld q:  0
CYCLE:   3562000052 Utilization:  0
CYCLE:   3562000052 Utilization ld q:  0
CYCLE:   3562000052 Utilization st q:  0
CYCLE:   3562000052 RDMA total latency:          0
CYCLE:   3562000052 Utilization st q (incomplete):  0
CYCLE:   3562000052 WDMA bytes sent:          0
CYCLE:   3562000052 Utilization ex q:  0
CYCLE:   3562000052 Utilization ex q (incomplete):  0
CYCLE:   3562000052 Utilization st q (incomplete):  0
CYCLE:   3562000052 Utilization ld q (incomplete):  0
CYCLE:   3562000052 WDMA total latency:          0
CYCLE:   3562000052 Utilization ex q:  0
CYCLE:   3562000052 Utilization:  0
CYCLE:   3562000052 Utilization ex q (incomplete):  0
CYCLE:   3562500052 RDMA bytes rec:          0
CYCLE:   3562500052 RDMA total latency:          0
CYCLE:   3562500052 WDMA bytes sent:          0
CYCLE:   3562500052 WDMA total latency:          0
CYCLE:   3563000052 RDMA bytes rec:          0
CYCLE:   3563000052 RDMA total latency:          0
CYCLE:   3563000052 WDMA bytes sent:          0
CYCLE:   3563000052 WDMA total latency:          0
CYCLE:   3563500052 RDMA bytes rec:          0
CYCLE:   3563500052 RDMA total latency:          0
CYCLE:   3563500052 WDMA bytes sent:          0
CYCLE:   3563500052 WDMA total latency:          0
CYCLE:   3564000052 Utilization ld q (incomplete):  0
CYCLE:   3564000052 RDMA bytes rec:          0
CYCLE:   3564000052 Utilization st q:  0
CYCLE:   3564000052 Utilization ld q:  0
CYCLE:   3564000052 Utilization:  0
CYCLE:   3564000052 Utilization ld q:  0
CYCLE:   3564000052 Utilization st q:  0
CYCLE:   3564000052 RDMA total latency:          0
CYCLE:   3564000052 Utilization st q (incomplete):  0
CYCLE:   3564000052 WDMA bytes sent:          0
CYCLE:   3564000052 Utilization ex q:  0
CYCLE:   3564000052 Utilization ex q (incomplete):  0
CYCLE:   3564000052 Utilization st q (incomplete):  0
CYCLE:   3564000052 Utilization ld q (incomplete):  0
CYCLE:   3564000052 WDMA total latency:          0
CYCLE:   3564000052 Utilization ex q:  0
CYCLE:   3564000052 Utilization:  0
CYCLE:   3564000052 Utilization ex q (incomplete):  0
CYCLE:   3564500052 RDMA bytes rec:          0
CYCLE:   3564500052 RDMA total latency:          0
CYCLE:   3564500052 WDMA bytes sent:          0
CYCLE:   3564500052 WDMA total latency:          0
CYCLE:   3565000052 RDMA bytes rec:          0
CYCLE:   3565000052 RDMA total latency:          0
CYCLE:   3565000052 WDMA bytes sent:          0
CYCLE:   3565000052 WDMA total latency:          0
CYCLE:   3565500052 RDMA bytes rec:          0
CYCLE:   3565500052 RDMA total latency:          0
CYCLE:   3565500052 WDMA bytes sent:          0
CYCLE:   3565500052 WDMA total latency:          0
CYCLE:   3566000052 Utilization ld q (incomplete):  0
CYCLE:   3566000052 RDMA bytes rec:          0
CYCLE:   3566000052 Utilization st q:  0
CYCLE:   3566000052 Utilization ld q:  0
CYCLE:   3566000052 Utilization:  0
CYCLE:   3566000052 Utilization ld q:  0
CYCLE:   3566000052 Utilization st q:  0
CYCLE:   3566000052 RDMA total latency:          0
CYCLE:   3566000052 Utilization st q (incomplete):  0
CYCLE:   3566000052 WDMA bytes sent:          0
CYCLE:   3566000052 Utilization ex q:  0
CYCLE:   3566000052 Utilization ex q (incomplete):  0
CYCLE:   3566000052 Utilization st q (incomplete):  0
CYCLE:   3566000052 Utilization ld q (incomplete):  0
CYCLE:   3566000052 WDMA total latency:          0
CYCLE:   3566000052 Utilization ex q:  0
CYCLE:   3566000052 Utilization:  0
CYCLE:   3566000052 Utilization ex q (incomplete):  0
CYCLE:   3566500052 RDMA bytes rec:          0
CYCLE:   3566500052 RDMA total latency:          0
CYCLE:   3566500052 WDMA bytes sent:          0
CYCLE:   3566500052 WDMA total latency:          0
CYCLE:   3567000052 RDMA bytes rec:          0
CYCLE:   3567000052 RDMA total latency:          0
CYCLE:   3567000052 WDMA bytes sent:          0
CYCLE:   3567000052 WDMA total latency:          0
CYCLE:   3567500052 RDMA bytes rec:          0
CYCLE:   3567500052 RDMA total latency:          0
CYCLE:   3567500052 WDMA bytes sent:          0
CYCLE:   3567500052 WDMA total latency:          0
CYCLE:   3568000052 Utilization ld q (incomplete):  0
CYCLE:   3568000052 RDMA bytes rec:          0
CYCLE:   3568000052 Utilization st q:  0
CYCLE:   3568000052 Utilization ld q:  0
CYCLE:   3568000052 Utilization:  0
CYCLE:   3568000052 Utilization ld q:  0
CYCLE:   3568000052 Utilization st q:  0
CYCLE:   3568000052 RDMA total latency:          0
CYCLE:   3568000052 Utilization st q (incomplete):  0
CYCLE:   3568000052 WDMA bytes sent:          0
CYCLE:   3568000052 Utilization ex q:  0
CYCLE:   3568000052 Utilization ex q (incomplete):  0
CYCLE:   3568000052 Utilization st q (incomplete):  0
CYCLE:   3568000052 Utilization ld q (incomplete):  0
CYCLE:   3568000052 WDMA total latency:          0
CYCLE:   3568000052 Utilization ex q:  0
CYCLE:   3568000052 Utilization:  0
CYCLE:   3568000052 Utilization ex q (incomplete):  0
CYCLE:   3568500052 RDMA bytes rec:          0
CYCLE:   3568500052 RDMA total latency:          0
CYCLE:   3568500052 WDMA bytes sent:          0
CYCLE:   3568500052 WDMA total latency:          0
CYCLE:   3569000052 RDMA bytes rec:          0
CYCLE:   3569000052 RDMA total latency:          0
CYCLE:   3569000052 WDMA bytes sent:          0
CYCLE:   3569000052 WDMA total latency:          0
CYCLE:   3569500052 RDMA bytes rec:          0
CYCLE:   3569500052 RDMA total latency:          0
CYCLE:   3569500052 WDMA bytes sent:          0
CYCLE:   3569500052 WDMA total latency:          0
CYCLE:   3570000052 Utilization ld q (incomplete):  0
CYCLE:   3570000052 RDMA bytes rec:          0
CYCLE:   3570000052 Utilization st q:  0
CYCLE:   3570000052 Utilization ld q:  0
CYCLE:   3570000052 Utilization:  0
CYCLE:   3570000052 Utilization ld q:  0
CYCLE:   3570000052 Utilization st q:  0
CYCLE:   3570000052 RDMA total latency:          0
CYCLE:   3570000052 Utilization st q (incomplete):  0
CYCLE:   3570000052 WDMA bytes sent:          0
CYCLE:   3570000052 Utilization ex q:  0
CYCLE:   3570000052 Utilization ex q (incomplete):  0
CYCLE:   3570000052 Utilization st q (incomplete):  0
CYCLE:   3570000052 Utilization ld q (incomplete):  0
CYCLE:   3570000052 WDMA total latency:          0
CYCLE:   3570000052 Utilization ex q:  0
CYCLE:   3570000052 Utilization:  0
CYCLE:   3570000052 Utilization ex q (incomplete):  0
CYCLE:   3570500052 RDMA bytes rec:          0
CYCLE:   3570500052 RDMA total latency:          0
CYCLE:   3570500052 WDMA bytes sent:          0
CYCLE:   3570500052 WDMA total latency:          0
CYCLE:   3571000052 RDMA bytes rec:          0
CYCLE:   3571000052 RDMA total latency:          0
CYCLE:   3571000052 WDMA bytes sent:          0
CYCLE:   3571000052 WDMA total latency:          0
CYCLE:   3571500052 RDMA bytes rec:          0
CYCLE:   3571500052 RDMA total latency:          0
CYCLE:   3571500052 WDMA bytes sent:          0
CYCLE:   3571500052 WDMA total latency:          0
CYCLE:   3572000052 Utilization ld q (incomplete):  0
CYCLE:   3572000052 RDMA bytes rec:          0
CYCLE:   3572000052 Utilization st q:  0
CYCLE:   3572000052 Utilization ld q:  0
CYCLE:   3572000052 Utilization:  0
CYCLE:   3572000052 Utilization ld q:  0
CYCLE:   3572000052 Utilization st q:  0
CYCLE:   3572000052 RDMA total latency:          0
CYCLE:   3572000052 Utilization st q (incomplete):  0
CYCLE:   3572000052 WDMA bytes sent:          0
CYCLE:   3572000052 Utilization ex q:  0
CYCLE:   3572000052 Utilization ex q (incomplete):  0
CYCLE:   3572000052 Utilization st q (incomplete):  0
CYCLE:   3572000052 Utilization ld q (incomplete):  0
CYCLE:   3572000052 WDMA total latency:          0
CYCLE:   3572000052 Utilization ex q:  0
CYCLE:   3572000052 Utilization:  0
CYCLE:   3572000052 Utilization ex q (incomplete):  0
CYCLE:   3572500052 RDMA bytes rec:          0
CYCLE:   3572500052 RDMA total latency:          0
CYCLE:   3572500052 WDMA bytes sent:          0
CYCLE:   3572500052 WDMA total latency:          0
CYCLE:   3573000052 RDMA bytes rec:          0
CYCLE:   3573000052 RDMA total latency:          0
CYCLE:   3573000052 WDMA bytes sent:          0
CYCLE:   3573000052 WDMA total latency:          0
CYCLE:   3573500052 RDMA bytes rec:          0
CYCLE:   3573500052 RDMA total latency:          0
CYCLE:   3573500052 WDMA bytes sent:          0
CYCLE:   3573500052 WDMA total latency:          0
CYCLE:   3574000052 Utilization ld q (incomplete):  0
CYCLE:   3574000052 RDMA bytes rec:          0
CYCLE:   3574000052 Utilization st q:  0
CYCLE:   3574000052 Utilization ld q:  0
CYCLE:   3574000052 Utilization:  0
CYCLE:   3574000052 Utilization ld q:  0
CYCLE:   3574000052 Utilization st q:  0
CYCLE:   3574000052 RDMA total latency:          0
CYCLE:   3574000052 Utilization st q (incomplete):  0
CYCLE:   3574000052 WDMA bytes sent:          0
CYCLE:   3574000052 Utilization ex q:  0
CYCLE:   3574000052 Utilization ex q (incomplete):  0
CYCLE:   3574000052 Utilization st q (incomplete):  0
CYCLE:   3574000052 Utilization ld q (incomplete):  0
CYCLE:   3574000052 WDMA total latency:          0
CYCLE:   3574000052 Utilization ex q:  0
CYCLE:   3574000052 Utilization:  0
CYCLE:   3574000052 Utilization ex q (incomplete):  0
CYCLE:   3574500052 RDMA bytes rec:          0
CYCLE:   3574500052 RDMA total latency:          0
CYCLE:   3574500052 WDMA bytes sent:          0
CYCLE:   3574500052 WDMA total latency:          0
CYCLE:   3575000052 RDMA bytes rec:          0
CYCLE:   3575000052 RDMA total latency:          0
CYCLE:   3575000052 WDMA bytes sent:          0
CYCLE:   3575000052 WDMA total latency:          0
CYCLE:   3575500052 RDMA bytes rec:          0
CYCLE:   3575500052 RDMA total latency:          0
CYCLE:   3575500052 WDMA bytes sent:          0
CYCLE:   3575500052 WDMA total latency:          0
CYCLE:   3576000052 Utilization ld q (incomplete):  0
CYCLE:   3576000052 RDMA bytes rec:          0
CYCLE:   3576000052 Utilization st q:  0
CYCLE:   3576000052 Utilization ld q:  0
CYCLE:   3576000052 Utilization:  0
CYCLE:   3576000052 Utilization ld q:  0
CYCLE:   3576000052 Utilization st q:  0
CYCLE:   3576000052 RDMA total latency:          0
CYCLE:   3576000052 Utilization st q (incomplete):  0
CYCLE:   3576000052 WDMA bytes sent:          0
CYCLE:   3576000052 Utilization ex q:  0
CYCLE:   3576000052 Utilization ex q (incomplete):  0
CYCLE:   3576000052 Utilization st q (incomplete):  0
CYCLE:   3576000052 Utilization ld q (incomplete):  0
CYCLE:   3576000052 WDMA total latency:          0
CYCLE:   3576000052 Utilization ex q:  0
CYCLE:   3576000052 Utilization:  0
CYCLE:   3576000052 Utilization ex q (incomplete):  0
CYCLE:   3576500052 RDMA bytes rec:          0
CYCLE:   3576500052 RDMA total latency:          0
CYCLE:   3576500052 WDMA bytes sent:          0
CYCLE:   3576500052 WDMA total latency:          0
CYCLE:   3577000052 RDMA bytes rec:          0
CYCLE:   3577000052 RDMA total latency:          0
CYCLE:   3577000052 WDMA bytes sent:          0
CYCLE:   3577000052 WDMA total latency:          0
CYCLE:   3577500052 RDMA bytes rec:          0
CYCLE:   3577500052 RDMA total latency:          0
CYCLE:   3577500052 WDMA bytes sent:          0
CYCLE:   3577500052 WDMA total latency:          0
CYCLE:   3578000052 Utilization ld q (incomplete):  0
CYCLE:   3578000052 RDMA bytes rec:          0
CYCLE:   3578000052 Utilization st q:  0
CYCLE:   3578000052 Utilization ld q:  0
CYCLE:   3578000052 Utilization:  0
CYCLE:   3578000052 Utilization ld q:  0
CYCLE:   3578000052 Utilization st q:  0
CYCLE:   3578000052 RDMA total latency:          0
CYCLE:   3578000052 Utilization st q (incomplete):  0
CYCLE:   3578000052 WDMA bytes sent:          0
CYCLE:   3578000052 Utilization ex q:  0
CYCLE:   3578000052 Utilization ex q (incomplete):  0
CYCLE:   3578000052 Utilization st q (incomplete):  0
CYCLE:   3578000052 Utilization ld q (incomplete):  0
CYCLE:   3578000052 WDMA total latency:          0
CYCLE:   3578000052 Utilization ex q:  0
CYCLE:   3578000052 Utilization:  0
CYCLE:   3578000052 Utilization ex q (incomplete):  0
CYCLE:   3578500052 RDMA bytes rec:          0
CYCLE:   3578500052 RDMA total latency:          0
CYCLE:   3578500052 WDMA bytes sent:          0
CYCLE:   3578500052 WDMA total latency:          0
CYCLE:   3579000052 RDMA bytes rec:          0
CYCLE:   3579000052 RDMA total latency:          0
CYCLE:   3579000052 WDMA bytes sent:          0
CYCLE:   3579000052 WDMA total latency:          0
CYCLE:   3579500052 RDMA bytes rec:          0
CYCLE:   3579500052 RDMA total latency:          0
CYCLE:   3579500052 WDMA bytes sent:          0
CYCLE:   3579500052 WDMA total latency:          0
CYCLE:   3580000052 Utilization ld q (incomplete):  0
CYCLE:   3580000052 RDMA bytes rec:          0
CYCLE:   3580000052 Utilization st q:  0
CYCLE:   3580000052 Utilization ld q:  0
CYCLE:   3580000052 Utilization:  0
CYCLE:   3580000052 Utilization ld q:  0
CYCLE:   3580000052 Utilization st q:  0
CYCLE:   3580000052 RDMA total latency:          0
CYCLE:   3580000052 Utilization st q (incomplete):  0
CYCLE:   3580000052 WDMA bytes sent:          0
CYCLE:   3580000052 Utilization ex q:  0
CYCLE:   3580000052 Utilization ex q (incomplete):  0
CYCLE:   3580000052 Utilization st q (incomplete):  0
CYCLE:   3580000052 Utilization ld q (incomplete):  0
CYCLE:   3580000052 WDMA total latency:          0
CYCLE:   3580000052 Utilization ex q:  0
CYCLE:   3580000052 Utilization:  0
CYCLE:   3580000052 Utilization ex q (incomplete):  0
CYCLE:   3580500052 RDMA bytes rec:          0
CYCLE:   3580500052 RDMA total latency:          0
CYCLE:   3580500052 WDMA bytes sent:          0
CYCLE:   3580500052 WDMA total latency:          0
CYCLE:   3581000052 RDMA bytes rec:          0
CYCLE:   3581000052 RDMA total latency:          0
CYCLE:   3581000052 WDMA bytes sent:          0
CYCLE:   3581000052 WDMA total latency:          0
CYCLE:   3581500052 RDMA bytes rec:          0
CYCLE:   3581500052 RDMA total latency:          0
CYCLE:   3581500052 WDMA bytes sent:          0
CYCLE:   3581500052 WDMA total latency:          0
CYCLE:   3582000052 Utilization ld q (incomplete):  0
CYCLE:   3582000052 RDMA bytes rec:          0
CYCLE:   3582000052 Utilization st q:  0
CYCLE:   3582000052 Utilization ld q:  0
CYCLE:   3582000052 Utilization:  0
CYCLE:   3582000052 Utilization ld q:  0
CYCLE:   3582000052 Utilization st q:  0
CYCLE:   3582000052 RDMA total latency:          0
CYCLE:   3582000052 Utilization st q (incomplete):  0
CYCLE:   3582000052 WDMA bytes sent:          0
CYCLE:   3582000052 Utilization ex q:  0
CYCLE:   3582000052 Utilization ex q (incomplete):  0
CYCLE:   3582000052 Utilization st q (incomplete):  0
CYCLE:   3582000052 Utilization ld q (incomplete):  0
CYCLE:   3582000052 WDMA total latency:          0
CYCLE:   3582000052 Utilization ex q:  0
CYCLE:   3582000052 Utilization:  0
CYCLE:   3582000052 Utilization ex q (incomplete):  0
CYCLE:   3582500052 RDMA bytes rec:          0
CYCLE:   3582500052 RDMA total latency:          0
CYCLE:   3582500052 WDMA bytes sent:          0
CYCLE:   3582500052 WDMA total latency:          0
CYCLE:   3583000052 RDMA bytes rec:          0
CYCLE:   3583000052 RDMA total latency:          0
CYCLE:   3583000052 WDMA bytes sent:          0
CYCLE:   3583000052 WDMA total latency:          0
CYCLE:   3583500052 RDMA bytes rec:          0
CYCLE:   3583500052 RDMA total latency:          0
CYCLE:   3583500052 WDMA bytes sent:          0
CYCLE:   3583500052 WDMA total latency:          0
CYCLE:   3584000052 Utilization ld q (incomplete):  0
CYCLE:   3584000052 RDMA bytes rec:          0
CYCLE:   3584000052 Utilization st q:  0
CYCLE:   3584000052 Utilization ld q:  0
CYCLE:   3584000052 Utilization:  0
CYCLE:   3584000052 Utilization ld q:  0
CYCLE:   3584000052 Utilization st q:  0
CYCLE:   3584000052 RDMA total latency:          0
CYCLE:   3584000052 Utilization st q (incomplete):  0
CYCLE:   3584000052 WDMA bytes sent:          0
CYCLE:   3584000052 Utilization ex q:  0
CYCLE:   3584000052 Utilization ex q (incomplete):  0
CYCLE:   3584000052 Utilization st q (incomplete):  0
CYCLE:   3584000052 Utilization ld q (incomplete):  0
CYCLE:   3584000052 WDMA total latency:          0
CYCLE:   3584000052 Utilization ex q:  0
CYCLE:   3584000052 Utilization:  0
CYCLE:   3584000052 Utilization ex q (incomplete):  0
CYCLE:   3584500052 RDMA bytes rec:          0
CYCLE:   3584500052 RDMA total latency:          0
CYCLE:   3584500052 WDMA bytes sent:          0
CYCLE:   3584500052 WDMA total latency:          0
CYCLE:   3585000052 RDMA bytes rec:          0
CYCLE:   3585000052 RDMA total latency:          0
CYCLE:   3585000052 WDMA bytes sent:          0
CYCLE:   3585000052 WDMA total latency:          0
CYCLE:   3585500052 RDMA bytes rec:          0
CYCLE:   3585500052 RDMA total latency:          0
CYCLE:   3585500052 WDMA bytes sent:          0
CYCLE:   3585500052 WDMA total latency:          0
CYCLE:   3586000052 Utilization ld q (incomplete):  0
CYCLE:   3586000052 RDMA bytes rec:          0
CYCLE:   3586000052 Utilization st q:  0
CYCLE:   3586000052 Utilization ld q:  0
CYCLE:   3586000052 Utilization:  0
CYCLE:   3586000052 Utilization ld q:  0
CYCLE:   3586000052 Utilization st q:  0
CYCLE:   3586000052 RDMA total latency:          0
CYCLE:   3586000052 Utilization st q (incomplete):  0
CYCLE:   3586000052 WDMA bytes sent:          0
CYCLE:   3586000052 Utilization ex q:  0
CYCLE:   3586000052 Utilization ex q (incomplete):  0
CYCLE:   3586000052 Utilization st q (incomplete):  0
CYCLE:   3586000052 Utilization ld q (incomplete):  0
CYCLE:   3586000052 WDMA total latency:          0
CYCLE:   3586000052 Utilization ex q:  0
CYCLE:   3586000052 Utilization:  0
CYCLE:   3586000052 Utilization ex q (incomplete):  0
CYCLE:   3586500052 RDMA bytes rec:          0
CYCLE:   3586500052 RDMA total latency:          0
CYCLE:   3586500052 WDMA bytes sent:          0
CYCLE:   3586500052 WDMA total latency:          0
CYCLE:   3587000052 RDMA bytes rec:          0
CYCLE:   3587000052 RDMA total latency:          0
CYCLE:   3587000052 WDMA bytes sent:          0
CYCLE:   3587000052 WDMA total latency:          0
CYCLE:   3587500052 RDMA bytes rec:          0
CYCLE:   3587500052 RDMA total latency:          0
CYCLE:   3587500052 WDMA bytes sent:          0
CYCLE:   3587500052 WDMA total latency:          0
CYCLE:   3588000052 Utilization ld q (incomplete):  0
CYCLE:   3588000052 RDMA bytes rec:          0
CYCLE:   3588000052 Utilization st q:  0
CYCLE:   3588000052 Utilization ld q:  0
CYCLE:   3588000052 Utilization:  0
CYCLE:   3588000052 Utilization ld q:  0
CYCLE:   3588000052 Utilization st q:  0
CYCLE:   3588000052 RDMA total latency:          0
CYCLE:   3588000052 Utilization st q (incomplete):  0
CYCLE:   3588000052 WDMA bytes sent:          0
CYCLE:   3588000052 Utilization ex q:  0
CYCLE:   3588000052 Utilization ex q (incomplete):  0
CYCLE:   3588000052 Utilization st q (incomplete):  0
CYCLE:   3588000052 Utilization ld q (incomplete):  0
CYCLE:   3588000052 WDMA total latency:          0
CYCLE:   3588000052 Utilization ex q:  0
CYCLE:   3588000052 Utilization:  0
CYCLE:   3588000052 Utilization ex q (incomplete):  0
CYCLE:   3588500052 RDMA bytes rec:          0
CYCLE:   3588500052 RDMA total latency:          0
CYCLE:   3588500052 WDMA bytes sent:          0
CYCLE:   3588500052 WDMA total latency:          0
CYCLE:   3589000052 RDMA bytes rec:          0
CYCLE:   3589000052 RDMA total latency:          0
CYCLE:   3589000052 WDMA bytes sent:          0
CYCLE:   3589000052 WDMA total latency:          0
CYCLE:   3589500052 RDMA bytes rec:          0
CYCLE:   3589500052 RDMA total latency:          0
CYCLE:   3589500052 WDMA bytes sent:          0
CYCLE:   3589500052 WDMA total latency:          0
CYCLE:   3590000052 Utilization ld q (incomplete):  0
CYCLE:   3590000052 RDMA bytes rec:          0
CYCLE:   3590000052 Utilization st q:  0
CYCLE:   3590000052 Utilization ld q:  0
CYCLE:   3590000052 Utilization:  0
CYCLE:   3590000052 Utilization ld q:  0
CYCLE:   3590000052 Utilization st q:  0
CYCLE:   3590000052 RDMA total latency:          0
CYCLE:   3590000052 Utilization st q (incomplete):  0
CYCLE:   3590000052 WDMA bytes sent:          0
CYCLE:   3590000052 Utilization ex q:  0
CYCLE:   3590000052 Utilization ex q (incomplete):  0
CYCLE:   3590000052 Utilization st q (incomplete):  0
CYCLE:   3590000052 Utilization ld q (incomplete):  0
CYCLE:   3590000052 WDMA total latency:          0
CYCLE:   3590000052 Utilization ex q:  0
CYCLE:   3590000052 Utilization:  0
CYCLE:   3590000052 Utilization ex q (incomplete):  0
CYCLE:   3590500052 RDMA bytes rec:          0
CYCLE:   3590500052 RDMA total latency:          0
CYCLE:   3590500052 WDMA bytes sent:          0
CYCLE:   3590500052 WDMA total latency:          0
CYCLE:   3591000052 RDMA bytes rec:          0
CYCLE:   3591000052 RDMA total latency:          0
CYCLE:   3591000052 WDMA bytes sent:          0
CYCLE:   3591000052 WDMA total latency:          0
CYCLE:   3591500052 RDMA bytes rec:          0
CYCLE:   3591500052 RDMA total latency:          0
CYCLE:   3591500052 WDMA bytes sent:          0
CYCLE:   3591500052 WDMA total latency:          0
CYCLE:   3592000052 Utilization ld q (incomplete):  0
CYCLE:   3592000052 RDMA bytes rec:          0
CYCLE:   3592000052 Utilization st q:  0
CYCLE:   3592000052 Utilization ld q:  0
CYCLE:   3592000052 Utilization:  0
CYCLE:   3592000052 Utilization ld q:  0
CYCLE:   3592000052 Utilization st q:  0
CYCLE:   3592000052 RDMA total latency:          0
CYCLE:   3592000052 Utilization st q (incomplete):  0
CYCLE:   3592000052 WDMA bytes sent:          0
CYCLE:   3592000052 Utilization ex q:  0
CYCLE:   3592000052 Utilization ex q (incomplete):  0
CYCLE:   3592000052 Utilization st q (incomplete):  0
CYCLE:   3592000052 Utilization ld q (incomplete):  0
CYCLE:   3592000052 WDMA total latency:          0
CYCLE:   3592000052 Utilization ex q:  0
CYCLE:   3592000052 Utilization:  0
CYCLE:   3592000052 Utilization ex q (incomplete):  0
CYCLE:   3592500052 RDMA bytes rec:          0
CYCLE:   3592500052 RDMA total latency:          0
CYCLE:   3592500052 WDMA bytes sent:          0
CYCLE:   3592500052 WDMA total latency:          0
CYCLE:   3593000052 RDMA bytes rec:          0
CYCLE:   3593000052 RDMA total latency:          0
CYCLE:   3593000052 WDMA bytes sent:          0
CYCLE:   3593000052 WDMA total latency:          0
CYCLE:   3593500052 RDMA bytes rec:          0
CYCLE:   3593500052 RDMA total latency:          0
CYCLE:   3593500052 WDMA bytes sent:          0
CYCLE:   3593500052 WDMA total latency:          0
CYCLE:   3594000052 Utilization ld q (incomplete):  0
CYCLE:   3594000052 RDMA bytes rec:          0
CYCLE:   3594000052 Utilization st q:  0
CYCLE:   3594000052 Utilization ld q:  0
CYCLE:   3594000052 Utilization:  0
CYCLE:   3594000052 Utilization ld q:  0
CYCLE:   3594000052 Utilization st q:  0
CYCLE:   3594000052 RDMA total latency:          0
CYCLE:   3594000052 Utilization st q (incomplete):  0
CYCLE:   3594000052 WDMA bytes sent:          0
CYCLE:   3594000052 Utilization ex q:  0
CYCLE:   3594000052 Utilization ex q (incomplete):  0
CYCLE:   3594000052 Utilization st q (incomplete):  0
CYCLE:   3594000052 Utilization ld q (incomplete):  0
CYCLE:   3594000052 WDMA total latency:          0
CYCLE:   3594000052 Utilization ex q:  0
CYCLE:   3594000052 Utilization:  0
CYCLE:   3594000052 Utilization ex q (incomplete):  0
CYCLE:   3594500052 RDMA bytes rec:          0
CYCLE:   3594500052 RDMA total latency:          0
CYCLE:   3594500052 WDMA bytes sent:          0
CYCLE:   3594500052 WDMA total latency:          0
CYCLE:   3595000052 RDMA bytes rec:          0
CYCLE:   3595000052 RDMA total latency:          0
CYCLE:   3595000052 WDMA bytes sent:          0
CYCLE:   3595000052 WDMA total latency:          0
CYCLE:   3595500052 RDMA bytes rec:          0
CYCLE:   3595500052 RDMA total latency:          0
CYCLE:   3595500052 WDMA bytes sent:          0
CYCLE:   3595500052 WDMA total latency:          0
CYCLE:   3596000052 Utilization ld q (incomplete):  0
CYCLE:   3596000052 RDMA bytes rec:          0
CYCLE:   3596000052 Utilization st q:  0
CYCLE:   3596000052 Utilization ld q:  0
CYCLE:   3596000052 Utilization:  0
CYCLE:   3596000052 Utilization ld q:  0
CYCLE:   3596000052 Utilization st q:  0
CYCLE:   3596000052 RDMA total latency:          0
CYCLE:   3596000052 Utilization st q (incomplete):  0
CYCLE:   3596000052 WDMA bytes sent:          0
CYCLE:   3596000052 Utilization ex q:  0
CYCLE:   3596000052 Utilization ex q (incomplete):  0
CYCLE:   3596000052 Utilization st q (incomplete):  0
CYCLE:   3596000052 Utilization ld q (incomplete):  0
CYCLE:   3596000052 WDMA total latency:          0
CYCLE:   3596000052 Utilization ex q:  0
CYCLE:   3596000052 Utilization:  0
CYCLE:   3596000052 Utilization ex q (incomplete):  0
CYCLE:   3596500052 RDMA bytes rec:          0
CYCLE:   3596500052 RDMA total latency:          0
CYCLE:   3596500052 WDMA bytes sent:          0
CYCLE:   3596500052 WDMA total latency:          0
CYCLE:   3597000052 RDMA bytes rec:          0
CYCLE:   3597000052 RDMA total latency:          0
CYCLE:   3597000052 WDMA bytes sent:          0
CYCLE:   3597000052 WDMA total latency:          0
CYCLE:   3597500052 RDMA bytes rec:          0
CYCLE:   3597500052 RDMA total latency:          0
CYCLE:   3597500052 WDMA bytes sent:          0
CYCLE:   3597500052 WDMA total latency:          0
CYCLE:   3598000052 Utilization ld q (incomplete):  0
CYCLE:   3598000052 RDMA bytes rec:          0
CYCLE:   3598000052 Utilization st q:  0
CYCLE:   3598000052 Utilization ld q:  0
CYCLE:   3598000052 Utilization:  0
CYCLE:   3598000052 Utilization ld q:  0
CYCLE:   3598000052 Utilization st q:  0
CYCLE:   3598000052 RDMA total latency:          0
CYCLE:   3598000052 Utilization st q (incomplete):  0
CYCLE:   3598000052 WDMA bytes sent:          0
CYCLE:   3598000052 Utilization ex q:  0
CYCLE:   3598000052 Utilization ex q (incomplete):  0
CYCLE:   3598000052 Utilization st q (incomplete):  0
CYCLE:   3598000052 Utilization ld q (incomplete):  0
CYCLE:   3598000052 WDMA total latency:          0
CYCLE:   3598000052 Utilization ex q:  0
CYCLE:   3598000052 Utilization:  0
CYCLE:   3598000052 Utilization ex q (incomplete):  0
CYCLE:   3598500052 RDMA bytes rec:          0
CYCLE:   3598500052 RDMA total latency:          0
CYCLE:   3598500052 WDMA bytes sent:          0
CYCLE:   3598500052 WDMA total latency:          0
CYCLE:   3599000052 RDMA bytes rec:          0
CYCLE:   3599000052 RDMA total latency:          0
CYCLE:   3599000052 WDMA bytes sent:          0
CYCLE:   3599000052 WDMA total latency:          0
CYCLE:   3599500052 RDMA bytes rec:          0
CYCLE:   3599500052 RDMA total latency:          0
CYCLE:   3599500052 WDMA bytes sent:          0
CYCLE:   3599500052 WDMA total latency:          0
CYCLE:   3600000052 Utilization ld q (incomplete):  0
CYCLE:   3600000052 RDMA bytes rec:          0
CYCLE:   3600000052 Utilization st q:  0
CYCLE:   3600000052 Utilization ld q:  0
CYCLE:   3600000052 Utilization:  0
CYCLE:   3600000052 Utilization ld q:  0
CYCLE:   3600000052 Utilization st q:  0
CYCLE:   3600000052 RDMA total latency:          0
CYCLE:   3600000052 Utilization st q (incomplete):  0
CYCLE:   3600000052 WDMA bytes sent:          0
CYCLE:   3600000052 Utilization ex q:  0
CYCLE:   3600000052 Utilization ex q (incomplete):  0
CYCLE:   3600000052 Utilization st q (incomplete):  0
CYCLE:   3600000052 Utilization ld q (incomplete):  0
CYCLE:   3600000052 WDMA total latency:          0
CYCLE:   3600000052 Utilization ex q:  0
CYCLE:   3600000052 Utilization:  0
CYCLE:   3600000052 Utilization ex q (incomplete):  0
CYCLE:   3600500052 RDMA bytes rec:          0
CYCLE:   3600500052 RDMA total latency:          0
CYCLE:   3600500052 WDMA bytes sent:          0
CYCLE:   3600500052 WDMA total latency:          0
CYCLE:   3601000052 RDMA bytes rec:          0
CYCLE:   3601000052 RDMA total latency:          0
CYCLE:   3601000052 WDMA bytes sent:          0
CYCLE:   3601000052 WDMA total latency:          0
CYCLE:   3601500052 RDMA bytes rec:          0
CYCLE:   3601500052 RDMA total latency:          0
CYCLE:   3601500052 WDMA bytes sent:          0
CYCLE:   3601500052 WDMA total latency:          0
CYCLE:   3602000052 Utilization ld q (incomplete):  0
CYCLE:   3602000052 RDMA bytes rec:          0
CYCLE:   3602000052 Utilization st q:  0
CYCLE:   3602000052 Utilization ld q:  0
CYCLE:   3602000052 Utilization:  0
CYCLE:   3602000052 Utilization ld q:  0
CYCLE:   3602000052 Utilization st q:  0
CYCLE:   3602000052 RDMA total latency:          0
CYCLE:   3602000052 Utilization st q (incomplete):  0
CYCLE:   3602000052 WDMA bytes sent:          0
CYCLE:   3602000052 Utilization ex q:  0
CYCLE:   3602000052 Utilization ex q (incomplete):  0
CYCLE:   3602000052 Utilization st q (incomplete):  0
CYCLE:   3602000052 Utilization ld q (incomplete):  0
CYCLE:   3602000052 WDMA total latency:          0
CYCLE:   3602000052 Utilization ex q:  0
CYCLE:   3602000052 Utilization:  0
CYCLE:   3602000052 Utilization ex q (incomplete):  0
CYCLE:   3602500052 RDMA bytes rec:          0
CYCLE:   3602500052 RDMA total latency:          0
CYCLE:   3602500052 WDMA bytes sent:          0
CYCLE:   3602500052 WDMA total latency:          0
CYCLE:   3603000052 RDMA bytes rec:          0
CYCLE:   3603000052 RDMA total latency:          0
CYCLE:   3603000052 WDMA bytes sent:          0
CYCLE:   3603000052 WDMA total latency:          0
CYCLE:   3603500052 RDMA bytes rec:          0
CYCLE:   3603500052 RDMA total latency:          0
CYCLE:   3603500052 WDMA bytes sent:          0
CYCLE:   3603500052 WDMA total latency:          0
CYCLE:   3604000052 Utilization ld q (incomplete):  0
CYCLE:   3604000052 RDMA bytes rec:          0
CYCLE:   3604000052 Utilization st q:  0
CYCLE:   3604000052 Utilization ld q:  0
CYCLE:   3604000052 Utilization:  0
CYCLE:   3604000052 Utilization ld q:  0
CYCLE:   3604000052 Utilization st q:  0
CYCLE:   3604000052 RDMA total latency:          0
CYCLE:   3604000052 Utilization st q (incomplete):  0
CYCLE:   3604000052 WDMA bytes sent:          0
CYCLE:   3604000052 Utilization ex q:  0
CYCLE:   3604000052 Utilization ex q (incomplete):  0
CYCLE:   3604000052 Utilization st q (incomplete):  0
CYCLE:   3604000052 Utilization ld q (incomplete):  0
CYCLE:   3604000052 WDMA total latency:          0
CYCLE:   3604000052 Utilization ex q:  0
CYCLE:   3604000052 Utilization:  0
CYCLE:   3604000052 Utilization ex q (incomplete):  0
CYCLE:   3604500052 RDMA bytes rec:          0
CYCLE:   3604500052 RDMA total latency:          0
CYCLE:   3604500052 WDMA bytes sent:          0
CYCLE:   3604500052 WDMA total latency:          0
CYCLE:   3605000052 RDMA bytes rec:          0
CYCLE:   3605000052 RDMA total latency:          0
CYCLE:   3605000052 WDMA bytes sent:          0
CYCLE:   3605000052 WDMA total latency:          0
CYCLE:   3605500052 RDMA bytes rec:          0
CYCLE:   3605500052 RDMA total latency:          0
CYCLE:   3605500052 WDMA bytes sent:          0
CYCLE:   3605500052 WDMA total latency:          0
CYCLE:   3606000052 Utilization ld q (incomplete):  0
CYCLE:   3606000052 RDMA bytes rec:          0
CYCLE:   3606000052 Utilization st q:  0
CYCLE:   3606000052 Utilization ld q:  0
CYCLE:   3606000052 Utilization:  0
CYCLE:   3606000052 Utilization ld q:  0
CYCLE:   3606000052 Utilization st q:  0
CYCLE:   3606000052 RDMA total latency:          0
CYCLE:   3606000052 Utilization st q (incomplete):  0
CYCLE:   3606000052 WDMA bytes sent:          0
CYCLE:   3606000052 Utilization ex q:  0
CYCLE:   3606000052 Utilization ex q (incomplete):  0
CYCLE:   3606000052 Utilization st q (incomplete):  0
CYCLE:   3606000052 Utilization ld q (incomplete):  0
CYCLE:   3606000052 WDMA total latency:          0
CYCLE:   3606000052 Utilization ex q:  0
CYCLE:   3606000052 Utilization:  0
CYCLE:   3606000052 Utilization ex q (incomplete):  0
CYCLE:   3606500052 RDMA bytes rec:          0
CYCLE:   3606500052 RDMA total latency:          0
CYCLE:   3606500052 WDMA bytes sent:          0
CYCLE:   3606500052 WDMA total latency:          0
CYCLE:   3607000052 RDMA bytes rec:          0
CYCLE:   3607000052 RDMA total latency:          0
CYCLE:   3607000052 WDMA bytes sent:          0
CYCLE:   3607000052 WDMA total latency:          0
CYCLE:   3607500052 RDMA bytes rec:          0
CYCLE:   3607500052 RDMA total latency:          0
CYCLE:   3607500052 WDMA bytes sent:          0
CYCLE:   3607500052 WDMA total latency:          0
CYCLE:   3608000052 Utilization ld q (incomplete):  0
CYCLE:   3608000052 RDMA bytes rec:          0
CYCLE:   3608000052 Utilization st q:  0
CYCLE:   3608000052 Utilization ld q:  0
CYCLE:   3608000052 Utilization:  0
CYCLE:   3608000052 Utilization ld q:  0
CYCLE:   3608000052 Utilization st q:  0
CYCLE:   3608000052 RDMA total latency:          0
CYCLE:   3608000052 Utilization st q (incomplete):  0
CYCLE:   3608000052 WDMA bytes sent:          0
CYCLE:   3608000052 Utilization ex q:  0
CYCLE:   3608000052 Utilization ex q (incomplete):  0
CYCLE:   3608000052 Utilization st q (incomplete):  0
CYCLE:   3608000052 Utilization ld q (incomplete):  0
CYCLE:   3608000052 WDMA total latency:          0
CYCLE:   3608000052 Utilization ex q:  0
CYCLE:   3608000052 Utilization:  0
CYCLE:   3608000052 Utilization ex q (incomplete):  0
CYCLE:   3608500052 RDMA bytes rec:          0
CYCLE:   3608500052 RDMA total latency:          0
CYCLE:   3608500052 WDMA bytes sent:          0
CYCLE:   3608500052 WDMA total latency:          0
CYCLE:   3609000052 RDMA bytes rec:          0
CYCLE:   3609000052 RDMA total latency:          0
CYCLE:   3609000052 WDMA bytes sent:          0
CYCLE:   3609000052 WDMA total latency:          0
CYCLE:   3609500052 RDMA bytes rec:          0
CYCLE:   3609500052 RDMA total latency:          0
CYCLE:   3609500052 WDMA bytes sent:          0
CYCLE:   3609500052 WDMA total latency:          0
CYCLE:   3610000052 Utilization ld q (incomplete):  0
CYCLE:   3610000052 RDMA bytes rec:          0
CYCLE:   3610000052 Utilization st q:  0
CYCLE:   3610000052 Utilization ld q:  0
CYCLE:   3610000052 Utilization:  0
CYCLE:   3610000052 Utilization ld q:  0
CYCLE:   3610000052 Utilization st q:  0
CYCLE:   3610000052 RDMA total latency:          0
CYCLE:   3610000052 Utilization st q (incomplete):  0
CYCLE:   3610000052 WDMA bytes sent:          0
CYCLE:   3610000052 Utilization ex q:  0
CYCLE:   3610000052 Utilization ex q (incomplete):  0
CYCLE:   3610000052 Utilization st q (incomplete):  0
CYCLE:   3610000052 Utilization ld q (incomplete):  0
CYCLE:   3610000052 WDMA total latency:          0
CYCLE:   3610000052 Utilization ex q:  0
CYCLE:   3610000052 Utilization:  0
CYCLE:   3610000052 Utilization ex q (incomplete):  0
CYCLE:   3610500052 RDMA bytes rec:          0
CYCLE:   3610500052 RDMA total latency:          0
CYCLE:   3610500052 WDMA bytes sent:          0
CYCLE:   3610500052 WDMA total latency:          0
CYCLE:   3611000052 RDMA bytes rec:          0
CYCLE:   3611000052 RDMA total latency:          0
CYCLE:   3611000052 WDMA bytes sent:          0
CYCLE:   3611000052 WDMA total latency:          0
CYCLE:   3611500052 RDMA bytes rec:          0
CYCLE:   3611500052 RDMA total latency:          0
CYCLE:   3611500052 WDMA bytes sent:          0
CYCLE:   3611500052 WDMA total latency:          0
CYCLE:   3612000052 Utilization ld q (incomplete):  0
CYCLE:   3612000052 RDMA bytes rec:          0
CYCLE:   3612000052 Utilization st q:  0
CYCLE:   3612000052 Utilization ld q:  0
CYCLE:   3612000052 Utilization:  0
CYCLE:   3612000052 Utilization ld q:  0
CYCLE:   3612000052 Utilization st q:  0
CYCLE:   3612000052 RDMA total latency:          0
CYCLE:   3612000052 Utilization st q (incomplete):  0
CYCLE:   3612000052 WDMA bytes sent:          0
CYCLE:   3612000052 Utilization ex q:  0
CYCLE:   3612000052 Utilization ex q (incomplete):  0
CYCLE:   3612000052 Utilization st q (incomplete):  0
CYCLE:   3612000052 Utilization ld q (incomplete):  0
CYCLE:   3612000052 WDMA total latency:          0
CYCLE:   3612000052 Utilization ex q:  0
CYCLE:   3612000052 Utilization:  0
CYCLE:   3612000052 Utilization ex q (incomplete):  0
CYCLE:   3612500052 RDMA bytes rec:          0
CYCLE:   3612500052 RDMA total latency:          0
CYCLE:   3612500052 WDMA bytes sent:          0
CYCLE:   3612500052 WDMA total latency:          0
CYCLE:   3613000052 RDMA bytes rec:          0
CYCLE:   3613000052 RDMA total latency:          0
CYCLE:   3613000052 WDMA bytes sent:          0
CYCLE:   3613000052 WDMA total latency:          0
CYCLE:   3613500052 RDMA bytes rec:          0
CYCLE:   3613500052 RDMA total latency:          0
CYCLE:   3613500052 WDMA bytes sent:          0
CYCLE:   3613500052 WDMA total latency:          0
CYCLE:   3614000052 Utilization ld q (incomplete):  0
CYCLE:   3614000052 RDMA bytes rec:          0
CYCLE:   3614000052 Utilization st q:  0
CYCLE:   3614000052 Utilization ld q:  0
CYCLE:   3614000052 Utilization:  0
CYCLE:   3614000052 Utilization ld q:  0
CYCLE:   3614000052 Utilization st q:  0
CYCLE:   3614000052 RDMA total latency:          0
CYCLE:   3614000052 Utilization st q (incomplete):  0
CYCLE:   3614000052 WDMA bytes sent:          0
CYCLE:   3614000052 Utilization ex q:  0
CYCLE:   3614000052 Utilization ex q (incomplete):  0
CYCLE:   3614000052 Utilization st q (incomplete):  0
CYCLE:   3614000052 Utilization ld q (incomplete):  0
CYCLE:   3614000052 WDMA total latency:          0
CYCLE:   3614000052 Utilization ex q:  0
CYCLE:   3614000052 Utilization:  0
CYCLE:   3614000052 Utilization ex q (incomplete):  0
CYCLE:   3614500052 RDMA bytes rec:          0
CYCLE:   3614500052 RDMA total latency:          0
CYCLE:   3614500052 WDMA bytes sent:          0
CYCLE:   3614500052 WDMA total latency:          0
CYCLE:   3615000052 RDMA bytes rec:          0
CYCLE:   3615000052 RDMA total latency:          0
CYCLE:   3615000052 WDMA bytes sent:          0
CYCLE:   3615000052 WDMA total latency:          0
CYCLE:   3615500052 RDMA bytes rec:          0
CYCLE:   3615500052 RDMA total latency:          0
CYCLE:   3615500052 WDMA bytes sent:          0
CYCLE:   3615500052 WDMA total latency:          0
CYCLE:   3616000052 Utilization ld q (incomplete):  0
CYCLE:   3616000052 RDMA bytes rec:          0
CYCLE:   3616000052 Utilization st q:  0
CYCLE:   3616000052 Utilization ld q:  0
CYCLE:   3616000052 Utilization:  0
CYCLE:   3616000052 Utilization ld q:  0
CYCLE:   3616000052 Utilization st q:  0
CYCLE:   3616000052 RDMA total latency:          0
CYCLE:   3616000052 Utilization st q (incomplete):  0
CYCLE:   3616000052 WDMA bytes sent:          0
CYCLE:   3616000052 Utilization ex q:  0
CYCLE:   3616000052 Utilization ex q (incomplete):  0
CYCLE:   3616000052 Utilization st q (incomplete):  0
CYCLE:   3616000052 Utilization ld q (incomplete):  0
CYCLE:   3616000052 WDMA total latency:          0
CYCLE:   3616000052 Utilization ex q:  0
CYCLE:   3616000052 Utilization:  0
CYCLE:   3616000052 Utilization ex q (incomplete):  0
CYCLE:   3616500052 RDMA bytes rec:          0
CYCLE:   3616500052 RDMA total latency:          0
CYCLE:   3616500052 WDMA bytes sent:          0
CYCLE:   3616500052 WDMA total latency:          0
CYCLE:   3617000052 RDMA bytes rec:          0
CYCLE:   3617000052 RDMA total latency:          0
CYCLE:   3617000052 WDMA bytes sent:          0
CYCLE:   3617000052 WDMA total latency:          0
CYCLE:   3617500052 RDMA bytes rec:          0
CYCLE:   3617500052 RDMA total latency:          0
CYCLE:   3617500052 WDMA bytes sent:          0
CYCLE:   3617500052 WDMA total latency:          0
CYCLE:   3618000052 Utilization ld q (incomplete):  0
CYCLE:   3618000052 RDMA bytes rec:          0
CYCLE:   3618000052 Utilization st q:  0
CYCLE:   3618000052 Utilization ld q:  0
CYCLE:   3618000052 Utilization:  0
CYCLE:   3618000052 Utilization ld q:  0
CYCLE:   3618000052 Utilization st q:  0
CYCLE:   3618000052 RDMA total latency:          0
CYCLE:   3618000052 Utilization st q (incomplete):  0
CYCLE:   3618000052 WDMA bytes sent:          0
CYCLE:   3618000052 Utilization ex q:  0
CYCLE:   3618000052 Utilization ex q (incomplete):  0
CYCLE:   3618000052 Utilization st q (incomplete):  0
CYCLE:   3618000052 Utilization ld q (incomplete):  0
CYCLE:   3618000052 WDMA total latency:          0
CYCLE:   3618000052 Utilization ex q:  0
CYCLE:   3618000052 Utilization:  0
CYCLE:   3618000052 Utilization ex q (incomplete):  0
CYCLE:   3618500052 RDMA bytes rec:          0
CYCLE:   3618500052 RDMA total latency:          0
CYCLE:   3618500052 WDMA bytes sent:          0
CYCLE:   3618500052 WDMA total latency:          0
CYCLE:   3619000052 RDMA bytes rec:          0
CYCLE:   3619000052 RDMA total latency:          0
CYCLE:   3619000052 WDMA bytes sent:          0
CYCLE:   3619000052 WDMA total latency:          0
CYCLE:   3619500052 RDMA bytes rec:          0
CYCLE:   3619500052 RDMA total latency:          0
CYCLE:   3619500052 WDMA bytes sent:          0
CYCLE:   3619500052 WDMA total latency:          0
CYCLE:   3620000052 Utilization ld q (incomplete):  0
CYCLE:   3620000052 RDMA bytes rec:          0
CYCLE:   3620000052 Utilization st q:  0
CYCLE:   3620000052 Utilization ld q:  0
CYCLE:   3620000052 Utilization:  0
CYCLE:   3620000052 Utilization ld q:  0
CYCLE:   3620000052 Utilization st q:  0
CYCLE:   3620000052 RDMA total latency:          0
CYCLE:   3620000052 Utilization st q (incomplete):  0
CYCLE:   3620000052 WDMA bytes sent:          0
CYCLE:   3620000052 Utilization ex q:  0
CYCLE:   3620000052 Utilization ex q (incomplete):  0
CYCLE:   3620000052 Utilization st q (incomplete):  0
CYCLE:   3620000052 Utilization ld q (incomplete):  0
CYCLE:   3620000052 WDMA total latency:          0
CYCLE:   3620000052 Utilization ex q:  0
CYCLE:   3620000052 Utilization:  0
CYCLE:   3620000052 Utilization ex q (incomplete):  0
CYCLE:   3620500052 RDMA bytes rec:          0
CYCLE:   3620500052 RDMA total latency:          0
CYCLE:   3620500052 WDMA bytes sent:          0
CYCLE:   3620500052 WDMA total latency:          0
CYCLE:   3621000052 RDMA bytes rec:          0
CYCLE:   3621000052 RDMA total latency:          0
CYCLE:   3621000052 WDMA bytes sent:          0
CYCLE:   3621000052 WDMA total latency:          0
CYCLE:   3621500052 RDMA bytes rec:          0
CYCLE:   3621500052 RDMA total latency:          0
CYCLE:   3621500052 WDMA bytes sent:          0
CYCLE:   3621500052 WDMA total latency:          0
CYCLE:   3622000052 Utilization ld q (incomplete):  0
CYCLE:   3622000052 RDMA bytes rec:          0
CYCLE:   3622000052 Utilization st q:  0
CYCLE:   3622000052 Utilization ld q:  0
CYCLE:   3622000052 Utilization:  0
CYCLE:   3622000052 Utilization ld q:  0
CYCLE:   3622000052 Utilization st q:  0
CYCLE:   3622000052 RDMA total latency:          0
CYCLE:   3622000052 Utilization st q (incomplete):  0
CYCLE:   3622000052 WDMA bytes sent:          0
CYCLE:   3622000052 Utilization ex q:  0
CYCLE:   3622000052 Utilization ex q (incomplete):  0
CYCLE:   3622000052 Utilization st q (incomplete):  0
CYCLE:   3622000052 Utilization ld q (incomplete):  0
CYCLE:   3622000052 WDMA total latency:          0
CYCLE:   3622000052 Utilization ex q:  0
CYCLE:   3622000052 Utilization:  0
CYCLE:   3622000052 Utilization ex q (incomplete):  0
CYCLE:   3622500052 RDMA bytes rec:          0
CYCLE:   3622500052 RDMA total latency:          0
CYCLE:   3622500052 WDMA bytes sent:          0
CYCLE:   3622500052 WDMA total latency:          0
CYCLE:   3623000052 RDMA bytes rec:          0
CYCLE:   3623000052 RDMA total latency:          0
CYCLE:   3623000052 WDMA bytes sent:          0
CYCLE:   3623000052 WDMA total latency:          0
CYCLE:   3623500052 RDMA bytes rec:          0
CYCLE:   3623500052 RDMA total latency:          0
CYCLE:   3623500052 WDMA bytes sent:          0
CYCLE:   3623500052 WDMA total latency:          0
CYCLE:   3624000052 Utilization ld q (incomplete):  0
CYCLE:   3624000052 RDMA bytes rec:          0
CYCLE:   3624000052 Utilization st q:  0
CYCLE:   3624000052 Utilization ld q:  0
CYCLE:   3624000052 Utilization:  0
CYCLE:   3624000052 Utilization ld q:  0
CYCLE:   3624000052 Utilization st q:  0
CYCLE:   3624000052 RDMA total latency:          0
CYCLE:   3624000052 Utilization st q (incomplete):  0
CYCLE:   3624000052 WDMA bytes sent:          0
CYCLE:   3624000052 Utilization ex q:  0
CYCLE:   3624000052 Utilization ex q (incomplete):  0
CYCLE:   3624000052 Utilization st q (incomplete):  0
CYCLE:   3624000052 Utilization ld q (incomplete):  0
CYCLE:   3624000052 WDMA total latency:          0
CYCLE:   3624000052 Utilization ex q:  0
CYCLE:   3624000052 Utilization:  0
CYCLE:   3624000052 Utilization ex q (incomplete):  0
CYCLE:   3624500052 RDMA bytes rec:          0
CYCLE:   3624500052 RDMA total latency:          0
CYCLE:   3624500052 WDMA bytes sent:          0
CYCLE:   3624500052 WDMA total latency:          0
CYCLE:   3625000052 RDMA bytes rec:          0
CYCLE:   3625000052 RDMA total latency:          0
CYCLE:   3625000052 WDMA bytes sent:          0
CYCLE:   3625000052 WDMA total latency:          0
CYCLE:   3625500052 RDMA bytes rec:          0
CYCLE:   3625500052 RDMA total latency:          0
CYCLE:   3625500052 WDMA bytes sent:          0
CYCLE:   3625500052 WDMA total latency:          0
CYCLE:   3626000052 Utilization ld q (incomplete):  0
CYCLE:   3626000052 RDMA bytes rec:          0
CYCLE:   3626000052 Utilization st q:  0
CYCLE:   3626000052 Utilization ld q:  0
CYCLE:   3626000052 Utilization:  0
CYCLE:   3626000052 Utilization ld q:  0
CYCLE:   3626000052 Utilization st q:  0
CYCLE:   3626000052 RDMA total latency:          0
CYCLE:   3626000052 Utilization st q (incomplete):  0
CYCLE:   3626000052 WDMA bytes sent:          0
CYCLE:   3626000052 Utilization ex q:  0
CYCLE:   3626000052 Utilization ex q (incomplete):  0
CYCLE:   3626000052 Utilization st q (incomplete):  0
CYCLE:   3626000052 Utilization ld q (incomplete):  0
CYCLE:   3626000052 WDMA total latency:          0
CYCLE:   3626000052 Utilization ex q:  0
CYCLE:   3626000052 Utilization:  0
CYCLE:   3626000052 Utilization ex q (incomplete):  0
CYCLE:   3626500052 RDMA bytes rec:          0
CYCLE:   3626500052 RDMA total latency:          0
CYCLE:   3626500052 WDMA bytes sent:          0
CYCLE:   3626500052 WDMA total latency:          0
CYCLE:   3627000052 RDMA bytes rec:          0
CYCLE:   3627000052 RDMA total latency:          0
CYCLE:   3627000052 WDMA bytes sent:          0
CYCLE:   3627000052 WDMA total latency:          0
CYCLE:   3627500052 RDMA bytes rec:          0
CYCLE:   3627500052 RDMA total latency:          0
CYCLE:   3627500052 WDMA bytes sent:          0
CYCLE:   3627500052 WDMA total latency:          0
CYCLE:   3628000052 Utilization ld q (incomplete):  0
CYCLE:   3628000052 RDMA bytes rec:          0
CYCLE:   3628000052 Utilization st q:  0
CYCLE:   3628000052 Utilization ld q:  0
CYCLE:   3628000052 Utilization:  0
CYCLE:   3628000052 Utilization ld q:  0
CYCLE:   3628000052 Utilization st q:  0
CYCLE:   3628000052 RDMA total latency:          0
CYCLE:   3628000052 Utilization st q (incomplete):  0
CYCLE:   3628000052 WDMA bytes sent:          0
CYCLE:   3628000052 Utilization ex q:  0
CYCLE:   3628000052 Utilization ex q (incomplete):  0
CYCLE:   3628000052 Utilization st q (incomplete):  0
CYCLE:   3628000052 Utilization ld q (incomplete):  0
CYCLE:   3628000052 WDMA total latency:          0
CYCLE:   3628000052 Utilization ex q:  0
CYCLE:   3628000052 Utilization:  0
CYCLE:   3628000052 Utilization ex q (incomplete):  0
CYCLE:   3628500052 RDMA bytes rec:          0
CYCLE:   3628500052 RDMA total latency:          0
CYCLE:   3628500052 WDMA bytes sent:          0
CYCLE:   3628500052 WDMA total latency:          0
CYCLE:   3629000052 RDMA bytes rec:          0
CYCLE:   3629000052 RDMA total latency:          0
CYCLE:   3629000052 WDMA bytes sent:          0
CYCLE:   3629000052 WDMA total latency:          0
CYCLE:   3629500052 RDMA bytes rec:          0
CYCLE:   3629500052 RDMA total latency:          0
CYCLE:   3629500052 WDMA bytes sent:          0
CYCLE:   3629500052 WDMA total latency:          0
CYCLE:   3630000052 Utilization ld q (incomplete):  0
CYCLE:   3630000052 RDMA bytes rec:          0
CYCLE:   3630000052 Utilization st q:  0
CYCLE:   3630000052 Utilization ld q:  0
CYCLE:   3630000052 Utilization:  0
CYCLE:   3630000052 Utilization ld q:  0
CYCLE:   3630000052 Utilization st q:  0
CYCLE:   3630000052 RDMA total latency:          0
CYCLE:   3630000052 Utilization st q (incomplete):  0
CYCLE:   3630000052 WDMA bytes sent:          0
CYCLE:   3630000052 Utilization ex q:  0
CYCLE:   3630000052 Utilization ex q (incomplete):  0
CYCLE:   3630000052 Utilization st q (incomplete):  0
CYCLE:   3630000052 Utilization ld q (incomplete):  0
CYCLE:   3630000052 WDMA total latency:          0
CYCLE:   3630000052 Utilization ex q:  0
CYCLE:   3630000052 Utilization:  0
CYCLE:   3630000052 Utilization ex q (incomplete):  0
CYCLE:   3630500052 RDMA bytes rec:          0
CYCLE:   3630500052 RDMA total latency:          0
CYCLE:   3630500052 WDMA bytes sent:          0
CYCLE:   3630500052 WDMA total latency:          0
CYCLE:   3631000052 RDMA bytes rec:          0
CYCLE:   3631000052 RDMA total latency:          0
CYCLE:   3631000052 WDMA bytes sent:          0
CYCLE:   3631000052 WDMA total latency:          0
CYCLE:   3631500052 RDMA bytes rec:          0
CYCLE:   3631500052 RDMA total latency:          0
CYCLE:   3631500052 WDMA bytes sent:          0
CYCLE:   3631500052 WDMA total latency:          0
CYCLE:   3632000052 Utilization ld q (incomplete):  0
CYCLE:   3632000052 RDMA bytes rec:          0
CYCLE:   3632000052 Utilization st q:  0
CYCLE:   3632000052 Utilization ld q:  0
CYCLE:   3632000052 Utilization:  0
CYCLE:   3632000052 Utilization ld q:  0
CYCLE:   3632000052 Utilization st q:  0
CYCLE:   3632000052 RDMA total latency:          0
CYCLE:   3632000052 Utilization st q (incomplete):  0
CYCLE:   3632000052 WDMA bytes sent:          0
CYCLE:   3632000052 Utilization ex q:  0
CYCLE:   3632000052 Utilization ex q (incomplete):  0
CYCLE:   3632000052 Utilization st q (incomplete):  0
CYCLE:   3632000052 Utilization ld q (incomplete):  0
CYCLE:   3632000052 WDMA total latency:          0
CYCLE:   3632000052 Utilization ex q:  0
CYCLE:   3632000052 Utilization:  0
CYCLE:   3632000052 Utilization ex q (incomplete):  0
CYCLE:   3632500052 RDMA bytes rec:          0
CYCLE:   3632500052 RDMA total latency:          0
CYCLE:   3632500052 WDMA bytes sent:          0
CYCLE:   3632500052 WDMA total latency:          0
CYCLE:   3633000052 RDMA bytes rec:          0
CYCLE:   3633000052 RDMA total latency:          0
CYCLE:   3633000052 WDMA bytes sent:          0
CYCLE:   3633000052 WDMA total latency:          0
CYCLE:   3633500052 RDMA bytes rec:          0
CYCLE:   3633500052 RDMA total latency:          0
CYCLE:   3633500052 WDMA bytes sent:          0
CYCLE:   3633500052 WDMA total latency:          0
CYCLE:   3634000052 Utilization ld q (incomplete):  0
CYCLE:   3634000052 RDMA bytes rec:          0
CYCLE:   3634000052 Utilization st q:  0
CYCLE:   3634000052 Utilization ld q:  0
CYCLE:   3634000052 Utilization:  0
CYCLE:   3634000052 Utilization ld q:  0
CYCLE:   3634000052 Utilization st q:  0
CYCLE:   3634000052 RDMA total latency:          0
CYCLE:   3634000052 Utilization st q (incomplete):  0
CYCLE:   3634000052 WDMA bytes sent:          0
CYCLE:   3634000052 Utilization ex q:  0
CYCLE:   3634000052 Utilization ex q (incomplete):  0
CYCLE:   3634000052 Utilization st q (incomplete):  0
CYCLE:   3634000052 Utilization ld q (incomplete):  0
CYCLE:   3634000052 WDMA total latency:          0
CYCLE:   3634000052 Utilization ex q:  0
CYCLE:   3634000052 Utilization:  0
CYCLE:   3634000052 Utilization ex q (incomplete):  0
CYCLE:   3634500052 RDMA bytes rec:          0
CYCLE:   3634500052 RDMA total latency:          0
CYCLE:   3634500052 WDMA bytes sent:          0
CYCLE:   3634500052 WDMA total latency:          0
CYCLE:   3635000052 RDMA bytes rec:          0
CYCLE:   3635000052 RDMA total latency:          0
CYCLE:   3635000052 WDMA bytes sent:          0
CYCLE:   3635000052 WDMA total latency:          0
CYCLE:   3635500052 RDMA bytes rec:          0
CYCLE:   3635500052 RDMA total latency:          0
CYCLE:   3635500052 WDMA bytes sent:          0
CYCLE:   3635500052 WDMA total latency:          0
CYCLE:   3636000052 Utilization ld q (incomplete):  0
CYCLE:   3636000052 RDMA bytes rec:          0
CYCLE:   3636000052 Utilization st q:  0
CYCLE:   3636000052 Utilization ld q:  0
CYCLE:   3636000052 Utilization:  0
CYCLE:   3636000052 Utilization ld q:  0
CYCLE:   3636000052 Utilization st q:  0
CYCLE:   3636000052 RDMA total latency:          0
CYCLE:   3636000052 Utilization st q (incomplete):  0
CYCLE:   3636000052 WDMA bytes sent:          0
CYCLE:   3636000052 Utilization ex q:  0
CYCLE:   3636000052 Utilization ex q (incomplete):  0
CYCLE:   3636000052 Utilization st q (incomplete):  0
CYCLE:   3636000052 Utilization ld q (incomplete):  0
CYCLE:   3636000052 WDMA total latency:          0
CYCLE:   3636000052 Utilization ex q:  0
CYCLE:   3636000052 Utilization:  0
CYCLE:   3636000052 Utilization ex q (incomplete):  0
CYCLE:   3636500052 RDMA bytes rec:          0
CYCLE:   3636500052 RDMA total latency:          0
CYCLE:   3636500052 WDMA bytes sent:          0
CYCLE:   3636500052 WDMA total latency:          0
CYCLE:   3637000052 RDMA bytes rec:     725616
CYCLE:   3637000052 RDMA total latency:     833008
CYCLE:   3637000052 WDMA bytes sent:      11264
CYCLE:   3637000052 WDMA total latency:      49684
CYCLE:   3637500052 RDMA bytes rec:    2587648
CYCLE:   3637500052 RDMA total latency:    2365543
CYCLE:   3637500052 WDMA bytes sent:      36352
CYCLE:   3637500052 WDMA total latency:     144171
CYCLE:   3638000052 Utilization ld q (incomplete):  0
CYCLE:   3638000052 RDMA bytes rec:    4414000
CYCLE:   3638000052 Utilization st q:  0
CYCLE:   3638000052 Utilization ld q:  0
CYCLE:   3638000052 Utilization: 16
CYCLE:   3638000052 Utilization ld q:  0
CYCLE:   3638000052 Utilization st q:  0
CYCLE:   3638000052 RDMA total latency:    3862331
CYCLE:   3638000052 Utilization st q (incomplete):  0
CYCLE:   3638000052 WDMA bytes sent:      61184
CYCLE:   3638000052 Utilization ex q: 16
CYCLE:   3638000052 Utilization ex q (incomplete):  2
CYCLE:   3638000052 Utilization st q (incomplete):  0
CYCLE:   3638000052 Utilization ld q (incomplete):  0
CYCLE:   3638000052 WDMA total latency:     233622
CYCLE:   3638000052 Utilization ex q: 16
CYCLE:   3638000052 Utilization: 16
CYCLE:   3638000052 Utilization ex q (incomplete):  2
CYCLE:   3638500052 RDMA bytes rec:    6278064
CYCLE:   3638500052 RDMA total latency:    5305824
CYCLE:   3638500052 WDMA bytes sent:      87296
CYCLE:   3638500052 WDMA total latency:     329127
CYCLE:   3639000052 RDMA bytes rec:    8020000
CYCLE:   3639000052 RDMA total latency:    6741560
CYCLE:   3639000052 WDMA bytes sent:     110592
CYCLE:   3639000052 WDMA total latency:     392343
CYCLE:   3639500052 RDMA bytes rec:    9883216
CYCLE:   3639500052 RDMA total latency:    8278494
CYCLE:   3639500052 WDMA bytes sent:     135424
CYCLE:   3639500052 WDMA total latency:     492536
CYCLE:   3640000052 Utilization ld q (incomplete):  0
CYCLE:   3640000052 RDMA bytes rec:   11709568
CYCLE:   3640000052 Utilization st q:  0
CYCLE:   3640000052 Utilization ld q:  0
CYCLE:   3640000052 Utilization: 16
CYCLE:   3640000052 Utilization ld q:  0
CYCLE:   3640000052 Utilization st q:  0
CYCLE:   3640000052 RDMA total latency:    9780524
CYCLE:   3640000052 Utilization st q (incomplete):  0
CYCLE:   3640000052 WDMA bytes sent:     160256
CYCLE:   3640000052 Utilization ex q: 16
CYCLE:   3640000052 Utilization ex q (incomplete):  2
CYCLE:   3640000052 Utilization st q (incomplete):  0
CYCLE:   3640000052 Utilization ld q (incomplete):  0
CYCLE:   3640000052 WDMA total latency:     574332
CYCLE:   3640000052 Utilization ex q: 16
CYCLE:   3640000052 Utilization: 16
CYCLE:   3640000052 Utilization ex q (incomplete):  2
CYCLE:   3640500052 RDMA bytes rec:   13544560
CYCLE:   3640500052 RDMA total latency:   11347501
CYCLE:   3640500052 WDMA bytes sent:     185344
CYCLE:   3640500052 WDMA total latency:     659640
CYCLE:   3641000052 RDMA bytes rec:   15410656
CYCLE:   3641000052 RDMA total latency:   12833336
CYCLE:   3641000052 WDMA bytes sent:     210944
CYCLE:   3641000052 WDMA total latency:     747006
CYCLE:   3641500052 RDMA bytes rec:   17273872
CYCLE:   3641500052 RDMA total latency:   14360460
CYCLE:   3641500052 WDMA bytes sent:     235776
CYCLE:   3641500052 WDMA total latency:     833497
CYCLE:   3642000052 Utilization ld q (incomplete):  0
CYCLE:   3642000052 RDMA bytes rec:   19100224
CYCLE:   3642000052 Utilization st q:  0
CYCLE:   3642000052 Utilization ld q:  0
CYCLE:   3642000052 Utilization: 16
CYCLE:   3642000052 Utilization ld q:  0
CYCLE:   3642000052 Utilization st q:  0
CYCLE:   3642000052 RDMA total latency:   15793818
CYCLE:   3642000052 Utilization st q (incomplete):  0
CYCLE:   3642000052 WDMA bytes sent:     260608
CYCLE:   3642000052 Utilization ex q: 16
CYCLE:   3642000052 Utilization ex q (incomplete):  2
CYCLE:   3642000052 Utilization st q (incomplete):  0
CYCLE:   3642000052 Utilization ld q (incomplete):  0
CYCLE:   3642000052 WDMA total latency:     913593
CYCLE:   3642000052 Utilization ex q: 16
CYCLE:   3642000052 Utilization: 16
CYCLE:   3642000052 Utilization ex q (incomplete):  2
CYCLE:   3642500052 RDMA bytes rec:   20978848
CYCLE:   3642500052 RDMA total latency:   17345643
CYCLE:   3642500052 WDMA bytes sent:     286720
CYCLE:   3642500052 WDMA total latency:     994974
CYCLE:   3643000052 RDMA bytes rec:   22724656
CYCLE:   3643000052 RDMA total latency:   18799291
CYCLE:   3643000052 WDMA bytes sent:     310016
CYCLE:   3643000052 WDMA total latency:    1073218
CYCLE:   3643500052 RDMA bytes rec:   24569440
CYCLE:   3643500052 RDMA total latency:   20264596
CYCLE:   3643500052 WDMA bytes sent:     334848
CYCLE:   3643500052 WDMA total latency:    1146594
CYCLE:   3644000052 Utilization ld q (incomplete):  0
CYCLE:   3644000052 RDMA bytes rec:   26398672
CYCLE:   3644000052 Utilization st q:  0
CYCLE:   3644000052 Utilization ld q:  0
CYCLE:   3644000052 Utilization: 16
CYCLE:   3644000052 Utilization ld q:  0
CYCLE:   3644000052 Utilization st q:  0
CYCLE:   3644000052 RDMA total latency:   21730918
CYCLE:   3644000052 Utilization st q (incomplete):  0
CYCLE:   3644000052 WDMA bytes sent:     359680
CYCLE:   3644000052 Utilization ex q: 16
CYCLE:   3644000052 Utilization ex q (incomplete):  3
CYCLE:   3644000052 Utilization st q (incomplete):  0
CYCLE:   3644000052 Utilization ld q (incomplete):  0
CYCLE:   3644000052 WDMA total latency:    1234838
CYCLE:   3644000052 Utilization ex q: 16
CYCLE:   3644000052 Utilization: 16
CYCLE:   3644000052 Utilization ex q (incomplete):  3
CYCLE:   3644500052 RDMA bytes rec:   28233664
CYCLE:   3644500052 RDMA total latency:   23220330
CYCLE:   3644500052 WDMA bytes sent:     385504
CYCLE:   3644500052 WDMA total latency:    1308298
CYCLE:   3645000052 RDMA bytes rec:   29916192
CYCLE:   3645000052 RDMA total latency:   24697951
CYCLE:   3645000052 WDMA bytes sent:     415744
CYCLE:   3645000052 WDMA total latency:    1403592
CYCLE:   3645500052 RDMA bytes rec:   31757280
CYCLE:   3645500052 RDMA total latency:   26131698
CYCLE:   3645500052 WDMA bytes sent:     440320
CYCLE:   3645500052 WDMA total latency:    1485647
CYCLE:   3646000052 Utilization ld q (incomplete):  9
CYCLE:   3646000052 RDMA bytes rec:   33620496
CYCLE:   3646000052 Utilization st q:  3
CYCLE:   3646000052 Utilization ld q:  9
CYCLE:   3646000052 Utilization: 24
CYCLE:   3646000052 Utilization ld q:  9
CYCLE:   3646000052 Utilization st q:  3
CYCLE:   3646000052 RDMA total latency:   27644065
CYCLE:   3646000052 Utilization st q (incomplete):  1
CYCLE:   3646000052 WDMA bytes sent:     465296
CYCLE:   3646000052 Utilization ex q: 12
CYCLE:   3646000052 Utilization ex q (incomplete):  1
CYCLE:   3646000052 Utilization st q (incomplete):  1
CYCLE:   3646000052 Utilization ld q (incomplete):  9
CYCLE:   3646000052 WDMA total latency:    1576397
CYCLE:   3646000052 Utilization ex q: 12
CYCLE:   3646000052 Utilization: 24
CYCLE:   3646000052 Utilization ex q (incomplete):  1
CYCLE:   3646500052 RDMA bytes rec:   35508080
CYCLE:   3646500052 RDMA total latency:   29174208
CYCLE:   3646500052 WDMA bytes sent:     491264
CYCLE:   3646500052 WDMA total latency:    1658264
CYCLE:   3647000052 RDMA bytes rec:   37112976
CYCLE:   3647000052 RDMA total latency:   30519817
CYCLE:   3647000052 WDMA bytes sent:     513024
CYCLE:   3647000052 WDMA total latency:    1736971
CYCLE:   3647500052 RDMA bytes rec:   38994624
CYCLE:   3647500052 RDMA total latency:   32003228
CYCLE:   3647500052 WDMA bytes sent:     538112
CYCLE:   3647500052 WDMA total latency:    1819141
CYCLE:   3648000052 Utilization ld q (incomplete):  0
CYCLE:   3648000052 RDMA bytes rec:   40820976
CYCLE:   3648000052 Utilization st q:  0
CYCLE:   3648000052 Utilization ld q:  0
CYCLE:   3648000052 Utilization: 16
CYCLE:   3648000052 Utilization ld q:  0
CYCLE:   3648000052 Utilization st q:  0
CYCLE:   3648000052 RDMA total latency:   33464817
CYCLE:   3648000052 Utilization st q (incomplete):  0
CYCLE:   3648000052 WDMA bytes sent:     562944
CYCLE:   3648000052 Utilization ex q: 16
CYCLE:   3648000052 Utilization ex q (incomplete):  2
CYCLE:   3648000052 Utilization st q (incomplete):  0
CYCLE:   3648000052 Utilization ld q (incomplete):  0
CYCLE:   3648000052 WDMA total latency:    1890563
CYCLE:   3648000052 Utilization ex q: 16
CYCLE:   3648000052 Utilization: 16
CYCLE:   3648000052 Utilization ex q (incomplete):  2
CYCLE:   3648500052 RDMA bytes rec:   42653088
CYCLE:   3648500052 RDMA total latency:   34898537
CYCLE:   3648500052 WDMA bytes sent:     587776
CYCLE:   3648500052 WDMA total latency:    1963181
CYCLE:   3649000052 RDMA bytes rec:   44503632
CYCLE:   3649000052 RDMA total latency:   36335193
CYCLE:   3649000052 WDMA bytes sent:     613376
CYCLE:   3649000052 WDMA total latency:    2047048
CYCLE:   3649500052 RDMA bytes rec:   46385280
CYCLE:   3649500052 RDMA total latency:   37825957
CYCLE:   3649500052 WDMA bytes sent:     638464
CYCLE:   3649500052 WDMA total latency:    2123914
CYCLE:   3650000052 Utilization ld q (incomplete):  0
CYCLE:   3650000052 RDMA bytes rec:   48211632
CYCLE:   3650000052 Utilization st q:  0
CYCLE:   3650000052 Utilization ld q:  0
CYCLE:   3650000052 Utilization: 16
CYCLE:   3650000052 Utilization ld q:  0
CYCLE:   3650000052 Utilization st q:  0
CYCLE:   3650000052 RDMA total latency:   39254343
CYCLE:   3650000052 Utilization st q (incomplete):  0
CYCLE:   3650000052 WDMA bytes sent:     663296
CYCLE:   3650000052 Utilization ex q: 16
CYCLE:   3650000052 Utilization ex q (incomplete):  2
CYCLE:   3650000052 Utilization st q (incomplete):  0
CYCLE:   3650000052 Utilization ld q (incomplete):  0
CYCLE:   3650000052 WDMA total latency:    2195138
CYCLE:   3650000052 Utilization ex q: 16
CYCLE:   3650000052 Utilization: 16
CYCLE:   3650000052 Utilization ex q (incomplete):  2
CYCLE:   3650500052 RDMA bytes rec:   50053008
CYCLE:   3650500052 RDMA total latency:   40664811
CYCLE:   3650500052 WDMA bytes sent:     689408
CYCLE:   3650500052 WDMA total latency:    2275310
CYCLE:   3651000052 RDMA bytes rec:   51817632
CYCLE:   3651000052 RDMA total latency:   42075673
CYCLE:   3651000052 WDMA bytes sent:     712704
CYCLE:   3651000052 WDMA total latency:    2331581
CYCLE:   3651500052 RDMA bytes rec:   53680848
CYCLE:   3651500052 RDMA total latency:   43550212
CYCLE:   3651500052 WDMA bytes sent:     737536
CYCLE:   3651500052 WDMA total latency:    2415790
CYCLE:   3652000052 Utilization ld q (incomplete):  0
CYCLE:   3652000052 RDMA bytes rec:   55507200
CYCLE:   3652000052 Utilization st q:  0
CYCLE:   3652000052 Utilization ld q:  0
CYCLE:   3652000052 Utilization: 16
CYCLE:   3652000052 Utilization ld q:  0
CYCLE:   3652000052 Utilization st q:  0
CYCLE:   3652000052 RDMA total latency:   44958837
CYCLE:   3652000052 Utilization st q (incomplete):  0
CYCLE:   3652000052 WDMA bytes sent:     762368
CYCLE:   3652000052 Utilization ex q: 16
CYCLE:   3652000052 Utilization ex q (incomplete):  2
CYCLE:   3652000052 Utilization st q (incomplete):  0
CYCLE:   3652000052 Utilization ld q (incomplete):  0
CYCLE:   3652000052 WDMA total latency:    2486066
CYCLE:   3652000052 Utilization ex q: 16
CYCLE:   3652000052 Utilization: 16
CYCLE:   3652000052 Utilization ex q (incomplete):  2
CYCLE:   3652500052 RDMA bytes rec:   57318032
CYCLE:   3652500052 RDMA total latency:   46404478
CYCLE:   3652500052 WDMA bytes sent:     787456
CYCLE:   3652500052 WDMA total latency:    2556853
CYCLE:   3653000052 RDMA bytes rec:   58032640
CYCLE:   3653000052 RDMA total latency:   46883245
CYCLE:   3653000052 WDMA bytes sent:     802816
CYCLE:   3653000052 WDMA total latency:    2604747
CYCLE:   3653500052 RDMA bytes rec:   60721408
CYCLE:   3653500052 RDMA total latency:   48216473
CYCLE:   3653500052 WDMA bytes sent:    1179520
CYCLE:   3653500052 WDMA total latency:    2924137
CYCLE:   3654000052 Utilization ld q (incomplete):  0
CYCLE:   3654000052 RDMA bytes rec:   65631744
CYCLE:   3654000052 Utilization st q:  0
CYCLE:   3654000052 Utilization ld q:  0
CYCLE:   3654000052 Utilization: 16
CYCLE:   3654000052 Utilization ld q:  0
CYCLE:   3654000052 Utilization st q:  0
CYCLE:   3654000052 RDMA total latency:   50345054
CYCLE:   3654000052 Utilization st q (incomplete):  0
CYCLE:   3654000052 WDMA bytes sent:    1679360
CYCLE:   3654000052 Utilization ex q: 16
CYCLE:   3654000052 Utilization ex q (incomplete):  3
CYCLE:   3654000052 Utilization st q (incomplete):  0
CYCLE:   3654000052 Utilization ld q (incomplete):  0
CYCLE:   3654000052 WDMA total latency:    3632567
CYCLE:   3654000052 Utilization ex q: 16
CYCLE:   3654000052 Utilization: 16
CYCLE:   3654000052 Utilization ex q (incomplete):  3
CYCLE:   3654500052 RDMA bytes rec:   71010816
CYCLE:   3654500052 RDMA total latency:   52009358
CYCLE:   3654500052 WDMA bytes sent:    1900544
CYCLE:   3654500052 WDMA total latency:    4302838
CYCLE:   3655000052 RDMA bytes rec:   75840000
CYCLE:   3655000052 RDMA total latency:   53522036
CYCLE:   3655000052 WDMA bytes sent:    2097152
CYCLE:   3655000052 WDMA total latency:    4979201
CYCLE:   3655500052 RDMA bytes rec:   81074816
CYCLE:   3655500052 RDMA total latency:   55122177
CYCLE:   3655500052 WDMA bytes sent:    2318336
CYCLE:   3655500052 WDMA total latency:    5722370
CYCLE:   3656000052 Utilization ld q (incomplete):  0
CYCLE:   3656000052 RDMA bytes rec:   87023104
CYCLE:   3656000052 Utilization st q:  4
CYCLE:   3656000052 Utilization ld q:  0
CYCLE:   3656000052 Utilization: 19
CYCLE:   3656000052 Utilization ld q:  0
CYCLE:   3656000052 Utilization st q:  4
CYCLE:   3656000052 RDMA total latency:   57101459
CYCLE:   3656000052 Utilization st q (incomplete):  2
CYCLE:   3656000052 WDMA bytes sent:    3043328
CYCLE:   3656000052 Utilization ex q: 15
CYCLE:   3656000052 Utilization ex q (incomplete):  2
CYCLE:   3656000052 Utilization st q (incomplete):  2
CYCLE:   3656000052 Utilization ld q (incomplete):  0
CYCLE:   3656000052 WDMA total latency:    7034986
CYCLE:   3656000052 Utilization ex q: 15
CYCLE:   3656000052 Utilization: 19
CYCLE:   3656000052 Utilization ex q (incomplete):  2
CYCLE:   3656500052 RDMA bytes rec:   94756352
CYCLE:   3656500052 RDMA total latency:   59782780
CYCLE:   3656500052 WDMA bytes sent:    4252352
CYCLE:   3656500052 WDMA total latency:    9200631
CYCLE:   3657000052 RDMA bytes rec:  102376960
CYCLE:   3657000052 RDMA total latency:   62485913
CYCLE:   3657000052 WDMA bytes sent:    5448064
CYCLE:   3657000052 WDMA total latency:   11373850
CYCLE:   3657500052 RDMA bytes rec:  109204480
CYCLE:   3657500052 RDMA total latency:   64912039
CYCLE:   3657500052 WDMA bytes sent:    6515712
CYCLE:   3657500052 WDMA total latency:   13291006
CYCLE:   3658000052 Utilization ld q (incomplete):  0
CYCLE:   3658000052 RDMA bytes rec:  116808704
CYCLE:   3658000052 Utilization st q:  0
CYCLE:   3658000052 Utilization ld q:  5
CYCLE:   3658000052 Utilization: 20
CYCLE:   3658000052 Utilization ld q:  5
CYCLE:   3658000052 Utilization st q:  0
CYCLE:   3658000052 RDMA total latency:   67579882
CYCLE:   3658000052 Utilization st q (incomplete):  0
CYCLE:   3658000052 WDMA bytes sent:    7703552
CYCLE:   3658000052 Utilization ex q: 15
CYCLE:   3658000052 Utilization ex q (incomplete):  2
CYCLE:   3658000052 Utilization st q (incomplete):  0
CYCLE:   3658000052 Utilization ld q (incomplete):  0
CYCLE:   3658000052 WDMA total latency:   15476267
CYCLE:   3658000052 Utilization ex q: 15
CYCLE:   3658000052 Utilization: 20
CYCLE:   3658000052 Utilization ex q (incomplete):  2
CYCLE:   3658500052 RDMA bytes rec:  123994624
CYCLE:   3658500052 RDMA total latency:   70137378
CYCLE:   3658500052 WDMA bytes sent:    8830976
CYCLE:   3658500052 WDMA total latency:   17523704
CYCLE:   3659000052 RDMA bytes rec:  127398464
CYCLE:   3659000052 RDMA total latency:   72682687
CYCLE:   3659000052 WDMA bytes sent:    9251520
CYCLE:   3659000052 WDMA total latency:   17841103
CYCLE:   3659500052 RDMA bytes rec:  135641856
CYCLE:   3659500052 RDMA total latency:   78451355
CYCLE:   3659500052 WDMA bytes sent:   10281792
CYCLE:   3659500052 WDMA total latency:   18608617
CYCLE:   3660000052 Utilization ld q (incomplete):  9
CYCLE:   3660000052 RDMA bytes rec:  143908096
CYCLE:   3660000052 Utilization st q:  6
CYCLE:   3660000052 Utilization ld q: 18
CYCLE:   3660000052 Utilization: 24
CYCLE:   3660000052 Utilization ld q: 18
CYCLE:   3660000052 Utilization st q:  6
CYCLE:   3660000052 RDMA total latency:   84218804
CYCLE:   3660000052 Utilization st q (incomplete):  4
CYCLE:   3660000052 WDMA bytes sent:   11315392
CYCLE:   3660000052 Utilization ex q:  0
CYCLE:   3660000052 Utilization ex q (incomplete):  0
CYCLE:   3660000052 Utilization st q (incomplete):  4
CYCLE:   3660000052 Utilization ld q (incomplete):  9
CYCLE:   3660000052 WDMA total latency:   19376593
CYCLE:   3660000052 Utilization ex q:  0
CYCLE:   3660000052 Utilization: 24
CYCLE:   3660000052 Utilization ex q (incomplete):  0
CYCLE:   3660500052 RDMA bytes rec:  152809344
CYCLE:   3660500052 RDMA total latency:   89902032
CYCLE:   3660500052 WDMA bytes sent:   12156928
CYCLE:   3660500052 WDMA total latency:   20024823
CYCLE:   3661000052 RDMA bytes rec:  164636416
CYCLE:   3661000052 RDMA total latency:   95482201
CYCLE:   3661000052 WDMA bytes sent:   12632064
CYCLE:   3661000052 WDMA total latency:   20431447
CYCLE:   3661500052 RDMA bytes rec:  171230208
CYCLE:   3661500052 RDMA total latency:   98425309
CYCLE:   3661500052 WDMA bytes sent:   12902400
CYCLE:   3661500052 WDMA total latency:   20813079
CYCLE:   3662000052 Utilization ld q (incomplete):  0
CYCLE:   3662000052 RDMA bytes rec:  176508416
CYCLE:   3662000052 Utilization st q:  0
CYCLE:   3662000052 Utilization ld q:  0
CYCLE:   3662000052 Utilization: 16
CYCLE:   3662000052 Utilization ld q:  0
CYCLE:   3662000052 Utilization st q:  0
CYCLE:   3662000052 RDMA total latency:  100040330
CYCLE:   3662000052 Utilization st q (incomplete):  0
CYCLE:   3662000052 WDMA bytes sent:   13115392
CYCLE:   3662000052 Utilization ex q: 16
CYCLE:   3662000052 Utilization ex q (incomplete):  3
CYCLE:   3662000052 Utilization st q (incomplete):  0
CYCLE:   3662000052 Utilization ld q (incomplete):  0
CYCLE:   3662000052 WDMA total latency:   21497102
CYCLE:   3662000052 Utilization ex q: 16
CYCLE:   3662000052 Utilization: 16
CYCLE:   3662000052 Utilization ex q (incomplete):  3
CYCLE:   3662500052 RDMA bytes rec:  181942784
CYCLE:   3662500052 RDMA total latency:  101718870
CYCLE:   3662500052 WDMA bytes sent:   13336576
CYCLE:   3662500052 WDMA total latency:   22154358
CYCLE:   3663000052 RDMA bytes rec:  186757632
CYCLE:   3663000052 RDMA total latency:  103210868
CYCLE:   3663000052 WDMA bytes sent:   13533184
CYCLE:   3663000052 WDMA total latency:   22784953
CYCLE:   3663500052 RDMA bytes rec:  192470528
CYCLE:   3663500052 RDMA total latency:  105027941
CYCLE:   3663500052 WDMA bytes sent:   14183616
CYCLE:   3663500052 WDMA total latency:   24011765
CYCLE:   3664000052 Utilization ld q (incomplete):  0
CYCLE:   3664000052 RDMA bytes rec:  200203776
CYCLE:   3664000052 Utilization st q:  0
CYCLE:   3664000052 Utilization ld q:  0
CYCLE:   3664000052 Utilization: 16
CYCLE:   3664000052 Utilization ld q:  0
CYCLE:   3664000052 Utilization st q:  0
CYCLE:   3664000052 RDMA total latency:  107732470
CYCLE:   3664000052 Utilization st q (incomplete):  0
CYCLE:   3664000052 WDMA bytes sent:   15388672
CYCLE:   3664000052 Utilization ex q: 16
CYCLE:   3664000052 Utilization ex q (incomplete):  3
CYCLE:   3664000052 Utilization st q (incomplete):  0
CYCLE:   3664000052 Utilization ld q (incomplete):  0
CYCLE:   3664000052 WDMA total latency:   26177331
CYCLE:   3664000052 Utilization ex q: 16
CYCLE:   3664000052 Utilization: 16
CYCLE:   3664000052 Utilization ex q (incomplete):  3
CYCLE:   3664500052 RDMA bytes rec:  207805952
CYCLE:   3664500052 RDMA total latency:  110408347
CYCLE:   3664500052 WDMA bytes sent:   16576704
CYCLE:   3664500052 WDMA total latency:   28362391
CYCLE:   3665000052 RDMA bytes rec:  211224832
CYCLE:   3665000052 RDMA total latency:  112375766
CYCLE:   3665000052 WDMA bytes sent:   17065280
CYCLE:   3665000052 WDMA total latency:   29046889
CYCLE:   3665500052 RDMA bytes rec:  219226816
CYCLE:   3665500052 RDMA total latency:  118445578
CYCLE:   3665500052 WDMA bytes sent:   18065728
CYCLE:   3665500052 WDMA total latency:   29910505
CYCLE:   3666000052 Utilization ld q (incomplete):  4
CYCLE:   3666000052 RDMA bytes rec:  227308224
CYCLE:   3666000052 Utilization st q: 10
CYCLE:   3666000052 Utilization ld q: 14
CYCLE:   3666000052 Utilization: 24
CYCLE:   3666000052 Utilization ld q: 14
CYCLE:   3666000052 Utilization st q: 10
CYCLE:   3666000052 RDMA total latency:  124539128
CYCLE:   3666000052 Utilization st q (incomplete):  9
CYCLE:   3666000052 WDMA bytes sent:   19072256
CYCLE:   3666000052 Utilization ex q:  0
CYCLE:   3666000052 Utilization ex q (incomplete):  0
CYCLE:   3666000052 Utilization st q (incomplete):  9
CYCLE:   3666000052 Utilization ld q (incomplete):  4
CYCLE:   3666000052 WDMA total latency:   30783917
CYCLE:   3666000052 Utilization ex q:  0
CYCLE:   3666000052 Utilization: 24
CYCLE:   3666000052 Utilization ex q (incomplete):  0
CYCLE:   3666500052 RDMA bytes rec:  235382400
CYCLE:   3666500052 RDMA total latency:  130594301
CYCLE:   3666500052 WDMA bytes sent:   20070400
CYCLE:   3666500052 WDMA total latency:   31651945
CYCLE:   3667000052 RDMA bytes rec:  245806592
CYCLE:   3667000052 RDMA total latency:  135748129
CYCLE:   3667000052 WDMA bytes sent:   20480000
CYCLE:   3667000052 WDMA total latency:   31993426
CYCLE:   3667500052 RDMA bytes rec:  255296000
CYCLE:   3667500052 RDMA total latency:  140217200
CYCLE:   3667500052 WDMA bytes sent:   20873216
CYCLE:   3667500052 WDMA total latency:   32326987
CYCLE:   3668000052 Utilization ld q (incomplete):  0
CYCLE:   3668000052 RDMA bytes rec:  260052624
CYCLE:   3668000052 Utilization st q:  0
CYCLE:   3668000052 Utilization ld q: 10
CYCLE:   3668000052 Utilization: 24
CYCLE:   3668000052 Utilization ld q: 10
CYCLE:   3668000052 Utilization st q:  0
CYCLE:   3668000052 RDMA total latency:  141774113
CYCLE:   3668000052 Utilization st q (incomplete):  0
CYCLE:   3668000052 WDMA bytes sent:   21069824
CYCLE:   3668000052 Utilization ex q: 14
CYCLE:   3668000052 Utilization ex q (incomplete):  1
CYCLE:   3668000052 Utilization st q (incomplete):  0
CYCLE:   3668000052 Utilization ld q (incomplete):  0
CYCLE:   3668000052 WDMA total latency:   32941825
CYCLE:   3668000052 Utilization ex q: 14
CYCLE:   3668000052 Utilization: 24
CYCLE:   3668000052 Utilization ex q (incomplete):  1
CYCLE:   3668500052 RDMA bytes rec:  265472512
CYCLE:   3668500052 RDMA total latency:  143431968
CYCLE:   3668500052 WDMA bytes sent:   21282816
CYCLE:   3668500052 WDMA total latency:   33574120
CYCLE:   3669000052 RDMA bytes rec:  270881536
CYCLE:   3669000052 RDMA total latency:  145125711
CYCLE:   3669000052 WDMA bytes sent:   21504000
CYCLE:   3669000052 WDMA total latency:   34298937
CYCLE:   3669500052 RDMA bytes rec:  275773888
CYCLE:   3669500052 RDMA total latency:  146663198
CYCLE:   3669500052 WDMA bytes sent:   21860352
CYCLE:   3669500052 WDMA total latency:   35119242
CYCLE:   3670000052 Utilization ld q (incomplete):  0
CYCLE:   3670000052 RDMA bytes rec:  283647488
CYCLE:   3670000052 Utilization st q:  4
CYCLE:   3670000052 Utilization ld q:  0
CYCLE:   3670000052 Utilization: 20
CYCLE:   3670000052 Utilization ld q:  0
CYCLE:   3670000052 Utilization st q:  4
CYCLE:   3670000052 RDMA total latency:  149332177
CYCLE:   3670000052 Utilization st q (incomplete):  2
CYCLE:   3670000052 WDMA bytes sent:   23091136
CYCLE:   3670000052 Utilization ex q: 16
CYCLE:   3670000052 Utilization ex q (incomplete):  3
CYCLE:   3670000052 Utilization st q (incomplete):  2
CYCLE:   3670000052 Utilization ld q (incomplete):  0
CYCLE:   3670000052 WDMA total latency:   37268859
CYCLE:   3670000052 Utilization ex q: 16
CYCLE:   3670000052 Utilization: 20
CYCLE:   3670000052 Utilization ex q (incomplete):  3
CYCLE:   3670500052 RDMA bytes rec:  291309632
CYCLE:   3670500052 RDMA total latency:  152022190
CYCLE:   3670500052 WDMA bytes sent:   24293312
CYCLE:   3670500052 WDMA total latency:   39452531
CYCLE:   3671000052 RDMA bytes rec:  295076352
CYCLE:   3671000052 RDMA total latency:  153352380
CYCLE:   3671000052 WDMA bytes sent:   24887296
CYCLE:   3671000052 WDMA total latency:   40517152
CYCLE:   3671500052 RDMA bytes rec:  301840128
CYCLE:   3671500052 RDMA total latency:  158669599
CYCLE:   3671500052 WDMA bytes sent:   25724544
CYCLE:   3671500052 WDMA total latency:   41238991
CYCLE:   3672000052 Utilization ld q (incomplete): 11
CYCLE:   3672000052 RDMA bytes rec:  309887040
CYCLE:   3672000052 Utilization st q:  4
CYCLE:   3672000052 Utilization ld q: 20
CYCLE:   3672000052 Utilization: 24
CYCLE:   3672000052 Utilization ld q: 20
CYCLE:   3672000052 Utilization st q:  4
CYCLE:   3672000052 RDMA total latency:  164792542
CYCLE:   3672000052 Utilization st q (incomplete):  2
CYCLE:   3672000052 WDMA bytes sent:   26734528
CYCLE:   3672000052 Utilization ex q:  0
CYCLE:   3672000052 Utilization ex q (incomplete):  0
CYCLE:   3672000052 Utilization st q (incomplete):  2
CYCLE:   3672000052 Utilization ld q (incomplete): 11
CYCLE:   3672000052 WDMA total latency:   42090827
CYCLE:   3672000052 Utilization ex q:  0
CYCLE:   3672000052 Utilization: 24
CYCLE:   3672000052 Utilization ex q (incomplete):  0
CYCLE:   3672500052 RDMA bytes rec:  317923840
CYCLE:   3672500052 RDMA total latency:  170916097
CYCLE:   3672500052 WDMA bytes sent:   27738112
CYCLE:   3672500052 WDMA total latency:   42954176
CYCLE:   3673000052 RDMA bytes rec:  327576064
CYCLE:   3673000052 RDMA total latency:  175940265
CYCLE:   3673000052 WDMA bytes sent:   28344320
CYCLE:   3673000052 WDMA total latency:   43625158
CYCLE:   3673500052 RDMA bytes rec:  338362400
CYCLE:   3673500052 RDMA total latency:  180246517
CYCLE:   3673500052 WDMA bytes sent:   28753920
CYCLE:   3673500052 WDMA total latency:   44180620
CYCLE:   3674000052 Utilization ld q (incomplete):  0
CYCLE:   3674000052 RDMA bytes rec:  349242368
CYCLE:   3674000052 Utilization st q:  0
CYCLE:   3674000052 Utilization ld q:  6
CYCLE:   3674000052 Utilization: 21
CYCLE:   3674000052 Utilization ld q:  6
CYCLE:   3674000052 Utilization st q:  0
CYCLE:   3674000052 RDMA total latency:  184602751
CYCLE:   3674000052 Utilization st q (incomplete):  0
CYCLE:   3674000052 WDMA bytes sent:   29163520
CYCLE:   3674000052 Utilization ex q: 15
CYCLE:   3674000052 Utilization ex q (incomplete):  3
CYCLE:   3674000052 Utilization st q (incomplete):  0
CYCLE:   3674000052 Utilization ld q (incomplete):  0
CYCLE:   3674000052 WDMA total latency:   44719539
CYCLE:   3674000052 Utilization ex q: 15
CYCLE:   3674000052 Utilization: 21
CYCLE:   3674000052 Utilization ex q (incomplete):  3
CYCLE:   3674500052 RDMA bytes rec:  360089920
CYCLE:   3674500052 RDMA total latency:  188906096
CYCLE:   3674500052 WDMA bytes sent:   29573120
CYCLE:   3674500052 WDMA total latency:   45271047
CYCLE:   3675000052 RDMA bytes rec:  366283232
CYCLE:   3675000052 RDMA total latency:  192377773
CYCLE:   3675000052 WDMA bytes sent:   29720576
CYCLE:   3675000052 WDMA total latency:   45554422
CYCLE:   3675500052 RDMA bytes rec:  375803040
CYCLE:   3675500052 RDMA total latency:  197154829
CYCLE:   3675500052 WDMA bytes sent:   29806592
CYCLE:   3675500052 WDMA total latency:   45989846
CYCLE:   3676000052 Utilization ld q (incomplete):  6
CYCLE:   3676000052 RDMA bytes rec:  384915792
CYCLE:   3676000052 Utilization st q:  0
CYCLE:   3676000052 Utilization ld q:  9
CYCLE:   3676000052 Utilization:  9
CYCLE:   3676000052 Utilization ld q:  9
CYCLE:   3676000052 Utilization st q:  0
CYCLE:   3676000052 RDMA total latency:  202180158
CYCLE:   3676000052 Utilization st q (incomplete):  0
CYCLE:   3676000052 WDMA bytes sent:   29884416
CYCLE:   3676000052 Utilization ex q:  0
CYCLE:   3676000052 Utilization ex q (incomplete):  0
CYCLE:   3676000052 Utilization st q (incomplete):  0
CYCLE:   3676000052 Utilization ld q (incomplete):  6
CYCLE:   3676000052 WDMA total latency:   46378864
CYCLE:   3676000052 Utilization ex q:  0
CYCLE:   3676000052 Utilization:  9
CYCLE:   3676000052 Utilization ex q (incomplete):  0
CYCLE:   3676500052 RDMA bytes rec:  394232192
CYCLE:   3676500052 RDMA total latency:  207110193
CYCLE:   3676500052 WDMA bytes sent:   29958144
CYCLE:   3676500052 WDMA total latency:   46755647
CYCLE:   3677000052 RDMA bytes rec:  404039712
CYCLE:   3677000052 RDMA total latency:  211987649
CYCLE:   3677000052 WDMA bytes sent:   30042112
CYCLE:   3677000052 WDMA total latency:   47182500
CYCLE:   3677500052 RDMA bytes rec:  413030912
CYCLE:   3677500052 RDMA total latency:  215752700
CYCLE:   3677500052 WDMA bytes sent:   30259200
CYCLE:   3677500052 WDMA total latency:   47651484
CYCLE:   3678000052 Utilization ld q (incomplete):  0
CYCLE:   3678000052 RDMA bytes rec:  422873600
CYCLE:   3678000052 Utilization st q:  0
CYCLE:   3678000052 Utilization ld q:  8
CYCLE:   3678000052 Utilization: 23
CYCLE:   3678000052 Utilization ld q:  8
CYCLE:   3678000052 Utilization st q:  0
CYCLE:   3678000052 RDMA total latency:  219074303
CYCLE:   3678000052 Utilization st q (incomplete):  0
CYCLE:   3678000052 WDMA bytes sent:   31129600
CYCLE:   3678000052 Utilization ex q: 15
CYCLE:   3678000052 Utilization ex q (incomplete): 14
CYCLE:   3678000052 Utilization st q (incomplete):  0
CYCLE:   3678000052 Utilization ld q (incomplete):  0
CYCLE:   3678000052 WDMA total latency:   49047719
CYCLE:   3678000052 Utilization ex q: 15
CYCLE:   3678000052 Utilization: 23
CYCLE:   3678000052 Utilization ex q (incomplete): 14
CYCLE:   3678500052 RDMA bytes rec:  432003584
CYCLE:   3678500052 RDMA total latency:  222396929
CYCLE:   3678500052 WDMA bytes sent:   31761408
CYCLE:   3678500052 WDMA total latency:   50105525
CYCLE:   3679000052 RDMA bytes rec:  443841728
CYCLE:   3679000052 RDMA total latency:  225538130
CYCLE:   3679000052 WDMA bytes sent:   32040960
CYCLE:   3679000052 WDMA total latency:   50205749
CYCLE:   3679500052 RDMA bytes rec:  456522240
CYCLE:   3679500052 RDMA total latency:  228879679
CYCLE:   3679500052 WDMA bytes sent:   32342336
CYCLE:   3679500052 WDMA total latency:   50322784
CYCLE:   3680000052 Utilization ld q (incomplete):  0
CYCLE:   3680000052 RDMA bytes rec:  469080576
CYCLE:   3680000052 Utilization st q:  0
CYCLE:   3680000052 Utilization ld q:  0
CYCLE:   3680000052 Utilization: 16
CYCLE:   3680000052 Utilization ld q:  0
CYCLE:   3680000052 Utilization st q:  0
CYCLE:   3680000052 RDMA total latency:  232195179
CYCLE:   3680000052 Utilization st q (incomplete):  0
CYCLE:   3680000052 WDMA bytes sent:   32650240
CYCLE:   3680000052 Utilization ex q: 16
CYCLE:   3680000052 Utilization ex q (incomplete):  3
CYCLE:   3680000052 Utilization st q (incomplete):  0
CYCLE:   3680000052 Utilization ld q (incomplete):  0
CYCLE:   3680000052 WDMA total latency:   50447383
CYCLE:   3680000052 Utilization ex q: 16
CYCLE:   3680000052 Utilization: 16
CYCLE:   3680000052 Utilization ex q (incomplete):  3
CYCLE:   3680500052 RDMA bytes rec:  481638912
CYCLE:   3680500052 RDMA total latency:  235497351
CYCLE:   3680500052 WDMA bytes sent:   32951296
CYCLE:   3680500052 WDMA total latency:   50569177
CYCLE:   3681000052 RDMA bytes rec:  494197248
CYCLE:   3681000052 RDMA total latency:  238810159
CYCLE:   3681000052 WDMA bytes sent:   33252352
CYCLE:   3681000052 WDMA total latency:   50692700
CYCLE:   3681500052 RDMA bytes rec:  501723584
CYCLE:   3681500052 RDMA total latency:  242679750
CYCLE:   3681500052 WDMA bytes sent:   33955840
CYCLE:   3681500052 WDMA total latency:   51193448
CYCLE:   3682000052 Utilization ld q (incomplete):  0
CYCLE:   3682000052 RDMA bytes rec:  510723392
CYCLE:   3682000052 Utilization st q:  0
CYCLE:   3682000052 Utilization ld q:  3
CYCLE:   3682000052 Utilization: 18
CYCLE:   3682000052 Utilization ld q:  3
CYCLE:   3682000052 Utilization st q:  0
CYCLE:   3682000052 RDMA total latency:  248236508
CYCLE:   3682000052 Utilization st q (incomplete):  0
CYCLE:   3682000052 WDMA bytes sent:   34942976
CYCLE:   3682000052 Utilization ex q: 15
CYCLE:   3682000052 Utilization ex q (incomplete):  3
CYCLE:   3682000052 Utilization st q (incomplete):  0
CYCLE:   3682000052 Utilization ld q (incomplete):  0
CYCLE:   3682000052 WDMA total latency:   51941912
CYCLE:   3682000052 Utilization ex q: 15
CYCLE:   3682000052 Utilization: 18
CYCLE:   3682000052 Utilization ex q (incomplete):  3
CYCLE:   3682500052 RDMA bytes rec:  521976576
CYCLE:   3682500052 RDMA total latency:  252625783
CYCLE:   3682500052 WDMA bytes sent:   35158016
CYCLE:   3682500052 WDMA total latency:   52229381
CYCLE:   3683000052 RDMA bytes rec:  530545152
CYCLE:   3683000052 RDMA total latency:  255855161
CYCLE:   3683000052 WDMA bytes sent:   35323904
CYCLE:   3683000052 WDMA total latency:   52438296
CYCLE:   3683500052 RDMA bytes rec:  534337280
CYCLE:   3683500052 RDMA total latency:  257374776
CYCLE:   3683500052 WDMA bytes sent:   35407872
CYCLE:   3683500052 WDMA total latency:   52707422
CYCLE:   3684000052 Utilization ld q (incomplete):  1
CYCLE:   3684000052 RDMA bytes rec:  539460928
CYCLE:   3684000052 Utilization st q:  0
CYCLE:   3684000052 Utilization ld q:  9
CYCLE:   3684000052 Utilization: 23
CYCLE:   3684000052 Utilization ld q:  9
CYCLE:   3684000052 Utilization st q:  0
CYCLE:   3684000052 RDMA total latency:  258869612
CYCLE:   3684000052 Utilization st q (incomplete):  0
CYCLE:   3684000052 WDMA bytes sent:   35516416
CYCLE:   3684000052 Utilization ex q: 14
CYCLE:   3684000052 Utilization ex q (incomplete):  0
CYCLE:   3684000052 Utilization st q (incomplete):  0
CYCLE:   3684000052 Utilization ld q (incomplete):  1
CYCLE:   3684000052 WDMA total latency:   53062347
CYCLE:   3684000052 Utilization ex q: 14
CYCLE:   3684000052 Utilization: 23
CYCLE:   3684000052 Utilization ex q (incomplete):  0
CYCLE:   3684500052 RDMA bytes rec:  544528768
CYCLE:   3684500052 RDMA total latency:  260347901
CYCLE:   3684500052 WDMA bytes sent:   35624960
CYCLE:   3684500052 WDMA total latency:   53413738
CYCLE:   3685000052 RDMA bytes rec:  549144192
CYCLE:   3685000052 RDMA total latency:  261671502
CYCLE:   3685000052 WDMA bytes sent:   35740672
CYCLE:   3685000052 WDMA total latency:   53706537
CYCLE:   3685500052 RDMA bytes rec:  559043264
CYCLE:   3685500052 RDMA total latency:  265022092
CYCLE:   3685500052 WDMA bytes sent:   36608512
CYCLE:   3685500052 WDMA total latency:   55124669
CYCLE:   3686000052 Utilization ld q (incomplete):  0
CYCLE:   3686000052 RDMA bytes rec:  567343616
CYCLE:   3686000052 Utilization st q:  0
CYCLE:   3686000052 Utilization ld q:  0
CYCLE:   3686000052 Utilization:  0
CYCLE:   3686000052 Utilization ld q:  0
CYCLE:   3686000052 Utilization st q:  0
CYCLE:   3686000052 RDMA total latency:  267913679
CYCLE:   3686000052 Utilization st q (incomplete):  0
CYCLE:   3686000052 WDMA bytes sent:   37330944
CYCLE:   3686000052 Utilization ex q:  0
CYCLE:   3686000052 Utilization ex q (incomplete):  0
CYCLE:   3686000052 Utilization st q (incomplete):  0
CYCLE:   3686000052 Utilization ld q (incomplete):  0
CYCLE:   3686000052 WDMA total latency:   56435735
CYCLE:   3686000052 Utilization ex q:  0
CYCLE:   3686000052 Utilization:  0
CYCLE:   3686000052 Utilization ex q (incomplete):  0
CYCLE:   3686500052 RDMA bytes rec:  575688960
CYCLE:   3686500052 RDMA total latency:  273107115
CYCLE:   3686500052 WDMA bytes sent:   38365824
CYCLE:   3686500052 WDMA total latency:   57205128
CYCLE:   3687000052 RDMA bytes rec:  584756672
CYCLE:   3687000052 RDMA total latency:  277842846
CYCLE:   3687000052 WDMA bytes sent:   39018496
CYCLE:   3687000052 WDMA total latency:   57741649
CYCLE:   3687500052 RDMA bytes rec:  596004352
CYCLE:   3687500052 RDMA total latency:  282189009
CYCLE:   3687500052 WDMA bytes sent:   39233536
CYCLE:   3687500052 WDMA total latency:   58010734
CYCLE:   3688000052 Utilization ld q (incomplete):  0
CYCLE:   3688000052 RDMA bytes rec:  602319360
CYCLE:   3688000052 Utilization st q:  0
CYCLE:   3688000052 Utilization ld q:  0
CYCLE:   3688000052 Utilization: 16
CYCLE:   3688000052 Utilization ld q:  0
CYCLE:   3688000052 Utilization st q:  0
CYCLE:   3688000052 RDMA total latency:  284727071
CYCLE:   3688000052 Utilization st q (incomplete):  0
CYCLE:   3688000052 WDMA bytes sent:   39346176
CYCLE:   3688000052 Utilization ex q: 16
CYCLE:   3688000052 Utilization ex q (incomplete):  3
CYCLE:   3688000052 Utilization st q (incomplete):  0
CYCLE:   3688000052 Utilization ld q (incomplete):  0
CYCLE:   3688000052 WDMA total latency:   58209108
CYCLE:   3688000052 Utilization ex q: 16
CYCLE:   3688000052 Utilization: 16
CYCLE:   3688000052 Utilization ex q (incomplete):  3
CYCLE:   3688500052 RDMA bytes rec:  606914112
CYCLE:   3688500052 RDMA total latency:  286253317
CYCLE:   3688500052 WDMA bytes sent:   39460864
CYCLE:   3688500052 WDMA total latency:   58539310
CYCLE:   3689000052 RDMA bytes rec:  612239872
CYCLE:   3689000052 RDMA total latency:  287798806
CYCLE:   3689000052 WDMA bytes sent:   39567360
CYCLE:   3689000052 WDMA total latency:   58819265
CYCLE:   3689500052 RDMA bytes rec:  617028096
CYCLE:   3689500052 RDMA total latency:  289167472
CYCLE:   3689500052 WDMA bytes sent:   39675904
CYCLE:   3689500052 WDMA total latency:   59166788
CYCLE:   3690000052 Utilization ld q (incomplete):  0
CYCLE:   3690000052 RDMA bytes rec:  623551744
CYCLE:   3690000052 Utilization st q:  2
CYCLE:   3690000052 Utilization ld q:  8
CYCLE:   3690000052 Utilization: 23
CYCLE:   3690000052 Utilization ld q:  8
CYCLE:   3690000052 Utilization st q:  2
CYCLE:   3690000052 RDMA total latency:  291259361
CYCLE:   3690000052 Utilization st q (incomplete):  0
CYCLE:   3690000052 WDMA bytes sent:   40073504
CYCLE:   3690000052 Utilization ex q: 13
CYCLE:   3690000052 Utilization ex q (incomplete):  1
CYCLE:   3690000052 Utilization st q (incomplete):  0
CYCLE:   3690000052 Utilization ld q (incomplete):  0
CYCLE:   3690000052 WDMA total latency:   59849696
CYCLE:   3690000052 Utilization ex q: 13
CYCLE:   3690000052 Utilization: 23
CYCLE:   3690000052 Utilization ex q (incomplete):  1
CYCLE:   3690500052 RDMA bytes rec:  633359872
CYCLE:   3690500052 RDMA total latency:  294612281
CYCLE:   3690500052 WDMA bytes sent:   40934432
CYCLE:   3690500052 WDMA total latency:   61347692
CYCLE:   3691000052 RDMA bytes rec:  640039872
CYCLE:   3691000052 RDMA total latency:  297494428
CYCLE:   3691000052 WDMA bytes sent:   41581760
CYCLE:   3691000052 WDMA total latency:   62256622
CYCLE:   3691500052 RDMA bytes rec:  649099776
CYCLE:   3691500052 RDMA total latency:  303023770
CYCLE:   3691500052 WDMA bytes sent:   42715456
CYCLE:   3691500052 WDMA total latency:   63094127
CYCLE:   3692000052 Utilization ld q (incomplete):  0
CYCLE:   3692000052 RDMA bytes rec:  659673728
CYCLE:   3692000052 Utilization st q:  0
CYCLE:   3692000052 Utilization ld q:  9
CYCLE:   3692000052 Utilization: 24
CYCLE:   3692000052 Utilization ld q:  9
CYCLE:   3692000052 Utilization st q:  0
CYCLE:   3692000052 RDMA total latency:  307734958
CYCLE:   3692000052 Utilization st q (incomplete):  0
CYCLE:   3692000052 WDMA bytes sent:   43114496
CYCLE:   3692000052 Utilization ex q: 15
CYCLE:   3692000052 Utilization ex q (incomplete):  3
CYCLE:   3692000052 Utilization st q (incomplete):  0
CYCLE:   3692000052 Utilization ld q (incomplete):  0
CYCLE:   3692000052 WDMA total latency:   63506399
CYCLE:   3692000052 Utilization ex q: 15
CYCLE:   3692000052 Utilization: 24
CYCLE:   3692000052 Utilization ex q (incomplete):  3
CYCLE:   3692500052 RDMA bytes rec:  670929728
CYCLE:   3692500052 RDMA total latency:  312029194
CYCLE:   3692500052 WDMA bytes sent:   43329536
CYCLE:   3692500052 WDMA total latency:   63763696
CYCLE:   3693000052 RDMA bytes rec:  674773504
CYCLE:   3693000052 RDMA total latency:  313611068
CYCLE:   3693000052 WDMA bytes sent:   43401216
CYCLE:   3693000052 WDMA total latency:   63972941
CYCLE:   3693500052 RDMA bytes rec:  679743680
CYCLE:   3693500052 RDMA total latency:  315073256
CYCLE:   3693500052 WDMA bytes sent:   43515904
CYCLE:   3693500052 WDMA total latency:   64324128
CYCLE:   3694000052 Utilization ld q (incomplete):  0
CYCLE:   3694000052 RDMA bytes rec:  684868096
CYCLE:   3694000052 Utilization st q:  0
CYCLE:   3694000052 Utilization ld q:  0
CYCLE:   3694000052 Utilization: 16
CYCLE:   3694000052 Utilization ld q:  0
CYCLE:   3694000052 Utilization st q:  0
CYCLE:   3694000052 RDMA total latency:  316553516
CYCLE:   3694000052 Utilization st q (incomplete):  0
CYCLE:   3694000052 WDMA bytes sent:   43622400
CYCLE:   3694000052 Utilization ex q: 16
CYCLE:   3694000052 Utilization ex q (incomplete):  3
CYCLE:   3694000052 Utilization st q (incomplete):  0
CYCLE:   3694000052 Utilization ld q (incomplete):  0
CYCLE:   3694000052 WDMA total latency:   64657619
CYCLE:   3694000052 Utilization ex q: 16
CYCLE:   3694000052 Utilization: 16
CYCLE:   3694000052 Utilization ex q (incomplete):  3
CYCLE:   3694500052 RDMA bytes rec:  689781248
CYCLE:   3694500052 RDMA total latency:  317954406
CYCLE:   3694500052 WDMA bytes sent:   43735040
CYCLE:   3694500052 WDMA total latency:   64971250
CYCLE:   3695000052 RDMA bytes rec:  697261280
CYCLE:   3695000052 RDMA total latency:  320487372
CYCLE:   3695000052 WDMA bytes sent:   44342272
CYCLE:   3695000052 WDMA total latency:   65937952
CYCLE:   3695500052 RDMA bytes rec:  707047872
CYCLE:   3695500052 RDMA total latency:  323890179
CYCLE:   3695500052 WDMA bytes sent:   45202432
CYCLE:   3695500052 WDMA total latency:   67457781
CYCLE:   3696000052 Utilization ld q (incomplete):  8
CYCLE:   3696000052 RDMA bytes rec:  714029568
CYCLE:   3696000052 Utilization st q:  8
CYCLE:   3696000052 Utilization ld q: 16
CYCLE:   3696000052 Utilization: 24
CYCLE:   3696000052 Utilization ld q: 16
CYCLE:   3696000052 Utilization st q:  8
CYCLE:   3696000052 RDMA total latency:  327805283
CYCLE:   3696000052 Utilization st q (incomplete):  8
CYCLE:   3696000052 WDMA bytes sent:   45998080
CYCLE:   3696000052 Utilization ex q:  0
CYCLE:   3696000052 Utilization ex q (incomplete):  0
CYCLE:   3696000052 Utilization st q (incomplete):  8
CYCLE:   3696000052 Utilization ld q (incomplete):  8
CYCLE:   3696000052 WDMA total latency:   68208511
CYCLE:   3696000052 Utilization ex q:  0
CYCLE:   3696000052 Utilization: 24
CYCLE:   3696000052 Utilization ex q (incomplete):  0
CYCLE:   3696500052 RDMA bytes rec:  723207680
CYCLE:   3696500052 RDMA total latency:  333353221
CYCLE:   3696500052 WDMA bytes sent:   46985216
CYCLE:   3696500052 WDMA total latency:   68967378
CYCLE:   3697000052 RDMA bytes rec:  733961824
CYCLE:   3697000052 RDMA total latency:  337229636
CYCLE:   3697000052 WDMA bytes sent:   47230976
CYCLE:   3697000052 WDMA total latency:   69274532
CYCLE:   3697500052 RDMA bytes rec:  744639232
CYCLE:   3697500052 RDMA total latency:  341049106
CYCLE:   3697500052 WDMA bytes sent:   47476736
CYCLE:   3697500052 WDMA total latency:   69572412
CYCLE:   3698000052 Utilization ld q (incomplete):  0
CYCLE:   3698000052 RDMA bytes rec:  755344704
CYCLE:   3698000052 Utilization st q:  0
CYCLE:   3698000052 Utilization ld q:  9
CYCLE:   3698000052 Utilization: 24
CYCLE:   3698000052 Utilization ld q:  9
CYCLE:   3698000052 Utilization st q:  0
CYCLE:   3698000052 RDMA total latency:  344867391
CYCLE:   3698000052 Utilization st q (incomplete):  0
CYCLE:   3698000052 WDMA bytes sent:   47717376
CYCLE:   3698000052 Utilization ex q: 15
CYCLE:   3698000052 Utilization ex q (incomplete):  2
CYCLE:   3698000052 Utilization st q (incomplete):  0
CYCLE:   3698000052 Utilization ld q (incomplete):  0
CYCLE:   3698000052 WDMA total latency:   69882175
CYCLE:   3698000052 Utilization ex q: 15
CYCLE:   3698000052 Utilization: 24
CYCLE:   3698000052 Utilization ex q (incomplete):  2
CYCLE:   3698500052 RDMA bytes rec:  761591312
CYCLE:   3698500052 RDMA total latency:  349279107
CYCLE:   3698500052 WDMA bytes sent:   47775616
CYCLE:   3698500052 WDMA total latency:   70016510
CYCLE:   3699000052 RDMA bytes rec:  769243168
CYCLE:   3699000052 RDMA total latency:  354443135
CYCLE:   3699000052 WDMA bytes sent:   47807872
CYCLE:   3699000052 WDMA total latency:   70247580
CYCLE:   3699500052 RDMA bytes rec:  778056560
CYCLE:   3699500052 RDMA total latency:  360255830
CYCLE:   3699500052 WDMA bytes sent:   47840128
CYCLE:   3699500052 WDMA total latency:   70463563
CYCLE:   3700000052 Utilization ld q (incomplete):  3
CYCLE:   3700000052 RDMA bytes rec:  786805632
CYCLE:   3700000052 Utilization st q:  0
CYCLE:   3700000052 Utilization ld q: 10
CYCLE:   3700000052 Utilization: 10
CYCLE:   3700000052 Utilization ld q: 10
CYCLE:   3700000052 Utilization st q:  0
CYCLE:   3700000052 RDMA total latency:  365884692
CYCLE:   3700000052 Utilization st q (incomplete):  0
CYCLE:   3700000052 WDMA bytes sent:   47880448
CYCLE:   3700000052 Utilization ex q:  0
CYCLE:   3700000052 Utilization ex q (incomplete):  0
CYCLE:   3700000052 Utilization st q (incomplete):  0
CYCLE:   3700000052 Utilization ld q (incomplete):  3
CYCLE:   3700000052 WDMA total latency:   70741193
CYCLE:   3700000052 Utilization ex q:  0
CYCLE:   3700000052 Utilization: 10
CYCLE:   3700000052 Utilization ex q (incomplete):  0
CYCLE:   3700500052 RDMA bytes rec:  795149568
CYCLE:   3700500052 RDMA total latency:  371740056
CYCLE:   3700500052 WDMA bytes sent:   47910016
CYCLE:   3700500052 WDMA total latency:   70911144
CYCLE:   3701000052 RDMA bytes rec:  804572864
CYCLE:   3701000052 RDMA total latency:  377317017
CYCLE:   3701000052 WDMA bytes sent:   47945856
CYCLE:   3701000052 WDMA total latency:   71067095
CYCLE:   3701500052 RDMA bytes rec:  813372928
CYCLE:   3701500052 RDMA total latency:  381930629
CYCLE:   3701500052 WDMA bytes sent:   48132096
CYCLE:   3701500052 WDMA total latency:   71386983
CYCLE:   3702000052 Utilization ld q (incomplete):  0
CYCLE:   3702000052 RDMA bytes rec:  823597824
CYCLE:   3702000052 Utilization st q:  4
CYCLE:   3702000052 Utilization ld q:  5
CYCLE:   3702000052 Utilization: 24
CYCLE:   3702000052 Utilization ld q:  5
CYCLE:   3702000052 Utilization st q:  4
CYCLE:   3702000052 RDMA total latency:  385523779
CYCLE:   3702000052 Utilization st q (incomplete):  2
CYCLE:   3702000052 WDMA bytes sent:   48629184
CYCLE:   3702000052 Utilization ex q: 15
CYCLE:   3702000052 Utilization ex q (incomplete):  2
CYCLE:   3702000052 Utilization st q (incomplete):  2
CYCLE:   3702000052 Utilization ld q (incomplete):  0
CYCLE:   3702000052 WDMA total latency:   72045720
CYCLE:   3702000052 Utilization ex q: 15
CYCLE:   3702000052 Utilization: 24
CYCLE:   3702000052 Utilization ex q (incomplete):  2
CYCLE:   3702500052 RDMA bytes rec:  834738688
CYCLE:   3702500052 RDMA total latency:  390519016
CYCLE:   3702500052 WDMA bytes sent:   48834688
CYCLE:   3702500052 WDMA total latency:   72338984
CYCLE:   3703000052 RDMA bytes rec:  850780816
CYCLE:   3703000052 RDMA total latency:  396341910
CYCLE:   3703000052 WDMA bytes sent:   48959456
CYCLE:   3703000052 WDMA total latency:   72499509
CYCLE:   3703500052 RDMA bytes rec:  868582624
CYCLE:   3703500052 RDMA total latency:  402649571
CYCLE:   3703500052 WDMA bytes sent:   49097216
CYCLE:   3703500052 WDMA total latency:   72672103
CYCLE:   3704000052 Utilization ld q (incomplete):  0
CYCLE:   3704000052 RDMA bytes rec:  886245888
CYCLE:   3704000052 Utilization st q:  0
CYCLE:   3704000052 Utilization ld q:  0
CYCLE:   3704000052 Utilization: 16
CYCLE:   3704000052 Utilization ld q:  0
CYCLE:   3704000052 Utilization st q:  0
CYCLE:   3704000052 RDMA total latency:  408981231
CYCLE:   3704000052 Utilization st q (incomplete):  0
CYCLE:   3704000052 WDMA bytes sent:   49237888
CYCLE:   3704000052 Utilization ex q: 16
CYCLE:   3704000052 Utilization ex q (incomplete):  3
CYCLE:   3704000052 Utilization st q (incomplete):  0
CYCLE:   3704000052 Utilization ld q (incomplete):  0
CYCLE:   3704000052 WDMA total latency:   72862578
CYCLE:   3704000052 Utilization ex q: 16
CYCLE:   3704000052 Utilization: 16
CYCLE:   3704000052 Utilization ex q (incomplete):  3
CYCLE:   3704500052 RDMA bytes rec:  903934512
CYCLE:   3704500052 RDMA total latency:  415314097
CYCLE:   3704500052 WDMA bytes sent:   49375424
CYCLE:   3704500052 WDMA total latency:   73037955
CYCLE:   3705000052 RDMA bytes rec:  921652288
CYCLE:   3705000052 RDMA total latency:  421610852
CYCLE:   3705000052 WDMA bytes sent:   49512960
CYCLE:   3705000052 WDMA total latency:   73222893
CYCLE:   3705500052 RDMA bytes rec:  939213072
CYCLE:   3705500052 RDMA total latency:  427953929
CYCLE:   3705500052 WDMA bytes sent:   49649600
CYCLE:   3705500052 WDMA total latency:   73400357
CYCLE:   3706000052 Utilization ld q (incomplete):  0
CYCLE:   3706000052 RDMA bytes rec:  948515680
CYCLE:   3706000052 Utilization st q:  0
CYCLE:   3706000052 Utilization ld q:  2
CYCLE:   3706000052 Utilization: 18
CYCLE:   3706000052 Utilization ld q:  2
CYCLE:   3706000052 Utilization st q:  0
CYCLE:   3706000052 RDMA total latency:  432576463
CYCLE:   3706000052 Utilization st q (incomplete):  0
CYCLE:   3706000052 WDMA bytes sent:   50477056
CYCLE:   3706000052 Utilization ex q: 16
CYCLE:   3706000052 Utilization ex q (incomplete): 16
CYCLE:   3706000052 Utilization st q (incomplete):  0
CYCLE:   3706000052 Utilization ld q (incomplete):  0
CYCLE:   3706000052 WDMA total latency:   74077212
CYCLE:   3706000052 Utilization ex q: 16
CYCLE:   3706000052 Utilization: 18
CYCLE:   3706000052 Utilization ex q (incomplete): 16
CYCLE:   3706500052 RDMA bytes rec:  959238704
CYCLE:   3706500052 RDMA total latency:  437282284
CYCLE:   3706500052 WDMA bytes sent:   50585856
CYCLE:   3706500052 WDMA total latency:   74293221
CYCLE:   3707000052 RDMA bytes rec:  968915456
CYCLE:   3707000052 RDMA total latency:  440915322
CYCLE:   3707000052 WDMA bytes sent:   50690304
CYCLE:   3707000052 WDMA total latency:   74481265
CYCLE:   3707500052 RDMA bytes rec:  972102656
CYCLE:   3707500052 RDMA total latency:  443115374
CYCLE:   3707500052 WDMA bytes sent:   50722560
CYCLE:   3707500052 WDMA total latency:   74580126
CYCLE:   3708000052 Utilization ld q (incomplete):  0
CYCLE:   3708000052 RDMA bytes rec:  976564736
CYCLE:   3708000052 Utilization st q:  0
CYCLE:   3708000052 Utilization ld q:  0
CYCLE:   3708000052 Utilization: 16
CYCLE:   3708000052 Utilization ld q:  0
CYCLE:   3708000052 Utilization st q:  0
CYCLE:   3708000052 RDMA total latency:  445732531
CYCLE:   3708000052 Utilization st q (incomplete):  0
CYCLE:   3708000052 WDMA bytes sent:   50779008
CYCLE:   3708000052 Utilization ex q: 16
CYCLE:   3708000052 Utilization ex q (incomplete):  2
CYCLE:   3708000052 Utilization st q (incomplete):  0
CYCLE:   3708000052 Utilization ld q (incomplete):  0
CYCLE:   3708000052 WDMA total latency:   74770879
CYCLE:   3708000052 Utilization ex q: 16
CYCLE:   3708000052 Utilization: 16
CYCLE:   3708000052 Utilization ex q (incomplete):  2
CYCLE:   3708500052 RDMA bytes rec:  980717184
CYCLE:   3708500052 RDMA total latency:  448568472
CYCLE:   3708500052 WDMA bytes sent:   50832768
CYCLE:   3708500052 WDMA total latency:   74914410
CYCLE:   3709000052 RDMA bytes rec:  985463296
CYCLE:   3709000052 RDMA total latency:  451755981
CYCLE:   3709000052 WDMA bytes sent:   50891008
CYCLE:   3709000052 WDMA total latency:   75069210
CYCLE:   3709500052 RDMA bytes rec:  994913792
CYCLE:   3709500052 RDMA total latency:  455425263
CYCLE:   3709500052 WDMA bytes sent:   51331328
CYCLE:   3709500052 WDMA total latency:   75682834
CYCLE:   3710000052 Utilization ld q (incomplete):  8
CYCLE:   3710000052 RDMA bytes rec: 1003348736
CYCLE:   3710000052 Utilization st q:  7
CYCLE:   3710000052 Utilization ld q: 17
CYCLE:   3710000052 Utilization: 24
CYCLE:   3710000052 Utilization ld q: 17
CYCLE:   3710000052 Utilization st q:  7
CYCLE:   3710000052 RDMA total latency:  458745964
CYCLE:   3710000052 Utilization st q (incomplete):  5
CYCLE:   3710000052 WDMA bytes sent:   51817664
CYCLE:   3710000052 Utilization ex q:  0
CYCLE:   3710000052 Utilization ex q (incomplete):  0
CYCLE:   3710000052 Utilization st q (incomplete):  5
CYCLE:   3710000052 Utilization ld q (incomplete):  8
CYCLE:   3710000052 WDMA total latency:   76318253
CYCLE:   3710000052 Utilization ex q:  0
CYCLE:   3710000052 Utilization: 24
CYCLE:   3710000052 Utilization ex q (incomplete):  0
CYCLE:   3710500052 RDMA bytes rec: 1012556032
CYCLE:   3710500052 RDMA total latency:  464512956
CYCLE:   3710500052 WDMA bytes sent:   52532480
CYCLE:   3710500052 WDMA total latency:   77094604
CYCLE:   3711000052 RDMA bytes rec: 1022514176
CYCLE:   3711000052 RDMA total latency:  468323056
CYCLE:   3711000052 WDMA bytes sent:   52633600
CYCLE:   3711000052 WDMA total latency:   77282127
CYCLE:   3711500052 RDMA bytes rec: 1029658528
CYCLE:   3711500052 RDMA total latency:  471250065
CYCLE:   3711500052 WDMA bytes sent:   52709888
CYCLE:   3711500052 WDMA total latency:   77414029
CYCLE:   3712000052 Utilization ld q (incomplete):  1
CYCLE:   3712000052 RDMA bytes rec: 1034109568
CYCLE:   3712000052 Utilization st q:  0
CYCLE:   3712000052 Utilization ld q:  4
CYCLE:   3712000052 Utilization: 20
CYCLE:   3712000052 Utilization ld q:  4
CYCLE:   3712000052 Utilization st q:  0
CYCLE:   3712000052 RDMA total latency:  473966715
CYCLE:   3712000052 Utilization st q (incomplete):  0
CYCLE:   3712000052 WDMA bytes sent:   52758272
CYCLE:   3712000052 Utilization ex q: 16
CYCLE:   3712000052 Utilization ex q (incomplete):  3
CYCLE:   3712000052 Utilization st q (incomplete):  0
CYCLE:   3712000052 Utilization ld q (incomplete):  1
CYCLE:   3712000052 WDMA total latency:   77604113
CYCLE:   3712000052 Utilization ex q: 16
CYCLE:   3712000052 Utilization: 20
CYCLE:   3712000052 Utilization ex q (incomplete):  3
CYCLE:   3712500052 RDMA bytes rec: 1038272000
CYCLE:   3712500052 RDMA total latency:  476588482
CYCLE:   3712500052 WDMA bytes sent:   52814720
CYCLE:   3712500052 WDMA total latency:   77786991
CYCLE:   3713000052 RDMA bytes rec: 1042829856
CYCLE:   3713000052 RDMA total latency:  479745716
CYCLE:   3713000052 WDMA bytes sent:   52870272
CYCLE:   3713000052 WDMA total latency:   77913794
CYCLE:   3713500052 RDMA bytes rec: 1048530432
CYCLE:   3713500052 RDMA total latency:  482990053
CYCLE:   3713500052 WDMA bytes sent:   53025280
CYCLE:   3713500052 WDMA total latency:   78195634
CYCLE:   3714000052 Utilization ld q (incomplete):  0
CYCLE:   3714000052 RDMA bytes rec: 1058813696
CYCLE:   3714000052 Utilization st q:  0
CYCLE:   3714000052 Utilization ld q:  9
CYCLE:   3714000052 Utilization: 24
CYCLE:   3714000052 Utilization ld q:  9
CYCLE:   3714000052 Utilization st q:  0
CYCLE:   3714000052 RDMA total latency:  486603062
CYCLE:   3714000052 Utilization st q (incomplete):  0
CYCLE:   3714000052 WDMA bytes sent:   53522432
CYCLE:   3714000052 Utilization ex q: 15
CYCLE:   3714000052 Utilization ex q (incomplete):  1
CYCLE:   3714000052 Utilization st q (incomplete):  0
CYCLE:   3714000052 Utilization ld q (incomplete):  0
CYCLE:   3714000052 WDMA total latency:   78849339
CYCLE:   3714000052 Utilization ex q: 15
CYCLE:   3714000052 Utilization: 24
CYCLE:   3714000052 Utilization ex q (incomplete):  1
CYCLE:   3714500052 RDMA bytes rec: 1066773568
CYCLE:   3714500052 RDMA total latency:  490733581
CYCLE:   3714500052 WDMA bytes sent:   54209984
CYCLE:   3714500052 WDMA total latency:   79617883
CYCLE:   3715000052 RDMA bytes rec: 1075077376
CYCLE:   3715000052 RDMA total latency:  495427956
CYCLE:   3715000052 WDMA bytes sent:   54573824
CYCLE:   3715000052 WDMA total latency:   80026698
CYCLE:   3715500052 RDMA bytes rec: 1085872032
CYCLE:   3715500052 RDMA total latency:  499498511
CYCLE:   3715500052 WDMA bytes sent:   54689024
CYCLE:   3715500052 WDMA total latency:   80244249
CYCLE:   3716000052 Utilization ld q (incomplete):  6
CYCLE:   3716000052 RDMA bytes rec: 1091339456
CYCLE:   3716000052 Utilization st q:  0
CYCLE:   3716000052 Utilization ld q:  9
CYCLE:   3716000052 Utilization: 23
CYCLE:   3716000052 Utilization ld q:  9
CYCLE:   3716000052 Utilization st q:  0
CYCLE:   3716000052 RDMA total latency:  502204948
CYCLE:   3716000052 Utilization st q (incomplete):  0
CYCLE:   3716000052 WDMA bytes sent:   54737536
CYCLE:   3716000052 Utilization ex q: 14
CYCLE:   3716000052 Utilization ex q (incomplete):  0
CYCLE:   3716000052 Utilization st q (incomplete):  0
CYCLE:   3716000052 Utilization ld q (incomplete):  6
CYCLE:   3716000052 WDMA total latency:   80391723
CYCLE:   3716000052 Utilization ex q: 14
CYCLE:   3716000052 Utilization: 23
CYCLE:   3716000052 Utilization ex q (incomplete):  0
CYCLE:   3716500052 RDMA bytes rec: 1095526864
CYCLE:   3716500052 RDMA total latency:  504714246
CYCLE:   3716500052 WDMA bytes sent:   54793984
CYCLE:   3716500052 WDMA total latency:   80520771
CYCLE:   3717000052 RDMA bytes rec: 1099979264
CYCLE:   3717000052 RDMA total latency:  507314865
CYCLE:   3717000052 WDMA bytes sent:   54850432
CYCLE:   3717000052 WDMA total latency:   80702624
CYCLE:   3717500052 RDMA bytes rec: 1104591296
CYCLE:   3717500052 RDMA total latency:  510712444
CYCLE:   3717500052 WDMA bytes sent:   54907776
CYCLE:   3717500052 WDMA total latency:   80854959
CYCLE:   3718000052 Utilization ld q (incomplete):  0
CYCLE:   3718000052 RDMA bytes rec: 1111697600
CYCLE:   3718000052 Utilization st q:  0
CYCLE:   3718000052 Utilization ld q:  4
CYCLE:   3718000052 Utilization: 19
CYCLE:   3718000052 Utilization ld q:  4
CYCLE:   3718000052 Utilization st q:  0
CYCLE:   3718000052 RDMA total latency:  514014860
CYCLE:   3718000052 Utilization st q (incomplete):  0
CYCLE:   3718000052 WDMA bytes sent:   55175936
CYCLE:   3718000052 Utilization ex q: 15
CYCLE:   3718000052 Utilization ex q (incomplete):  2
CYCLE:   3718000052 Utilization st q (incomplete):  0
CYCLE:   3718000052 Utilization ld q (incomplete):  0
CYCLE:   3718000052 WDMA total latency:   81239496
CYCLE:   3718000052 Utilization ex q: 15
CYCLE:   3718000052 Utilization: 19
CYCLE:   3718000052 Utilization ex q (incomplete):  2
CYCLE:   3718500052 RDMA bytes rec: 1121942784
CYCLE:   3718500052 RDMA total latency:  517643417
CYCLE:   3718500052 WDMA bytes sent:   55673184
CYCLE:   3718500052 WDMA total latency:   81926033
CYCLE:   3719000052 RDMA bytes rec: 1128825344
CYCLE:   3719000052 RDMA total latency:  521872040
CYCLE:   3719000052 WDMA bytes sent:   56434176
CYCLE:   3719000052 WDMA total latency:   82730546
CYCLE:   3719500052 RDMA bytes rec: 1139201024
CYCLE:   3719500052 RDMA total latency:  526836431
CYCLE:   3719500052 WDMA bytes sent:   56629248
CYCLE:   3719500052 WDMA total latency:   83016761
CYCLE:   3720000052 Utilization ld q (incomplete):  0
CYCLE:   3720000052 RDMA bytes rec: 1150042496
CYCLE:   3720000052 Utilization st q:  0
CYCLE:   3720000052 Utilization ld q:  1
CYCLE:   3720000052 Utilization: 15
CYCLE:   3720000052 Utilization ld q:  1
CYCLE:   3720000052 Utilization st q:  0
CYCLE:   3720000052 RDMA total latency:  530871574
CYCLE:   3720000052 Utilization st q (incomplete):  0
CYCLE:   3720000052 WDMA bytes sent:   56742912
CYCLE:   3720000052 Utilization ex q: 14
CYCLE:   3720000052 Utilization ex q (incomplete):  1
CYCLE:   3720000052 Utilization st q (incomplete):  0
CYCLE:   3720000052 Utilization ld q (incomplete):  0
CYCLE:   3720000052 WDMA total latency:   83220552
CYCLE:   3720000052 Utilization ex q: 14
CYCLE:   3720000052 Utilization: 15
CYCLE:   3720000052 Utilization ex q (incomplete):  1
CYCLE:   3720500052 RDMA bytes rec: 1153098000
CYCLE:   3720500052 RDMA total latency:  533003093
CYCLE:   3720500052 WDMA bytes sent:   56781312
CYCLE:   3720500052 WDMA total latency:   83334708
CYCLE:   3721000052 RDMA bytes rec: 1157550080
CYCLE:   3721000052 RDMA total latency:  535613383
CYCLE:   3721000052 WDMA bytes sent:   56829696
CYCLE:   3721000052 WDMA total latency:   83512649
CYCLE:   3721500052 RDMA bytes rec: 1161808656
CYCLE:   3721500052 RDMA total latency:  538411092
CYCLE:   3721500052 WDMA bytes sent:   56891520
CYCLE:   3721500052 WDMA total latency:   83665801
CYCLE:   3722000052 Utilization ld q (incomplete):  0
CYCLE:   3722000052 RDMA bytes rec: 1166760448
CYCLE:   3722000052 Utilization st q:  0
CYCLE:   3722000052 Utilization ld q:  0
CYCLE:   3722000052 Utilization: 16
CYCLE:   3722000052 Utilization ld q:  0
CYCLE:   3722000052 Utilization st q:  0
CYCLE:   3722000052 RDMA total latency:  541721540
CYCLE:   3722000052 Utilization st q (incomplete):  0
CYCLE:   3722000052 WDMA bytes sent:   56945280
CYCLE:   3722000052 Utilization ex q: 16
CYCLE:   3722000052 Utilization ex q (incomplete):  2
CYCLE:   3722000052 Utilization st q (incomplete):  0
CYCLE:   3722000052 Utilization ld q (incomplete):  0
CYCLE:   3722000052 WDMA total latency:   83812255
CYCLE:   3722000052 Utilization ex q: 16
CYCLE:   3722000052 Utilization: 16
CYCLE:   3722000052 Utilization ex q (incomplete):  2
CYCLE:   3722500052 RDMA bytes rec: 1175596032
CYCLE:   3722500052 RDMA total latency:  545176740
CYCLE:   3722500052 WDMA bytes sent:   57366176
CYCLE:   3722500052 WDMA total latency:   84391245
CYCLE:   3723000052 RDMA bytes rec: 1183603200
CYCLE:   3723000052 RDMA total latency:  548007008
CYCLE:   3723000052 WDMA bytes sent:   57752576
CYCLE:   3723000052 WDMA total latency:   84928330
CYCLE:   3723500052 RDMA bytes rec: 1192888112
CYCLE:   3723500052 RDMA total latency:  553511667
CYCLE:   3723500052 WDMA bytes sent:   58577152
CYCLE:   3723500052 WDMA total latency:   85596009
CYCLE:   3724000052 Utilization ld q (incomplete):  0
CYCLE:   3724000052 RDMA bytes rec: 1203811328
CYCLE:   3724000052 Utilization st q:  0
CYCLE:   3724000052 Utilization ld q:  0
CYCLE:   3724000052 Utilization: 16
CYCLE:   3724000052 Utilization ld q:  0
CYCLE:   3724000052 Utilization st q:  0
CYCLE:   3724000052 RDMA total latency:  557638600
CYCLE:   3724000052 Utilization st q (incomplete):  0
CYCLE:   3724000052 WDMA bytes sent:   58692352
CYCLE:   3724000052 Utilization ex q: 16
CYCLE:   3724000052 Utilization ex q (incomplete):  3
CYCLE:   3724000052 Utilization st q (incomplete):  0
CYCLE:   3724000052 Utilization ld q (incomplete):  0
CYCLE:   3724000052 WDMA total latency:   85811530
CYCLE:   3724000052 Utilization ex q: 16
CYCLE:   3724000052 Utilization: 16
CYCLE:   3724000052 Utilization ex q (incomplete):  3
CYCLE:   3724500052 RDMA bytes rec: 1210973824
CYCLE:   3724500052 RDMA total latency:  560578866
CYCLE:   3724500052 WDMA bytes sent:   58768640
CYCLE:   3724500052 WDMA total latency:   85947383
CYCLE:   3725000052 RDMA bytes rec: 1215432704
CYCLE:   3725000052 RDMA total latency:  563273877
CYCLE:   3725000052 WDMA bytes sent:   58817024
CYCLE:   3725000052 WDMA total latency:   86131768
CYCLE:   3725500052 RDMA bytes rec: 1219584368
CYCLE:   3725500052 RDMA total latency:  565899666
CYCLE:   3725500052 WDMA bytes sent:   58873472
CYCLE:   3725500052 WDMA total latency:   86312742
CYCLE:   3726000052 Utilization ld q (incomplete):  0
CYCLE:   3726000052 RDMA bytes rec: 1224221696
CYCLE:   3726000052 Utilization st q:  0
CYCLE:   3726000052 Utilization ld q:  0
CYCLE:   3726000052 Utilization: 16
CYCLE:   3726000052 Utilization ld q:  0
CYCLE:   3726000052 Utilization st q:  0
CYCLE:   3726000052 RDMA total latency:  569046953
CYCLE:   3726000052 Utilization st q (incomplete):  0
CYCLE:   3726000052 WDMA bytes sent:   58929024
CYCLE:   3726000052 Utilization ex q: 16
CYCLE:   3726000052 Utilization ex q (incomplete):  2
CYCLE:   3726000052 Utilization st q (incomplete):  0
CYCLE:   3726000052 Utilization ld q (incomplete):  0
CYCLE:   3726000052 WDMA total latency:   86442709
CYCLE:   3726000052 Utilization ex q: 16
CYCLE:   3726000052 Utilization: 16
CYCLE:   3726000052 Utilization ex q (incomplete):  2
CYCLE:   3726500052 RDMA bytes rec: 1229897472
CYCLE:   3726500052 RDMA total latency:  572267404
CYCLE:   3726500052 WDMA bytes sent:   59089664
CYCLE:   3726500052 WDMA total latency:   86725350
CYCLE:   3727000052 RDMA bytes rec: 1239255040
CYCLE:   3727000052 RDMA total latency:  575591133
CYCLE:   3727000052 WDMA bytes sent:   59542784
CYCLE:   3727000052 WDMA total latency:   87321157
CYCLE:   3727500052 RDMA bytes rec: 1247666240
CYCLE:   3727500052 RDMA total latency:  579286588
CYCLE:   3727500052 WDMA bytes sent:   60217856
CYCLE:   3727500052 WDMA total latency:   87996599
CYCLE:   3728000052 Utilization ld q (incomplete):  0
CYCLE:   3728000052 RDMA bytes rec: 1257253824
CYCLE:   3728000052 Utilization st q:  0
CYCLE:   3728000052 Utilization ld q:  8
CYCLE:   3728000052 Utilization: 23
CYCLE:   3728000052 Utilization ld q:  8
CYCLE:   3728000052 Utilization st q:  0
CYCLE:   3728000052 RDMA total latency:  585032671
CYCLE:   3728000052 Utilization st q (incomplete):  0
CYCLE:   3728000052 WDMA bytes sent:   60647936
CYCLE:   3728000052 Utilization ex q: 15
CYCLE:   3728000052 Utilization ex q (incomplete):  4
CYCLE:   3728000052 Utilization st q (incomplete):  0
CYCLE:   3728000052 Utilization ld q (incomplete):  0
CYCLE:   3728000052 WDMA total latency:   88415604
CYCLE:   3728000052 Utilization ex q: 15
CYCLE:   3728000052 Utilization: 23
CYCLE:   3728000052 Utilization ex q (incomplete):  4
CYCLE:   3728500052 RDMA bytes rec: 1267951360
CYCLE:   3728500052 RDMA total latency:  589964768
CYCLE:   3728500052 WDMA bytes sent:   60761104
CYCLE:   3728500052 WDMA total latency:   88619940
CYCLE:   3729000052 RDMA bytes rec: 1278554240
CYCLE:   3729000052 RDMA total latency:  594744920
CYCLE:   3729000052 WDMA bytes sent:   60886016
CYCLE:   3729000052 WDMA total latency:   88834312
CYCLE:   3729500052 RDMA bytes rec: 1289337344
CYCLE:   3729500052 RDMA total latency:  599750818
CYCLE:   3729500052 WDMA bytes sent:   61000704
CYCLE:   3729500052 WDMA total latency:   89034851
CYCLE:   3730000052 Utilization ld q (incomplete):  6
CYCLE:   3730000052 RDMA bytes rec: 1293710656
CYCLE:   3730000052 Utilization st q:  0
CYCLE:   3730000052 Utilization ld q:  8
CYCLE:   3730000052 Utilization: 23
CYCLE:   3730000052 Utilization ld q:  8
CYCLE:   3730000052 Utilization st q:  0
CYCLE:   3730000052 RDMA total latency:  603450389
CYCLE:   3730000052 Utilization st q (incomplete):  0
CYCLE:   3730000052 WDMA bytes sent:   61026560
CYCLE:   3730000052 Utilization ex q: 15
CYCLE:   3730000052 Utilization ex q (incomplete):  0
CYCLE:   3730000052 Utilization st q (incomplete):  0
CYCLE:   3730000052 Utilization ld q (incomplete):  6
CYCLE:   3730000052 WDMA total latency:   89125449
CYCLE:   3730000052 Utilization ex q: 15
CYCLE:   3730000052 Utilization: 23
CYCLE:   3730000052 Utilization ex q (incomplete):  0
CYCLE:   3730500052 RDMA bytes rec: 1298647552
CYCLE:   3730500052 RDMA total latency:  607264720
CYCLE:   3730500052 WDMA bytes sent:   61045376
CYCLE:   3730500052 WDMA total latency:   89222886
CYCLE:   3731000052 RDMA bytes rec: 1302955520
CYCLE:   3731000052 RDMA total latency:  610586951
CYCLE:   3731000052 WDMA bytes sent:   61064192
CYCLE:   3731000052 WDMA total latency:   89303352
CYCLE:   3731500052 RDMA bytes rec: 1307744832
CYCLE:   3731500052 RDMA total latency:  614312998
CYCLE:   3731500052 WDMA bytes sent:   61089280
CYCLE:   3731500052 WDMA total latency:   89422847
CYCLE:   3732000052 Utilization ld q (incomplete):  0
CYCLE:   3732000052 RDMA bytes rec: 1312472576
CYCLE:   3732000052 Utilization st q:  0
CYCLE:   3732000052 Utilization ld q:  0
CYCLE:   3732000052 Utilization: 16
CYCLE:   3732000052 Utilization ld q:  0
CYCLE:   3732000052 Utilization st q:  0
CYCLE:   3732000052 RDMA total latency:  617908169
CYCLE:   3732000052 Utilization st q (incomplete):  0
CYCLE:   3732000052 WDMA bytes sent:   61108096
CYCLE:   3732000052 Utilization ex q: 16
CYCLE:   3732000052 Utilization ex q (incomplete):  1
CYCLE:   3732000052 Utilization st q (incomplete):  0
CYCLE:   3732000052 Utilization ld q (incomplete):  0
CYCLE:   3732000052 WDMA total latency:   89523471
CYCLE:   3732000052 Utilization ex q: 16
CYCLE:   3732000052 Utilization: 16
CYCLE:   3732000052 Utilization ex q (incomplete):  1
CYCLE:   3732500052 RDMA bytes rec: 1320489408
CYCLE:   3732500052 RDMA total latency:  622845874
CYCLE:   3732500052 WDMA bytes sent:   61293568
CYCLE:   3732500052 WDMA total latency:   89846314
CYCLE:   3733000052 RDMA bytes rec: 1329641344
CYCLE:   3733000052 RDMA total latency:  628740214
CYCLE:   3733000052 WDMA bytes sent:   61500800
CYCLE:   3733000052 WDMA total latency:   90186940
CYCLE:   3733500052 RDMA bytes rec: 1332440832
CYCLE:   3733500052 RDMA total latency:  630589495
CYCLE:   3733500052 WDMA bytes sent:   61522048
CYCLE:   3733500052 WDMA total latency:   90248543
CYCLE:   3734000052 Utilization ld q (incomplete):  0
CYCLE:   3734000052 RDMA bytes rec: 1345638608
CYCLE:   3734000052 Utilization st q:  0
CYCLE:   3734000052 Utilization ld q:  7
CYCLE:   3734000052 Utilization: 21
CYCLE:   3734000052 Utilization ld q:  7
CYCLE:   3734000052 Utilization st q:  0
CYCLE:   3734000052 RDMA total latency:  636039608
CYCLE:   3734000052 Utilization st q (incomplete):  0
CYCLE:   3734000052 WDMA bytes sent:   61616128
CYCLE:   3734000052 Utilization ex q: 14
CYCLE:   3734000052 Utilization ex q (incomplete):  0
CYCLE:   3734000052 Utilization st q (incomplete):  0
CYCLE:   3734000052 Utilization ld q (incomplete):  0
CYCLE:   3734000052 WDMA total latency:   90769985
CYCLE:   3734000052 Utilization ex q: 14
CYCLE:   3734000052 Utilization: 21
CYCLE:   3734000052 Utilization ex q (incomplete):  0
CYCLE:   3734500052 RDMA bytes rec: 1359360528
CYCLE:   3734500052 RDMA total latency:  641476678
CYCLE:   3734500052 WDMA bytes sent:   61710208
CYCLE:   3734500052 WDMA total latency:   91297083
CYCLE:   3735000052 RDMA bytes rec: 1371748672
CYCLE:   3735000052 RDMA total latency:  646208484
CYCLE:   3735000052 WDMA bytes sent:   61791744
CYCLE:   3735000052 WDMA total latency:   91695901
CYCLE:   3735500052 RDMA bytes rec: 1384649280
CYCLE:   3735500052 RDMA total latency:  651384596
CYCLE:   3735500052 WDMA bytes sent:   61885824
CYCLE:   3735500052 WDMA total latency:   92179641
CYCLE:   3736000052 Utilization ld q (incomplete):  0
CYCLE:   3736000052 RDMA bytes rec: 1393629280
CYCLE:   3736000052 Utilization st q:  0
CYCLE:   3736000052 Utilization ld q:  3
CYCLE:   3736000052 Utilization: 17
CYCLE:   3736000052 Utilization ld q:  3
CYCLE:   3736000052 Utilization st q:  0
CYCLE:   3736000052 RDMA total latency:  655879371
CYCLE:   3736000052 Utilization st q (incomplete):  0
CYCLE:   3736000052 WDMA bytes sent:   62324992
CYCLE:   3736000052 Utilization ex q: 14
CYCLE:   3736000052 Utilization ex q (incomplete):  3
CYCLE:   3736000052 Utilization st q (incomplete):  0
CYCLE:   3736000052 Utilization ld q (incomplete):  0
CYCLE:   3736000052 WDMA total latency:   92706135
CYCLE:   3736000052 Utilization ex q: 14
CYCLE:   3736000052 Utilization: 17
CYCLE:   3736000052 Utilization ex q (incomplete):  3
CYCLE:   3736500052 RDMA bytes rec: 1402357984
CYCLE:   3736500052 RDMA total latency:  662372969
CYCLE:   3736500052 WDMA bytes sent:   62377472
CYCLE:   3736500052 WDMA total latency:   92808052
CYCLE:   3737000052 RDMA bytes rec: 1411279344
CYCLE:   3737000052 RDMA total latency:  668971249
CYCLE:   3737000052 WDMA bytes sent:   62423744
CYCLE:   3737000052 WDMA total latency:   92905775
CYCLE:   3737500052 RDMA bytes rec: 1413708768
CYCLE:   3737500052 RDMA total latency:  671658128
CYCLE:   3737500052 WDMA bytes sent:   62434624
CYCLE:   3737500052 WDMA total latency:   92951550
CYCLE:   3738000052 Utilization ld q (incomplete):  0
CYCLE:   3738000052 RDMA bytes rec: 1416179776
CYCLE:   3738000052 Utilization st q:  0
CYCLE:   3738000052 Utilization ld q:  0
CYCLE:   3738000052 Utilization: 16
CYCLE:   3738000052 Utilization ld q:  0
CYCLE:   3738000052 Utilization st q:  0
CYCLE:   3738000052 RDMA total latency:  674499612
CYCLE:   3738000052 Utilization st q (incomplete):  0
CYCLE:   3738000052 WDMA bytes sent:   62459712
CYCLE:   3738000052 Utilization ex q: 16
CYCLE:   3738000052 Utilization ex q (incomplete):  1
CYCLE:   3738000052 Utilization st q (incomplete):  0
CYCLE:   3738000052 Utilization ld q (incomplete):  0
CYCLE:   3738000052 WDMA total latency:   93047066
CYCLE:   3738000052 Utilization ex q: 16
CYCLE:   3738000052 Utilization: 16
CYCLE:   3738000052 Utilization ex q (incomplete):  1
CYCLE:   3738500052 RDMA bytes rec: 1418741312
CYCLE:   3738500052 RDMA total latency:  677474310
CYCLE:   3738500052 WDMA bytes sent:   62484800
CYCLE:   3738500052 WDMA total latency:   93141306
CYCLE:   3739000052 RDMA bytes rec: 1420825088
CYCLE:   3739000052 RDMA total latency:  679933711
CYCLE:   3739000052 WDMA bytes sent:   62503616
CYCLE:   3739000052 WDMA total latency:   93197398
CYCLE:   3739500052 RDMA bytes rec: 1423076192
CYCLE:   3739500052 RDMA total latency:  682423366
CYCLE:   3739500052 WDMA bytes sent:   62528704
CYCLE:   3739500052 WDMA total latency:   93287650
CYCLE:   3740000052 Utilization ld q (incomplete):  0
CYCLE:   3740000052 RDMA bytes rec: 1432766656
CYCLE:   3740000052 Utilization st q:  1
CYCLE:   3740000052 Utilization ld q:  2
CYCLE:   3740000052 Utilization: 17
CYCLE:   3740000052 Utilization ld q:  2
CYCLE:   3740000052 Utilization st q:  1
CYCLE:   3740000052 RDMA total latency:  688223334
CYCLE:   3740000052 Utilization st q (incomplete):  0
CYCLE:   3740000052 WDMA bytes sent:   62768896
CYCLE:   3740000052 Utilization ex q: 14
CYCLE:   3740000052 Utilization ex q (incomplete):  1
CYCLE:   3740000052 Utilization st q (incomplete):  0
CYCLE:   3740000052 Utilization ld q (incomplete):  0
CYCLE:   3740000052 WDMA total latency:   93690103
CYCLE:   3740000052 Utilization ex q: 14
CYCLE:   3740000052 Utilization: 17
CYCLE:   3740000052 Utilization ex q (incomplete):  1
CYCLE:   3740500052 RDMA bytes rec: 1440527040
CYCLE:   3740500052 RDMA total latency:  693331810
CYCLE:   3740500052 WDMA bytes sent:   62930112
CYCLE:   3740500052 WDMA total latency:   93926252
CYCLE:   3741000052 RDMA bytes rec: 1449309952
CYCLE:   3741000052 RDMA total latency:  699100267
CYCLE:   3741000052 WDMA bytes sent:   63359680
CYCLE:   3741000052 WDMA total latency:   94332035
CYCLE:   3741500052 RDMA bytes rec: 1458662656
CYCLE:   3741500052 RDMA total latency:  705612525
CYCLE:   3741500052 WDMA bytes sent:   63418560
CYCLE:   3741500052 WDMA total latency:   94445794
CYCLE:   3742000052 Utilization ld q (incomplete):  6
CYCLE:   3742000052 RDMA bytes rec: 1464289296
CYCLE:   3742000052 Utilization st q:  0
CYCLE:   3742000052 Utilization ld q:  9
CYCLE:   3742000052 Utilization:  9
CYCLE:   3742000052 Utilization ld q:  9
CYCLE:   3742000052 Utilization st q:  0
CYCLE:   3742000052 RDMA total latency:  710318311
CYCLE:   3742000052 Utilization st q (incomplete):  0
CYCLE:   3742000052 WDMA bytes sent:   63441280
CYCLE:   3742000052 Utilization ex q:  0
CYCLE:   3742000052 Utilization ex q (incomplete):  0
CYCLE:   3742000052 Utilization st q (incomplete):  0
CYCLE:   3742000052 Utilization ld q (incomplete):  6
CYCLE:   3742000052 WDMA total latency:   94488804
CYCLE:   3742000052 Utilization ex q:  0
CYCLE:   3742000052 Utilization:  9
CYCLE:   3742000052 Utilization ex q (incomplete):  0
CYCLE:   3742500052 RDMA bytes rec: 1466723456
CYCLE:   3742500052 RDMA total latency:  713212217
CYCLE:   3742500052 WDMA bytes sent:   63460096
CYCLE:   3742500052 WDMA total latency:   94578157
CYCLE:   3743000052 RDMA bytes rec: 1468816256
CYCLE:   3743000052 RDMA total latency:  715736520
CYCLE:   3743000052 WDMA bytes sent:   63478912
CYCLE:   3743000052 WDMA total latency:   94627915
CYCLE:   3743500052 RDMA bytes rec: 1471368768
CYCLE:   3743500052 RDMA total latency:  718636687
CYCLE:   3743500052 WDMA bytes sent:   63504000
CYCLE:   3743500052 WDMA total latency:   94721976
CYCLE:   3744000052 Utilization ld q (incomplete):  0
CYCLE:   3744000052 RDMA bytes rec: 1473930304
CYCLE:   3744000052 Utilization st q:  0
CYCLE:   3744000052 Utilization ld q:  0
CYCLE:   3744000052 Utilization: 15
CYCLE:   3744000052 Utilization ld q:  0
CYCLE:   3744000052 Utilization st q:  0
CYCLE:   3744000052 RDMA total latency:  721595433
CYCLE:   3744000052 Utilization st q (incomplete):  0
CYCLE:   3744000052 WDMA bytes sent:   63529088
CYCLE:   3744000052 Utilization ex q: 15
CYCLE:   3744000052 Utilization ex q (incomplete):  0
CYCLE:   3744000052 Utilization st q (incomplete):  0
CYCLE:   3744000052 Utilization ld q (incomplete):  0
CYCLE:   3744000052 WDMA total latency:   94818168
CYCLE:   3744000052 Utilization ex q: 15
CYCLE:   3744000052 Utilization: 15
CYCLE:   3744000052 Utilization ex q (incomplete):  0
CYCLE:   3744500052 RDMA bytes rec: 1479244288
CYCLE:   3744500052 RDMA total latency:  725273991
CYCLE:   3744500052 WDMA bytes sent:   63641664
CYCLE:   3744500052 WDMA total latency:   95027521
CYCLE:   3745000052 RDMA bytes rec: 1488652800
CYCLE:   3745000052 RDMA total latency:  730959147
CYCLE:   3745000052 WDMA bytes sent:   63879680
CYCLE:   3745000052 WDMA total latency:   95396634
CYCLE:   3745500052 RDMA bytes rec: 1496407936
CYCLE:   3745500052 RDMA total latency:  735382749
CYCLE:   3745500052 WDMA bytes sent:   64346496
CYCLE:   3745500052 WDMA total latency:   95857766
CYCLE:   3746000052 Utilization ld q (incomplete):  0
CYCLE:   3746000052 RDMA bytes rec: 1505847936
CYCLE:   3746000052 Utilization st q:  0
CYCLE:   3746000052 Utilization ld q:  0
CYCLE:   3746000052 Utilization:  0
CYCLE:   3746000052 Utilization ld q:  0
CYCLE:   3746000052 Utilization st q:  0
CYCLE:   3746000052 RDMA total latency:  741466487
CYCLE:   3746000052 Utilization st q (incomplete):  0
CYCLE:   3746000052 WDMA bytes sent:   64357664
CYCLE:   3746000052 Utilization ex q:  0
CYCLE:   3746000052 Utilization ex q (incomplete):  0
CYCLE:   3746000052 Utilization st q (incomplete):  0
CYCLE:   3746000052 Utilization ld q (incomplete):  0
CYCLE:   3746000052 WDMA total latency:   95882134
CYCLE:   3746000052 Utilization ex q:  0
CYCLE:   3746000052 Utilization:  0
CYCLE:   3746000052 Utilization ex q (incomplete):  0
CYCLE:   3746500052 RDMA bytes rec: 1505847936
CYCLE:   3746500052 RDMA total latency:  741466487
CYCLE:   3746500052 WDMA bytes sent:   64357664
CYCLE:   3746500052 WDMA total latency:   95882134
CYCLE:   3747000052 RDMA bytes rec: 1505847936
CYCLE:   3747000052 RDMA total latency:  741466487
CYCLE:   3747000052 WDMA bytes sent:   64357664
CYCLE:   3747000052 WDMA total latency:   95882134
CYCLE:   3747500052 RDMA bytes rec: 1505847936
CYCLE:   3747500052 RDMA total latency:  741466487
CYCLE:   3747500052 WDMA bytes sent:   64357664
CYCLE:   3747500052 WDMA total latency:   95882134
CYCLE:   3748000052 Utilization ld q (incomplete):  0
CYCLE:   3748000052 RDMA bytes rec: 1505847936
CYCLE:   3748000052 Utilization st q:  0
CYCLE:   3748000052 Utilization ld q:  0
CYCLE:   3748000052 Utilization:  0
CYCLE:   3748000052 Utilization ld q:  0
CYCLE:   3748000052 Utilization st q:  0
CYCLE:   3748000052 RDMA total latency:  741466487
CYCLE:   3748000052 Utilization st q (incomplete):  0
CYCLE:   3748000052 WDMA bytes sent:   64357664
CYCLE:   3748000052 Utilization ex q:  0
CYCLE:   3748000052 Utilization ex q (incomplete):  0
CYCLE:   3748000052 Utilization st q (incomplete):  0
CYCLE:   3748000052 Utilization ld q (incomplete):  0
CYCLE:   3748000052 WDMA total latency:   95882134
CYCLE:   3748000052 Utilization ex q:  0
CYCLE:   3748000052 Utilization:  0
CYCLE:   3748000052 Utilization ex q (incomplete):  0
CYCLE:   3748500052 RDMA bytes rec: 1505847936
CYCLE:   3748500052 RDMA total latency:  741466487
CYCLE:   3748500052 WDMA bytes sent:   64357664
CYCLE:   3748500052 WDMA total latency:   95882134
CYCLE:   3749000052 RDMA bytes rec: 1505847936
CYCLE:   3749000052 RDMA total latency:  741466487
CYCLE:   3749000052 WDMA bytes sent:   64357664
CYCLE:   3749000052 WDMA total latency:   95882134
CYCLE:   3749500052 RDMA bytes rec: 1505847936
CYCLE:   3749500052 RDMA total latency:  741466487
CYCLE:   3749500052 WDMA bytes sent:   64357664
CYCLE:   3749500052 WDMA total latency:   95882134
CYCLE:   3750000052 Utilization ld q (incomplete):  0
CYCLE:   3750000052 RDMA bytes rec: 1505847936
CYCLE:   3750000052 Utilization st q:  0
CYCLE:   3750000052 Utilization ld q:  0
CYCLE:   3750000052 Utilization:  0
CYCLE:   3750000052 Utilization ld q:  0
CYCLE:   3750000052 Utilization st q:  0
CYCLE:   3750000052 RDMA total latency:  741466487
CYCLE:   3750000052 Utilization st q (incomplete):  0
CYCLE:   3750000052 WDMA bytes sent:   64357664
CYCLE:   3750000052 Utilization ex q:  0
CYCLE:   3750000052 Utilization ex q (incomplete):  0
CYCLE:   3750000052 Utilization st q (incomplete):  0
CYCLE:   3750000052 Utilization ld q (incomplete):  0
CYCLE:   3750000052 WDMA total latency:   95882134
CYCLE:   3750000052 Utilization ex q:  0
CYCLE:   3750000052 Utilization:  0
CYCLE:   3750000052 Utilization ex q (incomplete):  0
CYCLE:   3750500052 RDMA bytes rec: 1505847936
CYCLE:   3750500052 RDMA total latency:  741466487
CYCLE:   3750500052 WDMA bytes sent:   64357664
CYCLE:   3750500052 WDMA total latency:   95882134
CYCLE:   3751000052 RDMA bytes rec: 1505847936
CYCLE:   3751000052 RDMA total latency:  741466487
CYCLE:   3751000052 WDMA bytes sent:   64357664
CYCLE:   3751000052 WDMA total latency:   95882134
CYCLE:   3751500052 RDMA bytes rec: 1505847936
CYCLE:   3751500052 RDMA total latency:  741466487
CYCLE:   3751500052 WDMA bytes sent:   64357664
CYCLE:   3751500052 WDMA total latency:   95882134
CYCLE:   3752000052 Utilization ld q (incomplete):  0
CYCLE:   3752000052 RDMA bytes rec: 1505847936
CYCLE:   3752000052 Utilization st q:  0
CYCLE:   3752000052 Utilization ld q:  0
CYCLE:   3752000052 Utilization:  0
CYCLE:   3752000052 Utilization ld q:  0
CYCLE:   3752000052 Utilization st q:  0
CYCLE:   3752000052 RDMA total latency:  741466487
CYCLE:   3752000052 Utilization st q (incomplete):  0
CYCLE:   3752000052 WDMA bytes sent:   64357664
CYCLE:   3752000052 Utilization ex q:  0
CYCLE:   3752000052 Utilization ex q (incomplete):  0
CYCLE:   3752000052 Utilization st q (incomplete):  0
CYCLE:   3752000052 Utilization ld q (incomplete):  0
CYCLE:   3752000052 WDMA total latency:   95882134
CYCLE:   3752000052 Utilization ex q:  0
CYCLE:   3752000052 Utilization:  0
CYCLE:   3752000052 Utilization ex q (incomplete):  0
CYCLE:   3752500052 RDMA bytes rec: 1505847936
CYCLE:   3752500052 RDMA total latency:  741466487
CYCLE:   3752500052 WDMA bytes sent:   64357664
CYCLE:   3752500052 WDMA total latency:   95882134
CYCLE:   3753000052 RDMA bytes rec: 1505847936
CYCLE:   3753000052 RDMA total latency:  741466487
CYCLE:   3753000052 WDMA bytes sent:   64357664
CYCLE:   3753000052 WDMA total latency:   95882134
CYCLE:   3753500052 RDMA bytes rec: 1505847936
CYCLE:   3753500052 RDMA total latency:  741466487
CYCLE:   3753500052 WDMA bytes sent:   64357664
CYCLE:   3753500052 WDMA total latency:   95882134
CYCLE:   3754000052 Utilization ld q (incomplete):  0
CYCLE:   3754000052 RDMA bytes rec: 1505847936
CYCLE:   3754000052 Utilization st q:  0
CYCLE:   3754000052 Utilization ld q:  0
CYCLE:   3754000052 Utilization:  0
CYCLE:   3754000052 Utilization ld q:  0
CYCLE:   3754000052 Utilization st q:  0
CYCLE:   3754000052 RDMA total latency:  741466487
CYCLE:   3754000052 Utilization st q (incomplete):  0
CYCLE:   3754000052 WDMA bytes sent:   64357664
CYCLE:   3754000052 Utilization ex q:  0
CYCLE:   3754000052 Utilization ex q (incomplete):  0
CYCLE:   3754000052 Utilization st q (incomplete):  0
CYCLE:   3754000052 Utilization ld q (incomplete):  0
CYCLE:   3754000052 WDMA total latency:   95882134
CYCLE:   3754000052 Utilization ex q:  0
CYCLE:   3754000052 Utilization:  0
CYCLE:   3754000052 Utilization ex q (incomplete):  0
CYCLE:   3754500052 RDMA bytes rec: 1505847936
CYCLE:   3754500052 RDMA total latency:  741466487
CYCLE:   3754500052 WDMA bytes sent:   64357664
CYCLE:   3754500052 WDMA total latency:   95882134
CYCLE:   3755000052 RDMA bytes rec: 1505847936
CYCLE:   3755000052 RDMA total latency:  741466487
CYCLE:   3755000052 WDMA bytes sent:   64357664
CYCLE:   3755000052 WDMA total latency:   95882134
CYCLE:   3755500052 RDMA bytes rec: 1505847936
CYCLE:   3755500052 RDMA total latency:  741466487
CYCLE:   3755500052 WDMA bytes sent:   64357664
CYCLE:   3755500052 WDMA total latency:   95882134
CYCLE:   3756000052 Utilization ld q (incomplete):  0
CYCLE:   3756000052 RDMA bytes rec: 1505847936
CYCLE:   3756000052 Utilization st q:  0
CYCLE:   3756000052 Utilization ld q:  0
CYCLE:   3756000052 Utilization:  0
CYCLE:   3756000052 Utilization ld q:  0
CYCLE:   3756000052 Utilization st q:  0
CYCLE:   3756000052 RDMA total latency:  741466487
CYCLE:   3756000052 Utilization st q (incomplete):  0
CYCLE:   3756000052 WDMA bytes sent:   64357664
CYCLE:   3756000052 Utilization ex q:  0
CYCLE:   3756000052 Utilization ex q (incomplete):  0
CYCLE:   3756000052 Utilization st q (incomplete):  0
CYCLE:   3756000052 Utilization ld q (incomplete):  0
CYCLE:   3756000052 WDMA total latency:   95882134
CYCLE:   3756000052 Utilization ex q:  0
CYCLE:   3756000052 Utilization:  0
CYCLE:   3756000052 Utilization ex q (incomplete):  0
CYCLE:   3756500052 RDMA bytes rec: 1505847936
CYCLE:   3756500052 RDMA total latency:  741466487
CYCLE:   3756500052 WDMA bytes sent:   64357664
CYCLE:   3756500052 WDMA total latency:   95882134
CYCLE:   3757000052 RDMA bytes rec: 1505847936
CYCLE:   3757000052 RDMA total latency:  741466487
CYCLE:   3757000052 WDMA bytes sent:   64357664
CYCLE:   3757000052 WDMA total latency:   95882134
CYCLE:   3757500052 RDMA bytes rec: 1505847936
CYCLE:   3757500052 RDMA total latency:  741466487
CYCLE:   3757500052 WDMA bytes sent:   64357664
CYCLE:   3757500052 WDMA total latency:   95882134
CYCLE:   3758000052 Utilization ld q (incomplete):  0
CYCLE:   3758000052 RDMA bytes rec: 1505847936
CYCLE:   3758000052 Utilization st q:  0
CYCLE:   3758000052 Utilization ld q:  0
CYCLE:   3758000052 Utilization:  0
CYCLE:   3758000052 Utilization ld q:  0
CYCLE:   3758000052 Utilization st q:  0
CYCLE:   3758000052 RDMA total latency:  741466487
CYCLE:   3758000052 Utilization st q (incomplete):  0
CYCLE:   3758000052 WDMA bytes sent:   64357664
CYCLE:   3758000052 Utilization ex q:  0
CYCLE:   3758000052 Utilization ex q (incomplete):  0
CYCLE:   3758000052 Utilization st q (incomplete):  0
CYCLE:   3758000052 Utilization ld q (incomplete):  0
CYCLE:   3758000052 WDMA total latency:   95882134
CYCLE:   3758000052 Utilization ex q:  0
CYCLE:   3758000052 Utilization:  0
CYCLE:   3758000052 Utilization ex q (incomplete):  0
CYCLE:   3758500052 RDMA bytes rec: 1505847936
CYCLE:   3758500052 RDMA total latency:  741466487
CYCLE:   3758500052 WDMA bytes sent:   64357664
CYCLE:   3758500052 WDMA total latency:   95882134
CYCLE:   3759000052 RDMA bytes rec: 1505847936
CYCLE:   3759000052 RDMA total latency:  741466487
CYCLE:   3759000052 WDMA bytes sent:   64357664
CYCLE:   3759000052 WDMA total latency:   95882134
CYCLE:   3759500052 RDMA bytes rec: 1505847936
CYCLE:   3759500052 RDMA total latency:  741466487
CYCLE:   3759500052 WDMA bytes sent:   64357664
CYCLE:   3759500052 WDMA total latency:   95882134
CYCLE:   3760000052 Utilization ld q (incomplete):  0
CYCLE:   3760000052 RDMA bytes rec: 1505847936
CYCLE:   3760000052 Utilization st q:  0
CYCLE:   3760000052 Utilization ld q:  0
CYCLE:   3760000052 Utilization:  0
CYCLE:   3760000052 Utilization ld q:  0
CYCLE:   3760000052 Utilization st q:  0
CYCLE:   3760000052 RDMA total latency:  741466487
CYCLE:   3760000052 Utilization st q (incomplete):  0
CYCLE:   3760000052 WDMA bytes sent:   64357664
CYCLE:   3760000052 Utilization ex q:  0
CYCLE:   3760000052 Utilization ex q (incomplete):  0
CYCLE:   3760000052 Utilization st q (incomplete):  0
CYCLE:   3760000052 Utilization ld q (incomplete):  0
CYCLE:   3760000052 WDMA total latency:   95882134
CYCLE:   3760000052 Utilization ex q:  0
CYCLE:   3760000052 Utilization:  0
CYCLE:   3760000052 Utilization ex q (incomplete):  0
CYCLE:   3760500052 RDMA bytes rec: 1505847936
CYCLE:   3760500052 RDMA total latency:  741466487
CYCLE:   3760500052 WDMA bytes sent:   64357664
CYCLE:   3760500052 WDMA total latency:   95882134
CYCLE:   3761000052 RDMA bytes rec: 1505847936
CYCLE:   3761000052 RDMA total latency:  741466487
CYCLE:   3761000052 WDMA bytes sent:   64357664
CYCLE:   3761000052 WDMA total latency:   95882134
CYCLE:   3761500052 RDMA bytes rec: 1505847936
CYCLE:   3761500052 RDMA total latency:  741466487
CYCLE:   3761500052 WDMA bytes sent:   64357664
CYCLE:   3761500052 WDMA total latency:   95882134
CYCLE:   3762000052 Utilization ld q (incomplete):  0
CYCLE:   3762000052 RDMA bytes rec: 1505847936
CYCLE:   3762000052 Utilization st q:  0
CYCLE:   3762000052 Utilization ld q:  0
CYCLE:   3762000052 Utilization:  0
CYCLE:   3762000052 Utilization ld q:  0
CYCLE:   3762000052 Utilization st q:  0
CYCLE:   3762000052 RDMA total latency:  741466487
CYCLE:   3762000052 Utilization st q (incomplete):  0
CYCLE:   3762000052 WDMA bytes sent:   64357664
CYCLE:   3762000052 Utilization ex q:  0
CYCLE:   3762000052 Utilization ex q (incomplete):  0
CYCLE:   3762000052 Utilization st q (incomplete):  0
CYCLE:   3762000052 Utilization ld q (incomplete):  0
CYCLE:   3762000052 WDMA total latency:   95882134
CYCLE:   3762000052 Utilization ex q:  0
CYCLE:   3762000052 Utilization:  0
CYCLE:   3762000052 Utilization ex q (incomplete):  0
CYCLE:   3762500052 RDMA bytes rec: 1505847936
CYCLE:   3762500052 RDMA total latency:  741466487
CYCLE:   3762500052 WDMA bytes sent:   64357664
CYCLE:   3762500052 WDMA total latency:   95882134
CYCLE:   3763000052 RDMA bytes rec: 1505847936
CYCLE:   3763000052 RDMA total latency:  741466487
CYCLE:   3763000052 WDMA bytes sent:   64357664
CYCLE:   3763000052 WDMA total latency:   95882134
CYCLE:   3763500052 RDMA bytes rec: 1505847936
CYCLE:   3763500052 RDMA total latency:  741466487
CYCLE:   3763500052 WDMA bytes sent:   64357664
CYCLE:   3763500052 WDMA total latency:   95882134
CYCLE:   3764000052 Utilization ld q (incomplete):  0
CYCLE:   3764000052 RDMA bytes rec: 1505847936
CYCLE:   3764000052 Utilization st q:  0
CYCLE:   3764000052 Utilization ld q:  0
CYCLE:   3764000052 Utilization:  0
CYCLE:   3764000052 Utilization ld q:  0
CYCLE:   3764000052 Utilization st q:  0
CYCLE:   3764000052 RDMA total latency:  741466487
CYCLE:   3764000052 Utilization st q (incomplete):  0
CYCLE:   3764000052 WDMA bytes sent:   64357664
CYCLE:   3764000052 Utilization ex q:  0
CYCLE:   3764000052 Utilization ex q (incomplete):  0
CYCLE:   3764000052 Utilization st q (incomplete):  0
CYCLE:   3764000052 Utilization ld q (incomplete):  0
CYCLE:   3764000052 WDMA total latency:   95882134
CYCLE:   3764000052 Utilization ex q:  0
CYCLE:   3764000052 Utilization:  0
CYCLE:   3764000052 Utilization ex q (incomplete):  0
CYCLE:   3764500052 RDMA bytes rec: 1505847936
CYCLE:   3764500052 RDMA total latency:  741466487
CYCLE:   3764500052 WDMA bytes sent:   64357664
CYCLE:   3764500052 WDMA total latency:   95882134
CYCLE:   3765000052 RDMA bytes rec: 1505847936
CYCLE:   3765000052 RDMA total latency:  741466487
CYCLE:   3765000052 WDMA bytes sent:   64357664
CYCLE:   3765000052 WDMA total latency:   95882134
CYCLE:   3765500052 RDMA bytes rec: 1505847936
CYCLE:   3765500052 RDMA total latency:  741466487
CYCLE:   3765500052 WDMA bytes sent:   64357664
CYCLE:   3765500052 WDMA total latency:   95882134
CYCLE:   3766000052 Utilization ld q (incomplete):  0
CYCLE:   3766000052 RDMA bytes rec: 1505847936
CYCLE:   3766000052 Utilization st q:  0
CYCLE:   3766000052 Utilization ld q:  0
CYCLE:   3766000052 Utilization:  0
CYCLE:   3766000052 Utilization ld q:  0
CYCLE:   3766000052 Utilization st q:  0
CYCLE:   3766000052 RDMA total latency:  741466487
CYCLE:   3766000052 Utilization st q (incomplete):  0
CYCLE:   3766000052 WDMA bytes sent:   64357664
CYCLE:   3766000052 Utilization ex q:  0
CYCLE:   3766000052 Utilization ex q (incomplete):  0
CYCLE:   3766000052 Utilization st q (incomplete):  0
CYCLE:   3766000052 Utilization ld q (incomplete):  0
CYCLE:   3766000052 WDMA total latency:   95882134
CYCLE:   3766000052 Utilization ex q:  0
CYCLE:   3766000052 Utilization:  0
CYCLE:   3766000052 Utilization ex q (incomplete):  0
CYCLE:   3766500052 RDMA bytes rec: 1505847936
CYCLE:   3766500052 RDMA total latency:  741466487
CYCLE:   3766500052 WDMA bytes sent:   64357664
CYCLE:   3766500052 WDMA total latency:   95882134
CYCLE:   3767000052 RDMA bytes rec: 1505847936
CYCLE:   3767000052 RDMA total latency:  741466487
CYCLE:   3767000052 WDMA bytes sent:   64357664
CYCLE:   3767000052 WDMA total latency:   95882134
CYCLE:   3767500052 RDMA bytes rec: 1505847936
CYCLE:   3767500052 RDMA total latency:  741466487
CYCLE:   3767500052 WDMA bytes sent:   64357664
CYCLE:   3767500052 WDMA total latency:   95882134
CYCLE:   3768000052 Utilization ld q (incomplete):  0
CYCLE:   3768000052 RDMA bytes rec: 1505847936
CYCLE:   3768000052 Utilization st q:  0
CYCLE:   3768000052 Utilization ld q:  0
CYCLE:   3768000052 Utilization:  0
CYCLE:   3768000052 Utilization ld q:  0
CYCLE:   3768000052 Utilization st q:  0
CYCLE:   3768000052 RDMA total latency:  741466487
CYCLE:   3768000052 Utilization st q (incomplete):  0
CYCLE:   3768000052 WDMA bytes sent:   64357664
CYCLE:   3768000052 Utilization ex q:  0
CYCLE:   3768000052 Utilization ex q (incomplete):  0
CYCLE:   3768000052 Utilization st q (incomplete):  0
CYCLE:   3768000052 Utilization ld q (incomplete):  0
CYCLE:   3768000052 WDMA total latency:   95882134
CYCLE:   3768000052 Utilization ex q:  0
CYCLE:   3768000052 Utilization:  0
CYCLE:   3768000052 Utilization ex q (incomplete):  0
CYCLE:   3768500052 RDMA bytes rec: 1505847936
CYCLE:   3768500052 RDMA total latency:  741466487
CYCLE:   3768500052 WDMA bytes sent:   64357664
CYCLE:   3768500052 WDMA total latency:   95882134
CYCLE:   3769000052 RDMA bytes rec: 1505847936
CYCLE:   3769000052 RDMA total latency:  741466487
CYCLE:   3769000052 WDMA bytes sent:   64357664
CYCLE:   3769000052 WDMA total latency:   95882134
CYCLE:   3769500052 RDMA bytes rec: 1505847936
CYCLE:   3769500052 RDMA total latency:  741466487
CYCLE:   3769500052 WDMA bytes sent:   64357664
CYCLE:   3769500052 WDMA total latency:   95882134
CYCLE:   3770000052 Utilization ld q (incomplete):  0
CYCLE:   3770000052 RDMA bytes rec: 1505847936
CYCLE:   3770000052 Utilization st q:  0
CYCLE:   3770000052 Utilization ld q:  0
CYCLE:   3770000052 Utilization:  0
CYCLE:   3770000052 Utilization ld q:  0
CYCLE:   3770000052 Utilization st q:  0
CYCLE:   3770000052 RDMA total latency:  741466487
CYCLE:   3770000052 Utilization st q (incomplete):  0
CYCLE:   3770000052 WDMA bytes sent:   64357664
CYCLE:   3770000052 Utilization ex q:  0
CYCLE:   3770000052 Utilization ex q (incomplete):  0
CYCLE:   3770000052 Utilization st q (incomplete):  0
CYCLE:   3770000052 Utilization ld q (incomplete):  0
CYCLE:   3770000052 WDMA total latency:   95882134
CYCLE:   3770000052 Utilization ex q:  0
CYCLE:   3770000052 Utilization:  0
CYCLE:   3770000052 Utilization ex q (incomplete):  0
CYCLE:   3770500052 RDMA bytes rec: 1505847936
CYCLE:   3770500052 RDMA total latency:  741466487
CYCLE:   3770500052 WDMA bytes sent:   64357664
CYCLE:   3770500052 WDMA total latency:   95882134
CYCLE:   3771000052 RDMA bytes rec: 1505847936
CYCLE:   3771000052 RDMA total latency:  741466487
CYCLE:   3771000052 WDMA bytes sent:   64357664
CYCLE:   3771000052 WDMA total latency:   95882134
CYCLE:   3771500052 RDMA bytes rec: 1505847936
CYCLE:   3771500052 RDMA total latency:  741466487
CYCLE:   3771500052 WDMA bytes sent:   64357664
CYCLE:   3771500052 WDMA total latency:   95882134
CYCLE:   3772000052 Utilization ld q (incomplete):  0
CYCLE:   3772000052 RDMA bytes rec: 1505847936
CYCLE:   3772000052 Utilization st q:  0
CYCLE:   3772000052 Utilization ld q:  0
CYCLE:   3772000052 Utilization:  0
CYCLE:   3772000052 Utilization ld q:  0
CYCLE:   3772000052 Utilization st q:  0
CYCLE:   3772000052 RDMA total latency:  741466487
CYCLE:   3772000052 Utilization st q (incomplete):  0
CYCLE:   3772000052 WDMA bytes sent:   64357664
CYCLE:   3772000052 Utilization ex q:  0
CYCLE:   3772000052 Utilization ex q (incomplete):  0
CYCLE:   3772000052 Utilization st q (incomplete):  0
CYCLE:   3772000052 Utilization ld q (incomplete):  0
CYCLE:   3772000052 WDMA total latency:   95882134
CYCLE:   3772000052 Utilization ex q:  0
CYCLE:   3772000052 Utilization:  0
CYCLE:   3772000052 Utilization ex q (incomplete):  0
CYCLE:   3772500052 RDMA bytes rec: 1505847936
CYCLE:   3772500052 RDMA total latency:  741466487
CYCLE:   3772500052 WDMA bytes sent:   64357664
CYCLE:   3772500052 WDMA total latency:   95882134
CYCLE:   3773000052 RDMA bytes rec: 1505847936
CYCLE:   3773000052 RDMA total latency:  741466487
CYCLE:   3773000052 WDMA bytes sent:   64357664
CYCLE:   3773000052 WDMA total latency:   95882134
CYCLE:   3773500052 RDMA bytes rec: 1505847936
CYCLE:   3773500052 RDMA total latency:  741466487
CYCLE:   3773500052 WDMA bytes sent:   64357664
CYCLE:   3773500052 WDMA total latency:   95882134
CYCLE:   3774000052 Utilization ld q (incomplete):  0
CYCLE:   3774000052 RDMA bytes rec: 1505847936
CYCLE:   3774000052 Utilization st q:  0
CYCLE:   3774000052 Utilization ld q:  0
CYCLE:   3774000052 Utilization:  0
CYCLE:   3774000052 Utilization ld q:  0
CYCLE:   3774000052 Utilization st q:  0
CYCLE:   3774000052 RDMA total latency:  741466487
CYCLE:   3774000052 Utilization st q (incomplete):  0
CYCLE:   3774000052 WDMA bytes sent:   64357664
CYCLE:   3774000052 Utilization ex q:  0
CYCLE:   3774000052 Utilization ex q (incomplete):  0
CYCLE:   3774000052 Utilization st q (incomplete):  0
CYCLE:   3774000052 Utilization ld q (incomplete):  0
CYCLE:   3774000052 WDMA total latency:   95882134
CYCLE:   3774000052 Utilization ex q:  0
CYCLE:   3774000052 Utilization:  0
CYCLE:   3774000052 Utilization ex q (incomplete):  0
CYCLE:   3774500052 RDMA bytes rec: 1505847936
CYCLE:   3774500052 RDMA total latency:  741466487
CYCLE:   3774500052 WDMA bytes sent:   64357664
CYCLE:   3774500052 WDMA total latency:   95882134
CYCLE:   3775000052 RDMA bytes rec: 1505847936
CYCLE:   3775000052 RDMA total latency:  741466487
CYCLE:   3775000052 WDMA bytes sent:   64357664
CYCLE:   3775000052 WDMA total latency:   95882134
CYCLE:   3775500052 RDMA bytes rec: 1505847936
CYCLE:   3775500052 RDMA total latency:  741466487
CYCLE:   3775500052 WDMA bytes sent:   64357664
CYCLE:   3775500052 WDMA total latency:   95882134
CYCLE:   3776000052 Utilization ld q (incomplete):  0
CYCLE:   3776000052 RDMA bytes rec: 1505847936
CYCLE:   3776000052 Utilization st q:  0
CYCLE:   3776000052 Utilization ld q:  0
CYCLE:   3776000052 Utilization:  0
CYCLE:   3776000052 Utilization ld q:  0
CYCLE:   3776000052 Utilization st q:  0
CYCLE:   3776000052 RDMA total latency:  741466487
CYCLE:   3776000052 Utilization st q (incomplete):  0
CYCLE:   3776000052 WDMA bytes sent:   64357664
CYCLE:   3776000052 Utilization ex q:  0
CYCLE:   3776000052 Utilization ex q (incomplete):  0
CYCLE:   3776000052 Utilization st q (incomplete):  0
CYCLE:   3776000052 Utilization ld q (incomplete):  0
CYCLE:   3776000052 WDMA total latency:   95882134
CYCLE:   3776000052 Utilization ex q:  0
CYCLE:   3776000052 Utilization:  0
CYCLE:   3776000052 Utilization ex q (incomplete):  0
CYCLE:   3776500052 RDMA bytes rec: 1505847936
CYCLE:   3776500052 RDMA total latency:  741466487
CYCLE:   3776500052 WDMA bytes sent:   64357664
CYCLE:   3776500052 WDMA total latency:   95882134
CYCLE:   3777000052 RDMA bytes rec: 1505847936
CYCLE:   3777000052 RDMA total latency:  741466487
CYCLE:   3777000052 WDMA bytes sent:   64357664
CYCLE:   3777000052 WDMA total latency:   95882134
CYCLE:   3777500052 RDMA bytes rec: 1505847936
CYCLE:   3777500052 RDMA total latency:  741466487
CYCLE:   3777500052 WDMA bytes sent:   64357664
CYCLE:   3777500052 WDMA total latency:   95882134
CYCLE:   3778000052 Utilization ld q (incomplete):  0
CYCLE:   3778000052 RDMA bytes rec: 1505847936
CYCLE:   3778000052 Utilization st q:  0
CYCLE:   3778000052 Utilization ld q:  0
CYCLE:   3778000052 Utilization:  0
CYCLE:   3778000052 Utilization ld q:  0
CYCLE:   3778000052 Utilization st q:  0
CYCLE:   3778000052 RDMA total latency:  741466487
CYCLE:   3778000052 Utilization st q (incomplete):  0
CYCLE:   3778000052 WDMA bytes sent:   64357664
CYCLE:   3778000052 Utilization ex q:  0
CYCLE:   3778000052 Utilization ex q (incomplete):  0
CYCLE:   3778000052 Utilization st q (incomplete):  0
CYCLE:   3778000052 Utilization ld q (incomplete):  0
CYCLE:   3778000052 WDMA total latency:   95882134
CYCLE:   3778000052 Utilization ex q:  0
CYCLE:   3778000052 Utilization:  0
CYCLE:   3778000052 Utilization ex q (incomplete):  0
CYCLE:   3778500052 RDMA bytes rec: 1505847936
CYCLE:   3778500052 RDMA total latency:  741466487
CYCLE:   3778500052 WDMA bytes sent:   64357664
CYCLE:   3778500052 WDMA total latency:   95882134
CYCLE:   3779000052 RDMA bytes rec: 1505847936
CYCLE:   3779000052 RDMA total latency:  741466487
CYCLE:   3779000052 WDMA bytes sent:   64357664
CYCLE:   3779000052 WDMA total latency:   95882134
CYCLE:   3779500052 RDMA bytes rec: 1505847936
CYCLE:   3779500052 RDMA total latency:  741466487
CYCLE:   3779500052 WDMA bytes sent:   64357664
CYCLE:   3779500052 WDMA total latency:   95882134
CYCLE:   3780000052 Utilization ld q (incomplete):  0
CYCLE:   3780000052 RDMA bytes rec: 1505847936
CYCLE:   3780000052 Utilization st q:  0
CYCLE:   3780000052 Utilization ld q:  0
CYCLE:   3780000052 Utilization:  0
CYCLE:   3780000052 Utilization ld q:  0
CYCLE:   3780000052 Utilization st q:  0
CYCLE:   3780000052 RDMA total latency:  741466487
CYCLE:   3780000052 Utilization st q (incomplete):  0
CYCLE:   3780000052 WDMA bytes sent:   64357664
CYCLE:   3780000052 Utilization ex q:  0
CYCLE:   3780000052 Utilization ex q (incomplete):  0
CYCLE:   3780000052 Utilization st q (incomplete):  0
CYCLE:   3780000052 Utilization ld q (incomplete):  0
CYCLE:   3780000052 WDMA total latency:   95882134
CYCLE:   3780000052 Utilization ex q:  0
CYCLE:   3780000052 Utilization:  0
CYCLE:   3780000052 Utilization ex q (incomplete):  0
CYCLE:   3780500052 RDMA bytes rec: 1505847936
CYCLE:   3780500052 RDMA total latency:  741466487
CYCLE:   3780500052 WDMA bytes sent:   64357664
CYCLE:   3780500052 WDMA total latency:   95882134
CYCLE:   3781000052 RDMA bytes rec: 1505847936
CYCLE:   3781000052 RDMA total latency:  741466487
CYCLE:   3781000052 WDMA bytes sent:   64357664
CYCLE:   3781000052 WDMA total latency:   95882134
CYCLE:   3781500052 RDMA bytes rec: 1505847936
CYCLE:   3781500052 RDMA total latency:  741466487
CYCLE:   3781500052 WDMA bytes sent:   64357664
CYCLE:   3781500052 WDMA total latency:   95882134
CYCLE:   3782000052 Utilization ld q (incomplete):  0
CYCLE:   3782000052 RDMA bytes rec: 1505847936
CYCLE:   3782000052 Utilization st q:  0
CYCLE:   3782000052 Utilization ld q:  0
CYCLE:   3782000052 Utilization:  0
CYCLE:   3782000052 Utilization ld q:  0
CYCLE:   3782000052 Utilization st q:  0
CYCLE:   3782000052 RDMA total latency:  741466487
CYCLE:   3782000052 Utilization st q (incomplete):  0
CYCLE:   3782000052 WDMA bytes sent:   64357664
CYCLE:   3782000052 Utilization ex q:  0
CYCLE:   3782000052 Utilization ex q (incomplete):  0
CYCLE:   3782000052 Utilization st q (incomplete):  0
CYCLE:   3782000052 Utilization ld q (incomplete):  0
CYCLE:   3782000052 WDMA total latency:   95882134
CYCLE:   3782000052 Utilization ex q:  0
CYCLE:   3782000052 Utilization:  0
CYCLE:   3782000052 Utilization ex q (incomplete):  0
CYCLE:   3782500052 RDMA bytes rec: 1505847936
CYCLE:   3782500052 RDMA total latency:  741466487
CYCLE:   3782500052 WDMA bytes sent:   64357664
CYCLE:   3782500052 WDMA total latency:   95882134
CYCLE:   3783000052 RDMA bytes rec: 1505847936
CYCLE:   3783000052 RDMA total latency:  741466487
CYCLE:   3783000052 WDMA bytes sent:   64357664
CYCLE:   3783000052 WDMA total latency:   95882134
CYCLE:   3783500052 RDMA bytes rec: 1505847936
CYCLE:   3783500052 RDMA total latency:  741466487
CYCLE:   3783500052 WDMA bytes sent:   64357664
CYCLE:   3783500052 WDMA total latency:   95882134
CYCLE:   3784000052 Utilization ld q (incomplete):  0
CYCLE:   3784000052 RDMA bytes rec: 1505847936
CYCLE:   3784000052 Utilization st q:  0
CYCLE:   3784000052 Utilization ld q:  0
CYCLE:   3784000052 Utilization:  0
CYCLE:   3784000052 Utilization ld q:  0
CYCLE:   3784000052 Utilization st q:  0
CYCLE:   3784000052 RDMA total latency:  741466487
CYCLE:   3784000052 Utilization st q (incomplete):  0
CYCLE:   3784000052 WDMA bytes sent:   64357664
CYCLE:   3784000052 Utilization ex q:  0
CYCLE:   3784000052 Utilization ex q (incomplete):  0
CYCLE:   3784000052 Utilization st q (incomplete):  0
CYCLE:   3784000052 Utilization ld q (incomplete):  0
CYCLE:   3784000052 WDMA total latency:   95882134
CYCLE:   3784000052 Utilization ex q:  0
CYCLE:   3784000052 Utilization:  0
CYCLE:   3784000052 Utilization ex q (incomplete):  0
CYCLE:   3784500052 RDMA bytes rec: 1505847936
CYCLE:   3784500052 RDMA total latency:  741466487
CYCLE:   3784500052 WDMA bytes sent:   64357664
CYCLE:   3784500052 WDMA total latency:   95882134
CYCLE:   3785000052 RDMA bytes rec: 1505847936
CYCLE:   3785000052 RDMA total latency:  741466487
CYCLE:   3785000052 WDMA bytes sent:   64357664
CYCLE:   3785000052 WDMA total latency:   95882134
CYCLE:   3785500052 RDMA bytes rec: 1505847936
CYCLE:   3785500052 RDMA total latency:  741466487
CYCLE:   3785500052 WDMA bytes sent:   64357664
CYCLE:   3785500052 WDMA total latency:   95882134
CYCLE:   3786000052 Utilization ld q (incomplete):  0
CYCLE:   3786000052 RDMA bytes rec: 1505847936
CYCLE:   3786000052 Utilization st q:  0
CYCLE:   3786000052 Utilization ld q:  0
CYCLE:   3786000052 Utilization:  0
CYCLE:   3786000052 Utilization ld q:  0
CYCLE:   3786000052 Utilization st q:  0
CYCLE:   3786000052 RDMA total latency:  741466487
CYCLE:   3786000052 Utilization st q (incomplete):  0
CYCLE:   3786000052 WDMA bytes sent:   64357664
CYCLE:   3786000052 Utilization ex q:  0
CYCLE:   3786000052 Utilization ex q (incomplete):  0
CYCLE:   3786000052 Utilization st q (incomplete):  0
CYCLE:   3786000052 Utilization ld q (incomplete):  0
CYCLE:   3786000052 WDMA total latency:   95882134
CYCLE:   3786000052 Utilization ex q:  0
CYCLE:   3786000052 Utilization:  0
CYCLE:   3786000052 Utilization ex q (incomplete):  0
CYCLE:   3786500052 RDMA bytes rec: 1505847936
CYCLE:   3786500052 RDMA total latency:  741466487
CYCLE:   3786500052 WDMA bytes sent:   64357664
CYCLE:   3786500052 WDMA total latency:   95882134
CYCLE:   3787000052 RDMA bytes rec: 1505847936
CYCLE:   3787000052 RDMA total latency:  741466487
CYCLE:   3787000052 WDMA bytes sent:   64357664
CYCLE:   3787000052 WDMA total latency:   95882134
CYCLE:   3787500052 RDMA bytes rec: 1505847936
CYCLE:   3787500052 RDMA total latency:  741466487
CYCLE:   3787500052 WDMA bytes sent:   64357664
CYCLE:   3787500052 WDMA total latency:   95882134
CYCLE:   3788000052 Utilization ld q (incomplete):  0
CYCLE:   3788000052 RDMA bytes rec: 1505847936
CYCLE:   3788000052 Utilization st q:  0
CYCLE:   3788000052 Utilization ld q:  0
CYCLE:   3788000052 Utilization:  0
CYCLE:   3788000052 Utilization ld q:  0
CYCLE:   3788000052 Utilization st q:  0
CYCLE:   3788000052 RDMA total latency:  741466487
CYCLE:   3788000052 Utilization st q (incomplete):  0
CYCLE:   3788000052 WDMA bytes sent:   64357664
CYCLE:   3788000052 Utilization ex q:  0
CYCLE:   3788000052 Utilization ex q (incomplete):  0
CYCLE:   3788000052 Utilization st q (incomplete):  0
CYCLE:   3788000052 Utilization ld q (incomplete):  0
CYCLE:   3788000052 WDMA total latency:   95882134
CYCLE:   3788000052 Utilization ex q:  0
CYCLE:   3788000052 Utilization:  0
CYCLE:   3788000052 Utilization ex q (incomplete):  0
CYCLE:   3788500052 RDMA bytes rec: 1505847936
CYCLE:   3788500052 RDMA total latency:  741466487
CYCLE:   3788500052 WDMA bytes sent:   64357664
CYCLE:   3788500052 WDMA total latency:   95882134
CYCLE:   3789000052 RDMA bytes rec: 1505847936
CYCLE:   3789000052 RDMA total latency:  741466487
CYCLE:   3789000052 WDMA bytes sent:   64357664
CYCLE:   3789000052 WDMA total latency:   95882134
CYCLE:   3789500052 RDMA bytes rec: 1505847936
CYCLE:   3789500052 RDMA total latency:  741466487
CYCLE:   3789500052 WDMA bytes sent:   64357664
CYCLE:   3789500052 WDMA total latency:   95882134
CYCLE:   3790000052 Utilization ld q (incomplete):  0
CYCLE:   3790000052 RDMA bytes rec: 1505847936
CYCLE:   3790000052 Utilization st q:  0
CYCLE:   3790000052 Utilization ld q:  0
CYCLE:   3790000052 Utilization:  0
CYCLE:   3790000052 Utilization ld q:  0
CYCLE:   3790000052 Utilization st q:  0
CYCLE:   3790000052 RDMA total latency:  741466487
CYCLE:   3790000052 Utilization st q (incomplete):  0
CYCLE:   3790000052 WDMA bytes sent:   64357664
CYCLE:   3790000052 Utilization ex q:  0
CYCLE:   3790000052 Utilization ex q (incomplete):  0
CYCLE:   3790000052 Utilization st q (incomplete):  0
CYCLE:   3790000052 Utilization ld q (incomplete):  0
CYCLE:   3790000052 WDMA total latency:   95882134
CYCLE:   3790000052 Utilization ex q:  0
CYCLE:   3790000052 Utilization:  0
CYCLE:   3790000052 Utilization ex q (incomplete):  0
CYCLE:   3790500052 RDMA bytes rec: 1505847936
CYCLE:   3790500052 RDMA total latency:  741466487
CYCLE:   3790500052 WDMA bytes sent:   64357664
CYCLE:   3790500052 WDMA total latency:   95882134
CYCLE:   3791000052 RDMA bytes rec: 1505847936
CYCLE:   3791000052 RDMA total latency:  741466487
CYCLE:   3791000052 WDMA bytes sent:   64357664
CYCLE:   3791000052 WDMA total latency:   95882134
CYCLE:   3791500052 RDMA bytes rec: 1505847936
CYCLE:   3791500052 RDMA total latency:  741466487
CYCLE:   3791500052 WDMA bytes sent:   64357664
CYCLE:   3791500052 WDMA total latency:   95882134
CYCLE:   3792000052 Utilization ld q (incomplete):  0
CYCLE:   3792000052 RDMA bytes rec: 1505847936
CYCLE:   3792000052 Utilization st q:  0
CYCLE:   3792000052 Utilization ld q:  0
CYCLE:   3792000052 Utilization:  0
CYCLE:   3792000052 Utilization ld q:  0
CYCLE:   3792000052 Utilization st q:  0
CYCLE:   3792000052 RDMA total latency:  741466487
CYCLE:   3792000052 Utilization st q (incomplete):  0
CYCLE:   3792000052 WDMA bytes sent:   64357664
CYCLE:   3792000052 Utilization ex q:  0
CYCLE:   3792000052 Utilization ex q (incomplete):  0
CYCLE:   3792000052 Utilization st q (incomplete):  0
CYCLE:   3792000052 Utilization ld q (incomplete):  0
CYCLE:   3792000052 WDMA total latency:   95882134
CYCLE:   3792000052 Utilization ex q:  0
CYCLE:   3792000052 Utilization:  0
CYCLE:   3792000052 Utilization ex q (incomplete):  0
CYCLE:   3792500052 RDMA bytes rec: 1505847936
CYCLE:   3792500052 RDMA total latency:  741466487
CYCLE:   3792500052 WDMA bytes sent:   64357664
CYCLE:   3792500052 WDMA total latency:   95882134
CYCLE:   3793000052 RDMA bytes rec: 1505847936
CYCLE:   3793000052 RDMA total latency:  741466487
CYCLE:   3793000052 WDMA bytes sent:   64357664
CYCLE:   3793000052 WDMA total latency:   95882134
CYCLE:   3793500052 RDMA bytes rec: 1505847936
CYCLE:   3793500052 RDMA total latency:  741466487
CYCLE:   3793500052 WDMA bytes sent:   64357664
CYCLE:   3793500052 WDMA total latency:   95882134
CYCLE:   3794000052 Utilization ld q (incomplete):  0
CYCLE:   3794000052 RDMA bytes rec: 1505847936
CYCLE:   3794000052 Utilization st q:  0
CYCLE:   3794000052 Utilization ld q:  0
CYCLE:   3794000052 Utilization:  0
CYCLE:   3794000052 Utilization ld q:  0
CYCLE:   3794000052 Utilization st q:  0
CYCLE:   3794000052 RDMA total latency:  741466487
CYCLE:   3794000052 Utilization st q (incomplete):  0
CYCLE:   3794000052 WDMA bytes sent:   64357664
CYCLE:   3794000052 Utilization ex q:  0
CYCLE:   3794000052 Utilization ex q (incomplete):  0
CYCLE:   3794000052 Utilization st q (incomplete):  0
CYCLE:   3794000052 Utilization ld q (incomplete):  0
CYCLE:   3794000052 WDMA total latency:   95882134
CYCLE:   3794000052 Utilization ex q:  0
CYCLE:   3794000052 Utilization:  0
CYCLE:   3794000052 Utilization ex q (incomplete):  0
CYCLE:   3794500052 RDMA bytes rec: 1505847936
CYCLE:   3794500052 RDMA total latency:  741466487
CYCLE:   3794500052 WDMA bytes sent:   64357664
CYCLE:   3794500052 WDMA total latency:   95882134
CYCLE:   3795000052 RDMA bytes rec: 1505847936
CYCLE:   3795000052 RDMA total latency:  741466487
CYCLE:   3795000052 WDMA bytes sent:   64357664
CYCLE:   3795000052 WDMA total latency:   95882134
CYCLE:   3795500052 RDMA bytes rec: 1505847936
CYCLE:   3795500052 RDMA total latency:  741466487
CYCLE:   3795500052 WDMA bytes sent:   64357664
CYCLE:   3795500052 WDMA total latency:   95882134
CYCLE:   3796000052 Utilization ld q (incomplete):  0
CYCLE:   3796000052 RDMA bytes rec: 1505847936
CYCLE:   3796000052 Utilization st q:  0
CYCLE:   3796000052 Utilization ld q:  0
CYCLE:   3796000052 Utilization:  0
CYCLE:   3796000052 Utilization ld q:  0
CYCLE:   3796000052 Utilization st q:  0
CYCLE:   3796000052 RDMA total latency:  741466487
CYCLE:   3796000052 Utilization st q (incomplete):  0
CYCLE:   3796000052 WDMA bytes sent:   64357664
CYCLE:   3796000052 Utilization ex q:  0
CYCLE:   3796000052 Utilization ex q (incomplete):  0
CYCLE:   3796000052 Utilization st q (incomplete):  0
CYCLE:   3796000052 Utilization ld q (incomplete):  0
CYCLE:   3796000052 WDMA total latency:   95882134
CYCLE:   3796000052 Utilization ex q:  0
CYCLE:   3796000052 Utilization:  0
CYCLE:   3796000052 Utilization ex q (incomplete):  0
CYCLE:   3796500052 RDMA bytes rec: 1505847936
CYCLE:   3796500052 RDMA total latency:  741466487
CYCLE:   3796500052 WDMA bytes sent:   64357664
CYCLE:   3796500052 WDMA total latency:   95882134
CYCLE:   3797000052 RDMA bytes rec: 1505847936
CYCLE:   3797000052 RDMA total latency:  741466487
CYCLE:   3797000052 WDMA bytes sent:   64357664
CYCLE:   3797000052 WDMA total latency:   95882134
CYCLE:   3797500052 RDMA bytes rec: 1505847936
CYCLE:   3797500052 RDMA total latency:  741466487
CYCLE:   3797500052 WDMA bytes sent:   64357664
CYCLE:   3797500052 WDMA total latency:   95882134
CYCLE:   3798000052 Utilization ld q (incomplete):  0
CYCLE:   3798000052 RDMA bytes rec: 1505847936
CYCLE:   3798000052 Utilization st q:  0
CYCLE:   3798000052 Utilization ld q:  0
CYCLE:   3798000052 Utilization:  0
CYCLE:   3798000052 Utilization ld q:  0
CYCLE:   3798000052 Utilization st q:  0
CYCLE:   3798000052 RDMA total latency:  741466487
CYCLE:   3798000052 Utilization st q (incomplete):  0
CYCLE:   3798000052 WDMA bytes sent:   64357664
CYCLE:   3798000052 Utilization ex q:  0
CYCLE:   3798000052 Utilization ex q (incomplete):  0
CYCLE:   3798000052 Utilization st q (incomplete):  0
CYCLE:   3798000052 Utilization ld q (incomplete):  0
CYCLE:   3798000052 WDMA total latency:   95882134
CYCLE:   3798000052 Utilization ex q:  0
CYCLE:   3798000052 Utilization:  0
CYCLE:   3798000052 Utilization ex q (incomplete):  0
CYCLE:   3798500052 RDMA bytes rec: 1505847936
CYCLE:   3798500052 RDMA total latency:  741466487
CYCLE:   3798500052 WDMA bytes sent:   64357664
CYCLE:   3798500052 WDMA total latency:   95882134
CYCLE:   3799000052 RDMA bytes rec: 1505847936
CYCLE:   3799000052 RDMA total latency:  741466487
CYCLE:   3799000052 WDMA bytes sent:   64357664
CYCLE:   3799000052 WDMA total latency:   95882134
CYCLE:   3799500052 RDMA bytes rec: 1505847936
CYCLE:   3799500052 RDMA total latency:  741466487
CYCLE:   3799500052 WDMA bytes sent:   64357664
CYCLE:   3799500052 WDMA total latency:   95882134
CYCLE:   3800000052 Utilization ld q (incomplete):  0
CYCLE:   3800000052 RDMA bytes rec: 1505847936
CYCLE:   3800000052 Utilization st q:  0
CYCLE:   3800000052 Utilization ld q:  0
CYCLE:   3800000052 Utilization:  0
CYCLE:   3800000052 Utilization ld q:  0
CYCLE:   3800000052 Utilization st q:  0
CYCLE:   3800000052 RDMA total latency:  741466487
CYCLE:   3800000052 Utilization st q (incomplete):  0
CYCLE:   3800000052 WDMA bytes sent:   64357664
CYCLE:   3800000052 Utilization ex q:  0
CYCLE:   3800000052 Utilization ex q (incomplete):  0
CYCLE:   3800000052 Utilization st q (incomplete):  0
CYCLE:   3800000052 Utilization ld q (incomplete):  0
CYCLE:   3800000052 WDMA total latency:   95882134
CYCLE:   3800000052 Utilization ex q:  0
CYCLE:   3800000052 Utilization:  0
CYCLE:   3800000052 Utilization ex q (incomplete):  0
CYCLE:   3800500052 RDMA bytes rec: 1505847936
CYCLE:   3800500052 RDMA total latency:  741466487
CYCLE:   3800500052 WDMA bytes sent:   64357664
CYCLE:   3800500052 WDMA total latency:   95882134
CYCLE:   3801000052 RDMA bytes rec: 1505847936
CYCLE:   3801000052 RDMA total latency:  741466487
CYCLE:   3801000052 WDMA bytes sent:   64357664
CYCLE:   3801000052 WDMA total latency:   95882134
CYCLE:   3801500052 RDMA bytes rec: 1505847936
CYCLE:   3801500052 RDMA total latency:  741466487
CYCLE:   3801500052 WDMA bytes sent:   64357664
CYCLE:   3801500052 WDMA total latency:   95882134
CYCLE:   3802000052 Utilization ld q (incomplete):  0
CYCLE:   3802000052 RDMA bytes rec: 1505847936
CYCLE:   3802000052 Utilization st q:  0
CYCLE:   3802000052 Utilization ld q:  0
CYCLE:   3802000052 Utilization:  0
CYCLE:   3802000052 Utilization ld q:  0
CYCLE:   3802000052 Utilization st q:  0
CYCLE:   3802000052 RDMA total latency:  741466487
CYCLE:   3802000052 Utilization st q (incomplete):  0
CYCLE:   3802000052 WDMA bytes sent:   64357664
CYCLE:   3802000052 Utilization ex q:  0
CYCLE:   3802000052 Utilization ex q (incomplete):  0
CYCLE:   3802000052 Utilization st q (incomplete):  0
CYCLE:   3802000052 Utilization ld q (incomplete):  0
CYCLE:   3802000052 WDMA total latency:   95882134
CYCLE:   3802000052 Utilization ex q:  0
CYCLE:   3802000052 Utilization:  0
CYCLE:   3802000052 Utilization ex q (incomplete):  0
CYCLE:   3802500052 RDMA bytes rec: 1505847936
CYCLE:   3802500052 RDMA total latency:  741466487
CYCLE:   3802500052 WDMA bytes sent:   64357664
CYCLE:   3802500052 WDMA total latency:   95882134
CYCLE:   3803000052 RDMA bytes rec: 1505847936
CYCLE:   3803000052 RDMA total latency:  741466487
CYCLE:   3803000052 WDMA bytes sent:   64357664
CYCLE:   3803000052 WDMA total latency:   95882134
CYCLE:   3803500052 RDMA bytes rec: 1505847936
CYCLE:   3803500052 RDMA total latency:  741466487
CYCLE:   3803500052 WDMA bytes sent:   64357664
CYCLE:   3803500052 WDMA total latency:   95882134
CYCLE:   3804000052 Utilization ld q (incomplete):  0
CYCLE:   3804000052 RDMA bytes rec: 1505847936
CYCLE:   3804000052 Utilization st q:  0
CYCLE:   3804000052 Utilization ld q:  0
CYCLE:   3804000052 Utilization:  0
CYCLE:   3804000052 Utilization ld q:  0
CYCLE:   3804000052 Utilization st q:  0
CYCLE:   3804000052 RDMA total latency:  741466487
CYCLE:   3804000052 Utilization st q (incomplete):  0
CYCLE:   3804000052 WDMA bytes sent:   64357664
CYCLE:   3804000052 Utilization ex q:  0
CYCLE:   3804000052 Utilization ex q (incomplete):  0
CYCLE:   3804000052 Utilization st q (incomplete):  0
CYCLE:   3804000052 Utilization ld q (incomplete):  0
CYCLE:   3804000052 WDMA total latency:   95882134
CYCLE:   3804000052 Utilization ex q:  0
CYCLE:   3804000052 Utilization:  0
CYCLE:   3804000052 Utilization ex q (incomplete):  0
CYCLE:   3804500052 RDMA bytes rec: 1505847936
CYCLE:   3804500052 RDMA total latency:  741466487
CYCLE:   3804500052 WDMA bytes sent:   64357664
CYCLE:   3804500052 WDMA total latency:   95882134
CYCLE:   3805000052 RDMA bytes rec: 1505847936
CYCLE:   3805000052 RDMA total latency:  741466487
CYCLE:   3805000052 WDMA bytes sent:   64357664
CYCLE:   3805000052 WDMA total latency:   95882134
CYCLE:   3805500052 RDMA bytes rec: 1505847936
CYCLE:   3805500052 RDMA total latency:  741466487
CYCLE:   3805500052 WDMA bytes sent:   64357664
CYCLE:   3805500052 WDMA total latency:   95882134
CYCLE:   3806000052 Utilization ld q (incomplete):  0
CYCLE:   3806000052 RDMA bytes rec: 1505847936
CYCLE:   3806000052 Utilization st q:  0
CYCLE:   3806000052 Utilization ld q:  0
CYCLE:   3806000052 Utilization:  0
CYCLE:   3806000052 Utilization ld q:  0
CYCLE:   3806000052 Utilization st q:  0
CYCLE:   3806000052 RDMA total latency:  741466487
CYCLE:   3806000052 Utilization st q (incomplete):  0
CYCLE:   3806000052 WDMA bytes sent:   64357664
CYCLE:   3806000052 Utilization ex q:  0
CYCLE:   3806000052 Utilization ex q (incomplete):  0
CYCLE:   3806000052 Utilization st q (incomplete):  0
CYCLE:   3806000052 Utilization ld q (incomplete):  0
CYCLE:   3806000052 WDMA total latency:   95882134
CYCLE:   3806000052 Utilization ex q:  0
CYCLE:   3806000052 Utilization:  0
CYCLE:   3806000052 Utilization ex q (incomplete):  0
CYCLE:   3806500052 RDMA bytes rec: 1505847936
CYCLE:   3806500052 RDMA total latency:  741466487
CYCLE:   3806500052 WDMA bytes sent:   64357664
CYCLE:   3806500052 WDMA total latency:   95882134
CYCLE:   3807000052 RDMA bytes rec: 1505847936
CYCLE:   3807000052 RDMA total latency:  741466487
CYCLE:   3807000052 WDMA bytes sent:   64357664
CYCLE:   3807000052 WDMA total latency:   95882134
CYCLE:   3807500052 RDMA bytes rec: 1505847936
CYCLE:   3807500052 RDMA total latency:  741466487
CYCLE:   3807500052 WDMA bytes sent:   64357664
CYCLE:   3807500052 WDMA total latency:   95882134
CYCLE:   3808000052 Utilization ld q (incomplete):  0
CYCLE:   3808000052 RDMA bytes rec: 1505847936
CYCLE:   3808000052 Utilization st q:  0
CYCLE:   3808000052 Utilization ld q:  0
CYCLE:   3808000052 Utilization:  0
CYCLE:   3808000052 Utilization ld q:  0
CYCLE:   3808000052 Utilization st q:  0
CYCLE:   3808000052 RDMA total latency:  741466487
CYCLE:   3808000052 Utilization st q (incomplete):  0
CYCLE:   3808000052 WDMA bytes sent:   64357664
CYCLE:   3808000052 Utilization ex q:  0
CYCLE:   3808000052 Utilization ex q (incomplete):  0
CYCLE:   3808000052 Utilization st q (incomplete):  0
CYCLE:   3808000052 Utilization ld q (incomplete):  0
CYCLE:   3808000052 WDMA total latency:   95882134
CYCLE:   3808000052 Utilization ex q:  0
CYCLE:   3808000052 Utilization:  0
CYCLE:   3808000052 Utilization ex q (incomplete):  0
CYCLE:   3808500052 RDMA bytes rec: 1505847936
CYCLE:   3808500052 RDMA total latency:  741466487
CYCLE:   3808500052 WDMA bytes sent:   64357664
CYCLE:   3808500052 WDMA total latency:   95882134
CYCLE:   3809000052 RDMA bytes rec: 1505847936
CYCLE:   3809000052 RDMA total latency:  741466487
CYCLE:   3809000052 WDMA bytes sent:   64357664
CYCLE:   3809000052 WDMA total latency:   95882134
CYCLE:   3809500052 RDMA bytes rec: 1505847936
CYCLE:   3809500052 RDMA total latency:  741466487
CYCLE:   3809500052 WDMA bytes sent:   64357664
CYCLE:   3809500052 WDMA total latency:   95882134
CYCLE:   3810000052 Utilization ld q (incomplete):  0
CYCLE:   3810000052 RDMA bytes rec: 1505847936
CYCLE:   3810000052 Utilization st q:  0
CYCLE:   3810000052 Utilization ld q:  0
CYCLE:   3810000052 Utilization:  0
CYCLE:   3810000052 Utilization ld q:  0
CYCLE:   3810000052 Utilization st q:  0
CYCLE:   3810000052 RDMA total latency:  741466487
CYCLE:   3810000052 Utilization st q (incomplete):  0
CYCLE:   3810000052 WDMA bytes sent:   64357664
CYCLE:   3810000052 Utilization ex q:  0
CYCLE:   3810000052 Utilization ex q (incomplete):  0
CYCLE:   3810000052 Utilization st q (incomplete):  0
CYCLE:   3810000052 Utilization ld q (incomplete):  0
CYCLE:   3810000052 WDMA total latency:   95882134
CYCLE:   3810000052 Utilization ex q:  0
CYCLE:   3810000052 Utilization:  0
CYCLE:   3810000052 Utilization ex q (incomplete):  0
CYCLE:   3810500052 RDMA bytes rec: 1505847936
CYCLE:   3810500052 RDMA total latency:  741466487
CYCLE:   3810500052 WDMA bytes sent:   64357664
CYCLE:   3810500052 WDMA total latency:   95882134
CYCLE:   3811000052 RDMA bytes rec: 1505847936
CYCLE:   3811000052 RDMA total latency:  741466487
CYCLE:   3811000052 WDMA bytes sent:   64357664
CYCLE:   3811000052 WDMA total latency:   95882134
CYCLE:   3811500052 RDMA bytes rec: 1505847936
CYCLE:   3811500052 RDMA total latency:  741466487
CYCLE:   3811500052 WDMA bytes sent:   64357664
CYCLE:   3811500052 WDMA total latency:   95882134
CYCLE:   3812000052 Utilization ld q (incomplete):  0
CYCLE:   3812000052 RDMA bytes rec: 1505847936
CYCLE:   3812000052 Utilization st q:  0
CYCLE:   3812000052 Utilization ld q:  0
CYCLE:   3812000052 Utilization:  0
CYCLE:   3812000052 Utilization ld q:  0
CYCLE:   3812000052 Utilization st q:  0
CYCLE:   3812000052 RDMA total latency:  741466487
CYCLE:   3812000052 Utilization st q (incomplete):  0
CYCLE:   3812000052 WDMA bytes sent:   64357664
CYCLE:   3812000052 Utilization ex q:  0
CYCLE:   3812000052 Utilization ex q (incomplete):  0
CYCLE:   3812000052 Utilization st q (incomplete):  0
CYCLE:   3812000052 Utilization ld q (incomplete):  0
CYCLE:   3812000052 WDMA total latency:   95882134
CYCLE:   3812000052 Utilization ex q:  0
CYCLE:   3812000052 Utilization:  0
CYCLE:   3812000052 Utilization ex q (incomplete):  0
CYCLE:   3812500052 RDMA bytes rec: 1505847936
CYCLE:   3812500052 RDMA total latency:  741466487
CYCLE:   3812500052 WDMA bytes sent:   64357664
CYCLE:   3812500052 WDMA total latency:   95882134
CYCLE:   3813000052 RDMA bytes rec: 1505847936
CYCLE:   3813000052 RDMA total latency:  741466487
CYCLE:   3813000052 WDMA bytes sent:   64357664
CYCLE:   3813000052 WDMA total latency:   95882134
CYCLE:   3813500052 RDMA bytes rec: 1505847936
CYCLE:   3813500052 RDMA total latency:  741466487
CYCLE:   3813500052 WDMA bytes sent:   64357664
CYCLE:   3813500052 WDMA total latency:   95882134
CYCLE:   3814000052 Utilization ld q (incomplete):  0
CYCLE:   3814000052 RDMA bytes rec: 1505847936
CYCLE:   3814000052 Utilization st q:  0
CYCLE:   3814000052 Utilization ld q:  0
CYCLE:   3814000052 Utilization:  0
CYCLE:   3814000052 Utilization ld q:  0
CYCLE:   3814000052 Utilization st q:  0
CYCLE:   3814000052 RDMA total latency:  741466487
CYCLE:   3814000052 Utilization st q (incomplete):  0
CYCLE:   3814000052 WDMA bytes sent:   64357664
CYCLE:   3814000052 Utilization ex q:  0
CYCLE:   3814000052 Utilization ex q (incomplete):  0
CYCLE:   3814000052 Utilization st q (incomplete):  0
CYCLE:   3814000052 Utilization ld q (incomplete):  0
CYCLE:   3814000052 WDMA total latency:   95882134
CYCLE:   3814000052 Utilization ex q:  0
CYCLE:   3814000052 Utilization:  0
CYCLE:   3814000052 Utilization ex q (incomplete):  0
CYCLE:   3814500052 RDMA bytes rec: 1505847936
CYCLE:   3814500052 RDMA total latency:  741466487
CYCLE:   3814500052 WDMA bytes sent:   64357664
CYCLE:   3814500052 WDMA total latency:   95882134
CYCLE:   3815000052 RDMA bytes rec: 1505847936
CYCLE:   3815000052 RDMA total latency:  741466487
CYCLE:   3815000052 WDMA bytes sent:   64357664
CYCLE:   3815000052 WDMA total latency:   95882134
CYCLE:   3815500052 RDMA bytes rec: 1505847936
CYCLE:   3815500052 RDMA total latency:  741466487
CYCLE:   3815500052 WDMA bytes sent:   64357664
CYCLE:   3815500052 WDMA total latency:   95882134
CYCLE:   3816000052 Utilization ld q (incomplete):  0
CYCLE:   3816000052 RDMA bytes rec: 1505847936
CYCLE:   3816000052 Utilization st q:  0
CYCLE:   3816000052 Utilization ld q:  0
CYCLE:   3816000052 Utilization:  0
CYCLE:   3816000052 Utilization ld q:  0
CYCLE:   3816000052 Utilization st q:  0
CYCLE:   3816000052 RDMA total latency:  741466487
CYCLE:   3816000052 Utilization st q (incomplete):  0
CYCLE:   3816000052 WDMA bytes sent:   64357664
CYCLE:   3816000052 Utilization ex q:  0
CYCLE:   3816000052 Utilization ex q (incomplete):  0
CYCLE:   3816000052 Utilization st q (incomplete):  0
CYCLE:   3816000052 Utilization ld q (incomplete):  0
CYCLE:   3816000052 WDMA total latency:   95882134
CYCLE:   3816000052 Utilization ex q:  0
CYCLE:   3816000052 Utilization:  0
CYCLE:   3816000052 Utilization ex q (incomplete):  0
CYCLE:   3816500052 RDMA bytes rec: 1505847936
CYCLE:   3816500052 RDMA total latency:  741466487
CYCLE:   3816500052 WDMA bytes sent:   64357664
CYCLE:   3816500052 WDMA total latency:   95882134
CYCLE:   3817000052 RDMA bytes rec: 1505847936
CYCLE:   3817000052 RDMA total latency:  741466487
CYCLE:   3817000052 WDMA bytes sent:   64357664
CYCLE:   3817000052 WDMA total latency:   95882134
CYCLE:   3817500052 RDMA bytes rec: 1505847936
CYCLE:   3817500052 RDMA total latency:  741466487
CYCLE:   3817500052 WDMA bytes sent:   64357664
CYCLE:   3817500052 WDMA total latency:   95882134
CYCLE:   3818000052 Utilization ld q (incomplete):  0
CYCLE:   3818000052 RDMA bytes rec: 1505847936
CYCLE:   3818000052 Utilization st q:  0
CYCLE:   3818000052 Utilization ld q:  0
CYCLE:   3818000052 Utilization:  0
CYCLE:   3818000052 Utilization ld q:  0
CYCLE:   3818000052 Utilization st q:  0
CYCLE:   3818000052 RDMA total latency:  741466487
CYCLE:   3818000052 Utilization st q (incomplete):  0
CYCLE:   3818000052 WDMA bytes sent:   64357664
CYCLE:   3818000052 Utilization ex q:  0
CYCLE:   3818000052 Utilization ex q (incomplete):  0
CYCLE:   3818000052 Utilization st q (incomplete):  0
CYCLE:   3818000052 Utilization ld q (incomplete):  0
CYCLE:   3818000052 WDMA total latency:   95882134
CYCLE:   3818000052 Utilization ex q:  0
CYCLE:   3818000052 Utilization:  0
CYCLE:   3818000052 Utilization ex q (incomplete):  0
CYCLE:   3818500052 RDMA bytes rec: 1505847936
CYCLE:   3818500052 RDMA total latency:  741466487
CYCLE:   3818500052 WDMA bytes sent:   64357664
CYCLE:   3818500052 WDMA total latency:   95882134
CYCLE:   3819000052 RDMA bytes rec: 1505847936
CYCLE:   3819000052 RDMA total latency:  741466487
CYCLE:   3819000052 WDMA bytes sent:   64357664
CYCLE:   3819000052 WDMA total latency:   95882134
CYCLE:   3819500052 RDMA bytes rec: 1505847936
CYCLE:   3819500052 RDMA total latency:  741466487
CYCLE:   3819500052 WDMA bytes sent:   64357664
CYCLE:   3819500052 WDMA total latency:   95882134
CYCLE:   3820000052 Utilization ld q (incomplete):  0
CYCLE:   3820000052 RDMA bytes rec: 1505847936
CYCLE:   3820000052 Utilization st q:  0
CYCLE:   3820000052 Utilization ld q:  0
CYCLE:   3820000052 Utilization:  0
CYCLE:   3820000052 Utilization ld q:  0
CYCLE:   3820000052 Utilization st q:  0
CYCLE:   3820000052 RDMA total latency:  741466487
CYCLE:   3820000052 Utilization st q (incomplete):  0
CYCLE:   3820000052 WDMA bytes sent:   64357664
CYCLE:   3820000052 Utilization ex q:  0
CYCLE:   3820000052 Utilization ex q (incomplete):  0
CYCLE:   3820000052 Utilization st q (incomplete):  0
CYCLE:   3820000052 Utilization ld q (incomplete):  0
CYCLE:   3820000052 WDMA total latency:   95882134
CYCLE:   3820000052 Utilization ex q:  0
CYCLE:   3820000052 Utilization:  0
CYCLE:   3820000052 Utilization ex q (incomplete):  0
CYCLE:   3820500052 RDMA bytes rec: 1505847936
CYCLE:   3820500052 RDMA total latency:  741466487
CYCLE:   3820500052 WDMA bytes sent:   64357664
CYCLE:   3820500052 WDMA total latency:   95882134
CYCLE:   3821000052 RDMA bytes rec: 1505847936
CYCLE:   3821000052 RDMA total latency:  741466487
CYCLE:   3821000052 WDMA bytes sent:   64357664
CYCLE:   3821000052 WDMA total latency:   95882134
CYCLE:   3821500052 RDMA bytes rec: 1505847936
CYCLE:   3821500052 RDMA total latency:  741466487
CYCLE:   3821500052 WDMA bytes sent:   64357664
CYCLE:   3821500052 WDMA total latency:   95882134
CYCLE:   3822000052 Utilization ld q (incomplete):  0
CYCLE:   3822000052 RDMA bytes rec: 1505847936
CYCLE:   3822000052 Utilization st q:  0
CYCLE:   3822000052 Utilization ld q:  0
CYCLE:   3822000052 Utilization:  0
CYCLE:   3822000052 Utilization ld q:  0
CYCLE:   3822000052 Utilization st q:  0
CYCLE:   3822000052 RDMA total latency:  741466487
CYCLE:   3822000052 Utilization st q (incomplete):  0
CYCLE:   3822000052 WDMA bytes sent:   64357664
CYCLE:   3822000052 Utilization ex q:  0
CYCLE:   3822000052 Utilization ex q (incomplete):  0
CYCLE:   3822000052 Utilization st q (incomplete):  0
CYCLE:   3822000052 Utilization ld q (incomplete):  0
CYCLE:   3822000052 WDMA total latency:   95882134
CYCLE:   3822000052 Utilization ex q:  0
CYCLE:   3822000052 Utilization:  0
CYCLE:   3822000052 Utilization ex q (incomplete):  0
CYCLE:   3822500052 RDMA bytes rec: 1505847936
CYCLE:   3822500052 RDMA total latency:  741466487
CYCLE:   3822500052 WDMA bytes sent:   64357664
CYCLE:   3822500052 WDMA total latency:   95882134
CYCLE:   3823000052 RDMA bytes rec: 1505847936
CYCLE:   3823000052 RDMA total latency:  741466487
CYCLE:   3823000052 WDMA bytes sent:   64357664
CYCLE:   3823000052 WDMA total latency:   95882134
CYCLE:   3823500052 RDMA bytes rec: 1505847936
CYCLE:   3823500052 RDMA total latency:  741466487
CYCLE:   3823500052 WDMA bytes sent:   64357664
CYCLE:   3823500052 WDMA total latency:   95882134
CYCLE:   3824000052 Utilization ld q (incomplete):  0
CYCLE:   3824000052 RDMA bytes rec: 1505847936
CYCLE:   3824000052 Utilization st q:  0
CYCLE:   3824000052 Utilization ld q:  0
CYCLE:   3824000052 Utilization:  0
CYCLE:   3824000052 Utilization ld q:  0
CYCLE:   3824000052 Utilization st q:  0
CYCLE:   3824000052 RDMA total latency:  741466487
CYCLE:   3824000052 Utilization st q (incomplete):  0
CYCLE:   3824000052 WDMA bytes sent:   64357664
CYCLE:   3824000052 Utilization ex q:  0
CYCLE:   3824000052 Utilization ex q (incomplete):  0
CYCLE:   3824000052 Utilization st q (incomplete):  0
CYCLE:   3824000052 Utilization ld q (incomplete):  0
CYCLE:   3824000052 WDMA total latency:   95882134
CYCLE:   3824000052 Utilization ex q:  0
CYCLE:   3824000052 Utilization:  0
CYCLE:   3824000052 Utilization ex q (incomplete):  0
CYCLE:   3824500052 RDMA bytes rec: 1505847936
CYCLE:   3824500052 RDMA total latency:  741466487
CYCLE:   3824500052 WDMA bytes sent:   64357664
CYCLE:   3824500052 WDMA total latency:   95882134
CYCLE:   3825000052 RDMA bytes rec: 1505847936
CYCLE:   3825000052 RDMA total latency:  741466487
CYCLE:   3825000052 WDMA bytes sent:   64357664
CYCLE:   3825000052 WDMA total latency:   95882134
CYCLE:   3825500052 RDMA bytes rec: 1505847936
CYCLE:   3825500052 RDMA total latency:  741466487
CYCLE:   3825500052 WDMA bytes sent:   64357664
CYCLE:   3825500052 WDMA total latency:   95882134
CYCLE:   3826000052 Utilization ld q (incomplete):  0
CYCLE:   3826000052 RDMA bytes rec: 1505847936
CYCLE:   3826000052 Utilization st q:  0
CYCLE:   3826000052 Utilization ld q:  0
CYCLE:   3826000052 Utilization:  0
CYCLE:   3826000052 Utilization ld q:  0
CYCLE:   3826000052 Utilization st q:  0
CYCLE:   3826000052 RDMA total latency:  741466487
CYCLE:   3826000052 Utilization st q (incomplete):  0
CYCLE:   3826000052 WDMA bytes sent:   64357664
CYCLE:   3826000052 Utilization ex q:  0
CYCLE:   3826000052 Utilization ex q (incomplete):  0
CYCLE:   3826000052 Utilization st q (incomplete):  0
CYCLE:   3826000052 Utilization ld q (incomplete):  0
CYCLE:   3826000052 WDMA total latency:   95882134
CYCLE:   3826000052 Utilization ex q:  0
CYCLE:   3826000052 Utilization:  0
CYCLE:   3826000052 Utilization ex q (incomplete):  0
CYCLE:   3826500052 RDMA bytes rec: 1505847936
CYCLE:   3826500052 RDMA total latency:  741466487
CYCLE:   3826500052 WDMA bytes sent:   64357664
CYCLE:   3826500052 WDMA total latency:   95882134
CYCLE:   3827000052 RDMA bytes rec: 1505847936
CYCLE:   3827000052 RDMA total latency:  741466487
CYCLE:   3827000052 WDMA bytes sent:   64357664
CYCLE:   3827000052 WDMA total latency:   95882134
CYCLE:   3827500052 RDMA bytes rec: 1505847936
CYCLE:   3827500052 RDMA total latency:  741466487
CYCLE:   3827500052 WDMA bytes sent:   64357664
CYCLE:   3827500052 WDMA total latency:   95882134
CYCLE:   3828000052 Utilization ld q (incomplete):  0
CYCLE:   3828000052 RDMA bytes rec: 1505847936
CYCLE:   3828000052 Utilization st q:  0
CYCLE:   3828000052 Utilization ld q:  0
CYCLE:   3828000052 Utilization:  0
CYCLE:   3828000052 Utilization ld q:  0
CYCLE:   3828000052 Utilization st q:  0
CYCLE:   3828000052 RDMA total latency:  741466487
CYCLE:   3828000052 Utilization st q (incomplete):  0
CYCLE:   3828000052 WDMA bytes sent:   64357664
CYCLE:   3828000052 Utilization ex q:  0
CYCLE:   3828000052 Utilization ex q (incomplete):  0
CYCLE:   3828000052 Utilization st q (incomplete):  0
CYCLE:   3828000052 Utilization ld q (incomplete):  0
CYCLE:   3828000052 WDMA total latency:   95882134
CYCLE:   3828000052 Utilization ex q:  0
CYCLE:   3828000052 Utilization:  0
CYCLE:   3828000052 Utilization ex q (incomplete):  0
CYCLE:   3828500052 RDMA bytes rec: 1505847936
CYCLE:   3828500052 RDMA total latency:  741466487
CYCLE:   3828500052 WDMA bytes sent:   64357664
CYCLE:   3828500052 WDMA total latency:   95882134
CYCLE:   3829000052 RDMA bytes rec: 1505847936
CYCLE:   3829000052 RDMA total latency:  741466487
CYCLE:   3829000052 WDMA bytes sent:   64357664
CYCLE:   3829000052 WDMA total latency:   95882134
CYCLE:   3829500052 RDMA bytes rec: 1505847936
CYCLE:   3829500052 RDMA total latency:  741466487
CYCLE:   3829500052 WDMA bytes sent:   64357664
CYCLE:   3829500052 WDMA total latency:   95882134
CYCLE:   3830000052 Utilization ld q (incomplete):  0
CYCLE:   3830000052 RDMA bytes rec: 1505847936
CYCLE:   3830000052 Utilization st q:  0
CYCLE:   3830000052 Utilization ld q:  0
CYCLE:   3830000052 Utilization:  0
CYCLE:   3830000052 Utilization ld q:  0
CYCLE:   3830000052 Utilization st q:  0
CYCLE:   3830000052 RDMA total latency:  741466487
CYCLE:   3830000052 Utilization st q (incomplete):  0
CYCLE:   3830000052 WDMA bytes sent:   64357664
CYCLE:   3830000052 Utilization ex q:  0
CYCLE:   3830000052 Utilization ex q (incomplete):  0
CYCLE:   3830000052 Utilization st q (incomplete):  0
CYCLE:   3830000052 Utilization ld q (incomplete):  0
CYCLE:   3830000052 WDMA total latency:   95882134
CYCLE:   3830000052 Utilization ex q:  0
CYCLE:   3830000052 Utilization:  0
CYCLE:   3830000052 Utilization ex q (incomplete):  0
CYCLE:   3830500052 RDMA bytes rec: 1505847936
CYCLE:   3830500052 RDMA total latency:  741466487
CYCLE:   3830500052 WDMA bytes sent:   64357664
CYCLE:   3830500052 WDMA total latency:   95882134
CYCLE:   3831000052 RDMA bytes rec: 1505847936
CYCLE:   3831000052 RDMA total latency:  741466487
CYCLE:   3831000052 WDMA bytes sent:   64357664
CYCLE:   3831000052 WDMA total latency:   95882134
CYCLE:   3831500052 RDMA bytes rec: 1505847936
CYCLE:   3831500052 RDMA total latency:  741466487
CYCLE:   3831500052 WDMA bytes sent:   64357664
CYCLE:   3831500052 WDMA total latency:   95882134
CYCLE:   3832000052 Utilization ld q (incomplete):  0
CYCLE:   3832000052 RDMA bytes rec: 1505847936
CYCLE:   3832000052 Utilization st q:  0
CYCLE:   3832000052 Utilization ld q:  0
CYCLE:   3832000052 Utilization:  0
CYCLE:   3832000052 Utilization ld q:  0
CYCLE:   3832000052 Utilization st q:  0
CYCLE:   3832000052 RDMA total latency:  741466487
CYCLE:   3832000052 Utilization st q (incomplete):  0
CYCLE:   3832000052 WDMA bytes sent:   64357664
CYCLE:   3832000052 Utilization ex q:  0
CYCLE:   3832000052 Utilization ex q (incomplete):  0
CYCLE:   3832000052 Utilization st q (incomplete):  0
CYCLE:   3832000052 Utilization ld q (incomplete):  0
CYCLE:   3832000052 WDMA total latency:   95882134
CYCLE:   3832000052 Utilization ex q:  0
CYCLE:   3832000052 Utilization:  0
CYCLE:   3832000052 Utilization ex q (incomplete):  0
CYCLE:   3832500052 RDMA bytes rec: 1505847936
CYCLE:   3832500052 RDMA total latency:  741466487
CYCLE:   3832500052 WDMA bytes sent:   64357664
CYCLE:   3832500052 WDMA total latency:   95882134
CYCLE:   3833000052 RDMA bytes rec: 1505847936
CYCLE:   3833000052 RDMA total latency:  741466487
CYCLE:   3833000052 WDMA bytes sent:   64357664
CYCLE:   3833000052 WDMA total latency:   95882134
CYCLE:   3833500052 RDMA bytes rec: 1505847936
CYCLE:   3833500052 RDMA total latency:  741466487
CYCLE:   3833500052 WDMA bytes sent:   64357664
CYCLE:   3833500052 WDMA total latency:   95882134
CYCLE:   3834000052 Utilization ld q (incomplete):  0
CYCLE:   3834000052 RDMA bytes rec: 1505847936
CYCLE:   3834000052 Utilization st q:  0
CYCLE:   3834000052 Utilization ld q:  0
CYCLE:   3834000052 Utilization:  0
CYCLE:   3834000052 Utilization ld q:  0
CYCLE:   3834000052 Utilization st q:  0
CYCLE:   3834000052 RDMA total latency:  741466487
CYCLE:   3834000052 Utilization st q (incomplete):  0
CYCLE:   3834000052 WDMA bytes sent:   64357664
CYCLE:   3834000052 Utilization ex q:  0
CYCLE:   3834000052 Utilization ex q (incomplete):  0
CYCLE:   3834000052 Utilization st q (incomplete):  0
CYCLE:   3834000052 Utilization ld q (incomplete):  0
CYCLE:   3834000052 WDMA total latency:   95882134
CYCLE:   3834000052 Utilization ex q:  0
CYCLE:   3834000052 Utilization:  0
CYCLE:   3834000052 Utilization ex q (incomplete):  0
CYCLE:   3834500052 RDMA bytes rec: 1505847936
CYCLE:   3834500052 RDMA total latency:  741466487
CYCLE:   3834500052 WDMA bytes sent:   64357664
CYCLE:   3834500052 WDMA total latency:   95882134
CYCLE:   3835000052 RDMA bytes rec: 1505847936
CYCLE:   3835000052 RDMA total latency:  741466487
CYCLE:   3835000052 WDMA bytes sent:   64357664
CYCLE:   3835000052 WDMA total latency:   95882134
CYCLE:   3835500052 RDMA bytes rec: 1505847936
CYCLE:   3835500052 RDMA total latency:  741466487
CYCLE:   3835500052 WDMA bytes sent:   64357664
CYCLE:   3835500052 WDMA total latency:   95882134
CYCLE:   3836000052 Utilization ld q (incomplete):  0
CYCLE:   3836000052 RDMA bytes rec: 1505847936
CYCLE:   3836000052 Utilization st q:  0
CYCLE:   3836000052 Utilization ld q:  0
CYCLE:   3836000052 Utilization:  0
CYCLE:   3836000052 Utilization ld q:  0
CYCLE:   3836000052 Utilization st q:  0
CYCLE:   3836000052 RDMA total latency:  741466487
CYCLE:   3836000052 Utilization st q (incomplete):  0
CYCLE:   3836000052 WDMA bytes sent:   64357664
CYCLE:   3836000052 Utilization ex q:  0
CYCLE:   3836000052 Utilization ex q (incomplete):  0
CYCLE:   3836000052 Utilization st q (incomplete):  0
CYCLE:   3836000052 Utilization ld q (incomplete):  0
CYCLE:   3836000052 WDMA total latency:   95882134
CYCLE:   3836000052 Utilization ex q:  0
CYCLE:   3836000052 Utilization:  0
CYCLE:   3836000052 Utilization ex q (incomplete):  0
CYCLE:   3836500052 RDMA bytes rec: 1505847936
CYCLE:   3836500052 RDMA total latency:  741466487
CYCLE:   3836500052 WDMA bytes sent:   64357664
CYCLE:   3836500052 WDMA total latency:   95882134
CYCLE:   3837000052 RDMA bytes rec: 1505847936
CYCLE:   3837000052 RDMA total latency:  741466487
CYCLE:   3837000052 WDMA bytes sent:   64357664
CYCLE:   3837000052 WDMA total latency:   95882134
CYCLE:   3837500052 RDMA bytes rec: 1505847936
CYCLE:   3837500052 RDMA total latency:  741466487
CYCLE:   3837500052 WDMA bytes sent:   64357664
CYCLE:   3837500052 WDMA total latency:   95882134
CYCLE:   3838000052 Utilization ld q (incomplete):  0
CYCLE:   3838000052 RDMA bytes rec: 1505847936
CYCLE:   3838000052 Utilization st q:  0
CYCLE:   3838000052 Utilization ld q:  0
CYCLE:   3838000052 Utilization:  0
CYCLE:   3838000052 Utilization ld q:  0
CYCLE:   3838000052 Utilization st q:  0
CYCLE:   3838000052 RDMA total latency:  741466487
CYCLE:   3838000052 Utilization st q (incomplete):  0
CYCLE:   3838000052 WDMA bytes sent:   64357664
CYCLE:   3838000052 Utilization ex q:  0
CYCLE:   3838000052 Utilization ex q (incomplete):  0
CYCLE:   3838000052 Utilization st q (incomplete):  0
CYCLE:   3838000052 Utilization ld q (incomplete):  0
CYCLE:   3838000052 WDMA total latency:   95882134
CYCLE:   3838000052 Utilization ex q:  0
CYCLE:   3838000052 Utilization:  0
CYCLE:   3838000052 Utilization ex q (incomplete):  0
CYCLE:   3838500052 RDMA bytes rec: 1505847936
CYCLE:   3838500052 RDMA total latency:  741466487
CYCLE:   3838500052 WDMA bytes sent:   64357664
CYCLE:   3838500052 WDMA total latency:   95882134
CYCLE:   3839000052 RDMA bytes rec: 1505847936
CYCLE:   3839000052 RDMA total latency:  741466487
CYCLE:   3839000052 WDMA bytes sent:   64357664
CYCLE:   3839000052 WDMA total latency:   95882134
CYCLE:   3839500052 RDMA bytes rec: 1505847936
CYCLE:   3839500052 RDMA total latency:  741466487
CYCLE:   3839500052 WDMA bytes sent:   64357664
CYCLE:   3839500052 WDMA total latency:   95882134
CYCLE:   3840000052 Utilization ld q (incomplete):  0
CYCLE:   3840000052 RDMA bytes rec: 1505847936
CYCLE:   3840000052 Utilization st q:  0
CYCLE:   3840000052 Utilization ld q:  0
CYCLE:   3840000052 Utilization:  0
CYCLE:   3840000052 Utilization ld q:  0
CYCLE:   3840000052 Utilization st q:  0
CYCLE:   3840000052 RDMA total latency:  741466487
CYCLE:   3840000052 Utilization st q (incomplete):  0
CYCLE:   3840000052 WDMA bytes sent:   64357664
CYCLE:   3840000052 Utilization ex q:  0
CYCLE:   3840000052 Utilization ex q (incomplete):  0
CYCLE:   3840000052 Utilization st q (incomplete):  0
CYCLE:   3840000052 Utilization ld q (incomplete):  0
CYCLE:   3840000052 WDMA total latency:   95882134
CYCLE:   3840000052 Utilization ex q:  0
CYCLE:   3840000052 Utilization:  0
CYCLE:   3840000052 Utilization ex q (incomplete):  0
CYCLE:   3840500052 RDMA bytes rec: 1505847936
CYCLE:   3840500052 RDMA total latency:  741466487
CYCLE:   3840500052 WDMA bytes sent:   64357664
CYCLE:   3840500052 WDMA total latency:   95882134
CYCLE:   3841000052 RDMA bytes rec: 1505847936
CYCLE:   3841000052 RDMA total latency:  741466487
CYCLE:   3841000052 WDMA bytes sent:   64357664
CYCLE:   3841000052 WDMA total latency:   95882134
CYCLE:   3841500052 RDMA bytes rec: 1505847936
CYCLE:   3841500052 RDMA total latency:  741466487
CYCLE:   3841500052 WDMA bytes sent:   64357664
CYCLE:   3841500052 WDMA total latency:   95882134
CYCLE:   3842000052 Utilization ld q (incomplete):  0
CYCLE:   3842000052 RDMA bytes rec: 1505847936
CYCLE:   3842000052 Utilization st q:  0
CYCLE:   3842000052 Utilization ld q:  0
CYCLE:   3842000052 Utilization:  0
CYCLE:   3842000052 Utilization ld q:  0
CYCLE:   3842000052 Utilization st q:  0
CYCLE:   3842000052 RDMA total latency:  741466487
CYCLE:   3842000052 Utilization st q (incomplete):  0
CYCLE:   3842000052 WDMA bytes sent:   64357664
CYCLE:   3842000052 Utilization ex q:  0
CYCLE:   3842000052 Utilization ex q (incomplete):  0
CYCLE:   3842000052 Utilization st q (incomplete):  0
CYCLE:   3842000052 Utilization ld q (incomplete):  0
CYCLE:   3842000052 WDMA total latency:   95882134
CYCLE:   3842000052 Utilization ex q:  0
CYCLE:   3842000052 Utilization:  0
CYCLE:   3842000052 Utilization ex q (incomplete):  0
CYCLE:   3842500052 RDMA bytes rec: 1505847936
CYCLE:   3842500052 RDMA total latency:  741466487
CYCLE:   3842500052 WDMA bytes sent:   64357664
CYCLE:   3842500052 WDMA total latency:   95882134
CYCLE:   3843000052 RDMA bytes rec: 1505847936
CYCLE:   3843000052 RDMA total latency:  741466487
CYCLE:   3843000052 WDMA bytes sent:   64357664
CYCLE:   3843000052 WDMA total latency:   95882134
CYCLE:   3843500052 RDMA bytes rec: 1505847936
CYCLE:   3843500052 RDMA total latency:  741466487
CYCLE:   3843500052 WDMA bytes sent:   64357664
CYCLE:   3843500052 WDMA total latency:   95882134
CYCLE:   3844000052 Utilization ld q (incomplete):  0
CYCLE:   3844000052 RDMA bytes rec: 1505847936
CYCLE:   3844000052 Utilization st q:  0
CYCLE:   3844000052 Utilization ld q:  0
CYCLE:   3844000052 Utilization:  0
CYCLE:   3844000052 Utilization ld q:  0
CYCLE:   3844000052 Utilization st q:  0
CYCLE:   3844000052 RDMA total latency:  741466487
CYCLE:   3844000052 Utilization st q (incomplete):  0
CYCLE:   3844000052 WDMA bytes sent:   64357664
CYCLE:   3844000052 Utilization ex q:  0
CYCLE:   3844000052 Utilization ex q (incomplete):  0
CYCLE:   3844000052 Utilization st q (incomplete):  0
CYCLE:   3844000052 Utilization ld q (incomplete):  0
CYCLE:   3844000052 WDMA total latency:   95882134
CYCLE:   3844000052 Utilization ex q:  0
CYCLE:   3844000052 Utilization:  0
CYCLE:   3844000052 Utilization ex q (incomplete):  0
CYCLE:   3844500052 RDMA bytes rec: 1505847936
CYCLE:   3844500052 RDMA total latency:  741466487
CYCLE:   3844500052 WDMA bytes sent:   64357664
CYCLE:   3844500052 WDMA total latency:   95882134
CYCLE:   3845000052 RDMA bytes rec: 1505847936
CYCLE:   3845000052 RDMA total latency:  741466487
CYCLE:   3845000052 WDMA bytes sent:   64357664
CYCLE:   3845000052 WDMA total latency:   95882134
CYCLE:   3845500052 RDMA bytes rec: 1505847936
CYCLE:   3845500052 RDMA total latency:  741466487
CYCLE:   3845500052 WDMA bytes sent:   64357664
CYCLE:   3845500052 WDMA total latency:   95882134
CYCLE:   3846000052 Utilization ld q (incomplete):  0
CYCLE:   3846000052 RDMA bytes rec: 1505847936
CYCLE:   3846000052 Utilization st q:  0
CYCLE:   3846000052 Utilization ld q:  0
CYCLE:   3846000052 Utilization:  0
CYCLE:   3846000052 Utilization ld q:  0
CYCLE:   3846000052 Utilization st q:  0
CYCLE:   3846000052 RDMA total latency:  741466487
CYCLE:   3846000052 Utilization st q (incomplete):  0
CYCLE:   3846000052 WDMA bytes sent:   64357664
CYCLE:   3846000052 Utilization ex q:  0
CYCLE:   3846000052 Utilization ex q (incomplete):  0
CYCLE:   3846000052 Utilization st q (incomplete):  0
CYCLE:   3846000052 Utilization ld q (incomplete):  0
CYCLE:   3846000052 WDMA total latency:   95882134
CYCLE:   3846000052 Utilization ex q:  0
CYCLE:   3846000052 Utilization:  0
CYCLE:   3846000052 Utilization ex q (incomplete):  0
CYCLE:   3846500052 RDMA bytes rec: 1505847936
CYCLE:   3846500052 RDMA total latency:  741466487
CYCLE:   3846500052 WDMA bytes sent:   64357664
CYCLE:   3846500052 WDMA total latency:   95882134
CYCLE:   3847000052 RDMA bytes rec: 1505847936
CYCLE:   3847000052 RDMA total latency:  741466487
CYCLE:   3847000052 WDMA bytes sent:   64357664
CYCLE:   3847000052 WDMA total latency:   95882134
CYCLE:   3847500052 RDMA bytes rec: 1505847936
CYCLE:   3847500052 RDMA total latency:  741466487
CYCLE:   3847500052 WDMA bytes sent:   64357664
CYCLE:   3847500052 WDMA total latency:   95882134
CYCLE:   3848000052 Utilization ld q (incomplete):  0
CYCLE:   3848000052 RDMA bytes rec: 1505847936
CYCLE:   3848000052 Utilization st q:  0
CYCLE:   3848000052 Utilization ld q:  0
CYCLE:   3848000052 Utilization:  0
CYCLE:   3848000052 Utilization ld q:  0
CYCLE:   3848000052 Utilization st q:  0
CYCLE:   3848000052 RDMA total latency:  741466487
CYCLE:   3848000052 Utilization st q (incomplete):  0
CYCLE:   3848000052 WDMA bytes sent:   64357664
CYCLE:   3848000052 Utilization ex q:  0
CYCLE:   3848000052 Utilization ex q (incomplete):  0
CYCLE:   3848000052 Utilization st q (incomplete):  0
CYCLE:   3848000052 Utilization ld q (incomplete):  0
CYCLE:   3848000052 WDMA total latency:   95882134
CYCLE:   3848000052 Utilization ex q:  0
CYCLE:   3848000052 Utilization:  0
CYCLE:   3848000052 Utilization ex q (incomplete):  0
CYCLE:   3848500052 RDMA bytes rec: 1505847936
CYCLE:   3848500052 RDMA total latency:  741466487
CYCLE:   3848500052 WDMA bytes sent:   64357664
CYCLE:   3848500052 WDMA total latency:   95882134
CYCLE:   3849000052 RDMA bytes rec: 1505847936
CYCLE:   3849000052 RDMA total latency:  741466487
CYCLE:   3849000052 WDMA bytes sent:   64357664
CYCLE:   3849000052 WDMA total latency:   95882134
CYCLE:   3849500052 RDMA bytes rec: 1505847936
CYCLE:   3849500052 RDMA total latency:  741466487
CYCLE:   3849500052 WDMA bytes sent:   64357664
CYCLE:   3849500052 WDMA total latency:   95882134
CYCLE:   3850000052 Utilization ld q (incomplete):  0
CYCLE:   3850000052 RDMA bytes rec: 1505847936
CYCLE:   3850000052 Utilization st q:  0
CYCLE:   3850000052 Utilization ld q:  0
CYCLE:   3850000052 Utilization:  0
CYCLE:   3850000052 Utilization ld q:  0
CYCLE:   3850000052 Utilization st q:  0
CYCLE:   3850000052 RDMA total latency:  741466487
CYCLE:   3850000052 Utilization st q (incomplete):  0
CYCLE:   3850000052 WDMA bytes sent:   64357664
CYCLE:   3850000052 Utilization ex q:  0
CYCLE:   3850000052 Utilization ex q (incomplete):  0
CYCLE:   3850000052 Utilization st q (incomplete):  0
CYCLE:   3850000052 Utilization ld q (incomplete):  0
CYCLE:   3850000052 WDMA total latency:   95882134
CYCLE:   3850000052 Utilization ex q:  0
CYCLE:   3850000052 Utilization:  0
CYCLE:   3850000052 Utilization ex q (incomplete):  0
CYCLE:   3850500052 RDMA bytes rec: 1505847936
CYCLE:   3850500052 RDMA total latency:  741466487
CYCLE:   3850500052 WDMA bytes sent:   64357664
CYCLE:   3850500052 WDMA total latency:   95882134
CYCLE:   3851000052 RDMA bytes rec: 1505847936
CYCLE:   3851000052 RDMA total latency:  741466487
CYCLE:   3851000052 WDMA bytes sent:   64357664
CYCLE:   3851000052 WDMA total latency:   95882134
CYCLE:   3851500052 RDMA bytes rec: 1505847936
CYCLE:   3851500052 RDMA total latency:  741466487
CYCLE:   3851500052 WDMA bytes sent:   64357664
CYCLE:   3851500052 WDMA total latency:   95882134
CYCLE:   3852000052 Utilization ld q (incomplete):  0
CYCLE:   3852000052 RDMA bytes rec: 1505847936
CYCLE:   3852000052 Utilization st q:  0
CYCLE:   3852000052 Utilization ld q:  0
CYCLE:   3852000052 Utilization:  0
CYCLE:   3852000052 Utilization ld q:  0
CYCLE:   3852000052 Utilization st q:  0
CYCLE:   3852000052 RDMA total latency:  741466487
CYCLE:   3852000052 Utilization st q (incomplete):  0
CYCLE:   3852000052 WDMA bytes sent:   64357664
CYCLE:   3852000052 Utilization ex q:  0
CYCLE:   3852000052 Utilization ex q (incomplete):  0
CYCLE:   3852000052 Utilization st q (incomplete):  0
CYCLE:   3852000052 Utilization ld q (incomplete):  0
CYCLE:   3852000052 WDMA total latency:   95882134
CYCLE:   3852000052 Utilization ex q:  0
CYCLE:   3852000052 Utilization:  0
CYCLE:   3852000052 Utilization ex q (incomplete):  0
CYCLE:   3852500052 RDMA bytes rec: 1505847936
CYCLE:   3852500052 RDMA total latency:  741466487
CYCLE:   3852500052 WDMA bytes sent:   64357664
CYCLE:   3852500052 WDMA total latency:   95882134
CYCLE:   3853000052 RDMA bytes rec: 1505847936
CYCLE:   3853000052 RDMA total latency:  741466487
CYCLE:   3853000052 WDMA bytes sent:   64357664
CYCLE:   3853000052 WDMA total latency:   95882134
CYCLE:   3853500052 RDMA bytes rec: 1505847936
CYCLE:   3853500052 RDMA total latency:  741466487
CYCLE:   3853500052 WDMA bytes sent:   64357664
CYCLE:   3853500052 WDMA total latency:   95882134
CYCLE:   3854000052 Utilization ld q (incomplete):  0
CYCLE:   3854000052 RDMA bytes rec: 1505847936
CYCLE:   3854000052 Utilization st q:  0
CYCLE:   3854000052 Utilization ld q:  0
CYCLE:   3854000052 Utilization:  0
CYCLE:   3854000052 Utilization ld q:  0
CYCLE:   3854000052 Utilization st q:  0
CYCLE:   3854000052 RDMA total latency:  741466487
CYCLE:   3854000052 Utilization st q (incomplete):  0
CYCLE:   3854000052 WDMA bytes sent:   64357664
CYCLE:   3854000052 Utilization ex q:  0
CYCLE:   3854000052 Utilization ex q (incomplete):  0
CYCLE:   3854000052 Utilization st q (incomplete):  0
CYCLE:   3854000052 Utilization ld q (incomplete):  0
CYCLE:   3854000052 WDMA total latency:   95882134
CYCLE:   3854000052 Utilization ex q:  0
CYCLE:   3854000052 Utilization:  0
CYCLE:   3854000052 Utilization ex q (incomplete):  0
CYCLE:   3854500052 RDMA bytes rec: 1505847936
CYCLE:   3854500052 RDMA total latency:  741466487
CYCLE:   3854500052 WDMA bytes sent:   64357664
CYCLE:   3854500052 WDMA total latency:   95882134
CYCLE:   3855000052 RDMA bytes rec: 1505847936
CYCLE:   3855000052 RDMA total latency:  741466487
CYCLE:   3855000052 WDMA bytes sent:   64357664
CYCLE:   3855000052 WDMA total latency:   95882134
CYCLE:   3855500052 RDMA bytes rec: 1505847936
CYCLE:   3855500052 RDMA total latency:  741466487
CYCLE:   3855500052 WDMA bytes sent:   64357664
CYCLE:   3855500052 WDMA total latency:   95882134
CYCLE:   3856000052 Utilization ld q (incomplete):  0
CYCLE:   3856000052 RDMA bytes rec: 1505847936
CYCLE:   3856000052 Utilization st q:  0
CYCLE:   3856000052 Utilization ld q:  0
CYCLE:   3856000052 Utilization:  0
CYCLE:   3856000052 Utilization ld q:  0
CYCLE:   3856000052 Utilization st q:  0
CYCLE:   3856000052 RDMA total latency:  741466487
CYCLE:   3856000052 Utilization st q (incomplete):  0
CYCLE:   3856000052 WDMA bytes sent:   64357664
CYCLE:   3856000052 Utilization ex q:  0
CYCLE:   3856000052 Utilization ex q (incomplete):  0
CYCLE:   3856000052 Utilization st q (incomplete):  0
CYCLE:   3856000052 Utilization ld q (incomplete):  0
CYCLE:   3856000052 WDMA total latency:   95882134
CYCLE:   3856000052 Utilization ex q:  0
CYCLE:   3856000052 Utilization:  0
CYCLE:   3856000052 Utilization ex q (incomplete):  0
CYCLE:   3856500052 RDMA bytes rec: 1505847936
CYCLE:   3856500052 RDMA total latency:  741466487
CYCLE:   3856500052 WDMA bytes sent:   64357664
CYCLE:   3856500052 WDMA total latency:   95882134
CYCLE:   3857000052 RDMA bytes rec: 1505847936
CYCLE:   3857000052 RDMA total latency:  741466487
CYCLE:   3857000052 WDMA bytes sent:   64357664
CYCLE:   3857000052 WDMA total latency:   95882134
CYCLE:   3857500052 RDMA bytes rec: 1505847936
CYCLE:   3857500052 RDMA total latency:  741466487
CYCLE:   3857500052 WDMA bytes sent:   64357664
CYCLE:   3857500052 WDMA total latency:   95882134
CYCLE:   3858000052 Utilization ld q (incomplete):  0
CYCLE:   3858000052 RDMA bytes rec: 1505847936
CYCLE:   3858000052 Utilization st q:  0
CYCLE:   3858000052 Utilization ld q:  0
CYCLE:   3858000052 Utilization:  0
CYCLE:   3858000052 Utilization ld q:  0
CYCLE:   3858000052 Utilization st q:  0
CYCLE:   3858000052 RDMA total latency:  741466487
CYCLE:   3858000052 Utilization st q (incomplete):  0
CYCLE:   3858000052 WDMA bytes sent:   64357664
CYCLE:   3858000052 Utilization ex q:  0
CYCLE:   3858000052 Utilization ex q (incomplete):  0
CYCLE:   3858000052 Utilization st q (incomplete):  0
CYCLE:   3858000052 Utilization ld q (incomplete):  0
CYCLE:   3858000052 WDMA total latency:   95882134
CYCLE:   3858000052 Utilization ex q:  0
CYCLE:   3858000052 Utilization:  0
CYCLE:   3858000052 Utilization ex q (incomplete):  0
CYCLE:   3858500052 RDMA bytes rec: 1505847936
CYCLE:   3858500052 RDMA total latency:  741466487
CYCLE:   3858500052 WDMA bytes sent:   64357664
CYCLE:   3858500052 WDMA total latency:   95882134
CYCLE:   3859000052 RDMA bytes rec: 1505847936
CYCLE:   3859000052 RDMA total latency:  741466487
CYCLE:   3859000052 WDMA bytes sent:   64357664
CYCLE:   3859000052 WDMA total latency:   95882134
CYCLE:   3859500052 RDMA bytes rec: 1505847936
CYCLE:   3859500052 RDMA total latency:  741466487
CYCLE:   3859500052 WDMA bytes sent:   64357664
CYCLE:   3859500052 WDMA total latency:   95882134
CYCLE:   3860000052 Utilization ld q (incomplete):  0
CYCLE:   3860000052 RDMA bytes rec: 1505847936
CYCLE:   3860000052 Utilization st q:  0
CYCLE:   3860000052 Utilization ld q:  0
CYCLE:   3860000052 Utilization:  0
CYCLE:   3860000052 Utilization ld q:  0
CYCLE:   3860000052 Utilization st q:  0
CYCLE:   3860000052 RDMA total latency:  741466487
CYCLE:   3860000052 Utilization st q (incomplete):  0
CYCLE:   3860000052 WDMA bytes sent:   64357664
CYCLE:   3860000052 Utilization ex q:  0
CYCLE:   3860000052 Utilization ex q (incomplete):  0
CYCLE:   3860000052 Utilization st q (incomplete):  0
CYCLE:   3860000052 Utilization ld q (incomplete):  0
CYCLE:   3860000052 WDMA total latency:   95882134
CYCLE:   3860000052 Utilization ex q:  0
CYCLE:   3860000052 Utilization:  0
CYCLE:   3860000052 Utilization ex q (incomplete):  0
CYCLE:   3860500052 RDMA bytes rec: 1505847936
CYCLE:   3860500052 RDMA total latency:  741466487
CYCLE:   3860500052 WDMA bytes sent:   64357664
CYCLE:   3860500052 WDMA total latency:   95882134
CYCLE:   3861000052 RDMA bytes rec: 1505847936
CYCLE:   3861000052 RDMA total latency:  741466487
CYCLE:   3861000052 WDMA bytes sent:   64357664
CYCLE:   3861000052 WDMA total latency:   95882134
CYCLE:   3861500052 RDMA bytes rec: 1505847936
CYCLE:   3861500052 RDMA total latency:  741466487
CYCLE:   3861500052 WDMA bytes sent:   64357664
CYCLE:   3861500052 WDMA total latency:   95882134
CYCLE:   3862000052 Utilization ld q (incomplete):  0
CYCLE:   3862000052 RDMA bytes rec: 1505847936
CYCLE:   3862000052 Utilization st q:  0
CYCLE:   3862000052 Utilization ld q:  0
CYCLE:   3862000052 Utilization:  0
CYCLE:   3862000052 Utilization ld q:  0
CYCLE:   3862000052 Utilization st q:  0
CYCLE:   3862000052 RDMA total latency:  741466487
CYCLE:   3862000052 Utilization st q (incomplete):  0
CYCLE:   3862000052 WDMA bytes sent:   64357664
CYCLE:   3862000052 Utilization ex q:  0
CYCLE:   3862000052 Utilization ex q (incomplete):  0
CYCLE:   3862000052 Utilization st q (incomplete):  0
CYCLE:   3862000052 Utilization ld q (incomplete):  0
CYCLE:   3862000052 WDMA total latency:   95882134
CYCLE:   3862000052 Utilization ex q:  0
CYCLE:   3862000052 Utilization:  0
CYCLE:   3862000052 Utilization ex q (incomplete):  0
CYCLE:   3862500052 RDMA bytes rec: 1505847936
CYCLE:   3862500052 RDMA total latency:  741466487
CYCLE:   3862500052 WDMA bytes sent:   64357664
CYCLE:   3862500052 WDMA total latency:   95882134
CYCLE:   3863000052 RDMA bytes rec: 1505847936
CYCLE:   3863000052 RDMA total latency:  741466487
CYCLE:   3863000052 WDMA bytes sent:   64357664
CYCLE:   3863000052 WDMA total latency:   95882134
CYCLE:   3863500052 RDMA bytes rec: 1505847936
CYCLE:   3863500052 RDMA total latency:  741466487
CYCLE:   3863500052 WDMA bytes sent:   64357664
CYCLE:   3863500052 WDMA total latency:   95882134
CYCLE:   3864000052 Utilization ld q (incomplete):  0
CYCLE:   3864000052 RDMA bytes rec: 1505847936
CYCLE:   3864000052 Utilization st q:  0
CYCLE:   3864000052 Utilization ld q:  0
CYCLE:   3864000052 Utilization:  0
CYCLE:   3864000052 Utilization ld q:  0
CYCLE:   3864000052 Utilization st q:  0
CYCLE:   3864000052 RDMA total latency:  741466487
CYCLE:   3864000052 Utilization st q (incomplete):  0
CYCLE:   3864000052 WDMA bytes sent:   64357664
CYCLE:   3864000052 Utilization ex q:  0
CYCLE:   3864000052 Utilization ex q (incomplete):  0
CYCLE:   3864000052 Utilization st q (incomplete):  0
CYCLE:   3864000052 Utilization ld q (incomplete):  0
CYCLE:   3864000052 WDMA total latency:   95882134
CYCLE:   3864000052 Utilization ex q:  0
CYCLE:   3864000052 Utilization:  0
CYCLE:   3864000052 Utilization ex q (incomplete):  0
CYCLE:   3864500052 RDMA bytes rec: 1505847936
CYCLE:   3864500052 RDMA total latency:  741466487
CYCLE:   3864500052 WDMA bytes sent:   64357664
CYCLE:   3864500052 WDMA total latency:   95882134
CYCLE:   3865000052 RDMA bytes rec: 1505847936
CYCLE:   3865000052 RDMA total latency:  741466487
CYCLE:   3865000052 WDMA bytes sent:   64357664
CYCLE:   3865000052 WDMA total latency:   95882134
