Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 17 16:01:56 2018
| Host         : enrico running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -max_paths 10 -file contatore_timing_summary_routed.rpt -pb contatore_timing_summary_routed.pb -rpx contatore_timing_summary_routed.rpx -warn_on_violation
| Design       : contatore
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.700       -3.223                      7                    8        0.233        0.000                      0                    8       -1.155       -1.155                       1                     9  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.700       -3.223                      7                    8        0.233        0.000                      0                    8       -1.155       -1.155                       1                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.700ns,  Total Violation       -3.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -1.155ns,  Total Violation       -1.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.704ns (42.141%)  route 0.967ns (57.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[2]/Q
                         net (fo=5, routed)           0.664     5.902    count_OBUF[2]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.026 r  temp_count[7]_i_4/O
                         net (fo=3, routed)           0.303     6.329    temp_count[7]_i_4_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.453 r  temp_count[7]_i_2/O
                         net (fo=1, routed)           0.000     6.453    temp_count[7]_i_2_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[7]/C
                         clock pessimism              0.339     5.758    
                         clock uncertainty           -0.035     5.722    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.031     5.753    temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.704ns (42.014%)  route 0.972ns (57.986%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[2]/Q
                         net (fo=5, routed)           0.664     5.902    count_OBUF[2]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.026 r  temp_count[7]_i_4/O
                         net (fo=3, routed)           0.308     6.334    temp_count[7]_i_4_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.124     6.458 r  temp_count[6]_i_1/O
                         net (fo=1, routed)           0.000     6.458    temp_count[6]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[6]/C
                         clock pessimism              0.364     5.783    
                         clock uncertainty           -0.035     5.747    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.029     5.776    temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.776    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.704ns (42.090%)  route 0.969ns (57.910%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[2]/Q
                         net (fo=5, routed)           0.664     5.902    count_OBUF[2]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.026 r  temp_count[7]_i_4/O
                         net (fo=3, routed)           0.305     6.331    temp_count[7]_i_4_n_0
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.455 r  temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.455    temp_count[5]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[5]/C
                         clock pessimism              0.364     5.783    
                         clock uncertainty           -0.035     5.747    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.031     5.778    temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.580ns (40.483%)  route 0.853ns (59.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[2]/Q
                         net (fo=5, routed)           0.853     6.091    count_OBUF[2]
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.215 r  temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.215    temp_count[4]_i_1_n_0
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
                         clock pessimism              0.339     5.758    
                         clock uncertainty           -0.035     5.722    
    SLICE_X1Y55          FDCE (Setup_fdce_C_D)        0.032     5.754    temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.640%)  route 0.691ns (54.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[0]/Q
                         net (fo=7, routed)           0.691     5.929    count_OBUF[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I2_O)        0.124     6.053 r  temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.053    temp_count[3]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[3]/C
                         clock pessimism              0.339     5.758    
                         clock uncertainty           -0.035     5.722    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.031     5.753    temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.580ns (45.577%)  route 0.693ns (54.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[2]/Q
                         net (fo=5, routed)           0.693     5.931    count_OBUF[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.055 r  temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.055    temp_count[2]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
                         clock pessimism              0.364     5.783    
                         clock uncertainty           -0.035     5.747    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.031     5.778    temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.580ns (51.659%)  route 0.543ns (48.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  temp_count_reg[1]/Q
                         net (fo=6, routed)           0.543     5.781    count_OBUF[1]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     5.905 r  temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.905    temp_count[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[1]/C
                         clock pessimism              0.364     5.783    
                         clock uncertainty           -0.035     5.747    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.032     5.779    temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.580ns (63.768%)  route 0.330ns (36.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 5.419 - 1.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 f  temp_count_reg[0]/Q
                         net (fo=7, routed)           0.330     5.568    count_OBUF[0]
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.692 r  temp_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.692    temp_count[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     5.419    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
                         clock pessimism              0.364     5.783    
                         clock uncertainty           -0.035     5.747    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.032     5.779    temp_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[0]/Q
                         net (fo=7, routed)           0.139     1.724    count_OBUF[0]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    temp_count[2]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[2]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.092     1.536    temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.786%)  route 0.142ns (43.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 f  temp_count_reg[0]/Q
                         net (fo=7, routed)           0.142     1.727    count_OBUF[0]
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  temp_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    temp_count[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.092     1.536    temp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 temp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.652%)  route 0.142ns (43.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[4]/Q
                         net (fo=5, routed)           0.142     1.728    count_OBUF[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    temp_count[4]_i_1_n_0
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.092     1.536    temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 temp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.381%)  route 0.162ns (46.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[4]/Q
                         net (fo=5, routed)           0.162     1.748    count_OBUF[4]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  temp_count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.793    temp_count[7]_i_2_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[7]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.552    temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 temp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.375%)  route 0.162ns (46.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[4]/Q
                         net (fo=5, routed)           0.162     1.748    count_OBUF[4]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    temp_count[5]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[5]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.092     1.552    temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 temp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  temp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[4]/Q
                         net (fo=5, routed)           0.161     1.747    count_OBUF[4]
    SLICE_X3Y56          LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  temp_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    temp_count[6]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[6]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.091     1.551    temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 temp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[3]/Q
                         net (fo=4, routed)           0.148     1.733    count_OBUF[3]
    SLICE_X1Y56          LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.778    temp_count[3]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[3]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.536    temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            temp_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.487%)  route 0.190ns (50.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  temp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  temp_count_reg[0]/Q
                         net (fo=7, routed)           0.190     1.775    count_OBUF[0]
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    temp_count[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  temp_count_reg[1]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.552    temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X3Y56    temp_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X1Y56    temp_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X3Y56    temp_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X1Y56    temp_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X1Y55    temp_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X3Y56    temp_count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X3Y56    temp_count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.000       0.000      SLICE_X1Y56    temp_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y55    temp_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y55    temp_count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X3Y56    temp_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y56    temp_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y55    temp_count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X1Y55    temp_count_reg[4]/C



