diff --git a/boards/u96v2_sbc/mp4d/bd.tcl b/boards/u96v2_sbc/mp4d/bd.tcl
new file mode 100644
index 0000000..fc54ba6
--- /dev/null
+++ b/boards/u96v2_sbc/mp4d/bd.tcl
@@ -0,0 +1,994 @@
+
+################################################################
+# This is a generated script based on design: u96v2_sbc_mp4d
+#
+# Though there are limitations about the generated script,
+# the main purpose of this utility is to make learning
+# IP Integrator Tcl commands easier.
+################################################################
+
+namespace eval _tcl {
+proc get_script_folder {} {
+   set script_path [file normalize [info script]]
+   set script_folder [file dirname $script_path]
+   return $script_folder
+}
+}
+variable script_folder
+set script_folder [_tcl::get_script_folder]
+
+################################################################
+# Check if script is running in correct Vivado version.
+################################################################
+set scripts_vivado_version 2020.2
+set current_vivado_version [version -short]
+
+if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
+   puts ""
+   catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
+
+   return 1
+}
+
+################################################################
+# START
+################################################################
+
+# To test this script, run the following commands from Vivado Tcl console:
+# source u96v2_sbc_mp4d_script.tcl
+
+# If there is no project opened, this script will create a
+# project, but make sure you do not have an existing project
+# <./myproj/project_1.xpr> in the current working folder.
+
+set list_projs [get_projects -quiet]
+if { $list_projs eq "" } {
+   create_project project_1 myproj -part xczu3eg-sbva484-1-i
+   set_property BOARD_PART avnet.com:ultra96v2:part0:1.2 [current_project]
+}
+
+
+# CHANGE DESIGN NAME HERE
+variable design_name
+set design_name u96v2_sbc_mp4d
+
+# If you do not already have an existing IP Integrator design open,
+# you can create a design using the following command:
+#    create_bd_design $design_name
+
+# Creating design if needed
+set errMsg ""
+set nRet 0
+
+set cur_design [current_bd_design -quiet]
+set list_cells [get_bd_cells -quiet]
+
+if { ${design_name} eq "" } {
+   # USE CASES:
+   #    1) Design_name not set
+
+   set errMsg "Please set the variable <design_name> to a non-empty value."
+   set nRet 1
+
+} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
+   # USE CASES:
+   #    2): Current design opened AND is empty AND names same.
+   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
+   #    4): Current design opened AND is empty AND names diff; design_name exists in project.
+
+   if { $cur_design ne $design_name } {
+      common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
+      set design_name [get_property NAME $cur_design]
+   }
+   common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
+
+} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
+   # USE CASES:
+   #    5) Current design opened AND has components AND same names.
+
+   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
+   set nRet 1
+} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
+   # USE CASES: 
+   #    6) Current opened design, has components, but diff names, design_name exists in project.
+   #    7) No opened design, design_name exists in project.
+
+   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
+   set nRet 2
+
+} else {
+   # USE CASES:
+   #    8) No opened design, design_name not in project.
+   #    9) Current opened design, has components, but diff names, design_name not in project.
+
+   common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
+
+   create_bd_design $design_name
+
+   common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
+   current_bd_design $design_name
+
+}
+
+common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
+
+if { $nRet != 0 } {
+   catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
+   return $nRet
+}
+
+set bCheckIPsPassed 1
+##################################################################
+# CHECK IPs
+##################################################################
+set bCheckIPs 1
+if { $bCheckIPs == 1 } {
+   set list_check_ips "\ 
+xilinx.com:ip:axi_bram_ctrl:4.1\
+xilinx.com:ip:blk_mem_gen:8.4\
+xilinx.com:ip:smartconnect:1.0\
+xilinx.com:ip:proc_sys_reset:5.0\
+xilinx.com:ip:xlconcat:2.1\
+xilinx.com:ip:zynq_ultra_ps_e:3.3\
+"
+
+   set list_ips_missing ""
+   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
+
+   foreach ip_vlnv $list_check_ips {
+      set ip_obj [get_ipdefs -all $ip_vlnv]
+      if { $ip_obj eq "" } {
+         lappend list_ips_missing $ip_vlnv
+      }
+   }
+
+   if { $list_ips_missing ne "" } {
+      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
+      set bCheckIPsPassed 0
+   }
+
+}
+
+if { $bCheckIPsPassed != 1 } {
+  common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
+  return 3
+}
+
+##################################################################
+# DESIGN PROCs
+##################################################################
+
+
+
+# Procedure to create entire design; Provide argument to make
+# procedure reusable. If parentCell is "", will use root.
+proc create_root_design { parentCell } {
+
+  variable script_folder
+  variable design_name
+
+  if { $parentCell eq "" } {
+     set parentCell [get_bd_cells /]
+  }
+
+  # Get object for parentCell
+  set parentObj [get_bd_cells $parentCell]
+  if { $parentObj == "" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
+     return
+  }
+
+  # Make sure parentObj is hier blk
+  set parentType [get_property TYPE $parentObj]
+  if { $parentType ne "hier" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
+     return
+  }
+
+  # Save current instance; Restore later
+  set oldCurInst [current_bd_instance .]
+
+  # Set parent object as current
+  current_bd_instance $parentObj
+
+
+  # Create interface ports
+
+  # Create ports
+
+  # Create instance: axi_bram_ctrl_0, and set properties
+  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
+  set_property -dict [ list \
+   CONFIG.SINGLE_PORT_BRAM {1} \
+ ] $axi_bram_ctrl_0
+
+  # Create instance: axi_bram_ctrl_0_bram, and set properties
+  set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram_ctrl_0_bram ]
+  set_property -dict [ list \
+   CONFIG.Enable_B {Use_ENB_Pin} \
+   CONFIG.Memory_Type {True_Dual_Port_RAM} \
+   CONFIG.Port_B_Clock {100} \
+   CONFIG.Port_B_Enable_Rate {100} \
+   CONFIG.Port_B_Write_Rate {50} \
+   CONFIG.Use_RSTB_Pin {true} \
+ ] $axi_bram_ctrl_0_bram
+
+  # Create instance: axi_smc, and set properties
+  set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
+  set_property -dict [ list \
+   CONFIG.NUM_MI {1} \
+   CONFIG.NUM_SI {1} \
+ ] $axi_smc
+
+  # Create instance: rst_ps8_0_100M, and set properties
+  set rst_ps8_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_100M ]
+
+  # Create instance: xlconcat_0, and set properties
+  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
+  set_property -dict [ list \
+   CONFIG.IN4_WIDTH {1} \
+   CONFIG.NUM_PORTS {8} \
+ ] $xlconcat_0
+
+  # Create instance: zynq_ultra_ps_e_0, and set properties
+  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
+  set_property -dict [ list \
+   CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
+   CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
+   CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
+   CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
+   CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} \
+   CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x00000002} \
+   CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
+   CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0} \
+   CONFIG.PSU_MIO_0_DIRECTION {out} \
+   CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_0_POLARITY {Default} \
+   CONFIG.PSU_MIO_10_DIRECTION {inout} \
+   CONFIG.PSU_MIO_10_POLARITY {Default} \
+   CONFIG.PSU_MIO_11_DIRECTION {inout} \
+   CONFIG.PSU_MIO_11_POLARITY {Default} \
+   CONFIG.PSU_MIO_12_DIRECTION {inout} \
+   CONFIG.PSU_MIO_12_POLARITY {Default} \
+   CONFIG.PSU_MIO_13_DIRECTION {inout} \
+   CONFIG.PSU_MIO_13_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_13_POLARITY {Default} \
+   CONFIG.PSU_MIO_14_DIRECTION {inout} \
+   CONFIG.PSU_MIO_14_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_14_POLARITY {Default} \
+   CONFIG.PSU_MIO_15_DIRECTION {inout} \
+   CONFIG.PSU_MIO_15_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_15_POLARITY {Default} \
+   CONFIG.PSU_MIO_16_DIRECTION {inout} \
+   CONFIG.PSU_MIO_16_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_16_POLARITY {Default} \
+   CONFIG.PSU_MIO_17_DIRECTION {inout} \
+   CONFIG.PSU_MIO_17_POLARITY {Default} \
+   CONFIG.PSU_MIO_18_DIRECTION {inout} \
+   CONFIG.PSU_MIO_18_POLARITY {Default} \
+   CONFIG.PSU_MIO_19_DIRECTION {inout} \
+   CONFIG.PSU_MIO_19_POLARITY {Default} \
+   CONFIG.PSU_MIO_1_DIRECTION {in} \
+   CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_1_POLARITY {Default} \
+   CONFIG.PSU_MIO_1_SLEW {fast} \
+   CONFIG.PSU_MIO_20_DIRECTION {inout} \
+   CONFIG.PSU_MIO_20_POLARITY {Default} \
+   CONFIG.PSU_MIO_21_DIRECTION {inout} \
+   CONFIG.PSU_MIO_21_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_21_POLARITY {Default} \
+   CONFIG.PSU_MIO_22_DIRECTION {out} \
+   CONFIG.PSU_MIO_22_DRIVE_STRENGTH {4} \
+   CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_22_POLARITY {Default} \
+   CONFIG.PSU_MIO_23_DIRECTION {inout} \
+   CONFIG.PSU_MIO_23_POLARITY {Default} \
+   CONFIG.PSU_MIO_24_DIRECTION {in} \
+   CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_24_POLARITY {Default} \
+   CONFIG.PSU_MIO_24_SLEW {fast} \
+   CONFIG.PSU_MIO_25_DIRECTION {inout} \
+   CONFIG.PSU_MIO_25_POLARITY {Default} \
+   CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
+   CONFIG.PSU_MIO_26_DIRECTION {in} \
+   CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_26_POLARITY {Default} \
+   CONFIG.PSU_MIO_26_SLEW {fast} \
+   CONFIG.PSU_MIO_27_DIRECTION {out} \
+   CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_27_POLARITY {Default} \
+   CONFIG.PSU_MIO_28_DIRECTION {in} \
+   CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_28_POLARITY {Default} \
+   CONFIG.PSU_MIO_28_SLEW {fast} \
+   CONFIG.PSU_MIO_29_DIRECTION {out} \
+   CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_29_POLARITY {Default} \
+   CONFIG.PSU_MIO_2_DIRECTION {in} \
+   CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_2_POLARITY {Default} \
+   CONFIG.PSU_MIO_2_SLEW {fast} \
+   CONFIG.PSU_MIO_30_DIRECTION {in} \
+   CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_30_POLARITY {Default} \
+   CONFIG.PSU_MIO_30_SLEW {fast} \
+   CONFIG.PSU_MIO_31_DIRECTION {inout} \
+   CONFIG.PSU_MIO_31_POLARITY {Default} \
+   CONFIG.PSU_MIO_32_DIRECTION {out} \
+   CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_32_POLARITY {Default} \
+   CONFIG.PSU_MIO_33_DIRECTION {out} \
+   CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_33_POLARITY {Default} \
+   CONFIG.PSU_MIO_34_DIRECTION {out} \
+   CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_34_POLARITY {Default} \
+   CONFIG.PSU_MIO_35_DIRECTION {inout} \
+   CONFIG.PSU_MIO_35_POLARITY {Default} \
+   CONFIG.PSU_MIO_36_DIRECTION {inout} \
+   CONFIG.PSU_MIO_36_POLARITY {Default} \
+   CONFIG.PSU_MIO_37_DIRECTION {inout} \
+   CONFIG.PSU_MIO_37_POLARITY {Default} \
+   CONFIG.PSU_MIO_38_DIRECTION {inout} \
+   CONFIG.PSU_MIO_38_POLARITY {Default} \
+   CONFIG.PSU_MIO_39_DIRECTION {out} \
+   CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_39_POLARITY {Default} \
+   CONFIG.PSU_MIO_39_SLEW {fast} \
+   CONFIG.PSU_MIO_3_DIRECTION {out} \
+   CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_3_POLARITY {Default} \
+   CONFIG.PSU_MIO_40_DIRECTION {out} \
+   CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_40_POLARITY {Default} \
+   CONFIG.PSU_MIO_41_DIRECTION {inout} \
+   CONFIG.PSU_MIO_41_POLARITY {Default} \
+   CONFIG.PSU_MIO_42_DIRECTION {inout} \
+   CONFIG.PSU_MIO_42_POLARITY {Default} \
+   CONFIG.PSU_MIO_43_DIRECTION {inout} \
+   CONFIG.PSU_MIO_43_POLARITY {Default} \
+   CONFIG.PSU_MIO_44_DIRECTION {inout} \
+   CONFIG.PSU_MIO_44_POLARITY {Default} \
+   CONFIG.PSU_MIO_45_DIRECTION {inout} \
+   CONFIG.PSU_MIO_45_POLARITY {Default} \
+   CONFIG.PSU_MIO_46_DIRECTION {inout} \
+   CONFIG.PSU_MIO_46_POLARITY {Default} \
+   CONFIG.PSU_MIO_47_DIRECTION {inout} \
+   CONFIG.PSU_MIO_47_POLARITY {Default} \
+   CONFIG.PSU_MIO_48_DIRECTION {inout} \
+   CONFIG.PSU_MIO_48_POLARITY {Default} \
+   CONFIG.PSU_MIO_49_DIRECTION {inout} \
+   CONFIG.PSU_MIO_49_POLARITY {Default} \
+   CONFIG.PSU_MIO_4_DIRECTION {inout} \
+   CONFIG.PSU_MIO_4_POLARITY {Default} \
+   CONFIG.PSU_MIO_50_DIRECTION {inout} \
+   CONFIG.PSU_MIO_50_POLARITY {Default} \
+   CONFIG.PSU_MIO_51_DIRECTION {out} \
+   CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_51_POLARITY {Default} \
+   CONFIG.PSU_MIO_52_DIRECTION {in} \
+   CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_52_POLARITY {Default} \
+   CONFIG.PSU_MIO_52_SLEW {fast} \
+   CONFIG.PSU_MIO_53_DIRECTION {in} \
+   CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_53_POLARITY {Default} \
+   CONFIG.PSU_MIO_53_SLEW {fast} \
+   CONFIG.PSU_MIO_54_DIRECTION {inout} \
+   CONFIG.PSU_MIO_54_POLARITY {Default} \
+   CONFIG.PSU_MIO_55_DIRECTION {in} \
+   CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_55_POLARITY {Default} \
+   CONFIG.PSU_MIO_55_SLEW {fast} \
+   CONFIG.PSU_MIO_56_DIRECTION {inout} \
+   CONFIG.PSU_MIO_56_POLARITY {Default} \
+   CONFIG.PSU_MIO_57_DIRECTION {inout} \
+   CONFIG.PSU_MIO_57_POLARITY {Default} \
+   CONFIG.PSU_MIO_58_DIRECTION {out} \
+   CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_58_POLARITY {Default} \
+   CONFIG.PSU_MIO_59_DIRECTION {inout} \
+   CONFIG.PSU_MIO_59_POLARITY {Default} \
+   CONFIG.PSU_MIO_5_DIRECTION {inout} \
+   CONFIG.PSU_MIO_5_POLARITY {Default} \
+   CONFIG.PSU_MIO_60_DIRECTION {inout} \
+   CONFIG.PSU_MIO_60_POLARITY {Default} \
+   CONFIG.PSU_MIO_61_DIRECTION {inout} \
+   CONFIG.PSU_MIO_61_POLARITY {Default} \
+   CONFIG.PSU_MIO_62_DIRECTION {inout} \
+   CONFIG.PSU_MIO_62_POLARITY {Default} \
+   CONFIG.PSU_MIO_63_DIRECTION {inout} \
+   CONFIG.PSU_MIO_63_POLARITY {Default} \
+   CONFIG.PSU_MIO_64_DIRECTION {in} \
+   CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_64_POLARITY {Default} \
+   CONFIG.PSU_MIO_64_SLEW {fast} \
+   CONFIG.PSU_MIO_65_DIRECTION {in} \
+   CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_65_POLARITY {Default} \
+   CONFIG.PSU_MIO_65_SLEW {fast} \
+   CONFIG.PSU_MIO_66_DIRECTION {inout} \
+   CONFIG.PSU_MIO_66_POLARITY {Default} \
+   CONFIG.PSU_MIO_67_DIRECTION {in} \
+   CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
+   CONFIG.PSU_MIO_67_POLARITY {Default} \
+   CONFIG.PSU_MIO_67_SLEW {fast} \
+   CONFIG.PSU_MIO_68_DIRECTION {inout} \
+   CONFIG.PSU_MIO_68_POLARITY {Default} \
+   CONFIG.PSU_MIO_69_DIRECTION {inout} \
+   CONFIG.PSU_MIO_69_POLARITY {Default} \
+   CONFIG.PSU_MIO_6_DIRECTION {inout} \
+   CONFIG.PSU_MIO_6_POLARITY {Default} \
+   CONFIG.PSU_MIO_70_DIRECTION {out} \
+   CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \
+   CONFIG.PSU_MIO_70_POLARITY {Default} \
+   CONFIG.PSU_MIO_71_DIRECTION {inout} \
+   CONFIG.PSU_MIO_71_POLARITY {Default} \
+   CONFIG.PSU_MIO_72_DIRECTION {inout} \
+   CONFIG.PSU_MIO_72_POLARITY {Default} \
+   CONFIG.PSU_MIO_73_DIRECTION {inout} \
+   CONFIG.PSU_MIO_73_POLARITY {Default} \
+   CONFIG.PSU_MIO_74_DIRECTION {inout} \
+   CONFIG.PSU_MIO_74_POLARITY {Default} \
+   CONFIG.PSU_MIO_75_DIRECTION {inout} \
+   CONFIG.PSU_MIO_75_POLARITY {Default} \
+   CONFIG.PSU_MIO_76_DIRECTION {inout} \
+   CONFIG.PSU_MIO_76_POLARITY {Default} \
+   CONFIG.PSU_MIO_77_DIRECTION {inout} \
+   CONFIG.PSU_MIO_77_POLARITY {Default} \
+   CONFIG.PSU_MIO_7_DIRECTION {inout} \
+   CONFIG.PSU_MIO_7_POLARITY {Default} \
+   CONFIG.PSU_MIO_8_DIRECTION {inout} \
+   CONFIG.PSU_MIO_8_POLARITY {Default} \
+   CONFIG.PSU_MIO_9_DIRECTION {inout} \
+   CONFIG.PSU_MIO_9_POLARITY {Default} \
+   CONFIG.PSU_MIO_TREE_PERIPHERALS {UART 1#UART 1#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO} \
+   CONFIG.PSU_MIO_TREE_SIGNALS {txd#rxd#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#n_ss_out[2]#n_ss_out[1]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]} \
+   CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {4} \
+   CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} \
+   CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
+   CONFIG.PSU__ACT_DDR_FREQ_MHZ {533.333313} \
+   CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
+   CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1200.000000} \
+   CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
+   CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
+   CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
+   CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
+   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0} \
+   CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
+   CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
+   CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {266.666656} \
+   CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {4} \
+   CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {533} \
+   CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
+   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
+   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
+   CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
+   CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
+   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0} \
+   CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
+   CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
+   CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.576040} \
+   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {16} \
+   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
+   CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {1} \
+   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.214443} \
+   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
+   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {297.029572} \
+   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {4} \
+   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
+   CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {1} \
+   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
+   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
+   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {500.000000} \
+   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
+   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
+   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
+   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.333313} \
+   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
+   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
+   CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
+   CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {71} \
+   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.2871} \
+   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {300} \
+   CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
+   CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {1} \
+   CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {500.000000} \
+   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {51.724136} \
+   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {29} \
+   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {500.000000} \
+   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {500} \
+   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {4} \
+   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {400} \
+   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
+   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1500.000000} \
+   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
+   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
+   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
+   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
+   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
+   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {0} \
+   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {45} \
+   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0} \
+   CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
+   CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
+   CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
+   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {500.000000} \
+   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.500000} \
+   CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
+   CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {24.999975} \
+   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {4} \
+   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
+   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
+   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {299.999700} \
+   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {5} \
+   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
+   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
+   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {374.999625} \
+   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
+   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
+   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
+   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
+   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
+   CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {70} \
+   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.779} \
+   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {25} \
+   CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
+   CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {1} \
+   CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {3} \
+   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {187.500000} \
+   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {8} \
+   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.500000} \
+   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
+   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {187.500000} \
+   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {8} \
+   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {187.500000} \
+   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {8} \
+   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
+   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
+   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
+   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
+   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
+   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
+   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20.000000} \
+   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {5} \
+   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {15} \
+   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
+   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
+   CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
+   CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
+   CONFIG.PSU__DDRC__ADDR_MIRROR {1} \
+   CONFIG.PSU__DDRC__AL {0} \
+   CONFIG.PSU__DDRC__BANK_ADDR_COUNT {3} \
+   CONFIG.PSU__DDRC__BG_ADDR_COUNT {NA} \
+   CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
+   CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} \
+   CONFIG.PSU__DDRC__CL {NA} \
+   CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
+   CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
+   CONFIG.PSU__DDRC__COMPONENTS {Components} \
+   CONFIG.PSU__DDRC__CWL {NA} \
+   CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
+   CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
+   CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {NA} \
+   CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {NA} \
+   CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {NA} \
+   CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {NA} \
+   CONFIG.PSU__DDRC__DDR4_T_REF_MODE {NA} \
+   CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {NA} \
+   CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
+   CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits} \
+   CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
+   CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
+   CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
+   CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
+   CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
+   CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
+   CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
+   CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
+   CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
+   CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
+   CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
+   CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
+   CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
+   CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
+   CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
+   CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
+   CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
+   CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
+   CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
+   CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
+   CONFIG.PSU__DDRC__DRAM_WIDTH {32 Bits} \
+   CONFIG.PSU__DDRC__ECC {Disabled} \
+   CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
+   CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {1} \
+   CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
+   CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
+   CONFIG.PSU__DDRC__FGRM {NA} \
+   CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
+   CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {High (95 Max)} \
+   CONFIG.PSU__DDRC__LP_ASR {NA} \
+   CONFIG.PSU__DDRC__MEMORY_TYPE {LPDDR 4} \
+   CONFIG.PSU__DDRC__PARITY_ENABLE {NA} \
+   CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
+   CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
+   CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
+   CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
+   CONFIG.PSU__DDRC__SB_TARGET {NA} \
+   CONFIG.PSU__DDRC__SELF_REF_ABORT {NA} \
+   CONFIG.PSU__DDRC__SPEED_BIN {LPDDR4_1066} \
+   CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
+   CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
+   CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
+   CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
+   CONFIG.PSU__DDRC__T_FAW {40.0} \
+   CONFIG.PSU__DDRC__T_RAS_MIN {42} \
+   CONFIG.PSU__DDRC__T_RC {63} \
+   CONFIG.PSU__DDRC__T_RCD {10} \
+   CONFIG.PSU__DDRC__T_RP {12} \
+   CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
+   CONFIG.PSU__DDRC__VREF {0} \
+   CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {0} \
+   CONFIG.PSU__DDR_QOS_ENABLE {1} \
+   CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS {7} \
+   CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS {15} \
+   CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP0_RDQOS {7} \
+   CONFIG.PSU__DDR_QOS_HP0_WRQOS {15} \
+   CONFIG.PSU__DDR_QOS_HP1_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP1_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP2_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP2_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP3_RDQOS {3} \
+   CONFIG.PSU__DDR_QOS_HP3_WRQOS {3} \
+   CONFIG.PSU__DDR_QOS_PORT0_TYPE {Low Latency} \
+   CONFIG.PSU__DDR_QOS_PORT1_VN1_TYPE {Low Latency} \
+   CONFIG.PSU__DDR_QOS_PORT1_VN2_TYPE {Best Effort} \
+   CONFIG.PSU__DDR_QOS_PORT2_VN1_TYPE {Low Latency} \
+   CONFIG.PSU__DDR_QOS_PORT2_VN2_TYPE {Best Effort} \
+   CONFIG.PSU__DDR_QOS_PORT3_TYPE {Video Traffic} \
+   CONFIG.PSU__DDR_QOS_PORT4_TYPE {Best Effort} \
+   CONFIG.PSU__DDR_QOS_PORT5_TYPE {Best Effort} \
+   CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {0} \
+   CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {16} \
+   CONFIG.PSU__DDR_QOS_WR_THRSHLD {16} \
+   CONFIG.PSU__DDR__INTERFACE__FREQMHZ {266.500} \
+   CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
+   CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
+   CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
+   CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
+   CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__DLL__ISUSED {1} \
+   CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
+   CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
+   CONFIG.PSU__DP__REF_CLK_FREQ {27} \
+   CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
+   CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
+   CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {0} \
+   CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__ENET3__PTP__ENABLE {0} \
+   CONFIG.PSU__ENET3__TSU__ENABLE {0} \
+   CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100.000000} \
+   CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
+   CONFIG.PSU__FPGA_PL0_ENABLE {1} \
+   CONFIG.PSU__FPGA_PL1_ENABLE {0} \
+   CONFIG.PSU__FPGA_PL2_ENABLE {0} \
+   CONFIG.PSU__FPGA_PL3_ENABLE {0} \
+   CONFIG.PSU__GEM3_COHERENCY {0} \
+   CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
+   CONFIG.PSU__GEM__TSU__ENABLE {0} \
+   CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
+   CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
+   CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
+   CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__GPIO_EMIO_WIDTH {30} \
+   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {<Select>} \
+   CONFIG.PSU__GT__LINK_SPEED {HBR} \
+   CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
+   CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
+   CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} \
+   CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 4 .. 5} \
+   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
+   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
+   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
+   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
+   CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100.000000} \
+   CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
+   CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
+   CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
+   CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
+   CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
+   CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
+   CONFIG.PSU__OVERRIDE__BASIC_CLOCK {1} \
+   CONFIG.PSU__PL_CLK0_BUF {TRUE} \
+   CONFIG.PSU__PL_CLK1_BUF {FALSE} \
+   CONFIG.PSU__PL_CLK2_BUF {FALSE} \
+   CONFIG.PSU__PL_CLK3_BUF {FALSE} \
+   CONFIG.PSU__PMU_COHERENCY {0} \
+   CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
+   CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
+   CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
+   CONFIG.PSU__PMU__GPI0__ENABLE {1} \
+   CONFIG.PSU__PMU__GPI0__IO {MIO 26} \
+   CONFIG.PSU__PMU__GPI1__ENABLE {0} \
+   CONFIG.PSU__PMU__GPI2__ENABLE {0} \
+   CONFIG.PSU__PMU__GPI3__ENABLE {0} \
+   CONFIG.PSU__PMU__GPI4__ENABLE {0} \
+   CONFIG.PSU__PMU__GPI5__ENABLE {0} \
+   CONFIG.PSU__PMU__GPO0__ENABLE {1} \
+   CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
+   CONFIG.PSU__PMU__GPO1__ENABLE {1} \
+   CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
+   CONFIG.PSU__PMU__GPO2__ENABLE {1} \
+   CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
+   CONFIG.PSU__PMU__GPO2__POLARITY {high} \
+   CONFIG.PSU__PMU__GPO3__ENABLE {0} \
+   CONFIG.PSU__PMU__GPO4__ENABLE {0} \
+   CONFIG.PSU__PMU__GPO5__ENABLE {0} \
+   CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
+   CONFIG.PSU__PRESET_APPLIED {1} \
+   CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
+   CONFIG.PSU__PROTECTION__SLAVES { \
+     LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1 \
+   } \
+   CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333333} \
+   CONFIG.PSU__QSPI_COHERENCY {0} \
+   CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
+   CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
+   CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__SATA__LANE0__ENABLE {0} \
+   CONFIG.PSU__SATA__LANE1__ENABLE {0} \
+   CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
+   CONFIG.PSU__SD0_COHERENCY {0} \
+   CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
+   CONFIG.PSU__SD0__DATA_TRANSFER_MODE {4Bit} \
+   CONFIG.PSU__SD0__GRP_CD__ENABLE {1} \
+   CONFIG.PSU__SD0__GRP_CD__IO {MIO 24} \
+   CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
+   CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
+   CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 16 21 22} \
+   CONFIG.PSU__SD0__RESET__ENABLE {0} \
+   CONFIG.PSU__SD0__SLOT_TYPE {SD 2.0} \
+   CONFIG.PSU__SD1_COHERENCY {0} \
+   CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
+   CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \
+   CONFIG.PSU__SD1__GRP_CD__ENABLE {0} \
+   CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
+   CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
+   CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \
+   CONFIG.PSU__SD1__RESET__ENABLE {0} \
+   CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \
+   CONFIG.PSU__SPI0__GRP_SS0__ENABLE {1} \
+   CONFIG.PSU__SPI0__GRP_SS0__IO {MIO 41} \
+   CONFIG.PSU__SPI0__GRP_SS1__ENABLE {1} \
+   CONFIG.PSU__SPI0__GRP_SS1__IO {MIO 40} \
+   CONFIG.PSU__SPI0__GRP_SS2__ENABLE {1} \
+   CONFIG.PSU__SPI0__GRP_SS2__IO {MIO 39} \
+   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SPI0__PERIPHERAL__IO {MIO 38 .. 43} \
+   CONFIG.PSU__SPI1__GRP_SS0__ENABLE {1} \
+   CONFIG.PSU__SPI1__GRP_SS0__IO {MIO 9} \
+   CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
+   CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
+   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SPI1__PERIPHERAL__IO {MIO 6 .. 11} \
+   CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
+   CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
+   CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
+   CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
+   CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
+   CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
+   CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
+   CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
+   CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
+   CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
+   CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
+   CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
+   CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
+   CONFIG.PSU__UART0__BAUD_RATE {115200} \
+   CONFIG.PSU__UART0__MODEM__ENABLE {0} \
+   CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 2 .. 3} \
+   CONFIG.PSU__UART1__BAUD_RATE {115200} \
+   CONFIG.PSU__UART1__MODEM__ENABLE {0} \
+   CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 0 .. 1} \
+   CONFIG.PSU__USB0_COHERENCY {0} \
+   CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
+   CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
+   CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk0} \
+   CONFIG.PSU__USB0__RESET__ENABLE {0} \
+   CONFIG.PSU__USB1_COHERENCY {0} \
+   CONFIG.PSU__USB1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__USB1__PERIPHERAL__IO {MIO 64 .. 75} \
+   CONFIG.PSU__USB1__REF_CLK_FREQ {26} \
+   CONFIG.PSU__USB1__REF_CLK_SEL {Ref Clk0} \
+   CONFIG.PSU__USB1__RESET__ENABLE {0} \
+   CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
+   CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
+   CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
+   CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
+   CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
+   CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {1} \
+   CONFIG.PSU__USB3_1__PERIPHERAL__IO {GT Lane3} \
+   CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
+   CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
+   CONFIG.PSU__USE__IRQ0 {1} \
+   CONFIG.PSU__USE__M_AXI_GP0 {1} \
+   CONFIG.PSU__USE__M_AXI_GP1 {0} \
+   CONFIG.PSU__USE__M_AXI_GP2 {0} \
+   CONFIG.SUBPRESET1 {Custom} \
+ ] $zynq_ultra_ps_e_0
+
+  # Create interface connections
+  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
+  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_smc/M00_AXI]
+  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
+
+  # Create port connections
+  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
+  connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
+  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_bram_ctrl_0_bram/clkb] [get_bd_pins axi_smc/aclk] [get_bd_pins rst_ps8_0_100M/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
+  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_100M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
+
+  # Create address segments
+  assign_bd_address -offset 0xA0000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
+
+
+  # Restore current instance
+  current_bd_instance $oldCurInst
+
+  # Create PFM attributes
+  set_property PFM_NAME {sdu.dk/diii:diii:u96v2_sbc_mp4d:1.0} [get_files [current_bd_design].bd]
+  set_property PFM.AXI_PORT {  M_AXI_HPM1_FPD {memport "M_AXI_GP"}  S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory "zynq_ultra_ps_e_0 HPC0_DDR_LOW"}  S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory "zynq_ultra_ps_e_0 HPC1_DDR_LOW"}  S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory "zynq_ultra_ps_e_0 HP0_DDR_LOW"}  S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory "zynq_ultra_ps_e_0 HP1_DDR_LOW"}  S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "HP2" memory "zynq_ultra_ps_e_0 HP2_DDR_LOW"}  S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "HP3" memory "zynq_ultra_ps_e_0 HP3_DDR_LOW"}  } [get_bd_cells /zynq_ultra_ps_e_0]
+  set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "/rst_ps8_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /zynq_ultra_ps_e_0]
+
+
+  save_bd_design
+}
+# End of create_root_design()
+
+
+##################################################################
+# MAIN FLOW
+##################################################################
+
+create_root_design ""
+
+
+common::send_gid_msg -ssname BD::TCL -id 2053 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
+
diff --git a/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.tcl b/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.tcl
new file mode 100644
index 0000000..379cfec
--- /dev/null
+++ b/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.tcl
@@ -0,0 +1,110 @@
+# ----------------------------------------------------------------------------
+#
+#        ** **        **          **  ****      **  **********  ********** 
+#       **   **        **        **   ** **     **  **              **
+#      **     **        **      **    **  **    **  **              **
+#     **       **        **    **     **   **   **  *********       **
+#    **         **        **  **      **    **  **  **              **
+#   **           **        ****       **     ** **  **              **
+#  **  .........  **        **        **      ****  **********      **
+#     ...........
+#                                     Reach Further
+#
+# ----------------------------------------------------------------------------
+#
+#  This design is the property of Avnet.  Publication of this
+#  design is not authorized without written consent from Avnet.
+#
+#  Please direct any questions to the Ultra96 community support forum:
+#     http://avnet.me/Ultra96_Forum
+#
+#  Product information is available at:
+#     http://avnet.me/ultra96-v2
+#
+#  Disclaimer:
+#     Avnet, Inc. makes no warranty for the use of this code or design.
+#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
+#     any errors, which may appear in this code, nor does it make a commitment
+#     to update the information contained herein. Avnet, Inc specifically
+#     disclaims any implied warranties of fitness for a particular purpose.
+#                      Copyright(c) 2021 Avnet, Inc.
+#                              All rights reserved.
+#
+# ----------------------------------------------------------------------------
+#
+#  Create Date:         Apr 04, 2019
+#  Design Name:         Ultra96v2 Base HW Platform
+#  Module Name:         u96v2_sbc_base.tcl
+#  Project Name:        Ultra96v2 Base HW
+#  Target Devices:      Xilinx Zynq UltraScale+ 3EG
+#  Hardware Boards:     Ultra96v2 Board
+#
+# ----------------------------------------------------------------------------
+
+proc diii_create_project {project projects_folder scriptdir} {
+
+   create_project $project $projects_folder -part xczu3eg-sbva484-1-i -force
+}
+
+proc diii_import_constraints {boards_folder board project} {
+
+   import_files -fileset constrs_1 -norecurse ${boards_folder}/${board}/${project}/${board}_${project}.xdc
+}
+
+namespace eval _tcl {
+proc get_script_folder {} {
+   set script_path [file normalize [info script]]
+   set script_folder [file dirname $script_path]
+   return $script_folder
+}
+}
+
+proc build_mp4d_bd { } {
+	set script_path [ file dirname [ file normalize [ info script ] ] ]
+	source $script_path/../../boards/u96v2_sbc/mp4d/bd.tcl
+
+}
+
+proc diii_add_vitis_directives {project projects_folder scriptdir} {
+   set design_name ${project}
+   
+   set_property PFM_NAME "sdu.dk/diii:diii:${project}:1.0" [get_files ${projects_folder}/${project}.srcs/sources_1/bd/${project}/${project}.bd]
+
+   ## required for Vitis 2020.1
+   ## reference : https://github.com/Xilinx/Vitis-In-Depth-Tutorial/blob/master/Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/step1.md
+   ## define interrupt ports
+   #set_property PFM.IRQ {intr {id 0 range 32}} [get_bd_cells /axi_intc_0]
+  
+   # Set platform project properties
+   set_property platform.description                   "MPSoC4Drones Ultra96-V2 platform" [current_project]
+   set_property platform.uses_pr                       false         [current_project]
+
+   set_property platform.design_intent.server_managed  "false" [current_project]
+   set_property platform.design_intent.external_host   "false" [current_project]
+   set_property platform.design_intent.embedded        "true" [current_project]
+   set_property platform.design_intent.datacenter      "false" [current_proj]
+
+   ## specific to Vitis 2019.2, no longer applicable for Vitis 2020.1
+   ##set_property platform.post_sys_link_tcl_hook        ${projects_folder}/../../../boards/ultra96v2/ultra96v2_oob_dynamic_postlink.tcl [current_project]
+
+   set_property platform.vendor                        "sdu.dk/diii" [current_project]
+   set_property platform.board_id                      ${project} [current_project]
+   set_property platform.name                          ${design_name} [current_project]
+   set_property platform.version                       "1.0" [current_project]
+   set_property platform.platform_state                "pre_synth" [current_project]
+   set_property platform.ip_cache_dir                  [get_property ip_output_repo [current_project]] [current_project]
+
+   # recommnded to use "sd_card" for Vitis 2020.1
+   # reference : https://github.com/Xilinx/Vitis_Embedded_Platform_Source/blob/2020.1/Xilinx_Official_Platforms/zcu104_base/vivado/xilinx_zcu104_base_202010_1_xsa.tcl
+   #set_property platform.default_output_type           "xclbin" [current_project]
+   set_property platform.default_output_type           "sd_card" [current_project]
+
+   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
+   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
+   set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
+
+
+
+
+}
+
diff --git a/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.xdc b/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.xdc
new file mode 100644
index 0000000..48f6a7d
--- /dev/null
+++ b/boards/u96v2_sbc/mp4d/u96v2_sbc_mp4d.xdc
@@ -0,0 +1,289 @@
+# Modified version of constraints file distributed from Avnet
+# Original at: https://www.avnet.com/wps/wcm/connect/onesite/a5480733-95f0-4456-9a6d-be114ce54ed7/Ultra96_V2_constraints_190430.zip?MOD=AJPERES&CACHEID=ROOTWORKSPACE.Z18_NA5A1I41L0ICD0ABNDMDDG0000-a5480733-95f0-4456-9a6d-be114ce54ed7-nKO-ARt
+
+# ----------------------------------------------------------------------------
+# Bluetooth
+# ---------------------------------------------------------------------------- 
+#set_property -dict { PACKAGE_PIN B5		IOSTANDARD LVCMOS18   [get_ports {BT_HCI_CTS	}];  # "B5.BT_HCI_CTS"
+#set_property -dict { PACKAGE_PIN B7 	IOSTANDARD LVCMOS18   [get_ports {BT_HCI_RTS	}];  # "B7.BT_HCI_RTS"
+#set_property -dict { PACKAGE_PIN A9 	IOSTANDARD LVCMOS18   [get_ports {RADIO_LED0   	}];  # "A9.RADIO_LED0"
+#set_property -dict { PACKAGE_PIN B9 	IOSTANDARD LVCMOS18   [get_ports {RADIO_LED1   	}];  # "B9.RADIO_LED1"
+
+# ----------------------------------------------------------------------------
+# High-speed expansion connector
+# ---------------------------------------------------------------------------- 
+# Bank 65
+#set_property -dict { PACKAGE_PIN P1	IOSTANDARD LVCMOS12   [get_ports {CSI0_C_N      }];  # "P1.CSI0_C_N"
+#set_property -dict { PACKAGE_PIN N2	IOSTANDARD LVCMOS12   [get_ports {CSI0_C_P     	}];  # "N2.CSI0_C_P"
+#set_property -dict { PACKAGE_PIN N4	IOSTANDARD LVCMOS12   [get_ports {CSI0_D0_N    	}];  # "N4.CSI0_D0_N"
+#set_property -dict { PACKAGE_PIN N5	IOSTANDARD LVCMOS12   [get_ports {CSI0_D0_P    	}];  # "N5.CSI0_D0_P"
+#set_property -dict { PACKAGE_PIN M1	IOSTANDARD LVCMOS12   [get_ports {CSI0_D1_N    	}];  # "M1.CSI0_D1_N"
+#set_property -dict { PACKAGE_PIN M2	IOSTANDARD LVCMOS12   [get_ports {CSI0_D1_P    	}];  # "M2.CSI0_D1_P"
+#set_property -dict { PACKAGE_PIN M4	IOSTANDARD LVCMOS12   [get_ports {CSI0_D2_N    	}];  # "M4.CSI0_D2_N"
+#set_property -dict { PACKAGE_PIN M5	IOSTANDARD LVCMOS12   [get_ports {CSI0_D2_P    	}];  # "M5.CSI0_D2_P"
+#set_property -dict { PACKAGE_PIN L1	IOSTANDARD LVCMOS12   [get_ports {CSI0_D3_N    	}];  # "L1.CSI0_D3_N"
+#set_property -dict { PACKAGE_PIN L2	IOSTANDARD LVCMOS12   [get_ports {CSI0_D3_P    	}];  # "L2.CSI0_D3_P"
+#set_property -dict { PACKAGE_PIN T2	IOSTANDARD LVCMOS12   [get_ports {CSI1_C_N     	}];  # "T2.CSI1_C_N"
+#set_property -dict { PACKAGE_PIN T3	IOSTANDARD LVCMOS12   [get_ports {CSI1_C_P     	}];  # "T3.CSI1_C_P"
+#set_property -dict { PACKAGE_PIN R3	IOSTANDARD LVCMOS12   [get_ports {CSI1_D0_N    	}];  # "R3.CSI1_D0_N"
+#set_property -dict { PACKAGE_PIN P3	IOSTANDARD LVCMOS12   [get_ports {CSI1_D0_P    	}];  # "P3.CSI1_D0_P"
+#set_property -dict { PACKAGE_PIN U1	IOSTANDARD LVCMOS12   [get_ports {CSI1_D1_N    	}];  # "U1.CSI1_D1_N"
+#set_property -dict { PACKAGE_PIN U2	IOSTANDARD LVCMOS12   [get_ports {CSI1_D1_P    	}];  # "U2.CSI1_D1_P"
+#set_property -dict { PACKAGE_PIN H5	IOSTANDARD LVCMOS12   [get_ports {DSI_CLK_N    	}];  # "H5.DSI_CLK_N"
+#set_property -dict { PACKAGE_PIN J5	IOSTANDARD LVCMOS12   [get_ports {DSI_CLK_P    	}];  # "J5.DSI_CLK_P"
+#set_property -dict { PACKAGE_PIN F1	IOSTANDARD LVCMOS12   [get_ports {DSI_D0_N     	}];  # "F1.DSI_D0_N"
+#set_property -dict { PACKAGE_PIN G1	IOSTANDARD LVCMOS12   [get_ports {DSI_D0_P     	}];  # "G1.DSI_D0_P"
+#set_property -dict { PACKAGE_PIN E3	IOSTANDARD LVCMOS12   [get_ports {DSI_D1_N     	}];  # "E3.DSI_D1_N"
+#set_property -dict { PACKAGE_PIN E4	IOSTANDARD LVCMOS12   [get_ports {DSI_D1_P     	}];  # "E4.DSI_D1_P"
+#set_property -dict { PACKAGE_PIN D1	IOSTANDARD LVCMOS12   [get_ports {DSI_D2_N     	}];  # "D1.DSI_D2_N"
+#set_property -dict { PACKAGE_PIN E1	IOSTANDARD LVCMOS12   [get_ports {DSI_D2_P     	}];  # "E1.DSI_D2_P"
+#set_property -dict { PACKAGE_PIN C3	IOSTANDARD LVCMOS12   [get_ports {DSI_D3_N     	}];  # "C3.DSI_D3_N"
+#set_property -dict { PACKAGE_PIN D3	IOSTANDARD LVCMOS12   [get_ports {DSI_D3_P     	}];  # "D3.DSI_D3_P"
+#set_property -dict { PACKAGE_PIN C2	IOSTANDARD LVCMOS12   [get_ports {HSIC_DATA    	}];  # "C2.HSIC_DATA"
+
+# Bank 66
+#set_property -dict { PACKAGE_PIN A2 	IOSTANDARD LVCMOS12   [get_ports {HSIC_STR		}];  # "A2.HSIC_STR"
+# Bank 26
+#set_property -dict { PACKAGE_PIN E8	IOSTANDARD LVCMOS12   [get_ports {CSI0_MCLK     }];  # "E8.CSI0_MCLK"
+#set_property -dict { PACKAGE_PIN D8   	IOSTANDARD LVCMOS12   [get_ports {CSI1_MCLK     }];  # "D8.CSI1_MCLK"
+
+# ----------------------------------------------------------------------------
+# Low-speed expansion connector
+# ---------------------------------------------------------------------------- 
+# Bank 65
+#set_property -dict { PACKAGE_PIN D7	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_0    }];  # "D7.HD_GPIO_0"
+#set_property -dict { PACKAGE_PIN F8	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_1    }];  # "F8.HD_GPIO_1"
+#set_property -dict { PACKAGE_PIN F7	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_2    }];  # "F7.HD_GPIO_2"
+#set_property -dict { PACKAGE_PIN G7	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_3    }];  # "G7.HD_GPIO_3"
+#set_property -dict { PACKAGE_PIN F6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_4    }];  # "F6.HD_GPIO_4"
+#set_property -dict { PACKAGE_PIN G5	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_5    }];  # "G5.HD_GPIO_5"
+#set_property -dict { PACKAGE_PIN A6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_6    }];  # "A6.HD_GPIO_6"
+#set_property -dict { PACKAGE_PIN A7	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_7    }];  # "A7.HD_GPIO_7"
+#set_property -dict { PACKAGE_PIN G6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_8    }];  # "G6.HD_GPIO_8"
+#set_property -dict { PACKAGE_PIN E6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_9    }];  # "E6.HD_GPIO_9"
+#set_property -dict { PACKAGE_PIN E5	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_10   }];  # "E5.HD_GPIO_10"
+#set_property -dict { PACKAGE_PIN D6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_11   }];  # "D6.HD_GPIO_11"
+#set_property -dict { PACKAGE_PIN D5	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_12   }];  # "D5.HD_GPIO_12"
+#set_property -dict { PACKAGE_PIN C7	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_13   }];  # "C7.HD_GPIO_13"
+#set_property -dict { PACKAGE_PIN B6	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_14   }];  # "B6.HD_GPIO_14"
+#set_property -dict { PACKAGE_PIN C5	IOSTANDARD LVCMOS18 }  [get_ports {HD_GPIO_15   }];  # "C5.HD_GPIO_15"
+
+# ----------------------------------------------------------------------------
+# PS MIO - 
+# For reference only - these are assigned in the FSBL
+# Pin Location and IOSTANDARD constraints are not necessary
+# ---------------------------------------------------------------------------- 
+
+# J1 UART
+#set_property PACKAGE_PIN U4   [get_ports {MIO0_UART1_TX          }];  # "U4.MIO0_UART1_TX"
+#set_property PACKAGE_PIN W1   [get_ports {MIO1_UART1_RX          }];  # "W1.MIO1_UART1_RX"
+
+#Bluetooth
+#set_property PACKAGE_PIN V2   [get_ports {MIO2_UART0_RX_BT_HCI_TX}];  # "V2.MIO2_UART0_RX_BT_HCI_TX"
+#set_property PACKAGE_PIN U5   [get_ports {MIO3_UART0_TX_BT_HCI_RX}];  # "U5.MIO3_UART0_TX_BT_HCI_RX"
+
+
+#I2C Mux
+#set_property PACKAGE_PIN U6   [get_ports {MIO4_I2C1_SCL          }];  # "U6.MIO4_I2C1_SCL"
+#set_property PACKAGE_PIN AA1  [get_ports {MIO5_I2C1_SDA          }];  # "AA1.MIO5_I2C1_SDA"
+#set_property PACKAGE_PIN AB2  [get_ports {MIO12_I2C_MUX_RESET_N  }];  # "AB2.MIO12_I2C_MUX_RESET_N"
+
+# High-speed expansion connector
+#set_property PACKAGE_PIN Y1   [get_ports {MIO6_SPI1_SCLK         }];  # "Y1.MIO6_SPI1_SCLK"
+#set_property PACKAGE_PIN V5   [get_ports {MIO9_SPI1_CS           }];  # "V5.MIO9_SPI1_CS"
+#set_property PACKAGE_PIN AA2  [get_ports {MIO10_SPI1_MISO        }];  # "AA2.MIO10_SPI1_MISO"
+#set_property PACKAGE_PIN W2   [get_ports {MIO11_SPI1_MOSI        }];  # "W2.MIO11_SPI1_MOSI"
+
+# microSD Card
+#set_property PACKAGE_PIN W3   [get_ports {MIO13_SD0_DAT0         }];  # "W3.MIO13_SD0_DAT0"
+#set_property PACKAGE_PIN W5   [get_ports {MIO14_SD0_DAT1         }];  # "W5.MIO14_SD0_DAT1"
+#set_property PACKAGE_PIN Y4   [get_ports {MIO15_SD0_DAT2         }];  # "Y4.MIO15_SD0_DAT2"
+#set_property PACKAGE_PIN Y3   [get_ports {MIO16_SD0_DAT3         }];  # "Y3.MIO16_SD0_DAT3"
+#set_property PACKAGE_PIN W6   [get_ports {MIO21_SD0_CMD          }];  # "W6.MIO21_SD0_CMD"
+#set_property PACKAGE_PIN AA6  [get_ports {MIO22_SD0_CLK          }];  # "AA6.MIO22_SD0_CLK"
+#set_property PACKAGE_PIN AB6  [get_ports {MIO24_SD0_DETECT       }];  # "AB6.MIO24_SD0_DETECT"
+
+# User LEDs
+#set_property PACKAGE_PIN AA3  [get_ports {MIO17_PS_LED3          }];  # "AA3.MIO17_PS_LED3"
+#set_property PACKAGE_PIN Y5   [get_ports {MIO18_PS_LED2          }];  # "Y5.MIO18_PS_LED2"
+#set_property PACKAGE_PIN AA4  [get_ports {MIO19_PS_LED1          }];  # "AA4.MIO19_PS_LED1"
+#set_property PACKAGE_PIN AB4  [get_ports {MIO20_PS_LED0          }];  # "AB4.MIO20_PS_LED0"
+
+# User Push Button
+#set_property PACKAGE_PIN AB5  [get_ports {MIO23_GPIO_PB          }];  # "AB5.MIO23_GPIO_PB"
+
+# USB
+#set_property PACKAGE_PIN Y6   [get_ports {MIO25_VBUS_DET         }];  # "Y6.MIO25_VBUS_DET"
+#set_property PACKAGE_PIN G14  [get_ports {MIO52_USB0_CLK         }];  # "G14.MIO52_USB0_CLK"
+#set_property PACKAGE_PIN F14  [get_ports {MIO53_USB0_DIR         }];  # "F14.MIO53_USB0_DIR"
+#set_property PACKAGE_PIN G15  [get_ports {MIO54_USB0_DATA2       }];  # "G15.MIO54_USB0_DATA2"
+#set_property PACKAGE_PIN C14  [get_ports {MIO55_USB0_NXT         }];  # "C14.MIO55_USB0_NXT"
+#set_property PACKAGE_PIN E14  [get_ports {MIO56_USB0_DATA0       }];  # "E14.MIO56_USB0_DATA0"
+#set_property PACKAGE_PIN B14  [get_ports {MIO57_USB0_DATA1       }];  # "B14.MIO57_USB0_DATA1"
+#set_property PACKAGE_PIN A14  [get_ports {MIO58_USB0_STP         }];  # "A14.MIO58_USB0_STP"
+#set_property PACKAGE_PIN E15  [get_ports {MIO59_USB0_DATA3       }];  # "E15.MIO59_USB0_DATA3"
+#set_property PACKAGE_PIN D15  [get_ports {MIO60_USB0_DATA4       }];  # "D15.MIO60_USB0_DATA4"
+#set_property PACKAGE_PIN G16  [get_ports {MIO61_USB0_DATA5       }];  # "G16.MIO61_USB0_DATA5"
+#set_property PACKAGE_PIN C15  [get_ports {MIO62_USB0_DATA6       }];  # "C15.MIO62_USB0_DATA6"
+#set_property PACKAGE_PIN F16  [get_ports {MIO63_USB0_DATA7       }];  # "F16.MIO63_USB0_DATA7"
+#set_property PACKAGE_PIN E16  [get_ports {MIO64_USB1_CLK         }];  # "E16.MIO64_USB1_CLK"
+#set_property PACKAGE_PIN B15  [get_ports {MIO65_USB1_DIR         }];  # "B15.MIO65_USB1_DIR"
+#set_property PACKAGE_PIN D16  [get_ports {MIO66_USB1_DATA2       }];  # "D16.MIO66_USB1_DATA2"
+#set_property PACKAGE_PIN G17  [get_ports {MIO67_USB1_NXT         }];  # "G17.MIO67_USB1_NXT"
+#set_property PACKAGE_PIN B16  [get_ports {MIO68_USB1_DATA0       }];  # "B16.MIO68_USB1_DATA0"
+#set_property PACKAGE_PIN A16  [get_ports {MIO69_USB1_DATA1       }];  # "A16.MIO69_USB1_DATA1"
+#set_property PACKAGE_PIN A17  [get_ports {MIO70_USB1_STP         }];  # "A17.MIO70_USB1_STP"
+#set_property PACKAGE_PIN F17  [get_ports {MIO71_USB1_DATA3       }];  # "F17.MIO71_USB1_DATA3"
+#set_property PACKAGE_PIN C17  [get_ports {MIO72_USB1_DATA4       }];  # "C17.MIO72_USB1_DATA4"
+#set_property PACKAGE_PIN D17  [get_ports {MIO73_USB1_DATA5       }];  # "D17.MIO73_USB1_DATA5"
+#set_property PACKAGE_PIN D18  [get_ports {MIO74_USB1_DATA6       }];  # "D18.MIO74_USB1_DATA6"
+#set_property PACKAGE_PIN B17  [get_ports {MIO75_USB1_DATA7       }];  # "B17.MIO75_USB1_DATA7"
+
+# Power control
+#set_property PACKAGE_PIN G9   [get_ports {MIO26_PWR_INT          }];  # "G9.MIO26_PWR_INT"
+#set_property PACKAGE_PIN F13  [get_ports {MIO34_POWER_KILL_N     }];  # "F13.MIO34_POWER_KILL_N"
+#set_property PACKAGE_PIN B18  [get_ports {MIO77_PWR_ALERT_N      }];  # "B18.MIO77_PWR_ALERT_N"
+
+
+# Display Port
+#set_property PACKAGE_PIN G11  [get_ports {MIO27_DP_AUX_OUT       }];  # "G11.MIO27_DP_AUX_OUT"
+#set_property PACKAGE_PIN G12  [get_ports {MIO28_DP_HPD           }];  # "G12.MIO28_DP_HPD"
+#set_property PACKAGE_PIN F9   [get_ports {MIO29_DP_OE            }];  # "F9.MIO29_DP_OE"
+#set_property PACKAGE_PIN G10  [get_ports {MIO30_DP_AUX_IN        }];  # "G10.MIO30_DP_AUX_IN"
+
+#PMBUS
+#set_property PACKAGE_PIN F11  [get_ports {MIO31_MHTN_ALRT        }];  # "F11.MIO31_MHTN_ALRT"
+
+# Low-speed expansion connector
+#set_property PACKAGE_PIN D10  [get_ports {MIO36_PS_GPIO1_0       }];  # "D10.MIO36_PS_GPIO1_0"
+#set_property PACKAGE_PIN E11  [get_ports {MIO37_PS_GPIO1_1       }];  # "E11.MIO37_PS_GPIO1_1"
+#set_property PACKAGE_PIN C10  [get_ports {MIO39_PS_GPIO1_2       }];  # "C10.MIO39_PS_GPIO1_2"
+#set_property PACKAGE_PIN D11  [get_ports {MIO40_PS_GPIO1_3       }];  # "D11.MIO40_PS_GPIO1_3"
+#set_property PACKAGE_PIN B11  [get_ports {MIO44_PS_GPIO1_4       }];  # "B11.MIO44_PS_GPIO1_4"
+#set_property PACKAGE_PIN A11  [get_ports {MIO45_PS_GPIO1_5       }];  # "A11.MIO45_PS_GPIO1_5"
+#set_property PACKAGE_PIN C9   [get_ports {MIO38_SPI0_SCLK        }];  # "C9.MIO38_SPI0_SCLK"
+#set_property PACKAGE_PIN B10  [get_ports {MIO41_SPI0_CS          }];  # "B10.MIO41_SPI0_CS"
+#set_property PACKAGE_PIN D12  [get_ports {MIO42_SPI0_MISO        }];  # "D12.MIO42_SPI0_MISO"
+#set_property PACKAGE_PIN E13  [get_ports {MIO43_SPI0_MOSI        }];  # "E13.MIO43_SPI0_MOSI"
+
+#wi-Fi
+#set_property PACKAGE_PIN V3   [get_ports {MIO8_RADIO_EN          }];  # "V3.MIO8_RADIO_EN"
+#set_property PACKAGE_PIN V4   [get_ports {MIO7_RAD_RST_N         }];  # "V4.MIO7_RAD_RST_N"
+#set_property PACKAGE_PIN C12  [get_ports {MIO46_SD1_D0           }];  # "C12.MIO46_SD1_D0"
+#set_property PACKAGE_PIN B12  [get_ports {MIO47_SD1_D1           }];  # "B12.MIO47_SD1_D1"
+#set_property PACKAGE_PIN A12  [get_ports {MIO48_SD1_D2           }];  # "A12.MIO48_SD1_D2"
+#set_property PACKAGE_PIN D13  [get_ports {MIO49_SD1_D3           }];  # "D13.MIO49_SD1_D3"
+#set_property PACKAGE_PIN A13  [get_ports {MIO50_SD1_CMD          }];  # "A13.MIO50_SD1_CMD"
+#set_property PACKAGE_PIN C13  [get_ports {MIO51_SD1_CLK          }];  # "C13.MIO51_SD1_CLK"
+#set_property PACKAGE_PIN F18  [get_ports {MIO76_WLAN_IRQ         }];  # "F18.MIO76_WLAN_IRQ"
+
+# Test Points
+#set_property PACKAGE_PIN F12  [get_ports {MIO32                  }];  # "F12.MIO32"
+#set_property PACKAGE_PIN E9   [get_ports {MIO33                  }];  # "E9.MIO33"
+#set_property PACKAGE_PIN E10  [get_ports {MIO35                  }];  # "E10.MIO35"
+
+# LPDDR4
+#set_property PACKAGE_PIN AA22 [get_ports {PS_DDR_CAA0            }];  # "AA22.PS_DDR_CAA0"
+#set_property PACKAGE_PIN AB20 [get_ports {PS_DDR_CAA1            }];  # "AB20.PS_DDR_CAA1"
+#set_property PACKAGE_PIN AB17 [get_ports {PS_DDR_CAA2            }];  # "AB17.PS_DDR_CAA2"
+#set_property PACKAGE_PIN AB19 [get_ports {PS_DDR_CAA3            }];  # "AB19.PS_DDR_CAA3"
+#set_property PACKAGE_PIN AB21 [get_ports {PS_DDR_CAA4            }];  # "AB21.PS_DDR_CAA4"
+#set_property PACKAGE_PIN AB16 [get_ports {PS_DDR_CAA5            }];  # "AB16.PS_DDR_CAA5"
+#set_property PACKAGE_PIN Y21  [get_ports {PS_DDR_CAB0            }];  # "Y21.PS_DDR_CAB0"
+#set_property PACKAGE_PIN AA21 [get_ports {PS_DDR_CAB1            }];  # "AA21.PS_DDR_CAB1"
+#set_property PACKAGE_PIN AA18 [get_ports {PS_DDR_CAB2            }];  # "AA18.PS_DDR_CAB2"
+#set_property PACKAGE_PIN AA19 [get_ports {PS_DDR_CAB3            }];  # "AA19.PS_DDR_CAB3"
+#set_property PACKAGE_PIN AA17 [get_ports {PS_DDR_CAB4            }];  # "AA17.PS_DDR_CAB4"
+#set_property PACKAGE_PIN AA16 [get_ports {PS_DDR_CAB5            }];  # "AA16.PS_DDR_CAB5"
+#set_property PACKAGE_PIN W20  [get_ports {PS_DDR_CKA_C           }];  # "W20.PS_DDR_CKA_C"
+#set_property PACKAGE_PIN V20  [get_ports {PS_DDR_CKA_T           }];  # "V20.PS_DDR_CKA_T"
+#set_property PACKAGE_PIN V19  [get_ports {PS_DDR_CKB_C           }];  # "V19.PS_DDR_CKB_C"
+#set_property PACKAGE_PIN V18  [get_ports {PS_DDR_CKB_T           }];  # "V18.PS_DDR_CKB_T"
+#set_property PACKAGE_PIN U22  [get_ports {PS_DDR_CKE0            }];  # "U22.PS_DDR_CKE0"
+#set_property PACKAGE_PIN U21  [get_ports {PS_DDR_CKE1            }];  # "U21.PS_DDR_CKE1"
+#set_property PACKAGE_PIN V22  [get_ports {PS_DDR_CS0_N           }];  # "V22.PS_DDR_CS0_N"
+#set_property PACKAGE_PIN U20  [get_ports {PS_DDR_CS1_N           }];  # "U20.PS_DDR_CS1_N"
+#set_property PACKAGE_PIN AB9  [get_ports {PS_DDR_DMA0            }];  # "AB9.PS_DDR_DMA0"
+#set_property PACKAGE_PIN AB14 [get_ports {PS_DDR_DMA1            }];  # "AB14.PS_DDR_DMA1"
+#set_property PACKAGE_PIN U9   [get_ports {PS_DDR_DMB0            }];  # "U9.PS_DDR_DMB0"
+#set_property PACKAGE_PIN W13  [get_ports {PS_DDR_DMB1            }];  # "W13.PS_DDR_DMB1"
+#set_property PACKAGE_PIN AB11 [get_ports {PS_DDR_DQ0             }];  # "AB11.PS_DDR_DQ0"
+#set_property PACKAGE_PIN Y10  [get_ports {PS_DDR_DQ1             }];  # "Y10.PS_DDR_DQ1"
+#set_property PACKAGE_PIN AA12 [get_ports {PS_DDR_DQ10            }];  # "AA12.PS_DDR_DQ10"
+#set_property PACKAGE_PIN AB12 [get_ports {PS_DDR_DQ11            }];  # "AB12.PS_DDR_DQ11"
+#set_property PACKAGE_PIN Y14  [get_ports {PS_DDR_DQ12            }];  # "Y14.PS_DDR_DQ12"
+#set_property PACKAGE_PIN AA14 [get_ports {PS_DDR_DQ13            }];  # "AA14.PS_DDR_DQ13"
+#set_property PACKAGE_PIN Y15  [get_ports {PS_DDR_DQ14            }];  # "Y15.PS_DDR_DQ14"
+#set_property PACKAGE_PIN AB15 [get_ports {PS_DDR_DQ15            }];  # "AB15.PS_DDR_DQ15"
+#set_property PACKAGE_PIN W8   [get_ports {PS_DDR_DQ16            }];  # "W8.PS_DDR_DQ16"
+#set_property PACKAGE_PIN W7   [get_ports {PS_DDR_DQ17            }];  # "W7.PS_DDR_DQ17"
+#set_property PACKAGE_PIN V7   [get_ports {PS_DDR_DQ18            }];  # "V7.PS_DDR_DQ18"
+#set_property PACKAGE_PIN V10  [get_ports {PS_DDR_DQ19            }];  # "V10.PS_DDR_DQ19"
+#set_property PACKAGE_PIN AB10 [get_ports {PS_DDR_DQ2             }];  # "AB10.PS_DDR_DQ2"
+#set_property PACKAGE_PIN U7   [get_ports {PS_DDR_DQ20            }];  # "U7.PS_DDR_DQ20"
+#set_property PACKAGE_PIN T9   [get_ports {PS_DDR_DQ21            }];  # "T9.PS_DDR_DQ21"
+#set_property PACKAGE_PIN U10  [get_ports {PS_DDR_DQ22            }];  # "U10.PS_DDR_DQ22"
+#set_property PACKAGE_PIN T10  [get_ports {PS_DDR_DQ23            }];  # "T10.PS_DDR_DQ23"
+#set_property PACKAGE_PIN U11  [get_ports {PS_DDR_DQ24            }];  # "U11.PS_DDR_DQ24"
+#set_property PACKAGE_PIN U12  [get_ports {PS_DDR_DQ25            }];  # "U12.PS_DDR_DQ25"
+#set_property PACKAGE_PIN W12  [get_ports {PS_DDR_DQ26            }];  # "W12.PS_DDR_DQ26"
+#set_property PACKAGE_PIN W11  [get_ports {PS_DDR_DQ27            }];  # "W11.PS_DDR_DQ27"
+#set_property PACKAGE_PIN V14  [get_ports {PS_DDR_DQ28            }];  # "V14.PS_DDR_DQ28"
+#set_property PACKAGE_PIN U14  [get_ports {PS_DDR_DQ29            }];  # "U14.PS_DDR_DQ29"
+#set_property PACKAGE_PIN W10  [get_ports {PS_DDR_DQ3             }];  # "W10.PS_DDR_DQ3"
+#set_property PACKAGE_PIN W15  [get_ports {PS_DDR_DQ30            }];  # "W15.PS_DDR_DQ30"
+#set_property PACKAGE_PIN V15  [get_ports {PS_DDR_DQ31            }];  # "V15.PS_DDR_DQ31"
+#set_property PACKAGE_PIN AA8  [get_ports {PS_DDR_DQ4             }];  # "AA8.PS_DDR_DQ4"
+#set_property PACKAGE_PIN Y8   [get_ports {PS_DDR_DQ5             }];  # "Y8.PS_DDR_DQ5"
+#set_property PACKAGE_PIN AB7  [get_ports {PS_DDR_DQ6             }];  # "AB7.PS_DDR_DQ6"
+#set_property PACKAGE_PIN AA7  [get_ports {PS_DDR_DQ7             }];  # "AA7.PS_DDR_DQ7"
+#set_property PACKAGE_PIN AA11 [get_ports {PS_DDR_DQ8             }];  # "AA11.PS_DDR_DQ8"
+#set_property PACKAGE_PIN Y11  [get_ports {PS_DDR_DQ9             }];  # "Y11.PS_DDR_DQ9"
+#set_property PACKAGE_PIN AA9  [get_ports {PS_DDR_DQSA0_C         }];  # "AA9.PS_DDR_DQSA0_C"
+#set_property PACKAGE_PIN Y9   [get_ports {PS_DDR_DQSA0_T         }];  # "Y9.PS_DDR_DQSA0_T"
+#set_property PACKAGE_PIN AA13 [get_ports {PS_DDR_DQSA1_C         }];  # "AA13.PS_DDR_DQSA1_C"
+#set_property PACKAGE_PIN Y13  [get_ports {PS_DDR_DQSA1_T         }];  # "Y13.PS_DDR_DQSA1_T"
+#set_property PACKAGE_PIN V8   [get_ports {PS_DDR_DQSB0_C         }];  # "V8.PS_DDR_DQSB0_C"
+#set_property PACKAGE_PIN V9   [get_ports {PS_DDR_DQSB0_T         }];  # "V9.PS_DDR_DQSB0_T"
+#set_property PACKAGE_PIN V13  [get_ports {PS_DDR_DQSB1_C         }];  # "V13.PS_DDR_DQSB1_C"
+#set_property PACKAGE_PIN V12  [get_ports {PS_DDR_DQSB1_T         }];  # "V12.PS_DDR_DQSB1_T"
+#set_property PACKAGE_PIN T18  [get_ports {PS_DDR_RST_N           }];  # "T18.PS_DDR_RST_N"
+
+# PS status
+#set_property PACKAGE_PIN K16  [get_ports {PS_ERR_OUT             }];  # "K16.PS_ERR_OUT"
+#set_property PACKAGE_PIN K18  [get_ports {PS_ERR_STAT            }];  # "K18.PS_ERR_STAT"
+#set_property PACKAGE_PIN K15  [get_ports {PS_INIT_N              }];  # "K15.PS_INIT_N"
+
+# ----------------------------------------------------------------------------
+# USB Transceiver -- 26 MHz clock
+# ---------------------------------------------------------------------------- 
+# Bank 505
+#set_property PACKAGE_PIN L20  [get_ports {U26M_N                 }];  # "L20.U26M_N"
+#set_property PACKAGE_PIN L19  [get_ports {U26M_P                 }];  # "L19.U26M_P"
+#set_property PACKAGE_PIN D22  [get_ports {GTR_LANE2_RX_N         }];  # "D22.GTR_LANE2_RX_N"
+#set_property PACKAGE_PIN D21  [get_ports {GTR_LANE2_RX_P         }];  # "D21.GTR_LANE2_RX_P"
+#set_property PACKAGE_PIN C20  [get_ports {GTR_LANE2_TX_N         }];  # "C20.GTR_LANE2_TX_N"
+#set_property PACKAGE_PIN C19  [get_ports {GTR_LANE2_TX_P         }];  # "C19.GTR_LANE2_TX_P"
+#set_property PACKAGE_PIN B22  [get_ports {GTR_LANE3_RX_N         }];  # "B22.GTR_LANE3_RX_N"
+#set_property PACKAGE_PIN B21  [get_ports {GTR_LANE3_RX_P         }];  # "B21.GTR_LANE3_RX_P"
+#set_property PACKAGE_PIN A20  [get_ports {GTR_LANE3_TX_N         }];  # "A20.GTR_LANE3_TX_N"
+#set_property PACKAGE_PIN A19  [get_ports {GTR_LANE3_TX_P         }];  # "A19.GTR_LANE3_TX_P"
+
+# ----------------------------------------------------------------------------
+# Display Port -- 27 MHz clock
+# ---------------------------------------------------------------------------- 
+# Bank 505
+#set_property PACKAGE_PIN J20  [get_ports {U27M_N                 }];  # "J20.U27M_N"
+#set_property PACKAGE_PIN J19  [get_ports {U27M_P                 }];  # "J19.U27M_P"
+#set_property PACKAGE_PIN K22  [get_ports {GTR_LANE0_TX_N         }];  # "K22.GTR_LANE0_TX_N"
+#set_property PACKAGE_PIN K21  [get_ports {GTR_LANE0_TX_P         }];  # "K21.GTR_LANE0_TX_P"
+#set_property PACKAGE_PIN F22  [get_ports {GTR_LANE1_TX_N         }];  # "F22.GTR_LANE1_TX_N"
+#set_property PACKAGE_PIN F21  [get_ports {GTR_LANE1_TX_P         }];  # "F21.GTR_LANE1_TX_P"
+#set_property PACKAGE_PIN D22  [get_ports {GTR_LANE2_RX_N         }];  # "D22.GTR_LANE2_RX_N"
+#set_property PACKAGE_PIN D21  [get_ports {GTR_LANE2_RX_P         }];  # "D21.GTR_LANE2_RX_P"
+#set_property PACKAGE_PIN C20  [get_ports {GTR_LANE2_TX_N         }];  # "C20.GTR_LANE2_TX_N"
+#set_property PACKAGE_PIN C19  [get_ports {GTR_LANE2_TX_P         }];  # "C19.GTR_LANE2_TX_P"
+#set_property PACKAGE_PIN B22  [get_ports {GTR_LANE3_RX_N         }];  # "B22.GTR_LANE3_RX_N"
+#set_property PACKAGE_PIN B21  [get_ports {GTR_LANE3_RX_P         }];  # "B21.GTR_LANE3_RX_P"
+#set_property PACKAGE_PIN A20  [get_ports {GTR_LANE3_TX_N         }];  # "A20.GTR_LANE3_TX_N"
+#set_property PACKAGE_PIN A19  [get_ports {GTR_LANE3_TX_P         }];  # "A19.GTR_LANE3_TX_P"
diff --git a/scripts/bin_helper.tcl b/scripts/bin_helper.tcl
index f07795b..4c88d8a 100644
--- a/scripts/bin_helper.tcl
+++ b/scripts/bin_helper.tcl
@@ -107,29 +107,29 @@ while {1} {
       puts "Found End of Bitstream Creation..."
       break 
    }
-#   # paint pretty picture - shows still running
-#   if {[string match -nocase "up" $updown]} {
-#      if {$dot_count < 10} { 
-#         incr dot_count
-#      } else {
-#         incr dot_count -1
-#         set updown "down"
-#      }
-#   } elseif {[string match -nocase "down" $updown]} {
-#      if {$dot_count > 0} { 
-#         incr dot_count -1
-#      } else {
-#         incr dot_count
-#         set updown "up"
-#      }
-#   } else {
-#      set dot_count 1
-#      set updown "down"
-#   }
-#   for {set y 0} {$y< $dot_count} {incr y} {
-#      puts -nonewline "."
-#   }
-#   puts "."
-#   # wait 1 second to check
-#   after 1000
+   # paint pretty picture - shows still running
+   if {[string match -nocase "up" $updown]} {
+      if {$dot_count < 10} { 
+         incr dot_count
+      } else {
+         incr dot_count -1
+         set updown "down"
+      }
+   } elseif {[string match -nocase "down" $updown]} {
+      if {$dot_count > 0} { 
+         incr dot_count -1
+      } else {
+         incr dot_count
+         set updown "up"
+      }
+   } else {
+      set dot_count 1
+      set updown "down"
+   }
+   for {set y 0} {$y< $dot_count} {incr y} {
+      puts -nonewline "."
+   }
+   puts "."
+   # wait 1 second to check
+   after 1000
 }
diff --git a/scripts/make.tcl b/scripts/make.tcl
index 63dfa9c..60a890f 100755
--- a/scripts/make.tcl
+++ b/scripts/make.tcl
@@ -119,8 +119,6 @@ proc numberOfCPUs {} {
     return 1
 }
 
-set numberOfCores [numberOfCPUs] 
-
 puts "
 *-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
 *-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
@@ -162,6 +160,8 @@ for {set i 0} {$i < [llength $argv]} {incr i} {
    # check for BOARD parameter
    if {[string match -nocase "*help*" [lindex $argv $i]]} {
       puts "Parameters are:"
+      puts "task=\n 'create' will create project\n'build' will build hardware"
+      puts "jobs=<n_jobs>\n number of jobs to run, will use n_cores if not specified"
       puts "board=<board_name>\n boards are listed in the /boards folder"
       puts "project=<project_name>\n project names are listed in the /scripts/project_scripts folder"
       puts "sdk=\n 'yes' will attempt to execute:\n ../../../software/<project_name>_sdk.tcl"
@@ -185,6 +185,30 @@ for {set i 0} {$i < [llength $argv]} {incr i} {
       append build_params "| Setting          |     Configuration                  |\n"
       append build_params "+------------------+------------------------------------+\n"
    }
+   # check for TASK parameter
+   if {[string match -nocase "task=*" [lindex $argv $i]]} {
+      set task [string range [lindex $argv $i] 5 end]
+      set printmessage $task
+	  if {$task!="create" && $task!="build"} {
+		  puts "Wrong value for parameter 'task'!"
+		  return -code ok
+	  }
+
+      for {set j 0} {$j < [expr $chart_wdith - [string length $task]]} {incr j} {
+         append printmessage " "
+      }
+      append build_params "| Task             |     $printmessage |\n"
+   }
+   # check for JOBS parameter
+   if {[string match -nocase "jobs=*" [lindex $argv $i]]} {
+      set jobs [string range [lindex $argv $i] 5 end]
+	  scan $jobs %d jobs
+      set printmessage $jobs
+      for {set j 0} {$j < [expr $chart_wdith - [string length $jobs]]} {incr j} {
+         append printmessage " "
+      }
+      append build_params "| Jobs             |     $printmessage |\n"
+   }
    # check for BOARD parameter
    if {[string match -nocase "board=*" [lindex $argv $i]]} {
       set board [string range [lindex $argv $i] 6 end]
@@ -281,6 +305,19 @@ puts $build_params
 unset printmessage
 unset ranonce
 
+if {![info exists task]} {
+  puts "Must specify value for parameter 'task'!"
+  return -code ok
+}
+
+set numberOfCores [numberOfCPUs]
+
+if {[info exists jobs]} {
+	if {$jobs < $numberOfCores} {
+		set numberOfCores $jobs
+	}
+}
+
 #version check
 set version [version -short]
 if {[string match -nocase "yes" $version_override]} {
@@ -403,12 +440,12 @@ switch -nocase $board {
    minized_sbc                -
    mz7010_som                 -
    mz7020_som                 {puts " Setting Up Project ${board}_${project}..."
-                                 source ./project_scripts/${board}_${project}.tcl -notrace}
+                                 source ./project_scripts/${board}_${project}.tcl -notrace }
    default                    {puts " Error in Selecting Board!"
                                  puts " Boards are defined in [file normalize [pwd]/../boards]"
                                  return -code ok}
 }
-if {[string match -nocase "no" $jtag]} {
+if {[string match -nocase "no" $jtag] && $task=="build"} {
    puts "\n\n*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*"
    puts " Generating Binary..."
    puts "*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*\n\n"
diff --git a/scripts/make_u96v2_sbc_mp4d.tcl b/scripts/make_u96v2_sbc_mp4d.tcl
new file mode 100644
index 0000000..6274667
--- /dev/null
+++ b/scripts/make_u96v2_sbc_mp4d.tcl
@@ -0,0 +1,60 @@
+# ----------------------------------------------------------------------------
+#
+#        ** **        **          **  ****      **  **********  ********** 
+#       **   **        **        **   ** **     **  **              **
+#      **     **        **      **    **  **    **  **              **
+#     **       **        **    **     **   **   **  *********       **
+#    **         **        **  **      **    **  **  **              **
+#   **           **        ****       **     ** **  **              **
+#  **  .........  **        **        **      ****  **********      **
+#     ...........
+#                                     Reach Further
+#
+# ----------------------------------------------------------------------------
+#
+#  This design is the property of Avnet.  Publication of this
+#  design is not authorized without written consent from Avnet.
+#
+#  Please direct any questions to the UltraZed community support forum:
+#     http://avnet.me/Ultra96_Forum
+#
+#  Product information is available at:
+#     http://avnet.me/ultra96-v2
+#
+#  Disclaimer:
+#     Avnet, Inc. makes no warranty for the use of this code or design.
+#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
+#     any errors, which may appear in this code, nor does it make a commitment
+#     to update the information contained herein. Avnet, Inc specifically
+#     disclaims any implied warranties of fitness for a particular purpose.
+#                      Copyright(c) 2021 Avnet, Inc.
+#                              All rights reserved.
+#
+# ----------------------------------------------------------------------------
+#
+#  Create Date:         Apr 04, 2019
+#  Design Name:         Ultra96v2 Base HW Platform
+#  Module Name:         make_u96v2_sbc_base.tcl
+#  Project Name:        Ultra96v2 Base HW
+#  Target Devices:      Xilinx Zynq UltraScale+ 3EG
+#  Hardware Boards:     Ultra96v2 Board
+#
+# ----------------------------------------------------------------------------
+#  Modified by Frederik Nyboe, DIII, Nov 30, 2021
+# ----------------------------------------------------------------------------
+
+if {$argc == 3} {
+	# Build base hw platform
+	set argv [list task=[lindex $argv 0] board=[lindex $argv 1] project=[lindex $argv 2] sdk=no close_project=yes dev_arch=zynqmp]
+	set argc [llength $argv]
+	source ./make.tcl -notrace
+} elseif {$argc == 4} {
+	# Build base hw platform
+	set argv [list task=[lindex $argv 0] jobs=[lindex $argv 1] board=[lindex $argv 2] project=[lindex $argv 3] sdk=no close_project=yes dev_arch=zynqmp]
+	set argc [llength $argv]
+	source ./make.tcl -notrace
+} else {
+	puts "You need to specify which task, which board, and which project!"
+	exit -1
+}
+
diff --git a/scripts/project_scripts/u96v2_sbc_mp4d.tcl b/scripts/project_scripts/u96v2_sbc_mp4d.tcl
new file mode 100644
index 0000000..6f148f6
--- /dev/null
+++ b/scripts/project_scripts/u96v2_sbc_mp4d.tcl
@@ -0,0 +1,207 @@
+# ----------------------------------------------------------------------------
+#
+#        ** **        **          **  ****      **  **********  ********** 
+#       **   **        **        **   ** **     **  **              **
+#      **     **        **      **    **  **    **  **              **
+#     **       **        **    **     **   **   **  *********       **
+#    **         **        **  **      **    **  **  **              **
+#   **           **        ****       **     ** **  **              **
+#  **  .........  **        **        **      ****  **********      **
+#     ...........
+#                                     Reach Further
+#
+# ----------------------------------------------------------------------------
+#
+#  This design is the property of Avnet.  Publication of this
+#  design is not authorized without written consent from Avnet.
+#
+#  Please direct any questions to the Ultra96 community support forum:
+#     http://avnet.me/Ultra96_Forum
+#
+#  Product information is available at:
+#     http://avnet.me/ultra96-v2
+#
+#  Disclaimer:
+#     Avnet, Inc. makes no warranty for the use of this code or design.
+#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
+#     any errors, which may appear in this code, nor does it make a commitment
+#     to update the information contained herein. Avnet, Inc specifically
+#     disclaims any implied warranties of fitness for a particular purpose.
+#                      Copyright(c) 2021 Avnet, Inc.
+#                              All rights reserved.
+#
+# ----------------------------------------------------------------------------
+#
+#  Create Date:         Apr 04, 2019
+#  Design Name:         Ultra96v2 Base HW Platform
+#  Module Name:         u96v2_sbc_base.tcl
+#  Project Name:        Ultra96v2 Base HW
+#  Target Devices:      Xilinx Zynq UltraScale+ 3EG
+#  Hardware Boards:     Ultra96v2 Board
+#
+# ----------------------------------------------------------------------------
+#  Modified by Frederik Nyboe, DIII, Nov 30, 2021
+# ----------------------------------------------------------------------------
+
+# 'private' used to allow this project to be privately tagged
+# 'public' used to allow this project to be publicly tagged
+set release_state public
+
+if {$task=="create"} {
+	if {[string match -nocase "yes" $clean]} {
+	   # Clean up project output products.
+
+	   # Open the existing project.
+	   puts ""
+	   puts "***** Opening Vivado project ${projects_folder}/${board}_${project}.xpr ..."
+	   open_project ${projects_folder}/${board}_${project}.xpr
+	   
+	   # Reset output products.
+	   reset_target all [get_files ${projects_folder}/${board}_${project}.srcs/sources_1/bd/${board}_${project}/${project}.bd]
+
+	   # Reset design runs.
+	   reset_run impl_1
+	   reset_run synth_1
+
+	   # Reset project.
+	   reset_project
+	} else {
+	   # Create Vivado project
+	   puts ""
+	   puts "***** Creating Vivado project..."
+	   source ${boards_folder}/$board/$project/${board}_${project}.tcl -notrace
+	   diii_create_project ${board}_${project} $projects_folder $scriptdir
+	   
+	   # Set synthesis language for project
+	   # Can be set to either VHDL or Verilog
+	   set synth_lang VHDL
+	   puts ""
+	   puts "***** Setting synthesis language for project to ${synth_lang}..."
+	   set_property target_language ${synth_lang} [current_project]
+
+	   # Import the constraints that are needed
+	   puts ""
+	   puts "***** Importing constraints file(s)..."
+	   diii_import_constraints ${boards_folder} ${board} ${project}
+
+	   # Apply board specific project property settings
+	   puts ""
+	   puts "***** Assigning Vivado project board_part property to ultra96v2..."
+	   set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
+
+	   ## Generate Avnet IP
+	   #puts ""
+	   #puts "***** Generating IP..."
+	   #source ./makeip.tcl -notrace
+	   ##avnet_generate_ip PWM_w_Int
+
+	   ## Add Avnet IP repository
+	   ## The IP_REPO_PATHS looks for a <component>.xml file, where <component> is the name of the IP to add to the catalog. 
+	   ## The XML file identifies the various files that define the IP.
+	   ## The IP_REPO_PATHS property does not have to point directly at the XML file for each IP in the repository.
+	   ## The IP catalog searches through the sub-folders of the specified IP repositories, looking for IP to add to the catalog. 
+	   #puts ""
+	   #puts "***** Updating Vivado to include IP folder"
+	   #cd ../projects
+	   #set_property ip_repo_paths  ../ip [current_fileset]
+	   #update_ip_catalog
+	   
+	   # Create block design
+	   puts ""
+	   puts "***** Creating block design..."
+	   create_bd_design ${board}_${project}
+	   set design_name ${board}_${project}
+	   
+	   ## Add processing system presets from board definitions.
+	   #puts ""
+	   #puts "***** Adding processing system presets from board definition..."
+	   #avnet_add_ps_preset ${board}_${project} $projects_folder $scriptdir
+
+	   ## Add User IO presets from board definitions.
+	   #puts ""
+	   #puts "***** Adding defined IP blocks to block design..."
+	   #avnet_add_user_io_preset ${board}_${project} $projects_folder $scriptdir
+
+	   ## Assign peripheral addresses
+	   #puts ""
+	   #puts "***** Assigning peripheral addresses..."
+	   #avnet_assign_addresses ${board}_${project} $projects_folder $scriptdir
+	   
+	   # Build MPSoC4Drones bd
+	   build_mp4d_bd
+
+	   # Redraw the BD and validate the design
+	   puts ""
+	   puts "***** Validating the block design..."
+	   regenerate_bd_layout
+	   save_bd_design
+	   validate_bd_design
+
+	   # Make sure user has required IP licenses before building the design
+	   puts ""
+	   puts "***** Validating IP licenses..."
+	   source $scripts_folder/validate_ip_licenses.tcl
+	   set ret [validate_ip_licenses ${board}_${project}]
+	   if {$ret != 0} {
+		  error "!! Detected missing license !!"
+	   }
+
+	   # Create HDL wrapper for design and add to project
+	   puts ""
+	   puts "***** Creating top level HDL wrapper for design and adding to project..."
+	   make_wrapper -files [get_files ${projects_folder}/${board}_${project}.srcs/sources_1/bd/${board}_${project}/${board}_${project}.bd] -top
+	   # Fetch the synthesis language setting for the project and add the corresponding file to the project
+	   # The synthesis language can be set to either VHDL (<>.vhd file) or Verilog (<>.v file)
+	   if { {VHDL} == [get_property target_language [current_project]] } {
+		  add_files -norecurse ${projects_folder}/${board}_${project}.srcs/sources_1/bd/${board}_${project}/hdl/${board}_${project}_wrapper.vhd
+	   } else {
+		  add_files -norecurse ${projects_folder}/${board}_${project}.srcs/sources_1/bd/${board}_${project}/hdl/${board}_${project}_wrapper.v
+	   }
+	   
+	   # Add Vitis directives
+	   puts ""
+	   puts "***** Adding Vitis directves to design..."
+	   diii_add_vitis_directives ${board}_${project} $projects_folder $scriptdir
+	   update_compile_order -fileset sources_1
+	   import_files
+	}
+} elseif {$task=="build"} {
+   # Open the existing project.
+   puts ""
+   puts "***** Opening Vivado project ${projects_folder}/${board}_${project}.xpr ..."
+   open_project ${projects_folder}/${board}_${project}.xpr
+
+   # Reset design runs.
+   reset_run impl_1
+   reset_run synth_1
+	   
+   # Build the binary
+   #*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
+   #*- KEEP OUT, do not touch this section unless you know what you are doing! -*
+   #*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
+   puts ""
+   puts "***** Building binary..."
+   # add this to allow up+enter rebuild capability 
+   cd $scripts_folder
+   update_compile_order -fileset sources_1
+   update_compile_order -fileset sim_1
+   #save_bd_design
+   launch_runs impl_1 -to_step write_bitstream -jobs $numberOfCores
+   #*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
+   #*- KEEP OUT, do not touch this section unless you know what you are doing! -*
+   #*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
+   puts ""
+   puts "***** Wait for bitstream to be written..."
+   wait_on_run impl_1
+   puts ""
+   puts "***** Open the implemented design..."
+   open_run impl_1
+   puts ""
+   puts "***** Write and validate the design archive..."
+   write_hw_platform -file ${projects_folder}/${board}_${project}.xsa -include_bit -force
+   validate_hw_platform ${projects_folder}/${board}_${project}.xsa -verbose
+   puts ""
+   puts "***** Close the implemented design..."
+   close_design
+}
+
