Analysis & Synthesis report for Components
Sat Jan  2 18:10:13 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 16. Source assignments for SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 17. Source assignments for SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 18. Source assignments for SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 19. Source assignments for SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 20. Source assignments for SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 21. Source assignments for SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 22. Source assignments for SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 23. Source assignments for SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 24. Source assignments for SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 25. Source assignments for SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 26. Source assignments for SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 27. Source assignments for SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 28. Source assignments for SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 29. Source assignments for SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 30. Source assignments for SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 31. Source assignments for SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 32. Source assignments for SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 33. Source assignments for SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 34. Source assignments for SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 35. Source assignments for SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 36. Source assignments for SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 37. Source assignments for SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 38. Source assignments for SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 39. Source assignments for SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 40. Source assignments for SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 41. Source assignments for SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 42. Source assignments for SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 43. Source assignments for SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 44. Source assignments for SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 45. Source assignments for SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 46. Source assignments for SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 47. Source assignments for SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 48. Source assignments for SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 49. Source assignments for SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 50. Source assignments for SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 51. Source assignments for SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 52. Source assignments for SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 53. Source assignments for SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 54. Source assignments for SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 55. Source assignments for SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 56. Source assignments for SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 57. Source assignments for SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 58. Source assignments for SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 59. Source assignments for SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 60. Source assignments for SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 61. Source assignments for SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 62. Source assignments for SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 63. Source assignments for SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 64. Source assignments for SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 65. Source assignments for SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 66. Source assignments for SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 67. Source assignments for SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 68. Source assignments for SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 69. Source assignments for SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 70. Source assignments for SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 71. Source assignments for SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 72. Source assignments for SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 73. Source assignments for SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 74. Source assignments for SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 75. Source assignments for SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 76. Source assignments for SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 77. Source assignments for SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 78. Source assignments for SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 79. Source assignments for SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 80. Source assignments for SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 81. Source assignments for SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 82. Source assignments for SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 83. Source assignments for SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 84. Source assignments for SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 85. Source assignments for SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 86. Source assignments for SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 87. Source assignments for SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 88. Source assignments for SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 89. Source assignments for SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 90. Source assignments for SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 91. Source assignments for SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 92. Source assignments for SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 93. Source assignments for SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 94. Source assignments for SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 95. Source assignments for SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 96. Source assignments for SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
 97. Source assignments for SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 98. Source assignments for SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
 99. Source assignments for SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
100. Source assignments for SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
101. Source assignments for SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
102. Source assignments for SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
103. Source assignments for SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
104. Source assignments for SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
105. Source assignments for SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
106. Source assignments for SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
107. Source assignments for SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
108. Source assignments for SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
109. Source assignments for SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
110. Source assignments for SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
111. Source assignments for SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
112. Source assignments for SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
113. Source assignments for SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
114. Source assignments for SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
115. Source assignments for SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
116. Source assignments for SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
117. Source assignments for SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
118. Source assignments for SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
119. Source assignments for SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
120. Source assignments for SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
121. Source assignments for SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
122. Source assignments for SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
123. Source assignments for SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
124. Source assignments for SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
125. Source assignments for SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
126. Source assignments for SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
127. Source assignments for SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
128. Source assignments for SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
129. Source assignments for SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
130. Source assignments for SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
131. Source assignments for SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
132. Source assignments for SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
133. Source assignments for SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
134. Source assignments for SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
135. Source assignments for SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
136. Source assignments for SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
137. Source assignments for SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
138. Source assignments for SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
139. Source assignments for SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
140. Source assignments for SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
141. Source assignments for SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
142. Source assignments for SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
143. Source assignments for SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
144. Source assignments for SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
145. Source assignments for SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
146. Source assignments for SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
147. Source assignments for SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
148. Source assignments for SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
149. Source assignments for SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
150. Source assignments for SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
151. Source assignments for SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
152. Source assignments for SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
153. Source assignments for SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
154. Source assignments for SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
155. Source assignments for SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
156. Source assignments for SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
157. Source assignments for SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
158. Source assignments for SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
159. Source assignments for SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
160. Source assignments for SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
161. Source assignments for SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
162. Source assignments for SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
163. Source assignments for SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
164. Source assignments for SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
165. Source assignments for SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
166. Source assignments for SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
167. Source assignments for SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
168. Source assignments for SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
169. Source assignments for SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
170. Source assignments for SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
171. Source assignments for SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
172. Source assignments for SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
173. Source assignments for SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
174. Source assignments for SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
175. Source assignments for SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
176. Source assignments for SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
177. Source assignments for SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
178. Source assignments for SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
179. Source assignments for SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
180. Source assignments for SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
181. Source assignments for SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
182. Source assignments for SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
183. Source assignments for SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
184. Source assignments for SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
185. Source assignments for SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
186. Source assignments for SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
187. Source assignments for SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
188. Source assignments for SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
189. Source assignments for SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
190. Source assignments for SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
191. Source assignments for SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
192. Source assignments for SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
193. Source assignments for SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
194. Source assignments for SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
195. Source assignments for SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
196. Source assignments for SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
197. Source assignments for SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
198. Source assignments for SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
199. Source assignments for SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
200. Source assignments for SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
201. Source assignments for SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
202. Source assignments for SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
203. Source assignments for SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
204. Source assignments for SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated
205. Source assignments for SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
206. Source assignments for SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated
207. Source assignments for InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated
208. Source assignments for ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated
209. Parameter Settings for User Entity Instance: Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i
210. Parameter Settings for User Entity Instance: buffer_manager:inst1
211. Parameter Settings for User Entity Instance: SM:inst3
212. Parameter Settings for User Entity Instance: SM:inst3|core:core0
213. Parameter Settings for User Entity Instance: SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: SM:inst3|core:core1
217. Parameter Settings for User Entity Instance: SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component
219. Parameter Settings for User Entity Instance: SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: SM:inst3|core:core2
221. Parameter Settings for User Entity Instance: SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component
222. Parameter Settings for User Entity Instance: SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component
223. Parameter Settings for User Entity Instance: SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: SM:inst3|core:core3
225. Parameter Settings for User Entity Instance: SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component
227. Parameter Settings for User Entity Instance: SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component
228. Parameter Settings for User Entity Instance: SM:inst3|core:core4
229. Parameter Settings for User Entity Instance: SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component
231. Parameter Settings for User Entity Instance: SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: SM:inst3|core:core5
233. Parameter Settings for User Entity Instance: SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component
234. Parameter Settings for User Entity Instance: SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component
235. Parameter Settings for User Entity Instance: SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component
236. Parameter Settings for User Entity Instance: SM:inst3|core:core6
237. Parameter Settings for User Entity Instance: SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component
238. Parameter Settings for User Entity Instance: SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component
239. Parameter Settings for User Entity Instance: SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component
240. Parameter Settings for User Entity Instance: SM:inst3|core:core7
241. Parameter Settings for User Entity Instance: SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component
242. Parameter Settings for User Entity Instance: SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component
243. Parameter Settings for User Entity Instance: SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component
244. Parameter Settings for User Entity Instance: SM:inst3|core:core8
245. Parameter Settings for User Entity Instance: SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component
246. Parameter Settings for User Entity Instance: SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component
247. Parameter Settings for User Entity Instance: SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component
248. Parameter Settings for User Entity Instance: SM:inst3|core:core9
249. Parameter Settings for User Entity Instance: SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component
250. Parameter Settings for User Entity Instance: SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component
251. Parameter Settings for User Entity Instance: SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component
252. Parameter Settings for User Entity Instance: SM:inst3|core:core10
253. Parameter Settings for User Entity Instance: SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component
254. Parameter Settings for User Entity Instance: SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component
255. Parameter Settings for User Entity Instance: SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component
256. Parameter Settings for User Entity Instance: SM:inst3|core:core11
257. Parameter Settings for User Entity Instance: SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component
258. Parameter Settings for User Entity Instance: SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component
259. Parameter Settings for User Entity Instance: SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component
260. Parameter Settings for User Entity Instance: SM:inst3|core:core12
261. Parameter Settings for User Entity Instance: SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component
262. Parameter Settings for User Entity Instance: SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component
263. Parameter Settings for User Entity Instance: SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component
264. Parameter Settings for User Entity Instance: SM:inst3|core:core13
265. Parameter Settings for User Entity Instance: SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component
266. Parameter Settings for User Entity Instance: SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component
267. Parameter Settings for User Entity Instance: SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component
268. Parameter Settings for User Entity Instance: SM:inst3|core:core14
269. Parameter Settings for User Entity Instance: SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component
270. Parameter Settings for User Entity Instance: SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component
271. Parameter Settings for User Entity Instance: SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component
272. Parameter Settings for User Entity Instance: SM:inst3|core:core15
273. Parameter Settings for User Entity Instance: SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component
274. Parameter Settings for User Entity Instance: SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component
275. Parameter Settings for User Entity Instance: SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component
276. Parameter Settings for User Entity Instance: SM:inst3|core:core16
277. Parameter Settings for User Entity Instance: SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component
278. Parameter Settings for User Entity Instance: SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component
279. Parameter Settings for User Entity Instance: SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component
280. Parameter Settings for User Entity Instance: SM:inst3|core:core17
281. Parameter Settings for User Entity Instance: SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component
282. Parameter Settings for User Entity Instance: SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component
283. Parameter Settings for User Entity Instance: SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component
284. Parameter Settings for User Entity Instance: SM:inst3|core:core18
285. Parameter Settings for User Entity Instance: SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component
286. Parameter Settings for User Entity Instance: SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component
287. Parameter Settings for User Entity Instance: SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component
288. Parameter Settings for User Entity Instance: SM:inst3|core:core19
289. Parameter Settings for User Entity Instance: SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component
290. Parameter Settings for User Entity Instance: SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component
291. Parameter Settings for User Entity Instance: SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component
292. Parameter Settings for User Entity Instance: SM:inst3|core:core20
293. Parameter Settings for User Entity Instance: SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component
294. Parameter Settings for User Entity Instance: SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component
295. Parameter Settings for User Entity Instance: SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component
296. Parameter Settings for User Entity Instance: SM:inst3|core:core21
297. Parameter Settings for User Entity Instance: SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component
298. Parameter Settings for User Entity Instance: SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component
299. Parameter Settings for User Entity Instance: SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component
300. Parameter Settings for User Entity Instance: SM:inst3|core:core22
301. Parameter Settings for User Entity Instance: SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component
302. Parameter Settings for User Entity Instance: SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component
303. Parameter Settings for User Entity Instance: SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component
304. Parameter Settings for User Entity Instance: SM:inst3|core:core23
305. Parameter Settings for User Entity Instance: SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component
306. Parameter Settings for User Entity Instance: SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component
307. Parameter Settings for User Entity Instance: SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component
308. Parameter Settings for User Entity Instance: SM:inst3|core:core24
309. Parameter Settings for User Entity Instance: SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component
310. Parameter Settings for User Entity Instance: SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component
311. Parameter Settings for User Entity Instance: SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component
312. Parameter Settings for User Entity Instance: SM:inst3|core:core25
313. Parameter Settings for User Entity Instance: SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component
314. Parameter Settings for User Entity Instance: SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component
315. Parameter Settings for User Entity Instance: SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component
316. Parameter Settings for User Entity Instance: SM:inst3|core:core26
317. Parameter Settings for User Entity Instance: SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component
318. Parameter Settings for User Entity Instance: SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component
319. Parameter Settings for User Entity Instance: SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component
320. Parameter Settings for User Entity Instance: SM:inst3|core:core27
321. Parameter Settings for User Entity Instance: SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component
322. Parameter Settings for User Entity Instance: SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component
323. Parameter Settings for User Entity Instance: SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component
324. Parameter Settings for User Entity Instance: SM:inst3|core:core28
325. Parameter Settings for User Entity Instance: SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component
326. Parameter Settings for User Entity Instance: SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component
327. Parameter Settings for User Entity Instance: SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component
328. Parameter Settings for User Entity Instance: SM:inst3|core:core29
329. Parameter Settings for User Entity Instance: SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component
330. Parameter Settings for User Entity Instance: SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component
331. Parameter Settings for User Entity Instance: SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component
332. Parameter Settings for User Entity Instance: SM:inst3|core:core30
333. Parameter Settings for User Entity Instance: SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component
334. Parameter Settings for User Entity Instance: SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component
335. Parameter Settings for User Entity Instance: SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component
336. Parameter Settings for User Entity Instance: SM:inst3|core:core31
337. Parameter Settings for User Entity Instance: SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component
338. Parameter Settings for User Entity Instance: SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component
339. Parameter Settings for User Entity Instance: SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component
340. Parameter Settings for User Entity Instance: SM:inst3|core:core32
341. Parameter Settings for User Entity Instance: SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component
342. Parameter Settings for User Entity Instance: SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component
343. Parameter Settings for User Entity Instance: SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component
344. Parameter Settings for User Entity Instance: SM:inst3|core:core33
345. Parameter Settings for User Entity Instance: SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component
346. Parameter Settings for User Entity Instance: SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component
347. Parameter Settings for User Entity Instance: SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component
348. Parameter Settings for User Entity Instance: SM:inst3|core:core34
349. Parameter Settings for User Entity Instance: SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component
350. Parameter Settings for User Entity Instance: SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component
351. Parameter Settings for User Entity Instance: SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component
352. Parameter Settings for User Entity Instance: SM:inst3|core:core35
353. Parameter Settings for User Entity Instance: SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component
354. Parameter Settings for User Entity Instance: SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component
355. Parameter Settings for User Entity Instance: SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component
356. Parameter Settings for User Entity Instance: SM:inst3|core:core36
357. Parameter Settings for User Entity Instance: SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component
358. Parameter Settings for User Entity Instance: SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component
359. Parameter Settings for User Entity Instance: SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component
360. Parameter Settings for User Entity Instance: SM:inst3|core:core37
361. Parameter Settings for User Entity Instance: SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component
362. Parameter Settings for User Entity Instance: SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component
363. Parameter Settings for User Entity Instance: SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component
364. Parameter Settings for User Entity Instance: SM:inst3|core:core38
365. Parameter Settings for User Entity Instance: SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component
366. Parameter Settings for User Entity Instance: SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component
367. Parameter Settings for User Entity Instance: SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component
368. Parameter Settings for User Entity Instance: SM:inst3|core:core39
369. Parameter Settings for User Entity Instance: SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component
370. Parameter Settings for User Entity Instance: SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component
371. Parameter Settings for User Entity Instance: SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component
372. Parameter Settings for User Entity Instance: SM:inst3|core:core40
373. Parameter Settings for User Entity Instance: SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component
374. Parameter Settings for User Entity Instance: SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component
375. Parameter Settings for User Entity Instance: SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component
376. Parameter Settings for User Entity Instance: SM:inst3|core:core41
377. Parameter Settings for User Entity Instance: SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component
378. Parameter Settings for User Entity Instance: SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component
379. Parameter Settings for User Entity Instance: SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component
380. Parameter Settings for User Entity Instance: SM:inst3|core:core42
381. Parameter Settings for User Entity Instance: SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component
382. Parameter Settings for User Entity Instance: SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component
383. Parameter Settings for User Entity Instance: SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component
384. Parameter Settings for User Entity Instance: SM:inst3|core:core43
385. Parameter Settings for User Entity Instance: SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component
386. Parameter Settings for User Entity Instance: SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component
387. Parameter Settings for User Entity Instance: SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component
388. Parameter Settings for User Entity Instance: SM:inst3|core:core44
389. Parameter Settings for User Entity Instance: SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component
390. Parameter Settings for User Entity Instance: SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component
391. Parameter Settings for User Entity Instance: SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component
392. Parameter Settings for User Entity Instance: SM:inst3|core:core45
393. Parameter Settings for User Entity Instance: SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component
394. Parameter Settings for User Entity Instance: SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component
395. Parameter Settings for User Entity Instance: SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component
396. Parameter Settings for User Entity Instance: SM:inst3|core:core46
397. Parameter Settings for User Entity Instance: SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component
398. Parameter Settings for User Entity Instance: SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component
399. Parameter Settings for User Entity Instance: SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component
400. Parameter Settings for User Entity Instance: SM:inst3|core:core47
401. Parameter Settings for User Entity Instance: SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component
402. Parameter Settings for User Entity Instance: SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component
403. Parameter Settings for User Entity Instance: SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component
404. Parameter Settings for User Entity Instance: SM:inst3|core:core48
405. Parameter Settings for User Entity Instance: SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component
406. Parameter Settings for User Entity Instance: SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component
407. Parameter Settings for User Entity Instance: SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component
408. Parameter Settings for User Entity Instance: SM:inst3|core:core49
409. Parameter Settings for User Entity Instance: SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component
410. Parameter Settings for User Entity Instance: SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component
411. Parameter Settings for User Entity Instance: SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component
412. Parameter Settings for User Entity Instance: SM:inst3|core:core50
413. Parameter Settings for User Entity Instance: SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component
414. Parameter Settings for User Entity Instance: SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component
415. Parameter Settings for User Entity Instance: SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component
416. Parameter Settings for User Entity Instance: SM:inst3|core:core51
417. Parameter Settings for User Entity Instance: SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component
418. Parameter Settings for User Entity Instance: SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component
419. Parameter Settings for User Entity Instance: SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component
420. Parameter Settings for User Entity Instance: SM:inst3|core:core52
421. Parameter Settings for User Entity Instance: SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component
422. Parameter Settings for User Entity Instance: SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component
423. Parameter Settings for User Entity Instance: SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component
424. Parameter Settings for User Entity Instance: SM:inst3|core:core53
425. Parameter Settings for User Entity Instance: SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component
426. Parameter Settings for User Entity Instance: SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component
427. Parameter Settings for User Entity Instance: SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component
428. Parameter Settings for User Entity Instance: SM:inst3|core:core54
429. Parameter Settings for User Entity Instance: SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component
430. Parameter Settings for User Entity Instance: SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component
431. Parameter Settings for User Entity Instance: SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component
432. Parameter Settings for User Entity Instance: SM:inst3|core:core55
433. Parameter Settings for User Entity Instance: SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component
434. Parameter Settings for User Entity Instance: SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component
435. Parameter Settings for User Entity Instance: SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component
436. Parameter Settings for User Entity Instance: SM:inst3|core:core56
437. Parameter Settings for User Entity Instance: SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component
438. Parameter Settings for User Entity Instance: SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component
439. Parameter Settings for User Entity Instance: SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component
440. Parameter Settings for User Entity Instance: SM:inst3|core:core57
441. Parameter Settings for User Entity Instance: SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component
442. Parameter Settings for User Entity Instance: SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component
443. Parameter Settings for User Entity Instance: SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component
444. Parameter Settings for User Entity Instance: SM:inst3|core:core58
445. Parameter Settings for User Entity Instance: SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component
446. Parameter Settings for User Entity Instance: SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component
447. Parameter Settings for User Entity Instance: SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component
448. Parameter Settings for User Entity Instance: SM:inst3|core:core59
449. Parameter Settings for User Entity Instance: SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component
450. Parameter Settings for User Entity Instance: SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component
451. Parameter Settings for User Entity Instance: SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component
452. Parameter Settings for User Entity Instance: SM:inst3|core:core60
453. Parameter Settings for User Entity Instance: SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component
454. Parameter Settings for User Entity Instance: SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component
455. Parameter Settings for User Entity Instance: SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component
456. Parameter Settings for User Entity Instance: SM:inst3|core:core61
457. Parameter Settings for User Entity Instance: SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component
458. Parameter Settings for User Entity Instance: SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component
459. Parameter Settings for User Entity Instance: SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component
460. Parameter Settings for User Entity Instance: SM:inst3|core:core62
461. Parameter Settings for User Entity Instance: SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component
462. Parameter Settings for User Entity Instance: SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component
463. Parameter Settings for User Entity Instance: SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component
464. Parameter Settings for User Entity Instance: SM:inst3|core:core63
465. Parameter Settings for User Entity Instance: SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component
466. Parameter Settings for User Entity Instance: SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component
467. Parameter Settings for User Entity Instance: SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component
468. Parameter Settings for User Entity Instance: memory_manager:inst
469. Parameter Settings for User Entity Instance: InstructionProcessor:inst8
470. Parameter Settings for User Entity Instance: InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component
471. Parameter Settings for User Entity Instance: ROM:inst9|altsyncram:altsyncram_component
472. altsyncram Parameter Settings by Entity Instance
473. Port Connectivity Checks: "InstructionProcessor:inst8|alu:alu0"
474. Port Connectivity Checks: "SM:inst3|core:core0|Buffer:buffer2"
475. Port Connectivity Checks: "SM:inst3|core:core0|Buffer:buffer1"
476. Post-Synthesis Netlist Statistics for Top Partition
477. Elapsed Time Per Partition
478. Analysis & Synthesis Messages
479. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan  2 18:10:10 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Components                                  ;
; Top-level Entity Name           ; Components                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 10315                                       ;
; Total pins                      ; 54                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 85,983,232                                  ;
; Total DSP Blocks                ; 66                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Components         ; Components         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.3%      ;
;     Processor 3            ;  16.6%      ;
;     Processor 4            ;  16.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; ROM.v                            ; yes             ; User Wizard-Generated File             ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v                   ;         ;
; RAM_1.v                          ; yes             ; User Wizard-Generated File             ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v                 ;         ;
; Instruction_Processor.v          ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File             ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v                   ;         ;
; SM.v                             ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SM.v                    ;         ;
; core.v                           ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v                  ;         ;
; Buffer.v                         ; yes             ; User Wizard-Generated File             ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v                ;         ;
; Components.bdf                   ; yes             ; User Block Diagram/Schematic File      ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf          ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ALU.v                   ;         ;
; MemoryManager.v                  ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v         ;         ;
; BufferManager.v                  ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v         ;         ;
; SVGA.v                           ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v                  ;         ;
; Clock.v                          ; yes             ; User Wizard-Generated File             ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock.v                 ; Clock   ;
; Clock/Clock_0002.v               ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v      ; Clock   ;
; Decoder64.v                      ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder64.v             ;         ;
; Decoder8.v                       ; yes             ; User Verilog HDL File                  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder8.v              ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_0im2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf  ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_dla.tdf       ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_61a.tdf       ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/mux_chb.tdf          ;         ;
; db/altsyncram_m4j2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_m4j2.tdf  ;         ;
; db/altsyncram_crl1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_crl1.tdf  ;         ;
; db/altsyncram_lnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_lnf1.tdf  ;         ;
; add_res.hex                      ; yes             ; Auto-Found Memory Initialization File  ; /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex             ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 26946                                                                    ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 36025                                                                    ;
;     -- 7 input functions                    ; 317                                                                      ;
;     -- 6 input functions                    ; 17367                                                                    ;
;     -- 5 input functions                    ; 4142                                                                     ;
;     -- 4 input functions                    ; 5163                                                                     ;
;     -- <=3 input functions                  ; 9036                                                                     ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 10315                                                                    ;
;                                             ;                                                                          ;
; I/O pins                                    ; 54                                                                       ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 85983232                                                                 ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 66                                                                       ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 2                                                                        ;
;     -- PLLs                                 ; 2                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 20782                                                                    ;
; Total fan-out                               ; 550699                                                                   ;
; Average fan-out                             ; 9.66                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Components                                     ; 36025 (1249)        ; 10315 (0)                 ; 85983232          ; 66         ; 54   ; 0            ; |Components                                                                                                                             ; Components           ; work         ;
;    |Clock:inst6|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|Clock:inst6                                                                                                                 ; Clock                ; Clock        ;
;       |Clock_0002:clock_inst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|Clock:inst6|Clock_0002:clock_inst                                                                                           ; Clock_0002           ; Clock        ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i                                                                   ; altera_pll           ; work         ;
;    |InstructionProcessor:inst8|                 ; 521 (236)           ; 238 (216)                 ; 1048576           ; 1          ; 0    ; 0            ; |Components|InstructionProcessor:inst8                                                                                                  ; InstructionProcessor ; work         ;
;       |RAM_1:ram1|                              ; 16 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|RAM_1:ram1                                                                                       ; RAM_1                ; work         ;
;          |altsyncram:altsyncram_component|      ; 16 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;             |altsyncram_crl1:auto_generated|    ; 16 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated                        ; altsyncram_crl1      ; work         ;
;                |decode_61a:rden_decode|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated|decode_61a:rden_decode ; decode_61a           ; work         ;
;                |decode_dla:decode3|             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated|decode_dla:decode3     ; decode_dla           ; work         ;
;       |alu:alu0|                                ; 269 (269)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|InstructionProcessor:inst8|alu:alu0                                                                                         ; alu                  ; work         ;
;    |ROM:inst9|                                  ; 51 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|ROM:inst9                                                                                                                   ; ROM                  ; work         ;
;       |altsyncram:altsyncram_component|         ; 51 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|ROM:inst9|altsyncram:altsyncram_component                                                                                   ; altsyncram           ; work         ;
;          |altsyncram_lnf1:auto_generated|       ; 51 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated                                                    ; altsyncram_lnf1      ; work         ;
;             |decode_61a:rden_decode|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated|decode_61a:rden_decode                             ; decode_61a           ; work         ;
;             |mux_chb:mux2|                      ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated|mux_chb:mux2                                       ; mux_chb              ; work         ;
;    |SM:inst3|                                   ; 34080 (688)         ; 9944 (16)                 ; 83886080          ; 64         ; 0    ; 0            ; |Components|SM:inst3                                                                                                                    ; SM                   ; work         ;
;       |core:core0|                              ; 527 (199)           ; 163 (135)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core0                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 112 (0)             ; 12 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 112 (0)             ; 12 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 112 (0)             ; 12 (12)                   ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core0|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core10|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core10                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core10|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core11|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core11                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core11|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core12|                             ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core12                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core12|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core13|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core13                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core13|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core14|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core14                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core14|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core15|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core15                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core15|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core16|                             ; 516 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core16                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core16|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core17|                             ; 539 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core17                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 220 (220)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core17|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core18|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core18                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core18|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core19|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core19                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core19|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core1|                              ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core1                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core1|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core20|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core20                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core20|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core21|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core21                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core21|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core22|                             ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core22                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core22|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core23|                             ; 519 (196)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core23                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core23|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core24|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core24                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core24|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core25|                             ; 516 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core25                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core25|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core26|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core26                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core26|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core27|                             ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core27                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core27|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core28|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core28                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core28|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core29|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core29                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core29|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core2|                              ; 536 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core2                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core2|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core30|                             ; 516 (196)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core30                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core30|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core31|                             ; 525 (204)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core31                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core31|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core32|                             ; 575 (240)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core32                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 231 (231)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core32|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core33|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core33                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core33|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core34|                             ; 517 (197)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core34                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core34|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core35|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core35                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core35|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core36|                             ; 516 (196)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core36                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core36|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core37|                             ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core37                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core37|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core38|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core38                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core38|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core39|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core39                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core39|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core3|                              ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core3                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core3|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core40|                             ; 528 (199)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core40                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 225 (225)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core40|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core41|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core41                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core41|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core42|                             ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core42                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core42|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core43|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core43                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core43|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core44|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core44                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core44|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core45|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core45                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core45|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core46|                             ; 516 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core46                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core46|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core47|                             ; 540 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core47                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 221 (221)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core47|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core48|                             ; 519 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core48                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 220 (220)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core48|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core49|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core49                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core49|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core4|                              ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core4                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core4|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core50|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core50                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core50|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core51|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core51                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core51|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core52|                             ; 548 (217)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core52                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 227 (227)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core52|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core53|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core53                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core53|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core54|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core54                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core54|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core55|                             ; 516 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core55                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core55|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core56|                             ; 518 (197)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core56                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core56|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core57|                             ; 538 (217)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core57                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 217 (217)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core57|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core58|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core58                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core58|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core59|                             ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core59                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core59|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core5|                              ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core5                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core5|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core60|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core60                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core60|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core61|                             ; 516 (196)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core61                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core61|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core62|                             ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core62                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core62|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core63|                             ; 538 (211)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core63                                                                                                        ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer1                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer2                                                                                         ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                          ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 108 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam                                                                                               ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 108 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 108 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_a|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_a       ; decode_61a           ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3             ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                   ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                   ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core63|alu:allu                                                                                               ; alu                  ; work         ;
;       |core:core6|                              ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core6                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core6|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core7|                              ; 538 (215)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core7                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core7|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core8|                              ; 518 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core8                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 219 (219)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core8|alu:allu                                                                                                ; alu                  ; work         ;
;       |core:core9|                              ; 515 (195)           ; 155 (133)                 ; 1310720           ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core9                                                                                                         ; core                 ; work         ;
;          |Buffer:buffer1|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer1                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |Buffer:buffer2|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer2                                                                                          ; Buffer               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_m4j2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated                           ; altsyncram_m4j2      ; work         ;
;          |RAM:raam|                             ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam                                                                                                ; RAM                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component                                                                ; altsyncram           ; work         ;
;                |altsyncram_0im2:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated                                 ; altsyncram_0im2      ; work         ;
;                   |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_b        ; decode_61a           ; work         ;
;                   |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2              ; decode_dla           ; work         ;
;                   |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode3              ; decode_dla           ; work         ;
;                   |mux_chb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4                    ; mux_chb              ; work         ;
;                   |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5                    ; mux_chb              ; work         ;
;          |alu:allu|                             ; 216 (216)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|SM:inst3|core:core9|alu:allu                                                                                                ; alu                  ; work         ;
;    |buffer_manager:inst1|                       ; 35 (35)             ; 19 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Components|buffer_manager:inst1                                                                                                        ; buffer_manager       ; work         ;
;    |memory_manager:inst|                        ; 76 (5)              ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |Components|memory_manager:inst                                                                                                         ; memory_manager       ; work         ;
;       |decoder64:d1|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|memory_manager:inst|decoder64:d1                                                                                            ; decoder64            ; work         ;
;       |decoder8:d2|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Components|memory_manager:inst|decoder8:d2                                                                                             ; decoder8             ; work         ;
;    |vga:inst5|                                  ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Components|vga:inst5                                                                                                                   ; vga                  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------+
; InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 65536        ; 16           ; --           ; --           ; 1048576 ; None        ;
; ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 65536        ; 16           ; --           ; --           ; 1048576 ; add_res.hex ;
; SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
; SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None        ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None        ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 66          ;
; Total number of DSP blocks      ; 66          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 66          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Components|Clock:inst6 ; Clock.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; SM:inst3|core:core63|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core62|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core61|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core60|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core59|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core58|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core57|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core56|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core55|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core54|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core53|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core52|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core51|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core50|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core49|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core48|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core47|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core46|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core45|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core44|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core43|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core42|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core41|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core40|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core39|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core38|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core37|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core36|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core35|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core34|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core33|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core32|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core31|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core30|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core29|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core28|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core27|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core26|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core25|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core24|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core23|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core22|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core21|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core20|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core19|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core18|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core17|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core16|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core15|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core14|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core13|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core12|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core11|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core10|flags[4..15]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core9|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core8|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core7|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core6|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core5|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core4|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core3|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core2|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core1|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; SM:inst3|core:core0|flags[4..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; vga:inst5|v_count_reg[0..8]                                                                                       ; Merged with vga:inst5|v_count_reg[9]                                                                                         ;
; SM:inst3|core:core10|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core11|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core12|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core13|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core14|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core15|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core16|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core17|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core18|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core19|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core1|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core20|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core21|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core22|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core23|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core24|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core25|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core26|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core27|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core28|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core29|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core2|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core30|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core31|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core32|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core33|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core34|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core35|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core36|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core37|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core38|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core39|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core3|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core40|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core41|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core42|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core43|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core44|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core45|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core46|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core47|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core48|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core49|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core4|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core50|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core51|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core52|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core53|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core54|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core55|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core56|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core57|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core58|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core59|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core5|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core60|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core61|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core62|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core63|buffer                                                                                       ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core6|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core7|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core8|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core9|buffer                                                                                        ; Merged with SM:inst3|core:core0|buffer                                                                                       ;
; SM:inst3|core:core10|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core11|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core12|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core13|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core14|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core15|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core16|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core17|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core18|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core19|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core1|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core20|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core21|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core22|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core23|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core24|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core25|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core26|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core27|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core28|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core29|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core2|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core30|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core31|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core32|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core33|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core34|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core35|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core36|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core37|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core38|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core39|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core3|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core40|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core41|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core42|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core43|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core44|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core45|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core46|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core47|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core48|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core49|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core4|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core50|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core51|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core52|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core53|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core54|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core55|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core56|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core57|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core58|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core59|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core5|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core60|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core61|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core62|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core63|bufferWrite                                                                                  ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core6|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core7|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core8|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core9|bufferWrite                                                                                   ; Merged with SM:inst3|core:core0|bufferWrite                                                                                  ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[2] ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[1] ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0]  ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|out_address_reg_a[0] ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[2]     ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[1]     ;
; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]      ; Merged with SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|address_reg_a[0]     ;
; vga:inst5|vsync_reg                                                                                               ; Stuck at GND due to stuck port data_in                                                                                       ;
; vga:inst5|v_count_reg[9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; Total Number of Removed Registers = 1283                                                                          ;                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10315 ;
; Number of registers using Synchronous Clear  ; 2120  ;
; Number of registers using Synchronous Load   ; 2072  ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8705  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; InstructionProcessor:inst8|ALUSel[3]   ; 43      ;
; InstructionProcessor:inst8|ALUSel[0]   ; 74      ;
; InstructionProcessor:inst8|ALUSel[1]   ; 20      ;
; InstructionProcessor:inst8|ALUSel[2]   ; 61      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|core_input_data[5]                                                                                         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |Components|InstructionProcessor:inst8|alu:alu0|ALUOut[4]                                                                                   ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |Components|InstructionProcessor:inst8|alu:alu0|ALUOut[11]                                                                                  ;
; 25:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |Components|InstructionProcessor:inst8|alu:alu0|ALUOut[15]                                                                                  ;
; 25:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; Yes        ; |Components|InstructionProcessor:inst8|alu:alu0|ALUOut[3]                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core57|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core57|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core57|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core57|alu:allu|ALUOut[3]                                                                                         ;
; 192:1              ; 16 bits   ; 2048 LEs      ; 1360 LEs             ; 688 LEs                ; Yes        ; |Components|SM:inst3|bufferDataResult[10]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|Mux32                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|Mux41                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|alu:alu0|ShiftLeft0                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|alu:alu0|ShiftRight0                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|alu:alu0|ShiftLeft0                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|alu:allu|Add1                                                                                              ;
; 65:1               ; 16 bits   ; 688 LEs       ; 688 LEs              ; 0 LEs                  ; No         ; |Components|gdfx_temp0[15]                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|core_input_data[15]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|core_input_data[1]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core56|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core56|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core10|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core10|alu:allu|ALUOut[8]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core6|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core6|alu:allu|ALUOut[8]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core5|alu:allu|ALUOut[5]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core5|alu:allu|ALUOut[8]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core0|alu:allu|ALUOut[7]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core0|alu:allu|ALUOut[8]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core56|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core10|alu:allu|ALUOut[13]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core6|alu:allu|ALUOut[12]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core5|alu:allu|ALUOut[14]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core0|alu:allu|ALUOut[12]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core56|alu:allu|ALUOut[3]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core10|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core6|alu:allu|ALUOut[1]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core5|alu:allu|ALUOut[3]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core0|alu:allu|ALUOut[3]                                                                                          ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|Mux17                                                                                                       ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|Mux37                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|alu:allu|ShiftLeft0                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|Mux0                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|alu:allu|Add1                                                                                               ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w9_n0_mux_dataout   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w11_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w14_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout   ;
; 4:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|alu:allu|Add1                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|core_input_data[15]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|core_input_data[10]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|core_input_data[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core2|alu:allu|ALUOut[4]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core2|alu:allu|ALUOut[10]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core1|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core1|alu:allu|ALUOut[8]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core2|alu:allu|ALUOut[15]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core1|alu:allu|ALUOut[14]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core2|alu:allu|ALUOut[1]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core1|alu:allu|ALUOut[1]                                                                                          ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|Mux17                                                                                                       ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|Mux38                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|alu:allu|ShiftRight0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|Mux0                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|alu:allu|Add1                                                                                               ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w6_n0_mux_dataout   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|alu:allu|Add1                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core59|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core58|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core57|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|core_address[8]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|core_address[3]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg0[7]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg1[5]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg0[2]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg1[2]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg0[5]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core59|reg3[12]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg0[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg1[15]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg2[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core58|reg3[12]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core57|reg3[11]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg1[14]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg3[6]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core56|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg0[9]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg2[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg2[14]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|reg3[12]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core59|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core59|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core58|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core58|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core59|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core58|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core59|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core58|alu:allu|ALUOut[3]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|Mux41                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|Mux31                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|core_input_data[14]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|core_input_data[13]                                                                                         ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core4|core_address[10]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core3|core_address[6]                                                                                             ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core2|core_address[15]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|core_address[0]                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|core_address[9]                                                                                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg0[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg1[6]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg0[4]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg1[6]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg0[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg1[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg0[1]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg1[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg0[1]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg1[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg1[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg2[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg2[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg3[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core4|reg3[13]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg0[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg1[10]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg2[7]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg2[1]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg2[10]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg3[1]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core3|reg3[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg0[15]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg1[13]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg2[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg2[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg3[5]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg3[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core2|reg3[14]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg1[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg2[7]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg2[2]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg2[13]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg3[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core1|reg3[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg1[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg2[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg2[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg3[5]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg3[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core0|reg3[15]                                                                                                    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core4|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core4|alu:allu|ALUOut[9]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core3|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core3|alu:allu|ALUOut[8]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core4|alu:allu|ALUOut[15]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core3|alu:allu|ALUOut[12]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core3|alu:allu|ALUOut[1]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core4|alu:allu|ALUOut[1]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|Mux39                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|Mux20                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|alu:allu|ShiftLeft0                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|Mux0                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|alu:allu|Add1                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|alu:allu|Add1                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|core_input_data[14]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|core_input_data[13]                                                                                         ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core9|core_address[10]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core8|core_address[6]                                                                                             ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core7|core_address[15]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|core_address[0]                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|core_address[9]                                                                                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg0[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg1[6]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg0[4]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg1[6]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg0[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg1[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg0[1]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg1[0]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg0[1]                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg1[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg1[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg2[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg2[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg3[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core9|reg3[13]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg0[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg1[10]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg2[7]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg2[1]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg2[10]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg3[1]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core8|reg3[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg0[15]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg1[13]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg2[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg2[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg3[5]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg3[3]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|reg3[14]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg1[8]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg2[7]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg2[2]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg2[13]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg3[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg3[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core6|reg3[8]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg0[10]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg1[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg2[4]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg2[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg2[9]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg3[5]                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg3[0]                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core5|reg3[15]                                                                                                    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core9|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core9|alu:allu|ALUOut[9]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core8|alu:allu|ALUOut[6]                                                                                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core8|alu:allu|ALUOut[8]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core9|alu:allu|ALUOut[15]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core8|alu:allu|ALUOut[12]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core8|alu:allu|ALUOut[1]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core9|alu:allu|ALUOut[1]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|Mux39                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|Mux20                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|alu:allu|ShiftLeft0                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|Mux0                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|alu:allu|Add1                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|alu:allu|Add1                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core14|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core13|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core12|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core14|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core13|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core10|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core14|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core14|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core13|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core13|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core14|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core13|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core13|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core14|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core19|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core18|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core17|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core19|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core18|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core19|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core19|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core18|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core18|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core19|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core18|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core18|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core19|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core24|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core23|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core22|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core24|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core23|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core24|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core24|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core23|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core23|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core24|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core23|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core23|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core24|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core29|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core28|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core27|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core29|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core28|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core29|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core29|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core28|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core28|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core29|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core28|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core28|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core29|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core34|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core33|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core32|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core34|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core33|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core34|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core34|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core33|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core33|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core34|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core33|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core33|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core34|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core39|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core38|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core37|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core39|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core38|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core39|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core39|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core38|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core38|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core39|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core38|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core38|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core39|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core44|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core43|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core42|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core44|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core43|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core44|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core44|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core43|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core43|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core44|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core43|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core43|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core44|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core49|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core48|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core47|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|core_address[0]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|core_address[9]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg1[6]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core49|reg3[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg0[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core48|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|reg3[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg0[10]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg1[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|reg3[15]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core49|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core49|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core48|alu:allu|ALUOut[6]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core48|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core49|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core48|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core48|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core49|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|Mux39                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|Mux20                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|core_input_data[13]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core54|core_address[10]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core53|core_address[6]                                                                                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core52|core_address[15]                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|core_address[8]                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|core_address[3]                                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg0[7]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg1[5]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg0[2]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg1[2]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg0[5]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg1[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core54|reg3[12]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg0[14]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg1[15]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg2[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core53|reg3[12]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg2[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|reg3[11]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg1[14]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg2[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg2[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg2[9]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg3[6]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg0[9]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg1[10]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg2[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg2[2]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg2[14]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|reg3[12]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core54|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core54|alu:allu|ALUOut[9]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core53|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core53|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core54|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core53|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core54|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core53|alu:allu|ALUOut[3]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|Mux43                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|Mux17                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|Mux0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|alu:allu|Add1                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|alu:allu|Add1                                                                                              ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|comb                                                                                                       ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|comb                                                                                                        ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|comb                                                                                                        ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|comb                                                                                                       ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|comb                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w15_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|InstructionProcessor:inst8|RAMAddress[5]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|InstructionProcessor:inst8|ip[6]                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Components|InstructionProcessor:inst8|coreInstr[13]                                                                                        ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|comb                                                                                                       ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core10|comb                                                                                                       ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core6|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core5|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core3|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core2|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core1|comb                                                                                                        ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core0|comb                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Components|InstructionProcessor:inst8|reg1                                                                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|Mux2                                                                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|Mux18                                                                                                ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |Components|ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated|mux_chb:mux2|l3_w8_n0_mux_dataout                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|InstructionProcessor:inst8|ip                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|core_input_data[14]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|core_input_data[13]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|core_input_data[15]                                                                                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core63|core_address[14]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core62|core_address[12]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core61|core_address[13]                                                                                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Components|SM:inst3|core:core60|core_address[11]                                                                                           ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg0[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg1[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg0[2]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg1[1]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg0[4]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg1[5]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg0[0]                                                                                                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg1[7]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg0[15]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg1[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg3[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg3[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core63|reg3[8]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg0[9]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg1[12]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg2[13]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg3[6]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg3[0]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core62|reg3[11]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg0[13]                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg1[15]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg2[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg2[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg3[4]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core61|reg3[9]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg0[9]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg1[8]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg2[7]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg2[1]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg2[14]                                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg3[5]                                                                                                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg3[3]                                                                                                    ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Components|SM:inst3|core:core60|reg3[13]                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core63|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core63|alu:allu|ALUOut[8]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core62|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core62|alu:allu|ALUOut[8]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core61|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core61|alu:allu|ALUOut[8]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core60|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core60|alu:allu|ALUOut[8]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core63|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core62|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core61|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core60|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core63|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core62|alu:allu|ALUOut[3]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core61|alu:allu|ALUOut[3]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core60|alu:allu|ALUOut[2]                                                                                         ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|Mux46                                                                                                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|Mux31                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core62|Mux0                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|alu:allu|Add1                                                                                              ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core63|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|core_input_data[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core52|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core52|alu:allu|ALUOut[7]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|alu:allu|ALUOut[0]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core52|alu:allu|ALUOut[12]                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|Mux17                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|Mux40                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|alu:allu|ShiftLeft0                                                                                        ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w5_n0_mux_dataout   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w12_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Components|SM:inst3|core:core52|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core16|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core15|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core11|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core16|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core16|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core15|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core15|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core11|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core11|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core16|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core15|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core11|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core16|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core15|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core11|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core11|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core25|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core21|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core20|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core25|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core25|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core21|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core21|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core20|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core20|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core25|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core21|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core20|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core25|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core21|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core20|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core20|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core31|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core30|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core26|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core31|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core31|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core30|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core30|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core26|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core26|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core31|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core30|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core26|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core31|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core30|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core26|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core26|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core40|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core36|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core35|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core40|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core40|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core36|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core36|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core35|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core35|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core40|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core36|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core35|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core40|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core36|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core35|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core35|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core46|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core45|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core41|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core46|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core46|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core45|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core45|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core41|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core41|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core46|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core45|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core41|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core46|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core45|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core41|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core41|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core55|core_input_data[4]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core51|core_input_data[0]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core50|core_input_data[1]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core55|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core55|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core51|alu:allu|ALUOut[4]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core51|alu:allu|ALUOut[11]                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core50|alu:allu|ALUOut[7]                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core50|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core55|alu:allu|ALUOut[15]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core51|alu:allu|ALUOut[12]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core50|alu:allu|ALUOut[14]                                                                                        ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core55|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core51|alu:allu|ALUOut[1]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Components|SM:inst3|core:core50|alu:allu|ALUOut[1]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|Mux26                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|Mux33                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|alu:allu|ShiftLeft0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w1_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w8_n0_mux_dataout  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core50|alu:allu|Add1                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|core_input_data[0]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core17|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core17|alu:allu|ALUOut[4]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core12|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core12|alu:allu|ALUOut[7]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core7|alu:allu|ALUOut[9]                                                                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core7|alu:allu|ALUOut[4]                                                                                          ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|alu:allu|ALUOut[3]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|alu:allu|ALUOut[0]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|alu:allu|ALUOut[1]                                                                                          ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core17|alu:allu|ALUOut[12]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core12|alu:allu|ALUOut[13]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core7|alu:allu|ALUOut[12]                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|Mux17                                                                                                       ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|Mux44                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|alu:allu|ShiftLeft0                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|alu:allu|ShiftRight0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|alu:allu|ShiftRight0                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w12_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w5_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout  ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |Components|SM:inst3|core:core7|alu:allu|Add1                                                                                               ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|core_input_data[0]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core32|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core32|alu:allu|ALUOut[4]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core27|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core27|alu:allu|ALUOut[7]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core22|alu:allu|ALUOut[9]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core22|alu:allu|ALUOut[4]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|alu:allu|ALUOut[3]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|alu:allu|ALUOut[0]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|alu:allu|ALUOut[1]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core32|alu:allu|ALUOut[12]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core27|alu:allu|ALUOut[13]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core22|alu:allu|ALUOut[12]                                                                                        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|Mux17                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|Mux44                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|alu:allu|ShiftRight0                                                                                       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w12_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w5_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |Components|SM:inst3|core:core22|alu:allu|Add1                                                                                              ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|core_input_data[15]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|core_input_data[0]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core47|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core47|alu:allu|ALUOut[4]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core42|alu:allu|ALUOut[11]                                                                                        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core42|alu:allu|ALUOut[7]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core37|alu:allu|ALUOut[9]                                                                                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Components|SM:inst3|core:core37|alu:allu|ALUOut[4]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|alu:allu|ALUOut[3]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|alu:allu|ALUOut[0]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|alu:allu|ALUOut[1]                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core47|alu:allu|ALUOut[12]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core42|alu:allu|ALUOut[13]                                                                                        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Components|SM:inst3|core:core37|alu:allu|ALUOut[12]                                                                                        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|Mux17                                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|Mux44                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|alu:allu|ShiftLeft0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|alu:allu|ShiftRight0                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|alu:allu|ShiftRight0                                                                                       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|Mux0                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|alu:allu|Add1                                                                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w12_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w5_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |Components|SM:inst3|core:core37|alu:allu|Add1                                                                                              ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4|l3_w8_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w0_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w2_n0_mux_dataout  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w13_n0_mux_dataout ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Components|SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux5|l3_w9_n0_mux_dataout  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                 ;
; fractional_vco_multiplier            ; false                  ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 2                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 5.000000 MHz           ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_manager:inst1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                           ;
; COORDINATES    ; 10    ; Signed Integer                           ;
; RED            ; 6     ; Signed Integer                           ;
; GREEN          ; 5     ; Signed Integer                           ;
; BLUE           ; 5     ; Signed Integer                           ;
; SCREEN_W       ; 800   ; Signed Integer                           ;
; ADDRESS_WIDTH  ; 19    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3 ;
+----------------------+-------+------------------------+
; Parameter Name       ; Value ; Type                   ;
+----------------------+-------+------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer         ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer         ;
; BUFFER_ADDRESS_WIDTH ; 19    ; Signed Integer         ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer         ;
; CORE_NUM             ; 64    ; Signed Integer         ;
; CORE_BUFFER_WIDTH    ; 13    ; Signed Integer         ;
+----------------------+-------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core0 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core1 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core2 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core3 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core4 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core5 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core6 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core7 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core8 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core9 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                    ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                    ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                    ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                    ;
; NUM_REGS             ; 4     ; Signed Integer                    ;
; NUM_FLAGS            ; 4     ; Signed Integer                    ;
; CARRY                ; 0     ; Signed Integer                    ;
; SIGN                 ; 1     ; Signed Integer                    ;
; OVERFLOW             ; 2     ; Signed Integer                    ;
; ZERO                 ; 3     ; Signed Integer                    ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core10 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core11 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core12 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core13 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core14 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core15 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core16 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core17 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core18 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core19 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core20 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core21 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core22 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core23 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core24 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core25 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core26 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core27 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core28 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core29 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core30 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core31 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core32 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core33 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core34 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core35 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core36 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core37 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core38 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core39 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core40 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core41 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core42 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core43 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core44 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core45 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core46 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core47 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core48 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core49 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core50 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core51 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core52 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core53 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core54 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core55 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core56 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core57 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core58 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core59 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core60 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core61 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core62 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core63 ;
+----------------------+-------+------------------------------------+
; Parameter Name       ; Value ; Type                               ;
+----------------------+-------+------------------------------------+
; DATA_WIDTH           ; 16    ; Signed Integer                     ;
; ADDRESS_WIDTH        ; 16    ; Signed Integer                     ;
; BUFFER_ADDRESS_WIDTH ; 13    ; Signed Integer                     ;
; INSTRUCTION_WIDTH    ; 15    ; Signed Integer                     ;
; NUM_REGS             ; 4     ; Signed Integer                     ;
; NUM_FLAGS            ; 4     ; Signed Integer                     ;
; CARRY                ; 0     ; Signed Integer                     ;
; SIGN                 ; 1     ; Signed Integer                     ;
; OVERFLOW             ; 2     ; Signed Integer                     ;
; ZERO                 ; 3     ; Signed Integer                     ;
+----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0im2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m4j2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_manager:inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CORE_WIDTH     ; 16    ; Signed Integer                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                          ;
; ADDR_SPACE     ; 23    ; Signed Integer                          ;
; NUM_CORES      ; 64    ; Signed Integer                          ;
; NUM_REGS       ; 8     ; Signed Integer                          ;
; REGS_CODIND    ; 3     ; Signed Integer                          ;
; CORE_CODIND    ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionProcessor:inst8 ;
+----------------+-----------------+--------------------------------------+
; Parameter Name ; Value           ; Type                                 ;
+----------------+-----------------+--------------------------------------+
; WIDTH          ; 16              ; Signed Integer                       ;
; REGS_CODING    ; 8               ; Signed Integer                       ;
; NOP            ; 100001011000000 ; Unsigned Binary                      ;
; CARRY          ; 0               ; Signed Integer                       ;
; SIGN           ; 1               ; Signed Integer                       ;
; OVERFLOW       ; 2               ; Signed Integer                       ;
; ZERO           ; 3               ; Signed Integer                       ;
+----------------+-----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_crl1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; add_res.hex          ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_lnf1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 194                                                                   ;
; Entity Instance                           ; SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core0|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core1|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core1|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core1|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core2|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core2|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core2|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core3|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core3|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core3|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core4|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core4|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core4|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core5|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core5|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core5|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core6|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core6|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core6|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core7|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core7|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core7|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core8|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core8|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core8|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core9|RAM:raam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core9|Buffer:buffer1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core9|Buffer:buffer2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core10|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core10|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core10|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core11|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core11|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core11|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core12|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core12|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core12|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core13|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core13|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core13|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core14|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core14|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core14|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core15|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core15|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core15|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core16|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core16|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core16|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core17|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core17|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core17|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core18|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core18|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core18|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core19|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core19|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core19|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core20|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core20|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core20|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core21|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core21|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core21|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core22|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core22|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core22|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core23|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core23|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core23|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core24|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core24|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core24|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core25|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core25|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core25|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core26|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core26|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core26|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core27|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core27|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core27|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core28|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core28|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core28|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core29|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core29|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core29|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core30|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core30|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core30|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core31|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core31|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core31|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core32|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core32|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core32|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core33|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core33|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core33|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core34|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core34|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core34|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core35|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core35|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core35|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core36|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core36|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core36|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core37|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core37|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core37|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core38|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core38|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core38|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core39|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core39|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core39|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core40|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core40|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core40|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core41|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core41|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core41|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core42|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core42|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core42|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core43|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core43|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core43|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core44|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core44|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core44|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core45|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core45|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core45|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core46|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core46|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core46|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core47|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core47|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core47|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core48|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core48|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core48|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core49|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core49|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core49|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core50|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core50|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core50|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core51|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core51|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core51|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core52|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core52|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core52|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core53|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core53|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core53|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core54|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core54|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core54|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core55|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core55|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core55|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core56|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core56|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core56|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core57|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core57|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core57|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core58|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core58|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core58|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core59|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core59|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core59|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core60|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core60|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core60|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core61|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core61|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core61|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core62|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core62|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core62|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core63|RAM:raam|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core63|Buffer:buffer1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; SM:inst3|core:core63|Buffer:buffer2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; ROM:inst9|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "InstructionProcessor:inst8|alu:alu0" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; CarryIn ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "SM:inst3|core:core0|Buffer:buffer2" ;
+--------+--------+----------+-----------------------------------+
; Port   ; Type   ; Severity ; Details                           ;
+--------+--------+----------+-----------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                      ;
; wren_a ; Input  ; Info     ; Stuck at GND                      ;
; q_b    ; Output ; Info     ; Explicitly unconnected            ;
+--------+--------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "SM:inst3|core:core0|Buffer:buffer1" ;
+--------+--------+----------+-----------------------------------+
; Port   ; Type   ; Severity ; Details                           ;
+--------+--------+----------+-----------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                      ;
; wren_a ; Input  ; Info     ; Stuck at GND                      ;
; q_b    ; Output ; Info     ; Explicitly unconnected            ;
+--------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10315                       ;
;     CLR               ; 1                           ;
;     ENA               ; 4583                        ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 2048                        ;
;     ENA SLD           ; 2064                        ;
;     SCLR              ; 72                          ;
;     SLD               ; 8                           ;
;     plain             ; 1529                        ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 36026                       ;
;     arith             ; 2269                        ;
;         0 data inputs ; 65                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 1115                        ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 962                         ;
;         5 data inputs ; 62                          ;
;     extend            ; 317                         ;
;         7 data inputs ; 317                         ;
;     normal            ; 32336                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 431                         ;
;         3 data inputs ; 6253                        ;
;         4 data inputs ; 4201                        ;
;         5 data inputs ; 4080                        ;
;         6 data inputs ; 17367                       ;
;     shared            ; 1104                        ;
;         0 data inputs ; 64                          ;
;         2 data inputs ; 1040                        ;
; arriav_mac            ; 66                          ;
; boundary_port         ; 54                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 10496                       ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 4.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan  2 18:08:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ROM.v
    Info (12023): Found entity 1: ROM File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM_1.v
    Info (12023): Found entity 1: RAM_1 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Instruction_Processor.v
    Info (12023): Found entity 1: InstructionProcessor File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file SM.v
    Info (12023): Found entity 1: SM File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Buffer.v
    Info (12023): Found entity 1: Buffer File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Components.bdf
    Info (12023): Found entity 1: Components
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: alu File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryManager.v
    Info (12023): Found entity 1: memory_manager File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BufferManager.v
    Info (12023): Found entity 1: buffer_manager File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SVGA.v
    Info (12023): Found entity 1: vga File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Clock.v
    Info (12023): Found entity 1: Clock File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Clock/Clock_0002.v
    Info (12023): Found entity 1: Clock_0002 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Decoder64.v
    Info (12023): Found entity 1: decoder64 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Decoder8.v
    Info (12023): Found entity 1: decoder8 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder8.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Instruction_Processor.v(43): created implicit net for "cin" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 43
Info (12127): Elaborating entity "Components" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:inst5"
Warning (10230): Verilog HDL assignment warning at SVGA.v(64): truncated value with size 32 to match size of target (10) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v Line: 64
Warning (10230): Verilog HDL assignment warning at SVGA.v(68): truncated value with size 32 to match size of target (10) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v Line: 68
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst6"
Info (12128): Elaborating entity "Clock_0002" for hierarchy "Clock:inst6|Clock_0002:clock_inst" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
Info (12133): Instantiated megafunction "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "buffer_manager" for hierarchy "buffer_manager:inst1"
Warning (10230): Verilog HDL assignment warning at BufferManager.v(21): truncated value with size 32 to match size of target (19) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v Line: 21
Warning (10230): Verilog HDL assignment warning at BufferManager.v(24): truncated value with size 32 to match size of target (6) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v Line: 24
Warning (10230): Verilog HDL assignment warning at BufferManager.v(25): truncated value with size 32 to match size of target (5) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v Line: 25
Warning (10230): Verilog HDL assignment warning at BufferManager.v(26): truncated value with size 32 to match size of target (5) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v Line: 26
Info (12128): Elaborating entity "SM" for hierarchy "SM:inst3"
Info (12128): Elaborating entity "core" for hierarchy "SM:inst3|core:core0" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SM.v Line: 102
Info (12128): Elaborating entity "RAM" for hierarchy "SM:inst3|core:core0|RAM:raam" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v Line: 98
Info (12133): Instantiated megafunction "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0im2.tdf
    Info (12023): Found entity 1: altsyncram_0im2 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0im2" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated" File: /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_a" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 55
Info (12128): Elaborating entity "Buffer" for hierarchy "SM:inst3|core:core0|Buffer:buffer1" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v Line: 100
Info (12130): Elaborated megafunction instantiation "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v Line: 100
Info (12133): Instantiated megafunction "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4j2.tdf
    Info (12023): Found entity 1: altsyncram_m4j2 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_m4j2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4j2" for hierarchy "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated" File: /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alu" for hierarchy "SM:inst3|core:core0|alu:allu" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v Line: 112
Info (12128): Elaborating entity "memory_manager" for hierarchy "memory_manager:inst"
Info (12128): Elaborating entity "decoder64" for hierarchy "memory_manager:inst|decoder64:d1" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v Line: 40
Info (12128): Elaborating entity "decoder8" for hierarchy "memory_manager:inst|decoder8:d2" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v Line: 41
Info (12128): Elaborating entity "InstructionProcessor" for hierarchy "InstructionProcessor:inst8"
Warning (10036): Verilog HDL or VHDL warning at Instruction_Processor.v(30): object "ALUResReg" assigned a value but never read File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at Instruction_Processor.v(31): object "cinReg" assigned a value but never read File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 31
Info (10264): Verilog HDL Case Statement information at Instruction_Processor.v(63): all case item expressions in this case statement are onehot File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 63
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(203): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 203
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(204): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 204
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(205): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 205
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(206): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 206
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(207): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 207
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(208): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 208
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(209): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 209
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(210): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 210
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(211): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 211
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(212): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 212
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(213): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 213
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(214): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 214
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(215): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 215
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(216): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 216
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(217): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 217
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(218): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 218
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(219): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 219
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(220): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 220
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(221): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(222): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 222
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(223): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 223
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(224): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 224
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(225): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 225
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(226): case item expression never matches the case expression File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 226
Warning (10230): Verilog HDL assignment warning at Instruction_Processor.v(238): truncated value with size 32 to match size of target (16) File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 238
Warning (10030): Net "cin" at Instruction_Processor.v(43) has no driver or initial value, using a default initial value '0' File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 43
Info (12128): Elaborating entity "RAM_1" for hierarchy "InstructionProcessor:inst8|RAM_1:ram1" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v Line: 86
Info (12130): Elaborated megafunction instantiation "InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v Line: 86
Info (12133): Instantiated megafunction "InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crl1.tdf
    Info (12023): Found entity 1: altsyncram_crl1 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_crl1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_crl1" for hierarchy "InstructionProcessor:inst8|RAM_1:ram1|altsyncram:altsyncram_component|altsyncram_crl1:auto_generated" File: /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst9|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM:inst9|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v Line: 82
Info (12133): Instantiated megafunction "ROM:inst9|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "add_res.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnf1.tdf
    Info (12023): Found entity 1: altsyncram_lnf1 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_lnf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lnf1" for hierarchy "ROM:inst9|altsyncram:altsyncram_component|altsyncram_lnf1:auto_generated" File: /root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "add_res.hex" was read in the word-addressed format File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex Line: 1
Warning (113015): Width of data items in "add_res.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2 warnings, reporting 2 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "add_res.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "add_res.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex Line: 2
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (33) in the Memory Initialization File "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/add_res.hex" -- setting initial value for remaining addresses to 0 File: /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v Line: 82
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "gdfx_temp0[15]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[14]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[13]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[12]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[11]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[10]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[9]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[8]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[7]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[6]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[5]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[4]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[3]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[2]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[1]" into a selector
    Warning (13048): Converted tri-state node "gdfx_temp0[0]" into a selector
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vsync" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/output_files/Components.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 50460 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 39842 logic cells
    Info (21064): Implemented 10496 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 66 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 1301 megabytes
    Info: Processing ended: Sat Jan  2 18:10:13 2021
    Info: Elapsed time: 00:01:57
    Info: Total CPU time (on all processors): 00:02:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/output_files/Components.map.smsg.


