
gemm.elf:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004008b8 <_init>:
  4008b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  4008bc:	910003fd 	mov	x29, sp
  4008c0:	9400006c 	bl	400a70 <call_weak_fn>
  4008c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  4008c8:	d65f03c0 	ret

Disassembly of section .plt:

00000000004008d0 <.plt>:
  4008d0:	a9bf7bf0 	stp	x16, x30, [sp, #-16]!
  4008d4:	b0000090 	adrp	x16, 411000 <__FRAME_END__+0xfa88>
  4008d8:	f947fe11 	ldr	x17, [x16, #4088]
  4008dc:	913fe210 	add	x16, x16, #0xff8
  4008e0:	d61f0220 	br	x17
  4008e4:	d503201f 	nop
  4008e8:	d503201f 	nop
  4008ec:	d503201f 	nop

00000000004008f0 <exit@plt>:
  4008f0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4008f4:	f9400211 	ldr	x17, [x16]
  4008f8:	91000210 	add	x16, x16, #0x0
  4008fc:	d61f0220 	br	x17

0000000000400900 <fputc@plt>:
  400900:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400904:	f9400611 	ldr	x17, [x16, #8]
  400908:	91002210 	add	x16, x16, #0x8
  40090c:	d61f0220 	br	x17

0000000000400910 <clock_gettime@plt>:
  400910:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400914:	f9400a11 	ldr	x17, [x16, #16]
  400918:	91004210 	add	x16, x16, #0x10
  40091c:	d61f0220 	br	x17

0000000000400920 <fclose@plt>:
  400920:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400924:	f9400e11 	ldr	x17, [x16, #24]
  400928:	91006210 	add	x16, x16, #0x18
  40092c:	d61f0220 	br	x17

0000000000400930 <fopen@plt>:
  400930:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400934:	f9401211 	ldr	x17, [x16, #32]
  400938:	91008210 	add	x16, x16, #0x20
  40093c:	d61f0220 	br	x17

0000000000400940 <malloc@plt>:
  400940:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400944:	f9401611 	ldr	x17, [x16, #40]
  400948:	9100a210 	add	x16, x16, #0x28
  40094c:	d61f0220 	br	x17

0000000000400950 <__libc_start_main@plt>:
  400950:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400954:	f9401a11 	ldr	x17, [x16, #48]
  400958:	9100c210 	add	x16, x16, #0x30
  40095c:	d61f0220 	br	x17

0000000000400960 <calloc@plt>:
  400960:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400964:	f9401e11 	ldr	x17, [x16, #56]
  400968:	9100e210 	add	x16, x16, #0x38
  40096c:	d61f0220 	br	x17

0000000000400970 <strerror@plt>:
  400970:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400974:	f9402211 	ldr	x17, [x16, #64]
  400978:	91010210 	add	x16, x16, #0x40
  40097c:	d61f0220 	br	x17

0000000000400980 <fgetc_unlocked@plt>:
  400980:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400984:	f9402611 	ldr	x17, [x16, #72]
  400988:	91012210 	add	x16, x16, #0x48
  40098c:	d61f0220 	br	x17

0000000000400990 <__gmon_start__@plt>:
  400990:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400994:	f9402a11 	ldr	x17, [x16, #80]
  400998:	91014210 	add	x16, x16, #0x50
  40099c:	d61f0220 	br	x17

00000000004009a0 <abort@plt>:
  4009a0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009a4:	f9402e11 	ldr	x17, [x16, #88]
  4009a8:	91016210 	add	x16, x16, #0x58
  4009ac:	d61f0220 	br	x17

00000000004009b0 <free@plt>:
  4009b0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009b4:	f9403211 	ldr	x17, [x16, #96]
  4009b8:	91018210 	add	x16, x16, #0x60
  4009bc:	d61f0220 	br	x17

00000000004009c0 <fwrite@plt>:
  4009c0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009c4:	f9403611 	ldr	x17, [x16, #104]
  4009c8:	9101a210 	add	x16, x16, #0x68
  4009cc:	d61f0220 	br	x17

00000000004009d0 <fputc_unlocked@plt>:
  4009d0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009d4:	f9403a11 	ldr	x17, [x16, #112]
  4009d8:	9101c210 	add	x16, x16, #0x70
  4009dc:	d61f0220 	br	x17

00000000004009e0 <printf@plt>:
  4009e0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009e4:	f9403e11 	ldr	x17, [x16, #120]
  4009e8:	9101e210 	add	x16, x16, #0x78
  4009ec:	d61f0220 	br	x17

00000000004009f0 <__assert_fail@plt>:
  4009f0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009f4:	f9404211 	ldr	x17, [x16, #128]
  4009f8:	91020210 	add	x16, x16, #0x80
  4009fc:	d61f0220 	br	x17

0000000000400a00 <__errno_location@plt>:
  400a00:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400a04:	f9404611 	ldr	x17, [x16, #136]
  400a08:	91022210 	add	x16, x16, #0x88
  400a0c:	d61f0220 	br	x17

0000000000400a10 <fprintf@plt>:
  400a10:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400a14:	f9404a11 	ldr	x17, [x16, #144]
  400a18:	91024210 	add	x16, x16, #0x90
  400a1c:	d61f0220 	br	x17

Disassembly of section .text:

0000000000400a20 <_start>:
  400a20:	d280001d 	mov	x29, #0x0                   	// #0
  400a24:	d280001e 	mov	x30, #0x0                   	// #0
  400a28:	aa0003e5 	mov	x5, x0
  400a2c:	f94003e1 	ldr	x1, [sp]
  400a30:	910023e2 	add	x2, sp, #0x8
  400a34:	910003e6 	mov	x6, sp
  400a38:	d2e00000 	movz	x0, #0x0, lsl #48
  400a3c:	f2c00000 	movk	x0, #0x0, lsl #32
  400a40:	f2a00800 	movk	x0, #0x40, lsl #16
  400a44:	f281da00 	movk	x0, #0xed0
  400a48:	d2e00003 	movz	x3, #0x0, lsl #48
  400a4c:	f2c00003 	movk	x3, #0x0, lsl #32
  400a50:	f2a00803 	movk	x3, #0x40, lsl #16
  400a54:	f2826703 	movk	x3, #0x1338
  400a58:	d2e00004 	movz	x4, #0x0, lsl #48
  400a5c:	f2c00004 	movk	x4, #0x0, lsl #32
  400a60:	f2a00804 	movk	x4, #0x40, lsl #16
  400a64:	f2827704 	movk	x4, #0x13b8
  400a68:	97ffffba 	bl	400950 <__libc_start_main@plt>
  400a6c:	97ffffcd 	bl	4009a0 <abort@plt>

0000000000400a70 <call_weak_fn>:
  400a70:	b0000080 	adrp	x0, 411000 <__FRAME_END__+0xfa88>
  400a74:	f947f000 	ldr	x0, [x0, #4064]
  400a78:	b4000040 	cbz	x0, 400a80 <call_weak_fn+0x10>
  400a7c:	17ffffc5 	b	400990 <__gmon_start__@plt>
  400a80:	d65f03c0 	ret

0000000000400a84 <deregister_tm_clones>:
  400a84:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400a88:	9102a001 	add	x1, x0, #0xa8
  400a8c:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400a90:	9102a000 	add	x0, x0, #0xa8
  400a94:	eb00003f 	cmp	x1, x0
  400a98:	54000140 	b.eq	400ac0 <deregister_tm_clones+0x3c>  // b.none
  400a9c:	d10043ff 	sub	sp, sp, #0x10
  400aa0:	b0000001 	adrp	x1, 401000 <main+0x130>
  400aa4:	f941ec21 	ldr	x1, [x1, #984]
  400aa8:	f90007e1 	str	x1, [sp, #8]
  400aac:	b4000061 	cbz	x1, 400ab8 <deregister_tm_clones+0x34>
  400ab0:	910043ff 	add	sp, sp, #0x10
  400ab4:	d61f0020 	br	x1
  400ab8:	910043ff 	add	sp, sp, #0x10
  400abc:	d65f03c0 	ret
  400ac0:	d65f03c0 	ret

0000000000400ac4 <register_tm_clones>:
  400ac4:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400ac8:	9102a001 	add	x1, x0, #0xa8
  400acc:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400ad0:	9102a000 	add	x0, x0, #0xa8
  400ad4:	cb000021 	sub	x1, x1, x0
  400ad8:	d2800042 	mov	x2, #0x2                   	// #2
  400adc:	9343fc21 	asr	x1, x1, #3
  400ae0:	9ac20c21 	sdiv	x1, x1, x2
  400ae4:	b4000141 	cbz	x1, 400b0c <register_tm_clones+0x48>
  400ae8:	d10043ff 	sub	sp, sp, #0x10
  400aec:	b0000002 	adrp	x2, 401000 <main+0x130>
  400af0:	f941f042 	ldr	x2, [x2, #992]
  400af4:	f90007e2 	str	x2, [sp, #8]
  400af8:	b4000062 	cbz	x2, 400b04 <register_tm_clones+0x40>
  400afc:	910043ff 	add	sp, sp, #0x10
  400b00:	d61f0040 	br	x2
  400b04:	910043ff 	add	sp, sp, #0x10
  400b08:	d65f03c0 	ret
  400b0c:	d65f03c0 	ret

0000000000400b10 <__do_global_dtors_aux>:
  400b10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  400b14:	910003fd 	mov	x29, sp
  400b18:	f9000bf3 	str	x19, [sp, #16]
  400b1c:	d0000093 	adrp	x19, 412000 <exit@GLIBC_2.17>
  400b20:	3942c260 	ldrb	w0, [x19, #176]
  400b24:	35000080 	cbnz	w0, 400b34 <__do_global_dtors_aux+0x24>
  400b28:	97ffffd7 	bl	400a84 <deregister_tm_clones>
  400b2c:	52800020 	mov	w0, #0x1                   	// #1
  400b30:	3902c260 	strb	w0, [x19, #176]
  400b34:	f9400bf3 	ldr	x19, [sp, #16]
  400b38:	a8c27bfd 	ldp	x29, x30, [sp], #32
  400b3c:	d65f03c0 	ret

0000000000400b40 <frame_dummy>:
  400b40:	17ffffe1 	b	400ac4 <register_tm_clones>

0000000000400b44 <polybench_flush_cache>:
  400b44:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400b48:	52802000 	mov	w0, #0x100                 	// #256
  400b4c:	72a00800 	movk	w0, #0x40, lsl #16
  400b50:	52800101 	mov	w1, #0x8                   	// #8
  400b54:	910003fd 	mov	x29, sp
  400b58:	97ffff82 	bl	400960 <calloc@plt>
  400b5c:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400b60:	aa1f03e8 	mov	x8, xzr
  400b64:	9e6703e0 	fmov	d0, xzr
  400b68:	72a04009 	movk	w9, #0x200, lsl #16
  400b6c:	8b08000a 	add	x10, x0, x8
  400b70:	fd400541 	ldr	d1, [x10, #8]
  400b74:	91002108 	add	x8, x8, #0x8
  400b78:	eb09011f 	cmp	x8, x9
  400b7c:	1e612800 	fadd	d0, d0, d1
  400b80:	54ffff61 	b.ne	400b6c <polybench_flush_cache+0x28>  // b.any
  400b84:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400b88:	1e612000 	fcmp	d0, d1
  400b8c:	54000068 	b.hi	400b98 <polybench_flush_cache+0x54>  // b.pmore
  400b90:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400b94:	17ffff87 	b	4009b0 <free@plt>
  400b98:	b0000000 	adrp	x0, 401000 <main+0x130>
  400b9c:	b0000001 	adrp	x1, 401000 <main+0x130>
  400ba0:	b0000003 	adrp	x3, 401000 <main+0x130>
  400ba4:	910fa000 	add	x0, x0, #0x3e8
  400ba8:	910fd021 	add	x1, x1, #0x3f4
  400bac:	91101063 	add	x3, x3, #0x404
  400bb0:	52800c02 	mov	w2, #0x60                  	// #96
  400bb4:	97ffff8f 	bl	4009f0 <__assert_fail@plt>

0000000000400bb8 <polybench_prepare_instruments>:
  400bb8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400bbc:	52802000 	mov	w0, #0x100                 	// #256
  400bc0:	72a00800 	movk	w0, #0x40, lsl #16
  400bc4:	52800101 	mov	w1, #0x8                   	// #8
  400bc8:	910003fd 	mov	x29, sp
  400bcc:	97ffff65 	bl	400960 <calloc@plt>
  400bd0:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400bd4:	aa1f03e8 	mov	x8, xzr
  400bd8:	9e6703e0 	fmov	d0, xzr
  400bdc:	72a04009 	movk	w9, #0x200, lsl #16
  400be0:	8b08000a 	add	x10, x0, x8
  400be4:	fd400541 	ldr	d1, [x10, #8]
  400be8:	91002108 	add	x8, x8, #0x8
  400bec:	eb09011f 	cmp	x8, x9
  400bf0:	1e602820 	fadd	d0, d1, d0
  400bf4:	54ffff61 	b.ne	400be0 <polybench_prepare_instruments+0x28>  // b.any
  400bf8:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400bfc:	1e612000 	fcmp	d0, d1
  400c00:	54000068 	b.hi	400c0c <polybench_prepare_instruments+0x54>  // b.pmore
  400c04:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400c08:	17ffff6a 	b	4009b0 <free@plt>
  400c0c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400c10:	b0000001 	adrp	x1, 401000 <main+0x130>
  400c14:	b0000003 	adrp	x3, 401000 <main+0x130>
  400c18:	910fa000 	add	x0, x0, #0x3e8
  400c1c:	910fd021 	add	x1, x1, #0x3f4
  400c20:	91101063 	add	x3, x3, #0x404
  400c24:	52800c02 	mov	w2, #0x60                  	// #96
  400c28:	97ffff72 	bl	4009f0 <__assert_fail@plt>

0000000000400c2c <polybench_timer_start>:
  400c2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400c30:	52802000 	mov	w0, #0x100                 	// #256
  400c34:	72a00800 	movk	w0, #0x40, lsl #16
  400c38:	52800101 	mov	w1, #0x8                   	// #8
  400c3c:	910003fd 	mov	x29, sp
  400c40:	97ffff48 	bl	400960 <calloc@plt>
  400c44:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400c48:	aa1f03e8 	mov	x8, xzr
  400c4c:	9e6703e0 	fmov	d0, xzr
  400c50:	72a04009 	movk	w9, #0x200, lsl #16
  400c54:	8b08000a 	add	x10, x0, x8
  400c58:	fd400541 	ldr	d1, [x10, #8]
  400c5c:	91002108 	add	x8, x8, #0x8
  400c60:	eb09011f 	cmp	x8, x9
  400c64:	1e612800 	fadd	d0, d0, d1
  400c68:	54ffff61 	b.ne	400c54 <polybench_timer_start+0x28>  // b.any
  400c6c:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400c70:	1e612000 	fcmp	d0, d1
  400c74:	540000c8 	b.hi	400c8c <polybench_timer_start+0x60>  // b.pmore
  400c78:	97ffff4e 	bl	4009b0 <free@plt>
  400c7c:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400c80:	f9006d1f 	str	xzr, [x8, #216]
  400c84:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400c88:	d65f03c0 	ret
  400c8c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400c90:	b0000001 	adrp	x1, 401000 <main+0x130>
  400c94:	b0000003 	adrp	x3, 401000 <main+0x130>
  400c98:	910fa000 	add	x0, x0, #0x3e8
  400c9c:	910fd021 	add	x1, x1, #0x3f4
  400ca0:	91101063 	add	x3, x3, #0x404
  400ca4:	52800c02 	mov	w2, #0x60                  	// #96
  400ca8:	97ffff52 	bl	4009f0 <__assert_fail@plt>

0000000000400cac <polybench_timer_stop>:
  400cac:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cb0:	f900691f 	str	xzr, [x8, #208]
  400cb4:	d65f03c0 	ret

0000000000400cb8 <polybench_timer_print>:
  400cb8:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cbc:	d0000089 	adrp	x9, 412000 <exit@GLIBC_2.17>
  400cc0:	fd406900 	ldr	d0, [x8, #208]
  400cc4:	fd406d21 	ldr	d1, [x9, #216]
  400cc8:	b0000000 	adrp	x0, 401000 <main+0x130>
  400ccc:	91108400 	add	x0, x0, #0x421
  400cd0:	1e613800 	fsub	d0, d0, d1
  400cd4:	17ffff43 	b	4009e0 <printf@plt>

0000000000400cd8 <polybench_alloc_data>:
  400cd8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400cdc:	93407c28 	sxtw	x8, w1
  400ce0:	9b007d00 	mul	x0, x8, x0
  400ce4:	910003fd 	mov	x29, sp
  400ce8:	97ffff16 	bl	400940 <malloc@plt>
  400cec:	b4000060 	cbz	x0, 400cf8 <polybench_alloc_data+0x20>
  400cf0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400cf4:	d65f03c0 	ret
  400cf8:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cfc:	f9405503 	ldr	x3, [x8, #168]
  400d00:	b0000000 	adrp	x0, 401000 <main+0x130>
  400d04:	9110a000 	add	x0, x0, #0x428
  400d08:	52800641 	mov	w1, #0x32                  	// #50
  400d0c:	52800022 	mov	w2, #0x1                   	// #1
  400d10:	97ffff2c 	bl	4009c0 <fwrite@plt>
  400d14:	52800020 	mov	w0, #0x1                   	// #1
  400d18:	97fffef6 	bl	4008f0 <exit@plt>

0000000000400d1c <eval_kern_time>:
  400d1c:	d2d9acaa 	mov	x10, #0xcd6500000000        	// #225833675390976
  400d20:	cb010069 	sub	x9, x3, x1
  400d24:	f2e839aa 	movk	x10, #0x41cd, lsl #48
  400d28:	cb000048 	sub	x8, x2, x0
  400d2c:	9e620121 	scvtf	d1, x9
  400d30:	9e670142 	fmov	d2, x10
  400d34:	9e620100 	scvtf	d0, x8
  400d38:	1e621821 	fdiv	d1, d1, d2
  400d3c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400d40:	1e602820 	fadd	d0, d1, d0
  400d44:	9111c000 	add	x0, x0, #0x470
  400d48:	17ffff26 	b	4009e0 <printf@plt>

0000000000400d4c <check_file>:
  400d4c:	b4000060 	cbz	x0, 400d58 <check_file+0xc>
  400d50:	52800020 	mov	w0, #0x1                   	// #1
  400d54:	d65f03c0 	ret
  400d58:	f81e0ff3 	str	x19, [sp, #-32]!
  400d5c:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400d60:	f9405513 	ldr	x19, [x8, #168]
  400d64:	a9017bfd 	stp	x29, x30, [sp, #16]
  400d68:	910043fd 	add	x29, sp, #0x10
  400d6c:	97ffff25 	bl	400a00 <__errno_location@plt>
  400d70:	b9400000 	ldr	w0, [x0]
  400d74:	97fffeff 	bl	400970 <strerror@plt>
  400d78:	b0000001 	adrp	x1, 401000 <main+0x130>
  400d7c:	aa0003e2 	mov	x2, x0
  400d80:	9111d421 	add	x1, x1, #0x475
  400d84:	aa1303e0 	mov	x0, x19
  400d88:	97ffff22 	bl	400a10 <fprintf@plt>
  400d8c:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400d90:	2a1f03e0 	mov	w0, wzr
  400d94:	f84207f3 	ldr	x19, [sp], #32
  400d98:	d65f03c0 	ret

0000000000400d9c <wait_for_the_flag>:
  400d9c:	a9bd57f6 	stp	x22, x21, [sp, #-48]!
  400da0:	b0000000 	adrp	x0, 401000 <main+0x130>
  400da4:	b0000001 	adrp	x1, 401000 <main+0x130>
  400da8:	91123400 	add	x0, x0, #0x48d
  400dac:	91124821 	add	x1, x1, #0x492
  400db0:	a9014ff4 	stp	x20, x19, [sp, #16]
  400db4:	a9027bfd 	stp	x29, x30, [sp, #32]
  400db8:	910083fd 	add	x29, sp, #0x20
  400dbc:	97fffedd 	bl	400930 <fopen@plt>
  400dc0:	b4000340 	cbz	x0, 400e28 <wait_for_the_flag+0x8c>
  400dc4:	aa0003f3 	mov	x19, x0
  400dc8:	97fffeee 	bl	400980 <fgetc_unlocked@plt>
  400dcc:	2a0003f4 	mov	w20, w0
  400dd0:	aa1303e0 	mov	x0, x19
  400dd4:	97fffed3 	bl	400920 <fclose@plt>
  400dd8:	7100c29f 	cmp	w20, #0x30
  400ddc:	540001e1 	b.ne	400e18 <wait_for_the_flag+0x7c>  // b.any
  400de0:	b0000013 	adrp	x19, 401000 <main+0x130>
  400de4:	b0000014 	adrp	x20, 401000 <main+0x130>
  400de8:	91123673 	add	x19, x19, #0x48d
  400dec:	91124a94 	add	x20, x20, #0x492
  400df0:	aa1303e0 	mov	x0, x19
  400df4:	aa1403e1 	mov	x1, x20
  400df8:	97fffece 	bl	400930 <fopen@plt>
  400dfc:	aa0003f5 	mov	x21, x0
  400e00:	97fffee0 	bl	400980 <fgetc_unlocked@plt>
  400e04:	2a0003f6 	mov	w22, w0
  400e08:	aa1503e0 	mov	x0, x21
  400e0c:	97fffec5 	bl	400920 <fclose@plt>
  400e10:	7100c2df 	cmp	w22, #0x30
  400e14:	54fffee0 	b.eq	400df0 <wait_for_the_flag+0x54>  // b.none
  400e18:	a9427bfd 	ldp	x29, x30, [sp, #32]
  400e1c:	a9414ff4 	ldp	x20, x19, [sp, #16]
  400e20:	a8c357f6 	ldp	x22, x21, [sp], #48
  400e24:	d65f03c0 	ret
  400e28:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400e2c:	f9405513 	ldr	x19, [x8, #168]
  400e30:	97fffef4 	bl	400a00 <__errno_location@plt>
  400e34:	b9400000 	ldr	w0, [x0]
  400e38:	97fffece 	bl	400970 <strerror@plt>
  400e3c:	aa0003e2 	mov	x2, x0
  400e40:	aa1303e0 	mov	x0, x19
  400e44:	a9427bfd 	ldp	x29, x30, [sp, #32]
  400e48:	a9414ff4 	ldp	x20, x19, [sp, #16]
  400e4c:	b0000001 	adrp	x1, 401000 <main+0x130>
  400e50:	9111d421 	add	x1, x1, #0x475
  400e54:	a8c357f6 	ldp	x22, x21, [sp], #48
  400e58:	17fffeee 	b	400a10 <fprintf@plt>

0000000000400e5c <set_the_flag>:
  400e5c:	f81e0ff3 	str	x19, [sp, #-32]!
  400e60:	b0000000 	adrp	x0, 401000 <main+0x130>
  400e64:	b0000001 	adrp	x1, 401000 <main+0x130>
  400e68:	91123400 	add	x0, x0, #0x48d
  400e6c:	91125021 	add	x1, x1, #0x494
  400e70:	a9017bfd 	stp	x29, x30, [sp, #16]
  400e74:	910043fd 	add	x29, sp, #0x10
  400e78:	97fffeae 	bl	400930 <fopen@plt>
  400e7c:	b4000120 	cbz	x0, 400ea0 <set_the_flag+0x44>
  400e80:	aa0003f3 	mov	x19, x0
  400e84:	52800620 	mov	w0, #0x31                  	// #49
  400e88:	aa1303e1 	mov	x1, x19
  400e8c:	97fffed1 	bl	4009d0 <fputc_unlocked@plt>
  400e90:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400e94:	aa1303e0 	mov	x0, x19
  400e98:	f84207f3 	ldr	x19, [sp], #32
  400e9c:	17fffea1 	b	400920 <fclose@plt>
  400ea0:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400ea4:	f9405513 	ldr	x19, [x8, #168]
  400ea8:	97fffed6 	bl	400a00 <__errno_location@plt>
  400eac:	b9400000 	ldr	w0, [x0]
  400eb0:	97fffeb0 	bl	400970 <strerror@plt>
  400eb4:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400eb8:	b0000001 	adrp	x1, 401000 <main+0x130>
  400ebc:	9111d421 	add	x1, x1, #0x475
  400ec0:	aa0003e2 	mov	x2, x0
  400ec4:	aa1303e0 	mov	x0, x19
  400ec8:	f84207f3 	ldr	x19, [sp], #32
  400ecc:	17fffed1 	b	400a10 <fprintf@plt>

0000000000400ed0 <main>:
  400ed0:	d101c3ff 	sub	sp, sp, #0x70
  400ed4:	a9035ff8 	stp	x24, x23, [sp, #48]
  400ed8:	2a0003f7 	mov	w23, w0
  400edc:	52955080 	mov	w0, #0xaa84                	// #43652
  400ee0:	a90457f6 	stp	x22, x21, [sp, #64]
  400ee4:	aa0103f6 	mov	x22, x1
  400ee8:	72a00040 	movk	w0, #0x2, lsl #16
  400eec:	52800081 	mov	w1, #0x4                   	// #4
  400ef0:	a9016ffc 	stp	x28, x27, [sp, #16]
  400ef4:	a90267fa 	stp	x26, x25, [sp, #32]
  400ef8:	a9054ff4 	stp	x20, x19, [sp, #80]
  400efc:	a9067bfd 	stp	x29, x30, [sp, #96]
  400f00:	910183fd 	add	x29, sp, #0x60
  400f04:	97ffff75 	bl	400cd8 <polybench_alloc_data>
  400f08:	aa0003f3 	mov	x19, x0
  400f0c:	52955080 	mov	w0, #0xaa84                	// #43652
  400f10:	72a00040 	movk	w0, #0x2, lsl #16
  400f14:	52800081 	mov	w1, #0x4                   	// #4
  400f18:	97ffff70 	bl	400cd8 <polybench_alloc_data>
  400f1c:	aa0003f4 	mov	x20, x0
  400f20:	52955080 	mov	w0, #0xaa84                	// #43652
  400f24:	72a00040 	movk	w0, #0x2, lsl #16
  400f28:	52800081 	mov	w1, #0x4                   	// #4
  400f2c:	97ffff6b 	bl	400cd8 <polybench_alloc_data>
  400f30:	b0000008 	adrp	x8, 401000 <main+0x130>
  400f34:	3dc11901 	ldr	q1, [x8, #1120]
  400f38:	52a87a2a 	mov	w10, #0x43d10000            	// #1137770496
  400f3c:	5290000d 	mov	w13, #0x8000                	// #32768
  400f40:	aa0003f5 	mov	x21, x0
  400f44:	aa1f03e9 	mov	x9, xzr
  400f48:	4f000480 	movi	v0.4s, #0x4
  400f4c:	4e040d42 	dup	v2.4s, w10
  400f50:	4f000503 	movi	v3.4s, #0x8
  400f54:	52a87a0b 	mov	w11, #0x43d00000            	// #1137704960
  400f58:	5280d10c 	mov	w12, #0x688                 	// #1672
  400f5c:	72a87a0d 	movk	w13, #0x43d0, lsl #16
  400f60:	aa1303ee 	mov	x14, x19
  400f64:	1e220124 	scvtf	s4, w9
  400f68:	aa1f03ef 	mov	x15, xzr
  400f6c:	4e040485 	dup	v5.4s, v4.s[0]
  400f70:	4ea11c26 	mov	v6.16b, v1.16b
  400f74:	4ea084c7 	add	v7.4s, v6.4s, v0.4s
  400f78:	4e21d8d0 	scvtf	v16.4s, v6.4s
  400f7c:	4e21d8e7 	scvtf	v7.4s, v7.4s
  400f80:	8b0f01d0 	add	x16, x14, x15
  400f84:	910081ef 	add	x15, x15, #0x20
  400f88:	6e30dcb0 	fmul	v16.4s, v5.4s, v16.4s
  400f8c:	6e27dca7 	fmul	v7.4s, v5.4s, v7.4s
  400f90:	f11a01ff 	cmp	x15, #0x680
  400f94:	6e22fe10 	fdiv	v16.4s, v16.4s, v2.4s
  400f98:	6e22fce7 	fdiv	v7.4s, v7.4s, v2.4s
  400f9c:	4ea384c6 	add	v6.4s, v6.4s, v3.4s
  400fa0:	ad001e10 	stp	q16, q7, [x16]
  400fa4:	54fffe81 	b.ne	400f74 <main+0xa4>  // b.any
  400fa8:	1e270165 	fmov	s5, w11
  400fac:	1e2701a7 	fmov	s7, w13
  400fb0:	1e250885 	fmul	s5, s4, s5
  400fb4:	1e270146 	fmov	s6, w10
  400fb8:	9b0c4d2f 	madd	x15, x9, x12, x19
  400fbc:	1e270884 	fmul	s4, s4, s7
  400fc0:	91000529 	add	x9, x9, #0x1
  400fc4:	1e2618a5 	fdiv	s5, s5, s6
  400fc8:	1e261884 	fdiv	s4, s4, s6
  400fcc:	f106893f 	cmp	x9, #0x1a2
  400fd0:	911a21ce 	add	x14, x14, #0x688
  400fd4:	bd0681e5 	str	s5, [x15, #1664]
  400fd8:	bd0685e4 	str	s4, [x15, #1668]
  400fdc:	54fffc41 	b.ne	400f64 <main+0x94>  // b.any
  400fe0:	3dc11900 	ldr	q0, [x8, #1120]
  400fe4:	52a87a2a 	mov	w10, #0x43d10000            	// #1137770496
  400fe8:	5290000d 	mov	w13, #0x8000                	// #32768
  400fec:	aa1f03e9 	mov	x9, xzr
  400ff0:	4f000481 	movi	v1.4s, #0x4
  400ff4:	4f000502 	movi	v2.4s, #0x8
  400ff8:	4e040d43 	dup	v3.4s, w10
  400ffc:	52a87a0b 	mov	w11, #0x43d00000            	// #1137704960
  401000:	5280d10c 	mov	w12, #0x688                 	// #1672
  401004:	72a87a0d 	movk	w13, #0x43d0, lsl #16
  401008:	aa1403ee 	mov	x14, x20
  40100c:	1e220124 	scvtf	s4, w9
  401010:	aa1f03ef 	mov	x15, xzr
  401014:	4e040485 	dup	v5.4s, v4.s[0]
  401018:	4ea01c06 	mov	v6.16b, v0.16b
  40101c:	4ea184c7 	add	v7.4s, v6.4s, v1.4s
  401020:	4e21d8d0 	scvtf	v16.4s, v6.4s
  401024:	4e21d8e7 	scvtf	v7.4s, v7.4s
  401028:	8b0f01d0 	add	x16, x14, x15
  40102c:	910081ef 	add	x15, x15, #0x20
  401030:	6e30dcb0 	fmul	v16.4s, v5.4s, v16.4s
  401034:	6e27dca7 	fmul	v7.4s, v5.4s, v7.4s
  401038:	f11a01ff 	cmp	x15, #0x680
  40103c:	6e23fe10 	fdiv	v16.4s, v16.4s, v3.4s
  401040:	6e23fce7 	fdiv	v7.4s, v7.4s, v3.4s
  401044:	4ea284c6 	add	v6.4s, v6.4s, v2.4s
  401048:	ad001e10 	stp	q16, q7, [x16]
  40104c:	54fffe81 	b.ne	40101c <main+0x14c>  // b.any
  401050:	1e270165 	fmov	s5, w11
  401054:	1e2701a7 	fmov	s7, w13
  401058:	1e250885 	fmul	s5, s4, s5
  40105c:	1e270146 	fmov	s6, w10
  401060:	9b0c512f 	madd	x15, x9, x12, x20
  401064:	1e270884 	fmul	s4, s4, s7
  401068:	91000529 	add	x9, x9, #0x1
  40106c:	1e2618a5 	fdiv	s5, s5, s6
  401070:	1e261884 	fdiv	s4, s4, s6
  401074:	f106893f 	cmp	x9, #0x1a2
  401078:	911a21ce 	add	x14, x14, #0x688
  40107c:	bd0681e5 	str	s5, [x15, #1664]
  401080:	bd0685e4 	str	s4, [x15, #1668]
  401084:	54fffc41 	b.ne	40100c <main+0x13c>  // b.any
  401088:	3dc11900 	ldr	q0, [x8, #1120]
  40108c:	52a87a28 	mov	w8, #0x43d10000            	// #1137770496
  401090:	5290000c 	mov	w12, #0x8000                	// #32768
  401094:	aa1f03e9 	mov	x9, xzr
  401098:	4f000481 	movi	v1.4s, #0x4
  40109c:	4f000502 	movi	v2.4s, #0x8
  4010a0:	4e040d03 	dup	v3.4s, w8
  4010a4:	52a87a0a 	mov	w10, #0x43d00000            	// #1137704960
  4010a8:	5280d10b 	mov	w11, #0x688                 	// #1672
  4010ac:	72a87a0c 	movk	w12, #0x43d0, lsl #16
  4010b0:	aa1503ed 	mov	x13, x21
  4010b4:	1e220124 	scvtf	s4, w9
  4010b8:	aa1f03ee 	mov	x14, xzr
  4010bc:	4e040485 	dup	v5.4s, v4.s[0]
  4010c0:	4ea01c06 	mov	v6.16b, v0.16b
  4010c4:	4ea184c7 	add	v7.4s, v6.4s, v1.4s
  4010c8:	4e21d8d0 	scvtf	v16.4s, v6.4s
  4010cc:	4e21d8e7 	scvtf	v7.4s, v7.4s
  4010d0:	8b0e01af 	add	x15, x13, x14
  4010d4:	910081ce 	add	x14, x14, #0x20
  4010d8:	6e30dcb0 	fmul	v16.4s, v5.4s, v16.4s
  4010dc:	6e27dca7 	fmul	v7.4s, v5.4s, v7.4s
  4010e0:	f11a01df 	cmp	x14, #0x680
  4010e4:	6e23fe10 	fdiv	v16.4s, v16.4s, v3.4s
  4010e8:	6e23fce7 	fdiv	v7.4s, v7.4s, v3.4s
  4010ec:	4ea284c6 	add	v6.4s, v6.4s, v2.4s
  4010f0:	ad001df0 	stp	q16, q7, [x15]
  4010f4:	54fffe81 	b.ne	4010c4 <main+0x1f4>  // b.any
  4010f8:	1e270145 	fmov	s5, w10
  4010fc:	1e270187 	fmov	s7, w12
  401100:	1e250885 	fmul	s5, s4, s5
  401104:	1e270106 	fmov	s6, w8
  401108:	9b0b552e 	madd	x14, x9, x11, x21
  40110c:	1e270884 	fmul	s4, s4, s7
  401110:	91000529 	add	x9, x9, #0x1
  401114:	1e2618a5 	fdiv	s5, s5, s6
  401118:	1e261884 	fdiv	s4, s4, s6
  40111c:	f106893f 	cmp	x9, #0x1a2
  401120:	911a21ad 	add	x13, x13, #0x688
  401124:	bd0681c5 	str	s5, [x14, #1664]
  401128:	bd0685c4 	str	s4, [x14, #1668]
  40112c:	54fffc41 	b.ne	4010b4 <main+0x1e4>  // b.any
  401130:	97ffff1b 	bl	400d9c <wait_for_the_flag>
  401134:	b0000098 	adrp	x24, 412000 <exit@GLIBC_2.17>
  401138:	9103a318 	add	x24, x24, #0xe8
  40113c:	52800080 	mov	w0, #0x4                   	// #4
  401140:	aa1803e1 	mov	x1, x24
  401144:	97fffdf3 	bl	400910 <clock_gettime@plt>
	

KERNEL STARTS HERE


  401148:	5296000a 	mov	w10, #0xb000                	// #45056
  40114c:	5287000b 	mov	w11, #0x3800                	// #14336
  401150:	aa1f03e8 	mov	x8, xzr
  401154:	5280d109 	mov	w9, #0x688                 	// #1672
  401158:	72a8a08a 	movk	w10, #0x4504, lsl #16
  40115c:	72a8dfab 	movk	w11, #0x46fd, lsl #16
  401160:	aa1403ec 	mov	x12, x20
		401164:	aa1f03ed 	mov	x13, xzr
		401168:	aa1503ee 	mov	x14, x21
			40116c:	9b094d10 	madd	x16, x8, x9, x19
			401170:	8b0d0a10 	add	x16, x16, x13, lsl #2
			401174:	bd400200 	ldr	s0, [x16]
			401178:	1e270141 	fmov	s1, w10
			40117c:	aa1f03ef 	mov	x15, xzr
			401180:	aa0e03f1 	mov	x17, x14
			401184:	1e210800 	fmul	s0, s0, s1
			401188:	bd000200 	str	s0, [x16]
				40118c:	bc6f6981 	ldr	s1, [x12, x15]
				401190:	bd400223 	ldr	s3, [x17]
				401194:	1e270162 	fmov	s2, w11
				401198:	910011ef 	add	x15, x15, #0x4
				40119c:	1e220821 	fmul	s1, s1, s2
				4011a0:	1e230821 	fmul	s1, s1, s3
				4011a4:	f11a21ff 	cmp	x15, #0x688
				4011a8:	1e212800 	fadd	s0, s0, s1
				4011ac:	911a2231 	add	x17, x17, #0x688
				4011b0:	bd000200 	str	s0, [x16]
				4011b4:	54fffec1 	b.ne	40118c <main+0x2bc>  // b.any
			4011b8:	910005ad 	add	x13, x13, #0x1
			4011bc:	f10689bf 	cmp	x13, #0x1a2
			4011c0:	910011ce 	add	x14, x14, #0x4
			4011c4:	54fffd41 	b.ne	40116c <main+0x29c>  // b.any
		4011c8:	91000508 	add	x8, x8, #0x1
		4011cc:	f106891f 	cmp	x8, #0x1a2
		4011d0:	911a218c 	add	x12, x12, #0x688
		4011d4:	54fffc81 	b.ne	401164 <main+0x294>  // b.any
  4011d8:	b0000099 	adrp	x25, 412000 <exit@GLIBC_2.17>
  4011dc:	9103e339 	add	x25, x25, #0xf8
  4011e0:	52800080 	mov	w0, #0x4                   	// #4
  4011e4:	aa1903e1 	mov	x1, x25


KERNEL ENDS HERE


	4011e8:	97fffdca 	bl	400910 <clock_gettime@plt>
  4011ec:	7100aeff 	cmp	w23, #0x2b
  4011f0:	5400008b 	b.lt	401200 <main+0x330>  // b.tstop
  4011f4:	f94002c8 	ldr	x8, [x22]
  4011f8:	39400108 	ldrb	w8, [x8]
  4011fc:	340003c8 	cbz	w8, 401274 <main+0x3a4>
  401200:	aa1303e0 	mov	x0, x19
  401204:	97fffdeb 	bl	4009b0 <free@plt>
  401208:	aa1403e0 	mov	x0, x20
  40120c:	97fffde9 	bl	4009b0 <free@plt>
  401210:	aa1503e0 	mov	x0, x21
  401214:	97fffde7 	bl	4009b0 <free@plt>
  401218:	a9402708 	ldp	x8, x9, [x24]
  40121c:	a9402f2a 	ldp	x10, x11, [x25]
  401220:	d2d9acac 	mov	x12, #0xcd6500000000        	// #225833675390976
  401224:	f2e839ac 	movk	x12, #0x41cd, lsl #48
  401228:	9e670182 	fmov	d2, x12
  40122c:	cb090169 	sub	x9, x11, x9
  401230:	cb080148 	sub	x8, x10, x8
  401234:	9e620121 	scvtf	d1, x9
  401238:	9e620100 	scvtf	d0, x8
  40123c:	1e621821 	fdiv	d1, d1, d2
  401240:	90000000 	adrp	x0, 401000 <main+0x130>
  401244:	1e602820 	fadd	d0, d1, d0
  401248:	9111c000 	add	x0, x0, #0x470
  40124c:	97fffde5 	bl	4009e0 <printf@plt>
  401250:	a9467bfd 	ldp	x29, x30, [sp, #96]
  401254:	a9454ff4 	ldp	x20, x19, [sp, #80]
  401258:	a94457f6 	ldp	x22, x21, [sp, #64]
  40125c:	a9435ff8 	ldp	x24, x23, [sp, #48]
  401260:	a94267fa 	ldp	x26, x25, [sp, #32]
  401264:	a9416ffc 	ldp	x28, x27, [sp, #16]
  401268:	2a1f03e0 	mov	w0, wzr
  40126c:	9101c3ff 	add	sp, sp, #0x70
  401270:	d65f03c0 	ret
  401274:	90000016 	adrp	x22, 401000 <main+0x130>
  401278:	2a1f03fa 	mov	w26, wzr
  40127c:	2a1f03fc 	mov	w28, wzr
  401280:	aa1f03e8 	mov	x8, xzr
  401284:	b0000098 	adrp	x24, 412000 <exit@GLIBC_2.17>
  401288:	91125ed6 	add	x22, x22, #0x497
  40128c:	aa1303fb 	mov	x27, x19
  401290:	14000009 	b	4012b4 <main+0x3e4>
  401294:	f94003e8 	ldr	x8, [sp]
  401298:	29416bfc 	ldp	w28, w26, [sp, #8]
  40129c:	911a237b 	add	x27, x27, #0x688
  4012a0:	91000508 	add	x8, x8, #0x1
  4012a4:	51068b9c 	sub	w28, w28, #0x1a2
  4012a8:	11068b5a 	add	w26, w26, #0x1a2
  4012ac:	f106891f 	cmp	x8, #0x1a2
  4012b0:	54000340 	b.eq	401318 <main+0x448>  // b.none
  4012b4:	aa1f03f7 	mov	x23, xzr
  4012b8:	f90003e8 	str	x8, [sp]
  4012bc:	29016bfc 	stp	w28, w26, [sp, #8]
  4012c0:	14000006 	b	4012d8 <main+0x408>
  4012c4:	910012f7 	add	x23, x23, #0x4
  4012c8:	5100079c 	sub	w28, w28, #0x1
  4012cc:	f11a22ff 	cmp	x23, #0x688
  4012d0:	1100075a 	add	w26, w26, #0x1
  4012d4:	54fffe00 	b.eq	401294 <main+0x3c4>  // b.none
  4012d8:	bc776b60 	ldr	s0, [x27, x23]
  4012dc:	529999a8 	mov	w8, #0xcccd                	// #52429
  4012e0:	f9405700 	ldr	x0, [x24, #168]
  4012e4:	72b99988 	movk	w8, #0xcccc, lsl #16
  4012e8:	9ba87f48 	umull	x8, w26, w8
  4012ec:	d364fd08 	lsr	x8, x8, #36
  4012f0:	52800289 	mov	w9, #0x14                  	// #20
  4012f4:	1e22c000 	fcvt	d0, s0
  4012f8:	aa1603e1 	mov	x1, x22
  4012fc:	1b097119 	madd	w25, w8, w9, w28
  401300:	97fffdc4 	bl	400a10 <fprintf@plt>
  401304:	35fffe19 	cbnz	w25, 4012c4 <main+0x3f4>
  401308:	f9405701 	ldr	x1, [x24, #168]
  40130c:	52800140 	mov	w0, #0xa                   	// #10
  401310:	97fffd7c 	bl	400900 <fputc@plt>
  401314:	17ffffec 	b	4012c4 <main+0x3f4>
  401318:	f9405701 	ldr	x1, [x24, #168]
  40131c:	52800140 	mov	w0, #0xa                   	// #10
  401320:	97fffd78 	bl	400900 <fputc@plt>
  401324:	b0000098 	adrp	x24, 412000 <exit@GLIBC_2.17>
  401328:	b0000099 	adrp	x25, 412000 <exit@GLIBC_2.17>
  40132c:	9103a318 	add	x24, x24, #0xe8
  401330:	9103e339 	add	x25, x25, #0xf8
  401334:	17ffffb3 	b	401200 <main+0x330>

0000000000401338 <__libc_csu_init>:
  401338:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  40133c:	910003fd 	mov	x29, sp
  401340:	a90153f3 	stp	x19, x20, [sp, #16]
  401344:	90000094 	adrp	x20, 411000 <__FRAME_END__+0xfa88>
  401348:	91378294 	add	x20, x20, #0xde0
  40134c:	a9025bf5 	stp	x21, x22, [sp, #32]
  401350:	90000095 	adrp	x21, 411000 <__FRAME_END__+0xfa88>
  401354:	913762b5 	add	x21, x21, #0xdd8
  401358:	cb150294 	sub	x20, x20, x21
  40135c:	2a0003f6 	mov	w22, w0
  401360:	a90363f7 	stp	x23, x24, [sp, #48]
  401364:	aa0103f7 	mov	x23, x1
  401368:	aa0203f8 	mov	x24, x2
  40136c:	9343fe94 	asr	x20, x20, #3
  401370:	97fffd52 	bl	4008b8 <_init>
  401374:	b4000174 	cbz	x20, 4013a0 <__libc_csu_init+0x68>
  401378:	d2800013 	mov	x19, #0x0                   	// #0
  40137c:	d503201f 	nop
  401380:	f8737aa3 	ldr	x3, [x21, x19, lsl #3]
  401384:	aa1803e2 	mov	x2, x24
  401388:	91000673 	add	x19, x19, #0x1
  40138c:	aa1703e1 	mov	x1, x23
  401390:	2a1603e0 	mov	w0, w22
  401394:	d63f0060 	blr	x3
  401398:	eb13029f 	cmp	x20, x19
  40139c:	54ffff21 	b.ne	401380 <__libc_csu_init+0x48>  // b.any
  4013a0:	a94153f3 	ldp	x19, x20, [sp, #16]
  4013a4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  4013a8:	a94363f7 	ldp	x23, x24, [sp, #48]
  4013ac:	a8c47bfd 	ldp	x29, x30, [sp], #64
  4013b0:	d65f03c0 	ret
  4013b4:	d503201f 	nop

00000000004013b8 <__libc_csu_fini>:
  4013b8:	d65f03c0 	ret

Disassembly of section .fini:

00000000004013bc <_fini>:
  4013bc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  4013c0:	910003fd 	mov	x29, sp
  4013c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  4013c8:	d65f03c0 	ret
