--- TCL'S PARAMETER INFO
DATA_PATH_WIDTH: 32
clk_period : .7
apx_optimal: 1
apx_optimal_mode(first): 1
msb_max_delay: .48
Pn: 28
slow_down:
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/usr/local/packages/synopsys_2016/syn/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.5.1
                                                               |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.5.1
                                                               |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4'

Loaded alib file './alib-52/noAging.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4'
 Implement Synthetic for 'conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'LOGIC1_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The library cell 'LOGIC0_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2780.0      0.32     702.9       0.0                             14.4099
  Mapping 'conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4_DP_OP_19J1_122_3398_2'
Information: Added key list 'DesignWare' to design 'conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4'. (DDB-72)
    0:00:16    3106.3      0.15     227.4       0.0                             18.8265
    0:00:16    3106.3      0.15     227.4       0.0                             18.8265
    0:00:16    3106.3      0.15     227.4       0.0                             18.8265

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:18    3055.0      0.15     217.5       0.0                             18.0415
    0:00:18    3055.8      0.15     219.0       0.0                             17.9016
    0:00:18    3055.8      0.15     219.0       0.0                             17.9016
    0:00:24    3209.0      0.14     185.8       0.0                             19.1575
    0:00:24    3209.0      0.14     185.8       0.0                             19.1575
    0:00:24    3213.5      0.13     180.6       0.0                             19.2239
    0:00:24    3213.5      0.13     180.6       0.0                             19.2239
    0:00:40    3375.3      0.10     122.7       0.0                             20.3828
    0:00:40    3375.3      0.10     122.7       0.0                             20.3828
    0:00:43    3412.2      0.08     115.3       0.0                             20.8126
    0:00:43    3412.2      0.08     115.3       0.0                             20.8126
    0:00:48    3427.9      0.08     113.6       0.0                             20.9125
    0:00:48    3427.9      0.08     113.6       0.0                             20.9125
    0:00:50    3436.7      0.08     110.6       0.0                             21.0193
    0:00:50    3436.7      0.08     110.6       0.0                             21.0193
    0:00:51    3438.6      0.08     110.4       0.0                             21.0167
    0:00:51    3438.6      0.08     110.4       0.0                             21.0167
    0:00:51    3438.6      0.08     110.4       0.0                             21.0167
    0:00:51    3438.6      0.08     110.4       0.0                             21.0167
    0:00:52    3438.6      0.08     110.4       0.0                             21.0167


  Beginning Design Rule Fixing  (min_capacitance)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52    3438.6      0.08     110.4       0.0                             21.0167
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:53    3495.5      0.07     100.5       0.0 d[29]                       20.6084
    0:00:53    3506.4      0.07      97.5       0.0                             20.6523
    0:01:01    3574.5      0.06      85.5       0.0                             21.0699


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:01    3574.5      0.06      85.5       0.0                             21.0699
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:04    3506.7      0.05      65.8       0.0 d[31]                       17.8763
    0:01:04    3516.3      0.05      64.2       0.0                             17.8817
    0:01:27    3612.0      0.04      67.1       0.0                             18.7349
    0:01:27    3612.0      0.04      67.1       0.0                             18.7349
    0:01:27    3612.0      0.04      62.5       0.0                             18.7445
    0:01:27    3612.0      0.04      62.5       0.0                             18.7445
    0:01:28    3612.0      0.04      62.5       0.0                             18.7445
    0:01:28    3612.0      0.04      62.5       0.0                             18.7445
    0:01:28    3612.8      0.04      62.2       0.0                             18.7558
    0:01:28    3612.8      0.04      62.2       0.0                             18.7558
    0:01:32    3639.4      0.04      62.3       0.0                             18.9135
    0:01:32    3639.4      0.04      62.3       0.0                             18.9135
    0:01:36    3643.7      0.04      54.0       0.0                             19.0998
    0:01:36    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:37    3643.7      0.04      54.0       0.0                             19.0998
    0:01:38    3643.7      0.04      54.0       0.0                             19.0998
    0:01:38    3643.7      0.04      54.0       0.0                             19.0998
    0:01:38    3643.7      0.04      54.0       0.0                             19.0998

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:38    3642.6      0.04      54.0       0.0                             19.0955
    0:01:39    3588.9      0.04      53.3       0.0                             18.3010
    0:01:39    3570.0      0.04      50.9       0.0                             18.2008
    0:01:39    3570.0      0.04      50.9       0.0                             18.2008
    0:01:40    3569.7      0.04      48.5       0.0                             18.2712

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:40    3569.7      0.04      48.5       0.0                             18.2712
    0:01:40    3569.7      0.04      48.5       0.0                             18.2712
    0:01:40    3569.7      0.04      48.5       0.0                             18.2712
    0:01:43    3572.4      0.04      48.4       0.0                             18.2894
    0:01:44    3547.4      0.04      35.1       0.0                             17.9414
    0:01:45    3550.6      0.04      35.1       0.0                             17.9911
    0:01:46    3550.6      0.04      35.1       0.0                             17.9876
    0:01:46    3550.6      0.04      35.1       0.0                             17.9876
    0:01:46    3544.2      0.04      35.1       0.0                             17.8982
Loading db file '/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/noAging.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/noAging.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'LOGIC1_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The library cell 'LOGIC0_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    3544.2      0.04      35.1       0.0                             17.8982
    0:00:00    3544.2      0.04      35.1       0.0                             17.8982

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:01    3536.5      0.04      35.0       0.0                             17.8533

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    3536.5      0.04      35.0       0.0                             17.8533
    0:00:01    3536.5      0.04      35.0       0.0                             17.8533
    0:00:01    3537.8      0.04      35.0       0.0                             17.8969
    0:00:01    3537.8      0.04      35.0       0.0                             17.8969
    0:00:01    3537.8      0.04      35.0       0.0                             17.8969
    0:00:01    3537.8      0.04      35.0       0.0                             17.8969
    0:00:02    3537.8      0.04      34.6       0.0                             17.9217

  Beginning Delay Optimization
  ----------------------------
    0:00:02    3537.8      0.04      34.6       0.0                             17.9217
    0:00:02    3537.8      0.04      34.6       0.0                             17.9217
    0:00:02    3537.8      0.04      34.6       0.0                             17.9217
    0:00:03    3537.8      0.04      34.6       0.0                             17.9217
    0:00:03    3537.8      0.04      34.6       0.0                             17.9217
    0:00:03    3537.8      0.04      34.6       0.0                             17.9217


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    3537.8      0.04      34.6       0.0                             17.9217
    0:00:03    3537.8      0.04      34.6       0.0                             17.9217
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:03    3537.8      0.04      33.6       0.0                             17.9187
    0:00:04    3537.8      0.04      33.6       0.0                             17.9187
    0:00:04    3537.8      0.04      33.6       0.0                             17.9187


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    3537.8      0.04      33.6       0.0                             17.9187
    0:00:04    3543.1      0.04      27.9       0.0                             17.9569
    0:00:05    3542.6      0.04      32.8       0.0                             17.9619
    0:00:05    3542.6      0.04      32.8       0.0                             17.9619
    0:00:05    3543.1      0.04      32.6       0.0                             17.9769
    0:00:05    3543.1      0.04      32.6       0.0                             17.9769
    0:00:05    3555.4      0.04      28.5       0.0                             18.0944
    0:00:05    3555.4      0.04      28.5       0.0                             18.0944
    0:00:05    3555.4      0.04      28.5       0.0                             18.0944
    0:00:05    3555.4      0.04      28.5       0.0                             18.0944
    0:00:06    3555.4      0.04      28.5       0.0                             18.0944
    0:00:06    3555.4      0.04      28.5       0.0                             18.0944

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    3555.4      0.04      28.5       0.0                             18.0944
    0:00:06    3555.4      0.04      28.5       0.0                             18.0913

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:06    3555.4      0.04      28.5       0.0                             18.0913
    0:00:06    3555.4      0.04      28.5       0.0                             18.0913
    0:00:06    3555.4      0.04      28.5       0.0                             18.0913
    0:00:07    3555.4      0.04      28.5       0.0                             18.0913
    0:00:08    3540.5      0.04      28.5       0.0                             17.8803
    0:00:08    3534.3      0.04      28.7       0.0                             17.8565
    0:00:08    3534.9      0.04      27.2       0.0                             17.8265
    0:00:08    3534.9      0.04      27.0       0.0                             17.8183
    0:00:09    3536.5      0.04      27.0       0.0                             17.8491
    0:00:09    3533.0      0.04      27.0       0.0                             17.7972
Loading db file '/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/noAging.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'LOGIC1_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The library cell 'LOGIC0_X1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    3533.0      0.04      27.0       0.0                             17.7972
    0:00:01    3533.0      0.04      27.0       0.0                             17.7972

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:01    3532.5      0.04      27.0       0.0                             17.7913

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    3532.5      0.04      27.0       0.0                             17.7913
    0:00:02    3532.5      0.04      27.0       0.0                             17.7913
    0:00:02    3533.8      0.04      27.7       0.0                             17.8406
    0:00:02    3533.8      0.04      27.7       0.0                             17.8406
    0:00:02    3533.8      0.04      27.7       0.0                             17.8406
    0:00:02    3533.8      0.04      27.7       0.0                             17.8406
    0:00:03    3536.7      0.04      27.5       0.0                             17.9161

  Beginning Delay Optimization
  ----------------------------
    0:00:03    3536.7      0.04      27.5       0.0                             17.9161
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    3536.7      0.04      27.5       0.0                             17.9161
    0:00:05    3571.8      0.03      25.0       0.0 d[30]                       17.9438
    0:00:06    3623.2      0.03      25.0       0.0 d[31]                       18.0815
    0:00:07    3676.7      0.02      19.9       0.0 d[26]                       18.3144
    0:00:08    3719.5      0.02      17.1       0.0 d[31]                       18.4197
    0:00:08    3719.5      0.02      17.0       0.0                             18.4148
    0:00:08    3717.9      0.02      17.1       0.0                             18.3740
    0:00:08    3717.9      0.02      17.1       0.0                             18.3740
    0:00:08    3717.6      0.02      17.5       0.0                             18.3796
    0:00:08    3717.6      0.02      17.5       0.0                             18.3796
    0:00:19    3722.7      0.02      16.2       0.0                             18.5767
    0:00:19    3722.7      0.02      16.2       0.0                             18.5767
    0:00:29    3722.7      0.02      16.2       0.0                             18.5767
    0:00:29    3722.7      0.02      16.2       0.0                             18.5767
    0:00:38    3722.7      0.02      16.2       0.0                             18.5767


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38    3722.7      0.02      16.2       0.0                             18.5767
    0:00:39    3738.1      0.02      12.2       0.0                             18.6644
    0:00:39    3738.1      0.02      12.2       0.0                             18.6644
    0:00:39    3736.0      0.02      12.5       0.0                             18.6313
    0:00:39    3736.0      0.02      12.5       0.0                             18.6313
    0:00:39    3737.0      0.02      12.5       0.0                             18.6384
    0:00:39    3737.0      0.02      12.5       0.0                             18.6384
    0:00:47    3740.2      0.02      12.3       0.0                             18.7561
    0:00:47    3740.2      0.02      12.3       0.0                             18.7561
    0:00:55    3740.2      0.02      12.3       0.0                             18.7530
    0:00:55    3740.2      0.02      12.3       0.0                             18.7530
    0:01:03    3740.2      0.02      12.3       0.0                             18.7530
    0:01:03    3740.2      0.02      12.3       0.0                             18.7530

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:03    3740.2      0.02      12.3       0.0                             18.7530
    0:01:03    3740.2      0.02      12.3       0.0                             18.7394
Loaded alib file './alib-52/noAging.db.alib'

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:04    3740.2      0.02      12.3       0.0                             18.7394
    0:01:04    3740.2      0.02      12.3       0.0                             18.7394
    0:01:04    3740.2      0.02      12.3       0.0                             18.7394
    0:01:04    3740.2      0.02      12.3       0.0                             18.7394
    0:01:05    3724.8      0.02      12.1       0.0                             18.5158
    0:01:06    3710.2      0.02      12.7       0.0                             18.4291
    0:01:06    3708.8      0.02      11.8       0.0                             18.4186
    0:01:06    3708.8      0.02      11.7       0.0                             18.4154
    0:01:06    3710.2      0.02      11.7       0.0                             18.4544
    0:01:06    3701.4      0.02      11.7       0.0                             18.3588
Loading db file '/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/noAging.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
Version: L-2016.03-SP5-3
Date   : Thu Mar  9 10:20:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b[0] (input port clocked by clk)
  Endpoint: d[31] (output port)
  Path Group: non_priority
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                   0.0000     0.0000 f
  b[0] (in)                              0.0000     0.0000 f
  U13/ZN (INV_X4)                        0.0174     0.0174 r
  U380/ZN (NAND2_X2)                     0.0646     0.0820 f
  U66/ZN (OAI22_X1)                      0.0560     0.1380 r
  U3184/S (FA_X1)                        0.0939     0.2319 f
  U2135/ZN (XNOR2_X1)                    0.0435     0.2754 f
  U2134/ZN (XNOR2_X1)                    0.0504     0.3258 f
  U260/ZN (XNOR2_X1)                     0.0486     0.3744 f
  U3154/ZN (XNOR2_X2)                    0.0452     0.4196 f
  U1878/ZN (XNOR2_X1)                    0.0483     0.4679 f
  U2206/ZN (INV_X2)                      0.0131     0.4809 r
  U131/ZN (NAND2_X2)                     0.0158     0.4968 f
  U2754/ZN (NAND2_X2)                    0.0128     0.5096 r
  U1040/ZN (NAND2_X2)                    0.0161     0.5257 f
  U1038/ZN (NAND2_X2)                    0.0116     0.5373 r
  U1037/ZN (NAND2_X2)                    0.0111     0.5483 f
  U109/ZN (NAND2_X2)                     0.0155     0.5638 r
  U120/ZN (NAND2_X4)                     0.0138     0.5776 f
  U883/ZN (AOI21_X2)                     0.0183     0.5959 r
  U882/ZN (OAI21_X2)                     0.0254     0.6213 f
  U877/ZN (AOI21_X2)                     0.0252     0.6465 r
  U1729/ZN (OAI21_X2)                    0.0231     0.6697 f
  U2519/ZN (INV_X2)                      0.0117     0.6813 r
  U2518/ZN (NAND2_X2)                    0.0091     0.6904 f
  U2360/ZN (NAND2_X1)                    0.0083     0.6988 r
  d[31] (out)                            0.0000     0.6988 r
  data arrival time                                 0.6988

  max_delay                              0.7000     0.7000
  output external delay                  0.0000     0.7000
  data required time                                0.7000
  -----------------------------------------------------------
  data required time                                0.7000
  data arrival time                                -0.6988
  -----------------------------------------------------------
  slack (MET)                                       0.0012


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
Version: L-2016.03-SP5-3
Date   : Thu Mar  9 10:20:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: c[16] (input port)
  Endpoint: d[31] (output port)
  Path Group: priority
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                   0.0000     0.0000 f
  c[16] (in)                             0.0000     0.0000 f
  U184/ZN (INV_X1)                       0.0061     0.0061 r
  U482/ZN (NAND2_X1)                     0.0138     0.0199 f
  U59/ZN (NAND2_X1)                      0.0150     0.0349 r
  U3077/ZN (NAND2_X2)                    0.0168     0.0517 f
  U3084/CO (FA_X1)                       0.0633     0.1150 f
  U150/Z (XOR2_X2)                       0.0516     0.1666 f
  U1590/ZN (NOR2_X2)                     0.0179     0.1845 r
  U1589/ZN (OAI21_X2)                    0.0221     0.2066 f
  U1587/ZN (NAND2_X2)                    0.0146     0.2212 r
  U221/ZN (INV_X4)                       0.0108     0.2320 f
  U1349/ZN (NOR2_X2)                     0.0151     0.2471 r
  U1348/ZN (AOI22_X2)                    0.0243     0.2714 f
  U1070/ZN (INV_X2)                      0.0117     0.2830 r
  U1066/ZN (NAND2_X2)                    0.0123     0.2953 f
  U1345/ZN (NAND2_X2)                    0.0129     0.3082 r
  U2339/ZN (NOR2_X2)                     0.0119     0.3201 f
  U1375/ZN (NAND2_X2)                    0.0143     0.3344 r
  U623/ZN (NAND2_X2)                     0.0112     0.3456 f
  U622/ZN (NAND2_X2)                     0.0119     0.3575 r
  U618/ZN (NAND2_X2)                     0.0112     0.3687 f
  U617/ZN (NOR2_X2)                      0.0155     0.3843 r
  U882/ZN (OAI21_X2)                     0.0172     0.4015 f
  U877/ZN (AOI21_X2)                     0.0252     0.4267 r
  U1729/ZN (OAI21_X2)                    0.0231     0.4498 f
  U2519/ZN (INV_X2)                      0.0117     0.4615 r
  U2518/ZN (NAND2_X2)                    0.0091     0.4706 f
  U2360/ZN (NAND2_X1)                    0.0083     0.4789 r
  d[31] (out)                            0.0000     0.4789 r
  data arrival time                                 0.4789

  max_delay                              0.4800     0.4800
  output external delay                  0.0000     0.4800
  data required time                                0.4800
  -----------------------------------------------------------
  data required time                                0.4800
  data arrival time                                -0.4789
  -----------------------------------------------------------
  slack (MET)                                       0.0011


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: d[31] (output port)
  Path Group: non_priority
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                   0.0000     0.0000 f
  a[3] (in)                              0.0000     0.0000 f
  U396/ZN (INV_X8)                       0.0126     0.0126 r
  U1553/ZN (NOR2_X2)                     0.0133     0.0259 f
  U3005/S (HA_X1)                        0.0578     0.0837 f
  U3010/S (FA_X1)                        0.0926     0.1763 r
  U3013/CO (FA_X1)                       0.0592     0.2355 r
  U3011/S (FA_X1)                        0.0855     0.3210 f
  U89/ZN (NOR2_X1)                       0.0191     0.3401 r
  U537/ZN (NOR2_X1)                      0.0163     0.3564 f
  U1549/ZN (NOR2_X2)                     0.0183     0.3748 r
  U1548/ZN (OAI21_X2)                    0.0205     0.3953 f
  U3020/ZN (AOI21_X2)                    0.0234     0.4187 r
  U291/ZN (OAI21_X2)                     0.0252     0.4439 f
  U1414/ZN (AOI21_X2)                    0.0208     0.4647 r
  U289/ZN (INV_X4)                       0.0115     0.4763 f
  U654/ZN (NAND3_X2)                     0.0124     0.4886 r
  U2402/ZN (NAND3_X2)                    0.0163     0.5049 f
  U2381/ZN (AOI21_X2)                    0.0191     0.5241 r
  U628/ZN (OAI21_X2)                     0.0227     0.5467 f
  U625/ZN (AOI21_X2)                     0.0198     0.5666 r
  U624/ZN (NOR2_X2)                      0.0140     0.5806 f
  U617/ZN (NOR2_X2)                      0.0131     0.5937 r
  U882/ZN (OAI21_X2)                     0.0172     0.6109 f
  U877/ZN (AOI21_X2)                     0.0252     0.6361 r
  U1729/ZN (OAI21_X2)                    0.0231     0.6593 f
  U2519/ZN (INV_X2)                      0.0117     0.6709 r
  U2518/ZN (NAND2_X2)                    0.0091     0.6800 f
  U2360/ZN (NAND2_X1)                    0.0083     0.6884 r
  d[31] (out)                            0.0000     0.6884 r
  data arrival time                                 0.6884

  max_delay                              0.7000     0.7000
  output external delay                  0.0000     0.7000
  data required time                                0.7000
  -----------------------------------------------------------
  data required time                                0.7000
  data arrival time                                -0.6884
  -----------------------------------------------------------
  slack (MET)                                       0.0116


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
Version: L-2016.03-SP5-3
Date   : Thu Mar  9 10:20:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_h[17] (input port clocked by clk)
  Endpoint: d[31] (output port)
  Path Group: priority
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                   0.0000     0.0000 f
  a_h[17] (in)                           0.0000     0.0000 f
  U2685/ZN (INV_X8)                      0.0046     0.0046 r
  U3562/ZN (NAND2_X4)                    0.0128     0.0174 f
  U3561/ZN (NAND2_X2)                    0.0132     0.0306 r
  U1459/ZN (NAND2_X4)                    0.0144     0.0450 f
  U3355/ZN (INV_X2)                      0.0136     0.0585 r
  U3352/ZN (AOI21_X2)                    0.0162     0.0748 f
  U936/ZN (XNOR2_X2)                     0.0420     0.1167 f
  U935/ZN (XNOR2_X2)                     0.0428     0.1595 f
  U479/ZN (XNOR2_X2)                     0.0442     0.2037 f
  U931/ZN (XNOR2_X2)                     0.0412     0.2449 f
  U2791/ZN (XNOR2_X2)                    0.0444     0.2892 f
  U797/ZN (NAND2_X2)                     0.0215     0.3107 r
  U463/ZN (NAND2_X2)                     0.0125     0.3232 f
  U462/ZN (NAND2_X2)                     0.0143     0.3375 r
  U834/ZN (NAND3_X2)                     0.0209     0.3583 f
  U658/ZN (NAND2_X2)                     0.0168     0.3751 r
  U1467/ZN (NAND2_X2)                    0.0146     0.3897 f
  U559/ZN (NAND2_X2)                     0.0131     0.4028 r
  U551/ZN (OAI21_X2)                     0.0245     0.4273 f
  U2725/ZN (AOI21_X2)                    0.0180     0.4453 r
  U1729/ZN (OAI21_X2)                    0.0245     0.4698 f
  U2519/ZN (INV_X2)                      0.0117     0.4815 r
  U2518/ZN (NAND2_X2)                    0.0091     0.4906 f
  U2360/ZN (NAND2_X1)                    0.0083     0.4989 r
  d[31] (out)                            0.0000     0.4989 r
  data arrival time                                 0.4989

  max_delay                              0.4800     0.4800
  output external delay                  0.0000     0.4800
  data required time                                0.4800
  -----------------------------------------------------------
  data required time                                0.4800
  data arrival time                                -0.4989
  -----------------------------------------------------------
  slack (VIOLATED)                                 -0.0189


1
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
Version: L-2016.03-SP5-3
Date   : Thu Mar  9 10:20:20 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/noAging.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.8692 mW   (62%)
  Net Switching Power  =   2.3384 mW   (38%)
                         ---------
Total Dynamic Power    =   6.2076 mW  (100%)

Cell Leakage Power     =  18.3588 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      3.8692            2.3384           18.3588            6.2260  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              3.8692 mW         2.3384 mW        18.3588 uW         6.2260 mW
1
 
****************************************
Report : area
Design : conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
Version: L-2016.03-SP5-3
Date   : Thu Mar  9 10:20:20 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/noAging.db)

Number of ports:                          210
Number of nets:                          3789
Number of cells:                         3564
Number of combinational cells:           3564
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        821
Number of references:                      40

Combinational area:               3701.389974
Buf/Inv area:                      457.254002
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3701.389974
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4 3701.3900   100.0 3701.3900    0.0000 0.0000 conf_int_mac__noFF__redundant_ports_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_Pn4
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 3701.3900     0.0000  0.0000

1
