// Seed: 2837216652
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output wor id_4
);
  logic [7:0] id_6;
  assign id_6[1] = id_0;
  logic id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output uwire id_4,
    output tri id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output tri id_10,
    input wire id_11,
    input tri id_12,
    output tri id_13,
    input tri1 id_14,
    output supply1 id_15,
    output supply0 id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1
  );
endmodule
