// Seed: 1593213827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7 = id_4;
  wire id_8;
  wire id_9;
  id_10(
      .id_0({1, 1}), .id_1(1 - id_2)
  );
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_8;
  tri1 id_9 = 1;
  assign id_3 = id_5;
  tri id_10;
  assign id_8 = id_9 >> 1;
  wire id_11;
  initial id_10 = 1;
  integer id_12;
  wire id_13;
  module_0(
      id_11, id_11, id_8, id_4, id_10, id_4
  );
endmodule
