#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 22 12:07:07 2024
# Process ID: 2152
# Current directory: D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13712 D:\Projects\ZYNQ_Taksun\PRJ_3\ddr_boot\ddr_boot.xpr
# Log file: D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/vivado.log
# Journal file: D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.xpr
INFO: [Project 1-313] Project file moved from 'E:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 894.277 ; gain = 247.320
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <design_1> from BD file <D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 967.250 ; gain = 72.973
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/constrs_1/new/pin1.xdc]
Finished Parsing XDC File [D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.srcs/constrs_1/new/pin1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.770 ; gain = 522.520
file copy -force D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.runs/impl_1/design_1_wrapper.sysdef D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.sdk -hwspec D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.sdk -hwspec D:/Projects/ZYNQ_Taksun/PRJ_3/ddr_boot/ddr_boot.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 18:47:28 2024...
