// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.








// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.








// Users can define 'PRINTF_COND' to add an extra gate to prints.

  

  // PRINTF_COND
    
  


// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.




// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.




// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.




// Define INIT_RANDOM_PROLOG_ for use in our modules below.











module DatPath(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  input         reset,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
  output        io_imem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_imem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_imem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dmem_req_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dmem_req_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dmem_req_bits_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [2:0]  io_dmem_req_bits_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_dec_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_full_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_exe_pc_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [3:0]  io_ctl_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_if_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_dec_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_op1_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_op2_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [3:0]  io_ctl_alu_fun,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_wb_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_rf_wen,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_mem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [1:0]  io_ctl_mem_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_mem_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [2:0]  io_ctl_csr_cmd,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_fencei,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_pipeline_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_ctl_mem_exception,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input  [31:0] io_ctl_mem_exception_cause,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [31:0] io_dat_dec_inst,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_dec_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_eq,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_lt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_br_ltu,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output [3:0]  io_dat_exe_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_exe_inst_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_ctrl_dmem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_data_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_mem_store,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_csr_eret,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  output        io_dat_csr_interrupt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_debug,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_mtip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_msip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_interrupt_meip,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
  input         io_hartid	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
);

  wire [31:0]       _csr_io_rw_rdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_evec;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_time;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire              _csr_io_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _csr_io_interrupt_cause;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  wire [31:0]       _regfile_io_rs1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  wire [31:0]       _regfile_io_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  wire [31:0]       _if_pc_buffer_out_q_io_deq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire              _if_buffer_out_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire              _if_buffer_out_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [31:0]       _if_buffer_out_q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [31:0]       if_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
  reg               dec_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39]
  reg  [31:0]       dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
  reg  [31:0]       dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39]
  reg               exe_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39]
  reg  [31:0]       exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
  reg  [31:0]       exe_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39]
  reg  [4:0]        exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:79:35]
  reg  [4:0]        exe_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:80:35]
  reg  [4:0]        exe_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:81:35]
  reg  [31:0]       exe_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35]
  reg  [31:0]       exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35]
  reg  [31:0]       exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:84:35]
  reg  [3:0]        exe_reg_ctrl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
  reg  [3:0]        exe_reg_ctrl_alu_fun;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35]
  reg  [1:0]        exe_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35]
  reg               exe_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39]
  reg               exe_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39]
  reg               exe_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39]
  reg  [2:0]        exe_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
  reg  [2:0]        exe_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
  reg               mem_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39]
  reg  [31:0]       mem_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35]
  reg  [31:0]       mem_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35]
  reg  [31:0]       mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35]
  reg  [4:0]        mem_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:100:35]
  reg  [4:0]        mem_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:101:35]
  reg  [4:0]        mem_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:102:35]
  reg  [31:0]       mem_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:103:35]
  reg  [31:0]       mem_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:104:35]
  reg  [31:0]       mem_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:105:35]
  reg               mem_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39]
  reg               mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:107:39]
  reg               mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:108:39]
  reg  [2:0]        mem_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39]
  reg  [1:0]        mem_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:110:35]
  reg  [2:0]        mem_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
  reg               wb_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
  reg  [4:0]        wb_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:115:35]
  reg  [31:0]       wb_reg_wbdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35]
  reg               wb_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
  wire              if_buffer_out_q_io_deq_ready = ~io_ctl_dec_stall & ~io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:{27,45,48}]
  reg               if_reg_killed;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31]
  wire              _if_pc_next_T = io_ctl_exe_pc_sel == 2'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:163:40]
  wire              _mem_tval_inst_ma_T = io_ctl_exe_pc_sel == 2'h1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:164:40]
  wire              _io_dat_exe_inst_misaligned_T_6 = io_ctl_exe_pc_sel == 2'h2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:165:40]
  wire [31:0]       _exe_adder_out_T = exe_reg_op1_data + exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :83:35, :362:37]
  wire [62:0]       _exe_alu_out_T_17 = {31'h0, exe_reg_op1_data} << exe_reg_op2_data[4:0];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :83:35, :361:35, :373:72]
  wire [31:0]       _GEN = {27'h0, exe_reg_op2_data[4:0]};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, :361:35, :374:78]
  wire [15:0][31:0] _GEN_0 = {{exe_reg_inst}, {exe_reg_inst}, {exe_reg_inst}, {exe_reg_inst}, {exe_reg_op2_data}, {exe_reg_op1_data}, {{31'h0, exe_reg_op1_data < exe_reg_op2_data}}, {{31'h0, $signed(exe_reg_op1_data) < $signed(exe_reg_op2_data)}}, {exe_reg_op1_data ^ exe_reg_op2_data}, {exe_reg_op1_data | exe_reg_op2_data}, {exe_reg_op1_data & exe_reg_op2_data}, {$signed($signed(exe_reg_op1_data) >>> _GEN)}, {exe_reg_op1_data >> _GEN}, {_exe_alu_out_T_17[31:0]}, {exe_reg_op1_data - exe_reg_op2_data}, {_exe_adder_out_T}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :82:35, :83:35, :362:37, :366:41, :367:{41,71}, :368:{41,71}, :369:{41,71}, :370:{41,71}, :371:{41,78}, :372:{41,71}, :373:{41,72,85}, :374:{41,78}, :375:{41,71}, :376:41, :377:41, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0]       exe_alu_out = _GEN_0[exe_reg_ctrl_alu_fun];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35, :366:41, :367:41, :368:41, :369:41, :370:41, :371:41, :372:41, :373:41, :374:41, :375:41, :376:41, :377:41, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0]       _exe_brjmp_target_T = exe_reg_pc + exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :83:35, :382:38]
  wire [31:0]       exe_jump_reg_target = _exe_adder_out_T & 32'hFFFFFFFE;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:362:37, :383:41]
  reg  [31:0]       mem_tval_inst_ma_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:390:31]
  reg  [31:0]       csr_io_tval_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:440:91]
  reg               reg_interrupt_handled;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:447:39]
  wire              interrupt_edge = _csr_io_interrupt & ~reg_interrupt_handled;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :447:39, :448:{42,45}]
  wire [5:0]        _misaligned_mask_T_3 = 6'h7 << mem_reg_ctrl_mem_typ[1:0] - 2'h1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39, :466:{34,59}]
  wire              io_dat_mem_data_misaligned_0 = (|(~(_misaligned_mask_T_3[2:0]) & mem_reg_alu_out[2:0])) & mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :107:39, :466:{23,34}, :467:{51,81,89,93}]
  wire [31:0]       mem_wbdata = mem_reg_ctrl_wb_sel == 2'h0 | mem_reg_ctrl_wb_sel == 2'h2 ? mem_reg_alu_out : mem_reg_ctrl_wb_sel == 2'h1 ? io_dmem_resp_bits_data : (&mem_reg_ctrl_wb_sel) ? _csr_io_rw_rdata : mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :110:35, :163:40, :427:20, :473:40, :474:40, :475:40, :476:40, src/main/scala/chisel3/util/Mux.scala:126:16]
  reg  [31:0]       wb_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:518:29]
  reg  [31:0]       REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:523:14]
  reg  [4:0]        REG_1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:527:14]
  reg  [31:0]       REG_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:528:14]
  reg  [4:0]        REG_3;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:529:14]
  reg  [31:0]       REG_4;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:530:14]
  











  wire [3:0][31:0]  _GEN_1 = {{_csr_io_evec}, {exe_jump_reg_target}, {_exe_brjmp_target_T}, {if_reg_pc + 32'h4}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :161:33, :163:{21,40}, :164:{21,40}, :165:{21,40}, :382:38, :383:41, :427:20]
  wire              _GEN_2 = if_buffer_out_q_io_deq_ready & _if_buffer_out_q_io_deq_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  wire              _GEN_3 = io_ctl_if_kill | if_reg_killed;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31, :188:28]
  wire              _dec_op2_data_T_16 = io_ctl_op2_sel == 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:250:32]
  wire              _dec_rs2_data_T = exe_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :79:35, :211:35, :280:45]
  wire              _dec_rs2_data_T_4 = mem_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :100:35, :211:35, :281:45]
  wire              _dec_rs2_data_T_8 = wb_reg_wbaddr == dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :115:35, :211:35, :282:45]
  wire              _GEN_4 = ~io_ctl_dec_stall & ~io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:{27,48}, :186:33]
  wire              _GEN_5 = io_ctl_dec_stall & ~io_ctl_full_stall | io_ctl_pipeline_kill;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:48, :303:{28,51}]
  wire              _GEN_6 = _GEN_5 | ~_GEN_4;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :78:39, :182:4, :186:33, :187:4, :303:51, :304:4, :317:4]
  wire              _GEN_7 = io_ctl_pipeline_kill | io_ctl_full_stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :395:4, :403:4]
  wire [7:0][31:0]  _GEN_8 = {{32'h0}, {32'h0}, {{{12{dec_reg_inst[31]}}, dec_reg_inst[19:12], dec_reg_inst[20], dec_reg_inst[30:21], 1'h0}}, {{dec_reg_inst[31:12], 12'h0}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[7], dec_reg_inst[30:25], dec_reg_inst[11:8], 1'h0}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[31:25], dec_reg_inst[11:7]}}, {{{20{dec_reg_inst[31]}}, dec_reg_inst[31:20]}}, {_regfile_io_rs2_data}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :212:35, :216:24, :233:33, :234:37, :235:{37,55,72,94}, :236:33, :237:{55,76,94}, :242:{29,34,47}, :243:{29,34,47}, :244:29, :245:29, :246:29, :250:32, :251:32, :252:32, :253:32, :254:32, :255:32, src/main/scala/chisel3/util/Mux.scala:126:16]
  always @(posedge clock) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
    if (reset) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      if_reg_pc <= 32'h10000;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
      dec_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39]
      dec_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
      dec_reg_pc <= 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39]
      exe_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39]
      exe_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
      exe_reg_pc <= 32'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39]
      exe_reg_ctrl_br_type <= 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
      exe_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39]
      exe_reg_ctrl_mem_val <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39]
      exe_reg_ctrl_mem_fcn <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39]
      exe_reg_ctrl_mem_typ <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
      exe_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
      mem_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39]
      mem_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39]
      mem_reg_ctrl_mem_val <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:107:39]
      mem_reg_ctrl_mem_fcn <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:108:39]
      mem_reg_ctrl_mem_typ <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39]
      mem_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
      wb_reg_valid <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
      wb_reg_ctrl_rf_wen <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
      if_reg_killed <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31]
      reg_interrupt_handled <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:447:39]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      if (~(_if_buffer_out_q_io_enq_ready & io_imem_resp_valid & ~if_reg_killed | io_ctl_if_kill | io_ctl_pipeline_kill) | io_ctl_fencei & _if_pc_next_T & ~io_ctl_dec_stall & ~io_ctl_full_stall & ~io_ctl_pipeline_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :134:{27,48}, :145:31, :156:{29,32,48,66}, :157:4, :158:17, :163:40, :169:{24,54}, :170:{28,50,53}, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :157:4, :158:17]
        if_reg_pc <= _GEN_1[io_ctl_exe_pc_sel];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39, :163:{21,40}, :164:{21,40}, :165:{21,40}]
      dec_reg_valid <= ~io_ctl_pipeline_kill & (_GEN_4 ? ~_GEN_3 & _if_buffer_out_q_io_deq_valid : dec_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39, :182:4, :183:21, :186:33, :187:4, :188:28, :189:7, :190:24, :194:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      if (io_ctl_pipeline_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        dec_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39]
        mem_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
      end
      else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        if (_GEN_4)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
          dec_reg_inst <= _GEN_3 | ~_if_buffer_out_q_io_deq_valid ? 32'h4033 : _if_buffer_out_q_io_deq_bits_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :188:28, :189:7, :191:23, :194:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
        if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
        end
        else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
          mem_reg_ctrl_csr_cmd <= exe_reg_ctrl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39, :111:39]
      end
      if (io_ctl_pipeline_kill | ~_GEN_4) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :182:4, :186:33, :187:4]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :182:4, :187:4]
        dec_reg_pc <= _if_pc_buffer_out_q_io_deq_bits;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      exe_reg_valid <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & dec_reg_valid : exe_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:71:39, :76:39, :186:33, :303:51, :304:4, :307:29, :317:4, :330:7, :331:32, :342:32]
      if (_GEN_5) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:303:51]
        exe_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39]
        exe_reg_ctrl_br_type <= 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39]
        exe_reg_ctrl_csr_cmd <= 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39]
      end
      else if (_GEN_4) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
        exe_reg_inst <= io_ctl_dec_kill ? 32'h4033 : dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :77:39, :330:7, :332:32, :343:32]
        exe_reg_ctrl_br_type <= io_ctl_dec_kill ? 4'h0 : io_ctl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:85:39, :330:7, :338:32, :350:32]
        exe_reg_ctrl_csr_cmd <= io_ctl_dec_kill ? 3'h0 : io_ctl_csr_cmd;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:93:39, :330:7, :337:32, :349:32]
      end
      if (_GEN_6) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :304:4, :317:4]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :304:4, :317:4]
        exe_reg_pc <= dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :78:39]
      exe_reg_ctrl_rf_wen <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_rf_wen : exe_reg_ctrl_rf_wen);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39, :186:33, :303:51, :304:4, :307:29, :310:29, :317:4, :330:7, :331:32, :334:32, :342:32, :345:32]
      exe_reg_ctrl_mem_val <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_mem_val : exe_reg_ctrl_mem_val);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39, :186:33, :303:51, :304:4, :307:29, :311:29, :317:4, :330:7, :331:32, :335:32, :342:32, :346:32]
      exe_reg_ctrl_mem_fcn <= ~_GEN_5 & (_GEN_4 ? ~io_ctl_dec_kill & io_ctl_mem_fcn[0] : exe_reg_ctrl_mem_fcn);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39, :186:33, :303:51, :304:4, :307:29, :312:29, :317:4, :330:7, :331:32, :336:32, :342:32, :347:32]
      if (_GEN_5 | ~_GEN_4 | io_ctl_dec_kill) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :92:39, :182:4, :186:33, :187:4, :303:51, :304:4, :317:4, :330:7]
      end
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39, :304:4, :317:4, :330:7]
        exe_reg_ctrl_mem_typ <= io_ctl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39]
      mem_reg_valid <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_valid : exe_reg_valid);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:76:39, :96:39, :182:4, :183:21, :187:4, :395:4, :396:29, :403:4, :404:29]
      mem_reg_ctrl_rf_wen <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_ctrl_rf_wen : exe_reg_ctrl_rf_wen);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:89:39, :106:39, :182:4, :183:21, :187:4, :395:4, :398:29, :403:4, :414:29]
      mem_reg_ctrl_mem_val <= ~io_ctl_pipeline_kill & (io_ctl_full_stall ? mem_reg_ctrl_mem_val : exe_reg_ctrl_mem_val);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:90:39, :107:39, :182:4, :183:21, :187:4, :395:4, :399:29, :403:4, :415:29]
      if (_GEN_7) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :109:39, :395:4, :403:4]
      end
      else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:109:39, :395:4, :403:4]
        mem_reg_ctrl_mem_fcn <= exe_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:91:39, :108:39]
        mem_reg_ctrl_mem_typ <= exe_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:92:39, :109:39]
      end
      wb_reg_valid <= ~io_ctl_full_stall & mem_reg_valid & ~io_ctl_mem_exception & ~interrupt_edge;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:96:39, :114:39, :134:48, :448:42, :484:4, :485:{28,45,48,70,73}, :492:28]
      wb_reg_ctrl_rf_wen <= ~io_ctl_full_stall & ~(io_ctl_mem_exception | interrupt_edge) & mem_reg_ctrl_rf_wen;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:106:39, :117:39, :134:48, :448:42, :484:4, :488:{28,34,56}, :493:28]
      if_reg_killed <= ~(if_reg_killed & _GEN_2) & ((io_ctl_pipeline_kill | io_ctl_if_kill) & ~_GEN_2 | if_reg_killed);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:145:31, :146:{32,51,54}, :147:4, :148:21, :150:24, :151:4, :152:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      reg_interrupt_handled <= _csr_io_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :447:39]
    end
    if (_GEN_5)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:303:51]
      exe_reg_wbaddr <= 5'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :79:35]
    else if (_GEN_4)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:186:33]
      exe_reg_wbaddr <= io_ctl_dec_kill ? 5'h0 : dec_reg_inst[11:7];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :72:39, :79:35, :212:35, :330:7, :333:32, :344:32]
    if (_GEN_6) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :88:35, :304:4, :317:4]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35, :304:4, :317:4]
      exe_reg_rs1_addr <= dec_reg_inst[19:15];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :80:35, :210:35]
      exe_reg_rs2_addr <= dec_reg_inst[24:20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :81:35, :211:35]
      if (io_ctl_op1_sel == 2'h2)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:272:45]
        exe_reg_op1_data <= {27'h0, dec_reg_inst[19:15]};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :82:35, :210:35, :239:19]
      else if (io_ctl_op1_sel == 2'h1)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:273:45]
        exe_reg_op1_data <= dec_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:73:39, :82:35]
      else if (exe_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & exe_reg_ctrl_rf_wen)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :79:35, :89:39, :210:35, :274:{45,63,80,89}]
        exe_reg_op1_data <= exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:274:{63,89}]
        exe_reg_op1_data <= mem_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & mem_reg_ctrl_rf_wen ? mem_wbdata : wb_reg_wbaddr == dec_reg_inst[19:15] & (|(dec_reg_inst[19:15])) & wb_reg_ctrl_rf_wen ? wb_reg_wbdata : _regfile_io_rs1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :82:35, :100:35, :106:39, :115:35, :116:35, :117:39, :210:35, :216:24, :274:80, :275:{45,63,89}, :276:{45,63,89}, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_dec_rs2_data_T & (|(dec_reg_inst[24:20])) & exe_reg_ctrl_rf_wen & _dec_op2_data_T_16)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :89:39, :211:35, :250:32, :280:{45,63,80,89,112}]
        exe_reg_op2_data <= exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:280:{63,89,112}]
        exe_reg_op2_data <= _dec_rs2_data_T_4 & (|(dec_reg_inst[24:20])) & mem_reg_ctrl_rf_wen & _dec_op2_data_T_16 ? mem_wbdata : _dec_rs2_data_T_8 & (|(dec_reg_inst[24:20])) & wb_reg_ctrl_rf_wen & _dec_op2_data_T_16 ? wb_reg_wbdata : _GEN_8[io_ctl_op2_sel];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :83:35, :106:39, :116:35, :117:39, :211:35, :250:32, :251:32, :252:32, :253:32, :254:32, :255:32, :280:80, :281:{45,63,89,112}, :282:{45,63,89,112}, src/main/scala/chisel3/util/Mux.scala:126:16]
      exe_reg_rs2_data <= _dec_rs2_data_T & (|(dec_reg_inst[24:20])) & exe_reg_ctrl_rf_wen ? exe_alu_out : _dec_rs2_data_T_4 & (|(dec_reg_inst[24:20])) & mem_reg_ctrl_rf_wen ? mem_wbdata : _dec_rs2_data_T_8 & (|(dec_reg_inst[24:20])) & wb_reg_ctrl_rf_wen ? wb_reg_wbdata : _regfile_io_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :84:35, :89:39, :106:39, :116:35, :117:39, :211:35, :216:24, :280:{45,80}, :281:45, :282:45, :286:{63,89}, :287:{63,89}, :288:{63,89}, src/main/scala/chisel3/util/Mux.scala:126:16]
      exe_reg_ctrl_alu_fun <= io_ctl_alu_fun;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:87:35]
      exe_reg_ctrl_wb_sel <= io_ctl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35]
    end
    if (_GEN_7) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :110:35, :395:4, :403:4]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:110:35, :395:4, :403:4]
      mem_reg_pc <= exe_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :97:35]
      mem_reg_alu_out <= exe_reg_ctrl_wb_sel == 2'h2 ? exe_reg_pc + 32'h4 : exe_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:78:39, :88:35, :99:35, :392:38, :407:{35,57}, src/main/scala/chisel3/util/Mux.scala:126:16]
      mem_reg_wbaddr <= exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:79:35, :100:35]
      mem_reg_rs1_addr <= exe_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:80:35, :101:35]
      mem_reg_rs2_addr <= exe_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:81:35, :102:35]
      mem_reg_op1_data <= exe_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:82:35, :103:35]
      mem_reg_op2_data <= exe_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:83:35, :104:35]
      mem_reg_rs2_data <= exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:84:35, :105:35]
      mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:88:35, :110:35]
    end
    if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
      wb_reg_wbaddr <= mem_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:100:35, :115:35]
      wb_reg_wbdata <= mem_wbdata;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35, src/main/scala/chisel3/util/Mux.scala:126:16]
    end
    mem_tval_inst_ma_REG <= _mem_tval_inst_ma_T ? _exe_brjmp_target_T : exe_jump_reg_target;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:164:40, :382:38, :383:41, :390:{31,35}]
    csr_io_tval_REG <= exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :440:91]
    wb_reg_inst <= mem_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35, :518:29]
    REG <= mem_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35, :523:14]
    REG_1 <= mem_reg_rs1_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:101:35, :527:14]
    REG_2 <= mem_reg_op1_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:103:35, :528:14]
    REG_3 <= mem_reg_rs2_addr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:102:35, :529:14]
    REG_4 <= mem_reg_op2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:104:35, :530:14]
    if (io_ctl_pipeline_kill)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7]
      mem_reg_inst <= 32'h4033;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35]
    else if (io_ctl_full_stall) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
    end
    else	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:54:15]
      mem_reg_inst <= exe_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:77:39, :98:35]
  end // always @(posedge)
  





































































  Queue1_MemResp if_buffer_out_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_if_buffer_out_q_io_enq_ready),
    .io_enq_valid     (io_imem_resp_valid),
    .io_enq_bits_data (io_imem_resp_bits_data),
    .io_deq_ready     (if_buffer_out_q_io_deq_ready),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45]
    .io_deq_valid     (_if_buffer_out_q_io_deq_valid),
    .io_deq_bits_data (_if_buffer_out_q_io_deq_bits_data)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_UInt32 if_pc_buffer_out_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_imem_resp_valid),
    .io_enq_bits  (if_reg_pc),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:68:39]
    .io_deq_ready (if_buffer_out_q_io_deq_ready),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:134:45]
    .io_deq_bits  (_if_pc_buffer_out_q_io_deq_bits)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  RegisterFile regfile (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
    .clock       (clock),
    .io_rs1_addr (dec_reg_inst[19:15]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :210:35]
    .io_rs1_data (_regfile_io_rs1_data),
    .io_rs2_addr (dec_reg_inst[24:20]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:72:39, :211:35]
    .io_rs2_data (_regfile_io_rs2_data),
    .io_waddr    (wb_reg_wbaddr),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:115:35]
    .io_wdata    (wb_reg_wbdata),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:116:35]
    .io_wen      (wb_reg_ctrl_rf_wen)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:117:39]
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:216:24]
  CSRFile csr (	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
    .clock               (clock),
    .reset               (reset),
    .io_ungated_clock    (clock),
    .io_interrupts_debug (io_interrupt_debug),
    .io_interrupts_mtip  (io_interrupt_mtip),
    .io_interrupts_msip  (io_interrupt_msip),
    .io_interrupts_meip  (io_interrupt_meip),
    .io_hartid           (io_hartid),
    .io_rw_addr          (mem_reg_inst[31:20]),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:98:35, :430:36]
    .io_rw_cmd           (mem_reg_ctrl_csr_cmd),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:111:39]
    .io_rw_rdata         (_csr_io_rw_rdata),
    .io_rw_wdata         (mem_reg_alu_out),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35]
    .io_eret             (io_dat_csr_eret),
    .io_evec             (_csr_io_evec),
    .io_exception        (io_ctl_mem_exception),
    .io_retire           (wb_reg_valid),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:114:39]
    .io_cause            (io_ctl_mem_exception ? io_ctl_mem_exception_cause : _csr_io_interrupt_cause),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20, :453:23]
    .io_pc               (mem_reg_pc),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:97:35]
    .io_tval             (io_ctl_mem_exception_cause == 32'h2 ? csr_io_tval_REG : io_ctl_mem_exception_cause == 32'h0 ? mem_tval_inst_ma_REG : io_ctl_mem_exception_cause == 32'h6 | io_ctl_mem_exception_cause == 32'h4 ? mem_reg_alu_out : 32'h0),	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:99:35, :390:31, :440:{47,91}, :441:47, :442:47, :443:47, src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_time             (_csr_io_time),
    .io_interrupt        (_csr_io_interrupt),
    .io_interrupt_cause  (_csr_io_interrupt_cause)
  );	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:427:20]
  assign io_imem_req_valid = _if_buffer_out_q_io_enq_ready;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_imem_req_bits_addr = if_reg_pc;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :68:39]
  assign io_dmem_req_valid = mem_reg_ctrl_mem_val & ~io_dat_mem_data_misaligned_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :107:39, :467:93, :512:{50,53}]
  assign io_dmem_req_bits_addr = mem_reg_alu_out;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :99:35]
  assign io_dmem_req_bits_data = mem_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :105:35]
  assign io_dmem_req_bits_fcn = mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :108:39]
  assign io_dmem_req_bits_typ = mem_reg_ctrl_mem_typ;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :109:39]
  assign io_dat_dec_inst = dec_reg_inst;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :72:39]
  assign io_dat_dec_valid = dec_reg_valid;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :71:39]
  assign io_dat_exe_br_eq = exe_reg_op1_data == exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :504:43]
  assign io_dat_exe_br_lt = $signed(exe_reg_op1_data) < $signed(exe_reg_rs2_data);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :505:50]
  assign io_dat_exe_br_ltu = exe_reg_op1_data < exe_reg_rs2_data;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :82:35, :84:35, :506:50]
  assign io_dat_exe_br_type = exe_reg_ctrl_br_type;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :85:39]
  assign io_dat_exe_inst_misaligned = (|(_exe_brjmp_target_T[1:0])) & _mem_tval_inst_ma_T | _exe_adder_out_T[1] & _io_dat_exe_inst_misaligned_T_6;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :164:40, :165:40, :362:37, :382:38, :388:{51,58,65,100}, :389:{54,65}]
  assign io_dat_mem_ctrl_dmem_val = mem_reg_ctrl_mem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :107:39]
  assign io_dat_mem_data_misaligned = io_dat_mem_data_misaligned_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :467:93]
  assign io_dat_mem_store = mem_reg_ctrl_mem_fcn;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :108:39]
  assign io_dat_csr_interrupt = interrupt_edge;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/dpath.scala:52:7, :448:42]
endmodule

