

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_i_0_i1'
================================================================
* Date:           Wed Jan 14 16:22:29 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       46|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       22|       82|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_91_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln62_fu_118_p2  |         +|   0|  0|  19|          12|          12|
    |icmp_ln59_fu_85_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  46|          27|          23|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_1    |   9|          2|    7|         14|
    |i1_fu_36                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i1_fu_36                 |  7|   0|    7|          0|
    |trunc_ln62_reg_143       |  6|   0|    6|          0|
    |zext_ln53_cast_reg_135   |  6|   0|   12|          6|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 22|   0|   28|          6|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_i_0_i1|  return value|
|zext_ln53          |   in|    6|     ap_none|                          zext_ln53|        scalar|
|C_buffer_address0  |  out|   12|   ap_memory|                           C_buffer|         array|
|C_buffer_ce0       |  out|    1|   ap_memory|                           C_buffer|         array|
|C_buffer_we0       |  out|    1|   ap_memory|                           C_buffer|         array|
|C_buffer_d0        |  out|   32|   ap_memory|                           C_buffer|         array|
|v18_address0       |  out|    6|   ap_memory|                                v18|         array|
|v18_ce0            |  out|    1|   ap_memory|                                v18|         array|
|v18_q0             |   in|   32|   ap_memory|                                v18|         array|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

