//  Catapult Ultra Synthesis 10.4b/841621 (Production Release) Thu Oct 24 17:20:07 PDT 2019
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2019, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux mdk@mdk-FX504 5.0.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v23.4_2.0, HLS_PKGS v23.4_2.0, 
//                       SIF_TOOLKITS v23.4_2.0, SIF_XILINX v23.4_2.0, 
//                       SIF_ALTERA v23.4_2.0, CCS_LIBS v23.4_2.0, 
//                       CDS_PPRO v10.3a_3, CDS_DesigChecker v10.4b, 
//                       CDS_OASYS v19.1_2.4, CDS_PSR v19.1_1.16, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sat Jan  4 22:34:28 2020
# -------------------------------------------------
# Logging session transcript to file "/tmp/log108013c2a35e1.0"
# Loading options from '$HOME/.catapult/10.4b-841621.aol.reg'.
solution file add ./src/fpga_temp_match.cpp
# /INPUTFILES/1
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/mdk/Spector-HLS/template_matching/catapult/catapult.log"
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: $PROJECT_HOME/src/fpga_temp_matching.h(13): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): incomplete type is not allowed (CRD-70)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "ac_channel" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): type name is not allowed (CRD-254)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "INPUT" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ")" (CRD-18)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(25): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "k" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "cur_data" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(38): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(46): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(49): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(57): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(59): expected a declaration (CRD-169)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(62): expected a declaration (CRD-169)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.18 seconds, memory usage 1304016kB, peak memory usage 1304016kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
# File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): incomplete type is not allowed (CRD-70)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "ac_channel" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): type name is not allowed (CRD-254)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "INPUT" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ")" (CRD-18)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(25): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "k" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "cur_data" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(38): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(46): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(49): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(57): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(59): expected a declaration (CRD-169)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(62): expected a declaration (CRD-169)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.15 seconds, memory usage 1302988kB, peak memory usage 1304016kB (SOL-9)
# Error: go analyze: Failed analyze
solution file remove -all
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
solution file add ./src/fpga_temp_match.cpp
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): incomplete type is not allowed (CRD-70)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "ac_channel" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): type name is not allowed (CRD-254)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): identifier "INPUT" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ")" (CRD-18)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(25): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "k" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(26): identifier "cur_data" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(28): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(38): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(40): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(46): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(48): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(49): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/src/fpga_temp_match.cpp(57): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): this declaration has no storage class or type specifier (CRD-77)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(58): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(59): expected a declaration (CRD-169)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(62): expected a declaration (CRD-169)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 1.20 seconds, memory usage 1302988kB, peak memory usage 1304016kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(11): identifier "size" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(60): identifier "size" is undefined (CRD-20)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 1.25 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/fpga_temp_match.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# Source file analysis completed (CIN-68)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.23 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
go new
solution file remove -all
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
solution file add ./src/fpga_temp_match.cpp
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.36 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Synthesizing routine 'SAD_MATCH' (CIN-13)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Inlining routine 'SAD_MATCH' (CIN-14)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(24): Method 'ac_channel::operator[]' is marked as built-in but is not recognized (CIN-59)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.66 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/src/fpga_temp_match.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/fpga_temp_match.cpp} -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# Source file analysis completed (CIN-68)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 1.25 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Synthesizing routine 'SAD_MATCH' (CIN-13)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Inlining routine 'SAD_MATCH' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator><9, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator*<8, false>' (CIN-14)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Optimizing block '/SAD_MATCH' ... (CIN-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'INPUT' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'OUTPUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 234, Real ops = 73, Vars = 72) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 234, Real ops = 73, Vars = 70) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 227, Real ops = 73, Vars = 59) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 227, Real ops = 73, Vars = 61) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(19): Splitting object 'cur_data' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(12): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(15): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(26): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(35): Splitting object 'pref#6' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#11' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#3' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'operator*<8,false>:return' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'pref:pref.pref.pref.pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'loop_1:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(53): Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(58): Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 235, Real ops = 74, Vars = 92) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 242, Real ops = 57, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 26) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(14): Loop '/SAD_MATCH/core/loop_tmpz' iterated at most 100 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' iterated at most 200 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(15): Detected constant initialization of array 'templ', optimizing loop 'loop_tmpz' (LOOP-12)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 213, Real ops = 50, Vars = 26) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 172, Real ops = 44, Vars = 22) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'j' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'o' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'n' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'l' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(11): Splitting object 'loop_lmm:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:y' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:z' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(60): Splitting object 'loop_op:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr(9:0)' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 154, Real ops = 44, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Design 'SAD_MATCH' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'SAD_MATCH.v1': elapsed time 3.14 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
solution library add mgc_Xilinx-VIRTEX-uplus-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -2 -part xcvu13p-flga2577-2-i
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'SAD_MATCH.v1' (SOL-8)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
# Warning: No Liberty technology libraries have been specified (LIB-192)
# Warning: No LEF technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
# Info: Completed transformation 'libraries' on solution 'SAD_MATCH.v1': elapsed time 0.38 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 142, Real ops = 45, Vars = 24) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v1': elapsed time 0.37 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
directive set /SAD_MATCH/INPUT:rsc -MAP_TO_MODULE amba.ccs_axi4stream_in
# /SAD_MATCH/INPUT:rsc/MAP_TO_MODULE amba.ccs_axi4stream_in
directive set /SAD_MATCH/OUTPUT:rsc -MAP_TO_MODULE amba.ccs_axi4stream_out
# /SAD_MATCH/OUTPUT:rsc/MAP_TO_MODULE amba.ccs_axi4stream_out
go extract
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
# Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
# Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v1': elapsed time 1.95 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v1' (SOL-8)
# $PROJECT_HOME/src/fpga_temp_match.cpp(16): Memory Resource '/SAD_MATCH/core/row_buf:rsc' (from var: row_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(17): Memory Resource '/SAD_MATCH/core/win_buf:rsc' (from var: win_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 19) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'memories' on solution 'SAD_MATCH.v1': elapsed time 0.48 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'SAD_MATCH.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'SAD_MATCH.v1': elapsed time 0.04 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 338, Real ops = 50, Vars = 139) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 30) (SOL-10)
# Warning: Couldn't find library component for operator 'read_port(1,8)' - no available component (SIF-4)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_rdy' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_rdy_coupled' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait_coupled' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_ctrl_in_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait_szchan' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_pipe' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_chan_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', binding '1:read_port' Component is missing a required reset or enable port (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4svideo_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.axi4_lite_slave_di' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_cdc' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_inreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_indirect' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_instream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_instream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_fpga_instream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_fpga_instream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: Couldn't find library component for operator 'write_port(2,8)' - no available component (SIF-4)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_prereg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_prereg_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_rdy' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_skidbuf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_pipe' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_reg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_prereg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_reg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', binding '1:write_port' Component is missing a required reset or enable port (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4svideo_out' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.axi4_lite_slave_di' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_lite_slave_outreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_master_outstream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_master_outstream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v1': elapsed time 0.32 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Error: incomplete component selection
go new
solution file remove -all
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
solution file add ./src/fpga_temp_match.cpp
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 1.34 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Synthesizing routine 'SAD_MATCH' (CIN-13)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Inlining routine 'SAD_MATCH' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator><9, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator*<8, false>' (CIN-14)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Optimizing block '/SAD_MATCH' ... (CIN-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'INPUT' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'OUTPUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 234, Real ops = 73, Vars = 72) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 234, Real ops = 73, Vars = 70) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 227, Real ops = 73, Vars = 59) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 227, Real ops = 73, Vars = 61) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(19): Splitting object 'cur_data' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(12): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(15): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(26): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(35): Splitting object 'pref#6' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#11' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#3' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'operator*<8,false>:return' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'pref:pref.pref.pref.pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'loop_1:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(53): Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(58): Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 235, Real ops = 74, Vars = 92) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 242, Real ops = 57, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 26) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(14): Loop '/SAD_MATCH/core/loop_tmpz' iterated at most 100 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' iterated at most 200 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(15): Detected constant initialization of array 'templ', optimizing loop 'loop_tmpz' (LOOP-12)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 213, Real ops = 50, Vars = 26) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 172, Real ops = 44, Vars = 22) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'j' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'o' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'n' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'l' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(11): Splitting object 'loop_lmm:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:y' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:z' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(60): Splitting object 'loop_op:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr(9:0)' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 154, Real ops = 44, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Design 'SAD_MATCH' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'SAD_MATCH.v2': elapsed time 3.11 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
solution library remove *
solution library add mgc_Xilinx-VIRTEX-uplus-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -2 -part xcvu13p-flga2577-2-i
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'SAD_MATCH.v2' (SOL-8)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'SAD_MATCH.v2': elapsed time 0.33 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
go extract
# Info: Starting transformation 'assembly' on solution 'SAD_MATCH.v2' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 142, Real ops = 45, Vars = 24) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v2': elapsed time 0.39 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v2' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
# Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
# Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v2': elapsed time 1.76 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v2' (SOL-8)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_in' for Resource '/SAD_MATCH/INPUT:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_out' for Resource '/SAD_MATCH/OUTPUT:rsc' (ALOC-3)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v2': elapsed time 0.18 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Error: incomplete memory allocation
go libraries
go extract
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v2' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
# Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
# Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v2': elapsed time 1.83 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v2' (SOL-8)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_in' for Resource '/SAD_MATCH/INPUT:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_out' for Resource '/SAD_MATCH/OUTPUT:rsc' (ALOC-3)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v2': elapsed time 0.19 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Error: incomplete memory allocation
go extract
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v2' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
# Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
# Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v2': elapsed time 1.84 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v2' (SOL-8)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_in' for Resource '/SAD_MATCH/INPUT:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Invalid component selection 'amba.ccs_axi4stream_out' for Resource '/SAD_MATCH/OUTPUT:rsc' (ALOC-3)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v2': elapsed time 0.17 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
# Error: incomplete memory allocation
solution remove -solution SAD_MATCH.v2
# SAD_MATCH.v2
solution remove -solution SAD_MATCH.v1
# SAD_MATCH.v1
solution remove -solution solution.v3
# solution.v3
solution remove -solution solution.v2
# solution.v2
solution remove -solution solution.v1
# Error: remove: Cannot delete last solution
solution file remove /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
solution file add ./src/fpga_temp_match.cpp
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/src/fpga_temp_match.cpp(3): Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# solution design add SAD_MATCH -type top -unlocked (HC-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 1.22 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Synthesizing routine 'SAD_MATCH' (CIN-13)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Inlining routine 'SAD_MATCH' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator><9, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator*<8, false>' (CIN-14)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Optimizing block '/SAD_MATCH' ... (CIN-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'INPUT' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): INOUT port 'OUTPUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 234, Real ops = 73, Vars = 72) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 234, Real ops = 73, Vars = 70) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 227, Real ops = 73, Vars = 59) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 227, Real ops = 73, Vars = 61) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(19): Splitting object 'cur_data' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(12): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(15): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(26): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(35): Splitting object 'pref#6' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#11' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'pref:pref.pref.pref#3' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'operator*<8,false>:return' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Splitting object 'pref:pref.pref.pref.pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(46): Splitting object 'loop_1:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(53): Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(58): Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(61): Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 235, Real ops = 74, Vars = 92) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 242, Real ops = 57, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 26) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(14): Loop '/SAD_MATCH/core/loop_tmpz' iterated at most 100 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' iterated at most 200 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' iterated at most 40000 times. (LOOP-2)
# $PROJECT_HOME/src/fpga_temp_match.cpp(15): Detected constant initialization of array 'templ', optimizing loop 'loop_tmpz' (LOOP-12)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 213, Real ops = 50, Vars = 26) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 172, Real ops = 44, Vars = 22) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'j' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'o' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'n' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'l' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(11): Splitting object 'loop_lmm:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:y' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(38): Splitting object 'loop_1:z' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(60): Splitting object 'loop_op:i' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:_qr(9:0)' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 154, Real ops = 44, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Design 'SAD_MATCH' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v3/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'SAD_MATCH.v3': elapsed time 3.11 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
solution library add mgc_Xilinx-VIRTEX-uplus-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -2 -part xcvu13p-flga2577-2-i
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'SAD_MATCH.v3' (SOL-8)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'SAD_MATCH.v3': elapsed time 0.33 seconds, memory usage 1434212kB, peak memory usage 1434212kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'SAD_MATCH.v3' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 142, Real ops = 45, Vars = 24) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v3': elapsed time 0.38 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
go architect
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v3' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(23): Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(60): Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
# Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
# Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v3': elapsed time 1.80 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v3' (SOL-8)
# $PROJECT_HOME/src/fpga_temp_match.cpp(16): Memory Resource '/SAD_MATCH/core/row_buf:rsc' (from var: row_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(17): Memory Resource '/SAD_MATCH/core/win_buf:rsc' (from var: win_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 23) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 19) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 22) (SOL-10)
# Info: Completed transformation 'memories' on solution 'SAD_MATCH.v3': elapsed time 0.43 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'SAD_MATCH.v3' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'SAD_MATCH.v3': elapsed time 0.03 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'SAD_MATCH.v3' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 338, Real ops = 50, Vars = 139) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 30) (SOL-10)
# Design 'SAD_MATCH' contains '54' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'SAD_MATCH.v3': elapsed time 0.16 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
go allocate
# Info: Starting transformation 'allocate' on solution 'SAD_MATCH.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/SAD_MATCH/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/fpga_temp_match.cpp(52): Prescheduled LOOP '/SAD_MATCH/core/loop_8' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(41): Prescheduled LOOP '/SAD_MATCH/core/loop_6' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(29): Prescheduled LOOP '/SAD_MATCH/core/loop_3' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(51): Prescheduled LOOP '/SAD_MATCH/core/loop_7' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(40): Prescheduled LOOP '/SAD_MATCH/core/loop_5' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(34): Prescheduled LOOP '/SAD_MATCH/core/loop_4' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(28): Prescheduled LOOP '/SAD_MATCH/core/loop_2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(11): Prescheduled LOOP '/SAD_MATCH/core/loop_lmm' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Prescheduled LOOP '/SAD_MATCH/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Prescheduled LOOP '/SAD_MATCH/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fpga_temp_match.cpp(4): Prescheduled SEQUENTIAL '/SAD_MATCH/core' (total length 237320001 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Initial schedule of SEQUENTIAL '/SAD_MATCH/core': Latency = 237319999, Area (Datapath, Register, Total) = 297.00, 0.00, 297.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Final schedule of SEQUENTIAL '/SAD_MATCH/core': Latency = 237319999, Area (Datapath, Register, Total) = 297.00, 0.00, 297.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'SAD_MATCH.v3': elapsed time 0.28 seconds, memory usage 1433184kB, peak memory usage 1434212kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'SAD_MATCH.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/SAD_MATCH/core' (CRAAS-1)
# Global signal 'INPUT:rsc.rdy' added to design 'SAD_MATCH' for component 'INPUT:rsci' (LIB-3)
# Global signal 'INPUT:rsc.vld' added to design 'SAD_MATCH' for component 'INPUT:rsci' (LIB-3)
# Global signal 'INPUT:rsc.dat' added to design 'SAD_MATCH' for component 'INPUT:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(12): Creating buffer for wait controller for component 'INPUT:rsc' (SCHD-46)
# Global signal 'OUTPUT:rsc.rdy' added to design 'SAD_MATCH' for component 'OUTPUT:rsci' (LIB-3)
# Global signal 'OUTPUT:rsc.vld' added to design 'SAD_MATCH' for component 'OUTPUT:rsci' (LIB-3)
# Global signal 'OUTPUT:rsc.dat' added to design 'SAD_MATCH' for component 'OUTPUT:rsci' (LIB-3)
# Global signal 'row_buf:rsc.we' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Global signal 'row_buf:rsc.d' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Global signal 'row_buf:rsc.wadr' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Global signal 'row_buf:rsc.re' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Global signal 'row_buf:rsc.q' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Global signal 'row_buf:rsc.radr' added to design 'SAD_MATCH' for component 'row_buf:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(26): Creating buffer for wait controller for component 'row_buf:rsc' (SCHD-46)
# Global signal 'win_buf:rsc.we' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Global signal 'win_buf:rsc.d' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Global signal 'win_buf:rsc.wadr' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Global signal 'win_buf:rsc.re' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Global signal 'win_buf:rsc.q' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Global signal 'win_buf:rsc.radr' added to design 'SAD_MATCH' for component 'win_buf:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Creating buffer for wait controller for component 'win_buf:rsc' (SCHD-46)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1456, Real ops = 157, Vars = 424) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(16): Splitting object 'row_buf:rsci.radr_d.core' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(16): Splitting object 'row_buf:rsci.wadr_d.core' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(17): Splitting object 'win_buf:rsci.radr_d.core' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(17): Splitting object 'win_buf:rsci.wadr_d.core' into 3 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 997, Real ops = 54, Vars = 50) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(21): Splitting object 'k.sva' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(49): Splitting object 'loop_1:loop_1:and.itm' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Splitting object 'loop_3:acc#11.sdt' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(30): Splitting object 'loop_3:acc#12.sdt' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(42): Splitting object 'loop_6:acc#11.sdt' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(49): Splitting object 'loop_1:loop_1:and:scse' into 5 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 974, Real ops = 52, Vars = 50) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 967, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1361, Real ops = 117, Vars = 387) (SOL-10)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(4): Splitting object 'OUTPUT:rsci.idat' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/src/fpga_temp_match.cpp(17): Splitting object 'win_buf:rsci.radr_d.core(6:1)' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1353, Real ops = 117, Vars = 368) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1337, Real ops = 115, Vars = 354) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1333, Real ops = 115, Vars = 348) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1331, Real ops = 115, Vars = 346) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 985, Real ops = 52, Vars = 46) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 939, Real ops = 52, Vars = 44) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1285, Real ops = 115, Vars = 344) (SOL-10)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'SAD_MATCH.v3': elapsed time 5.09 seconds, memory usage 1498704kB, peak memory usage 1498704kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'SAD_MATCH.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/core': (Total ops = 940, Real ops = 53, Vars = 44) (SOL-10)
# Creating shared register 'i(15:0).sva' for variables 'i(15:0).sva, i(15:0).sva#1' (1 register deleted). (FSM-2)
# Creating shared register 'loop_lmm:i(15:0).sva' for variables 'loop_lmm:i(15:0).sva, loop_lmm:i(15:0).sva#1' (1 register deleted). (FSM-2)
# Creating shared register 'loop_op:i(15:0).sva' for variables 'loop_op:i(15:0).sva, loop_op:i(15:0).sva#1' (1 register deleted). (FSM-2)
# Creating shared register 'j(3:0).sva' for variables 'j(3:0).sva, l(3:0).sva, m(3:0).sva, loop_1:y(3:0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'loop_1:z(3:0).sva' for variables 'loop_1:z(3:0).sva, loop_1:z(3:0).sva#1, n(3:0).sva, n(3:0).sva#1, l(3:0).sva#1' (4 registers deleted). (FSM-3)
# Creating shared register 'loop_3:acc#12.sdt(3:0)' for variables 'loop_3:acc#12.sdt(3:0), loop_4:acc#5.itm' (1 register deleted). (FSM-2)
# Creating shared register 'loop_1:sad.lpi#4' for variables 'loop_1:sad.lpi#4, loop_1:sad.sva#1' (1 register deleted). (FSM-2)
# Creating shared register 'k.sva(3)' for variables 'k.sva(3), loop_1:loop_1:and.itm(3), loop_8:slc(loop_8:acc)(5).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'loop_3:slc(loop_3:acc)(3).itm' for variables 'loop_3:slc(loop_3:acc)(3).itm, loop_4:slc(loop_4:acc)(3).itm, loop_6:slc(loop_6:acc)(3).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'k.sva(7:6)' for variables 'k.sva(7:6), loop_1:loop_1:and.itm(7:6)' (1 register deleted). (FSM-2)
# Creating shared register 'k.sva(31:8)' for variables 'k.sva(31:8), o(7:0).sva' (1 register deleted). (FSM-2)
# Creating shared register 'loop_8:acc#10.itm' for variables 'loop_8:acc#10.itm, k.sva(2:0)' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1438, Real ops = 622, Vars = 1158) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1054, Real ops = 379, Vars = 388) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 930, Real ops = 291, Vars = 332) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 926, Real ops = 288, Vars = 317) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 920, Real ops = 288, Vars = 305) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 983, Real ops = 286, Vars = 380) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 954, Real ops = 283, Vars = 331) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 929, Real ops = 274, Vars = 321) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 927, Real ops = 274, Vars = 317) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 925, Real ops = 274, Vars = 315) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 923, Real ops = 272, Vars = 311) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 923, Real ops = 272, Vars = 311) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 923, Real ops = 272, Vars = 311) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 923, Real ops = 272, Vars = 311) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 923, Real ops = 272, Vars = 311) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 913, Real ops = 268, Vars = 310) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'SAD_MATCH.v3': elapsed time 1.32 seconds, memory usage 1498704kB, peak memory usage 1498704kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'SAD_MATCH.v3' (SOL-8)
# Reassigned operation loop_8:acc#6:mgc_add(8,0,2,1,8) to mgc_add(8,0,4,0,8) (ASG-1)
# Reassigned operation loop_2:acc#2:mgc_add(5,0,4,0,5) to mgc_add(8,0,4,0,8) (ASG-1)
# Reassigned operation loop_2:acc#1:mgc_add(4,0,2,1,4) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_3:acc#5:mgc_add(4,0,2,1,4) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_1:acc#5:mgc_add(6,0,6,0,6) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_1:acc#2:mgc_add(32,1,1,1,33) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_6:acc#4:mgc_add(32,0,8,0,32) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_8:acc#14:mgc_add(2,0,2,0,2) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_3:acc#6:mgc_add(4,0,2,1,4) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_1:acc#3:mgc_add(32,0,2,1,32) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_1:acc:mgc_add(11,0,10,0,11) to mgc_add(32,1,11,1,33) (ASG-1)
# Reassigned operation loop_8:acc:mgc_add(6,0,6,0,6) to mgc_add(32,1,11,1,33) (ASG-1)
# Shared Operations loop_3:acc#14,loop_8:acc#16,loop_6:acc#12 on resource loop_3:acc#14:rg:mgc_add(4,0,2,0,4) (ASG-3)
# Shared Operations loop_3:acc#15,loop_4:acc#11 on resource loop_3:acc#15:rg:mgc_add(4,0,3,0,5) (ASG-3)
# Shared Operations loop_4:acc#5,loop_3:acc#12,loop_6:acc#11 on resource loop_3:acc#12:rg:mgc_add(4,0,3,0,5) (ASG-3)
# Shared Operations loop_8:acc#6,loop_2:acc#2 on resource loop_2:acc#2:rg:mgc_add(8,0,4,0,8) (ASG-3)
# Shared Operations loop_1:acc#2,loop_6:acc#4,loop_2:acc#1,loop_3:acc#5,loop_8:acc#14,loop_1:acc#5 on resource loop_1:acc#2:rg:mgc_add(32,1,11,1,33) (ASG-3)
# Shared Operations loop_8:acc,loop_3:acc#6,loop_1:acc#3,loop_1:acc on resource loop_1:acc:rg:mgc_add(32,1,11,1,33) (ASG-3)
# Shared Operations loop_lmm:acc#1,loop_op:acc#1 on resource loop_lmm:acc#1:rg:mgc_add(16,0,2,1,16) (ASG-3)
# Shared Operations loop_8:acc#10,loop_4:acc#8 on resource loop_4:acc#8:rg:mgc_add(6,0,6,0,6) (ASG-3)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 1064, Real ops = 271, Vars = 965) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 955, Real ops = 213, Vars = 341) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 868, Real ops = 219, Vars = 303) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 847, Real ops = 217, Vars = 299) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 862, Real ops = 223, Vars = 314) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 850, Real ops = 218, Vars = 298) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 842, Real ops = 214, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 841, Real ops = 214, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 841, Real ops = 214, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 841, Real ops = 214, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'SAD_MATCH.v3': elapsed time 0.92 seconds, memory usage 1498704kB, peak memory usage 1498704kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'SAD_MATCH.v3' (SOL-8)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 841, Real ops = 214, Vars = 745) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 858, Real ops = 214, Vars = 345) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 859, Real ops = 215, Vars = 308) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 848, Real ops = 215, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 845, Real ops = 215, Vars = 300) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 825, Real ops = 226, Vars = 301) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm': (Total ops = 23, Real ops = 2, Vars = 14) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/SAD_MATCH:core_core:fsm': (Total ops = 22, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'SAD_MATCH.v3': elapsed time 3.63 seconds, memory usage 1498704kB, peak memory usage 1498704kB (SOL-9)
