-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "03/25/2020 16:14:42"

-- 
-- Device: Altera EP4CE55F23C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	clk : IN std_logic;
	entrada : IN std_logic_vector(15 DOWNTO 0);
	saida : OUT std_logic_vector(15 DOWNTO 0);
	T0 : OUT std_logic;
	T1 : OUT std_logic;
	T2 : OUT std_logic;
	T3 : OUT std_logic;
	T4 : OUT std_logic;
	T5 : OUT std_logic;
	T6 : OUT std_logic;
	T7 : OUT std_logic;
	T8 : OUT std_logic;
	T9 : OUT std_logic;
	acumulador : OUT std_logic_vector(15 DOWNTO 0);
	qMEM : OUT std_logic_vector(15 DOWNTO 0);
	qREM : OUT std_logic_vector(15 DOWNTO 0);
	qRDM : OUT std_logic_vector(15 DOWNTO 0);
	qRI : OUT std_logic_vector(15 DOWNTO 0);
	qPC : OUT std_logic_vector(15 DOWNTO 0);
	sNOP : OUT std_logic;
	sSTA : OUT std_logic;
	sLDA : OUT std_logic;
	sADD : OUT std_logic;
	sSUB : OUT std_logic;
	sAND : OUT std_logic;
	sOR : OUT std_logic;
	sNOT : OUT std_logic;
	sJ : OUT std_logic;
	sJN : OUT std_logic;
	sJZ : OUT std_logic;
	sIN : OUT std_logic;
	sOUT : OUT std_logic;
	sSHR : OUT std_logic;
	sSHL : OUT std_logic;
	sHLT : OUT std_logic;
	sDIR : OUT std_logic;
	sIND : OUT std_logic;
	sIM : OUT std_logic;
	sSOP : OUT std_logic;
	writeAC : OUT std_logic;
	writeN : OUT std_logic;
	writeZ : OUT std_logic;
	writeRDM : OUT std_logic;
	writeRI : OUT std_logic;
	writeOUT : OUT std_logic;
	writeREM : OUT std_logic;
	writeMEM : OUT std_logic;
	selectREM : OUT std_logic;
	incrementPC : OUT std_logic;
	selectRDM : OUT std_logic_vector(1 DOWNTO 0);
	opULA : OUT std_logic_vector(2 DOWNTO 0);
	a0 : OUT std_logic;
	b0 : OUT std_logic;
	c0 : OUT std_logic;
	d0 : OUT std_logic;
	e0 : OUT std_logic;
	f0 : OUT std_logic;
	g0 : OUT std_logic;
	a1 : OUT std_logic;
	b1 : OUT std_logic;
	c1 : OUT std_logic;
	d1 : OUT std_logic;
	e1 : OUT std_logic;
	f1 : OUT std_logic;
	g1 : OUT std_logic;
	a2 : OUT std_logic;
	b2 : OUT std_logic;
	c2 : OUT std_logic;
	d2 : OUT std_logic;
	e2 : OUT std_logic;
	f2 : OUT std_logic;
	g2 : OUT std_logic;
	a3 : OUT std_logic;
	b3 : OUT std_logic;
	c3 : OUT std_logic;
	d3 : OUT std_logic;
	e3 : OUT std_logic;
	f3 : OUT std_logic;
	g3 : OUT std_logic;
	a4 : OUT std_logic;
	b4 : OUT std_logic;
	c4 : OUT std_logic;
	d4 : OUT std_logic;
	e4 : OUT std_logic;
	f4 : OUT std_logic;
	g4 : OUT std_logic;
	a5 : OUT std_logic;
	b5 : OUT std_logic;
	c5 : OUT std_logic;
	d5 : OUT std_logic;
	e5 : OUT std_logic;
	f5 : OUT std_logic;
	g5 : OUT std_logic
	);
END CPU;

-- Design Ports Information
-- saida[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[6]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[8]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[9]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[12]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[13]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[14]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T0	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T1	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T2	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T3	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T4	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T5	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T6	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T7	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T8	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T9	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[1]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[8]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[9]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[11]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[15]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[3]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[4]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[8]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[10]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[11]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[14]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[9]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[10]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[11]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[13]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[14]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[15]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[3]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[15]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[5]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[6]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[9]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[5]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[9]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[10]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[11]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[12]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[13]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[14]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeAC	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeN	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeZ	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRDM	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRI	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeOUT	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeREM	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeMEM	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selectREM	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- incrementPC	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selectRDM[0]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selectRDM[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opULA[0]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opULA[1]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opULA[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a0	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b0	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c0	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d0	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e0	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f0	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g0	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a1	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b1	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c1	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d1	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e1	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f1	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g1	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a2	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b2	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c2	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d2	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e2	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f2	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g2	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a3	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b3	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c3	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d3	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e3	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f3	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g3	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a4	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b4	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c4	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d4	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e4	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f4	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g4	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a5	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b5	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c5	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d5	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e5	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f5	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g5	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[1]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[7]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[9]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[10]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[12]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[13]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[14]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[15]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_entrada : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_saida : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_T0 : std_logic;
SIGNAL ww_T1 : std_logic;
SIGNAL ww_T2 : std_logic;
SIGNAL ww_T3 : std_logic;
SIGNAL ww_T4 : std_logic;
SIGNAL ww_T5 : std_logic;
SIGNAL ww_T6 : std_logic;
SIGNAL ww_T7 : std_logic;
SIGNAL ww_T8 : std_logic;
SIGNAL ww_T9 : std_logic;
SIGNAL ww_acumulador : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qMEM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qREM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qRDM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qRI : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qPC : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sNOP : std_logic;
SIGNAL ww_sSTA : std_logic;
SIGNAL ww_sLDA : std_logic;
SIGNAL ww_sADD : std_logic;
SIGNAL ww_sSUB : std_logic;
SIGNAL ww_sAND : std_logic;
SIGNAL ww_sOR : std_logic;
SIGNAL ww_sNOT : std_logic;
SIGNAL ww_sJ : std_logic;
SIGNAL ww_sJN : std_logic;
SIGNAL ww_sJZ : std_logic;
SIGNAL ww_sIN : std_logic;
SIGNAL ww_sOUT : std_logic;
SIGNAL ww_sSHR : std_logic;
SIGNAL ww_sSHL : std_logic;
SIGNAL ww_sHLT : std_logic;
SIGNAL ww_sDIR : std_logic;
SIGNAL ww_sIND : std_logic;
SIGNAL ww_sIM : std_logic;
SIGNAL ww_sSOP : std_logic;
SIGNAL ww_writeAC : std_logic;
SIGNAL ww_writeN : std_logic;
SIGNAL ww_writeZ : std_logic;
SIGNAL ww_writeRDM : std_logic;
SIGNAL ww_writeRI : std_logic;
SIGNAL ww_writeOUT : std_logic;
SIGNAL ww_writeREM : std_logic;
SIGNAL ww_writeMEM : std_logic;
SIGNAL ww_selectREM : std_logic;
SIGNAL ww_incrementPC : std_logic;
SIGNAL ww_selectRDM : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_opULA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_a0 : std_logic;
SIGNAL ww_b0 : std_logic;
SIGNAL ww_c0 : std_logic;
SIGNAL ww_d0 : std_logic;
SIGNAL ww_e0 : std_logic;
SIGNAL ww_f0 : std_logic;
SIGNAL ww_g0 : std_logic;
SIGNAL ww_a1 : std_logic;
SIGNAL ww_b1 : std_logic;
SIGNAL ww_c1 : std_logic;
SIGNAL ww_d1 : std_logic;
SIGNAL ww_e1 : std_logic;
SIGNAL ww_f1 : std_logic;
SIGNAL ww_g1 : std_logic;
SIGNAL ww_a2 : std_logic;
SIGNAL ww_b2 : std_logic;
SIGNAL ww_c2 : std_logic;
SIGNAL ww_d2 : std_logic;
SIGNAL ww_e2 : std_logic;
SIGNAL ww_f2 : std_logic;
SIGNAL ww_g2 : std_logic;
SIGNAL ww_a3 : std_logic;
SIGNAL ww_b3 : std_logic;
SIGNAL ww_c3 : std_logic;
SIGNAL ww_d3 : std_logic;
SIGNAL ww_e3 : std_logic;
SIGNAL ww_f3 : std_logic;
SIGNAL ww_g3 : std_logic;
SIGNAL ww_a4 : std_logic;
SIGNAL ww_b4 : std_logic;
SIGNAL ww_c4 : std_logic;
SIGNAL ww_d4 : std_logic;
SIGNAL ww_e4 : std_logic;
SIGNAL ww_f4 : std_logic;
SIGNAL ww_g4 : std_logic;
SIGNAL ww_a5 : std_logic;
SIGNAL ww_b5 : std_logic;
SIGNAL ww_c5 : std_logic;
SIGNAL ww_d5 : std_logic;
SIGNAL ww_e5 : std_logic;
SIGNAL ww_f5 : std_logic;
SIGNAL ww_g5 : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RI|conteudo[15]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \saida[0]~output_o\ : std_logic;
SIGNAL \saida[1]~output_o\ : std_logic;
SIGNAL \saida[2]~output_o\ : std_logic;
SIGNAL \saida[3]~output_o\ : std_logic;
SIGNAL \saida[4]~output_o\ : std_logic;
SIGNAL \saida[5]~output_o\ : std_logic;
SIGNAL \saida[6]~output_o\ : std_logic;
SIGNAL \saida[7]~output_o\ : std_logic;
SIGNAL \saida[8]~output_o\ : std_logic;
SIGNAL \saida[9]~output_o\ : std_logic;
SIGNAL \saida[10]~output_o\ : std_logic;
SIGNAL \saida[11]~output_o\ : std_logic;
SIGNAL \saida[12]~output_o\ : std_logic;
SIGNAL \saida[13]~output_o\ : std_logic;
SIGNAL \saida[14]~output_o\ : std_logic;
SIGNAL \saida[15]~output_o\ : std_logic;
SIGNAL \T0~output_o\ : std_logic;
SIGNAL \T1~output_o\ : std_logic;
SIGNAL \T2~output_o\ : std_logic;
SIGNAL \T3~output_o\ : std_logic;
SIGNAL \T4~output_o\ : std_logic;
SIGNAL \T5~output_o\ : std_logic;
SIGNAL \T6~output_o\ : std_logic;
SIGNAL \T7~output_o\ : std_logic;
SIGNAL \T8~output_o\ : std_logic;
SIGNAL \T9~output_o\ : std_logic;
SIGNAL \acumulador[0]~output_o\ : std_logic;
SIGNAL \acumulador[1]~output_o\ : std_logic;
SIGNAL \acumulador[2]~output_o\ : std_logic;
SIGNAL \acumulador[3]~output_o\ : std_logic;
SIGNAL \acumulador[4]~output_o\ : std_logic;
SIGNAL \acumulador[5]~output_o\ : std_logic;
SIGNAL \acumulador[6]~output_o\ : std_logic;
SIGNAL \acumulador[7]~output_o\ : std_logic;
SIGNAL \acumulador[8]~output_o\ : std_logic;
SIGNAL \acumulador[9]~output_o\ : std_logic;
SIGNAL \acumulador[10]~output_o\ : std_logic;
SIGNAL \acumulador[11]~output_o\ : std_logic;
SIGNAL \acumulador[12]~output_o\ : std_logic;
SIGNAL \acumulador[13]~output_o\ : std_logic;
SIGNAL \acumulador[14]~output_o\ : std_logic;
SIGNAL \acumulador[15]~output_o\ : std_logic;
SIGNAL \qMEM[0]~output_o\ : std_logic;
SIGNAL \qMEM[1]~output_o\ : std_logic;
SIGNAL \qMEM[2]~output_o\ : std_logic;
SIGNAL \qMEM[3]~output_o\ : std_logic;
SIGNAL \qMEM[4]~output_o\ : std_logic;
SIGNAL \qMEM[5]~output_o\ : std_logic;
SIGNAL \qMEM[6]~output_o\ : std_logic;
SIGNAL \qMEM[7]~output_o\ : std_logic;
SIGNAL \qMEM[8]~output_o\ : std_logic;
SIGNAL \qMEM[9]~output_o\ : std_logic;
SIGNAL \qMEM[10]~output_o\ : std_logic;
SIGNAL \qMEM[11]~output_o\ : std_logic;
SIGNAL \qMEM[12]~output_o\ : std_logic;
SIGNAL \qMEM[13]~output_o\ : std_logic;
SIGNAL \qMEM[14]~output_o\ : std_logic;
SIGNAL \qMEM[15]~output_o\ : std_logic;
SIGNAL \qREM[0]~output_o\ : std_logic;
SIGNAL \qREM[1]~output_o\ : std_logic;
SIGNAL \qREM[2]~output_o\ : std_logic;
SIGNAL \qREM[3]~output_o\ : std_logic;
SIGNAL \qREM[4]~output_o\ : std_logic;
SIGNAL \qREM[5]~output_o\ : std_logic;
SIGNAL \qREM[6]~output_o\ : std_logic;
SIGNAL \qREM[7]~output_o\ : std_logic;
SIGNAL \qREM[8]~output_o\ : std_logic;
SIGNAL \qREM[9]~output_o\ : std_logic;
SIGNAL \qREM[10]~output_o\ : std_logic;
SIGNAL \qREM[11]~output_o\ : std_logic;
SIGNAL \qREM[12]~output_o\ : std_logic;
SIGNAL \qREM[13]~output_o\ : std_logic;
SIGNAL \qREM[14]~output_o\ : std_logic;
SIGNAL \qREM[15]~output_o\ : std_logic;
SIGNAL \qRDM[0]~output_o\ : std_logic;
SIGNAL \qRDM[1]~output_o\ : std_logic;
SIGNAL \qRDM[2]~output_o\ : std_logic;
SIGNAL \qRDM[3]~output_o\ : std_logic;
SIGNAL \qRDM[4]~output_o\ : std_logic;
SIGNAL \qRDM[5]~output_o\ : std_logic;
SIGNAL \qRDM[6]~output_o\ : std_logic;
SIGNAL \qRDM[7]~output_o\ : std_logic;
SIGNAL \qRDM[8]~output_o\ : std_logic;
SIGNAL \qRDM[9]~output_o\ : std_logic;
SIGNAL \qRDM[10]~output_o\ : std_logic;
SIGNAL \qRDM[11]~output_o\ : std_logic;
SIGNAL \qRDM[12]~output_o\ : std_logic;
SIGNAL \qRDM[13]~output_o\ : std_logic;
SIGNAL \qRDM[14]~output_o\ : std_logic;
SIGNAL \qRDM[15]~output_o\ : std_logic;
SIGNAL \qRI[0]~output_o\ : std_logic;
SIGNAL \qRI[1]~output_o\ : std_logic;
SIGNAL \qRI[2]~output_o\ : std_logic;
SIGNAL \qRI[3]~output_o\ : std_logic;
SIGNAL \qRI[4]~output_o\ : std_logic;
SIGNAL \qRI[5]~output_o\ : std_logic;
SIGNAL \qRI[6]~output_o\ : std_logic;
SIGNAL \qRI[7]~output_o\ : std_logic;
SIGNAL \qRI[8]~output_o\ : std_logic;
SIGNAL \qRI[9]~output_o\ : std_logic;
SIGNAL \qRI[10]~output_o\ : std_logic;
SIGNAL \qRI[11]~output_o\ : std_logic;
SIGNAL \qRI[12]~output_o\ : std_logic;
SIGNAL \qRI[13]~output_o\ : std_logic;
SIGNAL \qRI[14]~output_o\ : std_logic;
SIGNAL \qRI[15]~output_o\ : std_logic;
SIGNAL \qPC[0]~output_o\ : std_logic;
SIGNAL \qPC[1]~output_o\ : std_logic;
SIGNAL \qPC[2]~output_o\ : std_logic;
SIGNAL \qPC[3]~output_o\ : std_logic;
SIGNAL \qPC[4]~output_o\ : std_logic;
SIGNAL \qPC[5]~output_o\ : std_logic;
SIGNAL \qPC[6]~output_o\ : std_logic;
SIGNAL \qPC[7]~output_o\ : std_logic;
SIGNAL \qPC[8]~output_o\ : std_logic;
SIGNAL \qPC[9]~output_o\ : std_logic;
SIGNAL \qPC[10]~output_o\ : std_logic;
SIGNAL \qPC[11]~output_o\ : std_logic;
SIGNAL \qPC[12]~output_o\ : std_logic;
SIGNAL \qPC[13]~output_o\ : std_logic;
SIGNAL \qPC[14]~output_o\ : std_logic;
SIGNAL \qPC[15]~output_o\ : std_logic;
SIGNAL \sNOP~output_o\ : std_logic;
SIGNAL \sSTA~output_o\ : std_logic;
SIGNAL \sLDA~output_o\ : std_logic;
SIGNAL \sADD~output_o\ : std_logic;
SIGNAL \sSUB~output_o\ : std_logic;
SIGNAL \sAND~output_o\ : std_logic;
SIGNAL \sOR~output_o\ : std_logic;
SIGNAL \sNOT~output_o\ : std_logic;
SIGNAL \sJ~output_o\ : std_logic;
SIGNAL \sJN~output_o\ : std_logic;
SIGNAL \sJZ~output_o\ : std_logic;
SIGNAL \sIN~output_o\ : std_logic;
SIGNAL \sOUT~output_o\ : std_logic;
SIGNAL \sSHR~output_o\ : std_logic;
SIGNAL \sSHL~output_o\ : std_logic;
SIGNAL \sHLT~output_o\ : std_logic;
SIGNAL \sDIR~output_o\ : std_logic;
SIGNAL \sIND~output_o\ : std_logic;
SIGNAL \sIM~output_o\ : std_logic;
SIGNAL \sSOP~output_o\ : std_logic;
SIGNAL \writeAC~output_o\ : std_logic;
SIGNAL \writeN~output_o\ : std_logic;
SIGNAL \writeZ~output_o\ : std_logic;
SIGNAL \writeRDM~output_o\ : std_logic;
SIGNAL \writeRI~output_o\ : std_logic;
SIGNAL \writeOUT~output_o\ : std_logic;
SIGNAL \writeREM~output_o\ : std_logic;
SIGNAL \writeMEM~output_o\ : std_logic;
SIGNAL \selectREM~output_o\ : std_logic;
SIGNAL \incrementPC~output_o\ : std_logic;
SIGNAL \selectRDM[0]~output_o\ : std_logic;
SIGNAL \selectRDM[1]~output_o\ : std_logic;
SIGNAL \opULA[0]~output_o\ : std_logic;
SIGNAL \opULA[1]~output_o\ : std_logic;
SIGNAL \opULA[2]~output_o\ : std_logic;
SIGNAL \a0~output_o\ : std_logic;
SIGNAL \b0~output_o\ : std_logic;
SIGNAL \c0~output_o\ : std_logic;
SIGNAL \d0~output_o\ : std_logic;
SIGNAL \e0~output_o\ : std_logic;
SIGNAL \f0~output_o\ : std_logic;
SIGNAL \g0~output_o\ : std_logic;
SIGNAL \a1~output_o\ : std_logic;
SIGNAL \b1~output_o\ : std_logic;
SIGNAL \c1~output_o\ : std_logic;
SIGNAL \d1~output_o\ : std_logic;
SIGNAL \e1~output_o\ : std_logic;
SIGNAL \f1~output_o\ : std_logic;
SIGNAL \g1~output_o\ : std_logic;
SIGNAL \a2~output_o\ : std_logic;
SIGNAL \b2~output_o\ : std_logic;
SIGNAL \c2~output_o\ : std_logic;
SIGNAL \d2~output_o\ : std_logic;
SIGNAL \e2~output_o\ : std_logic;
SIGNAL \f2~output_o\ : std_logic;
SIGNAL \g2~output_o\ : std_logic;
SIGNAL \a3~output_o\ : std_logic;
SIGNAL \b3~output_o\ : std_logic;
SIGNAL \c3~output_o\ : std_logic;
SIGNAL \d3~output_o\ : std_logic;
SIGNAL \e3~output_o\ : std_logic;
SIGNAL \f3~output_o\ : std_logic;
SIGNAL \g3~output_o\ : std_logic;
SIGNAL \a4~output_o\ : std_logic;
SIGNAL \b4~output_o\ : std_logic;
SIGNAL \c4~output_o\ : std_logic;
SIGNAL \d4~output_o\ : std_logic;
SIGNAL \e4~output_o\ : std_logic;
SIGNAL \f4~output_o\ : std_logic;
SIGNAL \g4~output_o\ : std_logic;
SIGNAL \a5~output_o\ : std_logic;
SIGNAL \b5~output_o\ : std_logic;
SIGNAL \c5~output_o\ : std_logic;
SIGNAL \d5~output_o\ : std_logic;
SIGNAL \e5~output_o\ : std_logic;
SIGNAL \f5~output_o\ : std_logic;
SIGNAL \g5~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \entrada[0]~input_o\ : std_logic;
SIGNAL \entrada[11]~input_o\ : std_logic;
SIGNAL \entrada[13]~input_o\ : std_logic;
SIGNAL \UC|t0~q\ : std_logic;
SIGNAL \UC|t2~0_combout\ : std_logic;
SIGNAL \UC|t4~1_combout\ : std_logic;
SIGNAL \UC|t4~q\ : std_logic;
SIGNAL \UC|t6~0_combout\ : std_logic;
SIGNAL \UC|t6~q\ : std_logic;
SIGNAL \UC|t8~0_combout\ : std_logic;
SIGNAL \UC|t8~q\ : std_logic;
SIGNAL \UC|t1~1_combout\ : std_logic;
SIGNAL \UC|t2~q\ : std_logic;
SIGNAL \UC|t4~0_combout\ : std_logic;
SIGNAL \UC|t5~0_combout\ : std_logic;
SIGNAL \UC|t5~q\ : std_logic;
SIGNAL \UC|t7~0_combout\ : std_logic;
SIGNAL \UC|t7~1_combout\ : std_logic;
SIGNAL \UC|t7~q\ : std_logic;
SIGNAL \DECOD|Mux15~2_combout\ : std_logic;
SIGNAL \entrada[15]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[15]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \UC|opULA[0]~5_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~0_combout\ : std_logic;
SIGNAL \UC|t9~0_combout\ : std_logic;
SIGNAL \UC|t9~q\ : std_logic;
SIGNAL \UC|writeAC~1_combout\ : std_logic;
SIGNAL \DECOD|Mux15~4_combout\ : std_logic;
SIGNAL \DECOD|Mux15~6_combout\ : std_logic;
SIGNAL \UC|opULA[0]~0_combout\ : std_logic;
SIGNAL \UC|opULA[0]~6_combout\ : std_logic;
SIGNAL \ULA|Add0~32_combout\ : std_logic;
SIGNAL \ULA|Add0~29_combout\ : std_logic;
SIGNAL \entrada[7]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[7]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \PC|counter[0]~16_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~1_combout\ : std_logic;
SIGNAL \DECOD|Mux15~1_combout\ : std_logic;
SIGNAL \DECOD|Mux15~12_combout\ : std_logic;
SIGNAL \DECOD|Mux15~5_combout\ : std_logic;
SIGNAL \DECOD|Mux15~3_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~2_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~0_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~2_combout\ : std_logic;
SIGNAL \UC|writeRDM~6_combout\ : std_logic;
SIGNAL \entrada[6]~input_o\ : std_logic;
SIGNAL \UC|RwriteAC~1_combout\ : std_logic;
SIGNAL \UC|writeAC~3_combout\ : std_logic;
SIGNAL \RDM|conteudo[6]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~3_combout\ : std_logic;
SIGNAL \UC|selectREM~0_combout\ : std_logic;
SIGNAL \UC|selectREM~1_combout\ : std_logic;
SIGNAL \muxREM|q[14]~2_combout\ : std_logic;
SIGNAL \UC|writeREM~1_combout\ : std_logic;
SIGNAL \UC|writeREM~0_combout\ : std_logic;
SIGNAL \UC|writeREM~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ : std_logic;
SIGNAL \muxREM|q[13]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[0]~3_combout\ : std_logic;
SIGNAL \REM|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \entrada[1]~input_o\ : std_logic;
SIGNAL \entrada[2]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[2]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[2]~5_combout\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \ULA|Add0~8_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \ULA|Add0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~2_cout\ : std_logic;
SIGNAL \ULA|Add0~4\ : std_logic;
SIGNAL \ULA|Add0~7\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~12_combout\ : std_logic;
SIGNAL \entrada[4]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[4]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[4]~7_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \ULA|Mux10~1_combout\ : std_logic;
SIGNAL \ULA|Add0~17_combout\ : std_logic;
SIGNAL \ULA|Add0~14_combout\ : std_logic;
SIGNAL \ULA|Add0~13\ : std_logic;
SIGNAL \ULA|Add0~16\ : std_logic;
SIGNAL \ULA|Add0~18_combout\ : std_logic;
SIGNAL \ULA|Mux10~2_combout\ : std_logic;
SIGNAL \ULA|Mux10~3_combout\ : std_logic;
SIGNAL \entrada[5]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[5]~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[6]~9_combout\ : std_logic;
SIGNAL \REM|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[7]~10_combout\ : std_logic;
SIGNAL \REM|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[8]~11_combout\ : std_logic;
SIGNAL \muxREM|q[9]~12_combout\ : std_logic;
SIGNAL \muxREM|q[10]~13_combout\ : std_logic;
SIGNAL \muxREM|q[11]~14_combout\ : std_logic;
SIGNAL \muxREM|q[12]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ : std_logic;
SIGNAL \MEM|ram~16_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~7_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~3_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~2_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~5_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~9_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~6_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~8_combout\ : std_logic;
SIGNAL \UC|writeRDM~9_combout\ : std_logic;
SIGNAL \DECOD|Mux15~10_combout\ : std_logic;
SIGNAL \DECOD|Mux15~8_combout\ : std_logic;
SIGNAL \UC|writeRDM~2_combout\ : std_logic;
SIGNAL \UC|writeRDM~3_combout\ : std_logic;
SIGNAL \UC|writeRDM~5_combout\ : std_logic;
SIGNAL \UC|writeRDM~4_combout\ : std_logic;
SIGNAL \UC|writeRDM~7_combout\ : std_logic;
SIGNAL \UC|writeRDM~8_combout\ : std_logic;
SIGNAL \muxREM|q[5]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ : std_logic;
SIGNAL \MEM|ram~15_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Mux11~2_combout\ : std_logic;
SIGNAL \ULA|Mux11~3_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|Mux12~1_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~3_combout\ : std_logic;
SIGNAL \entrada[3]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[3]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ : std_logic;
SIGNAL \MEM|ram~14_combout\ : std_logic;
SIGNAL \muxREM|q[3]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ : std_logic;
SIGNAL \MEM|ram~13_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \ULA|Mux13~3_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|Add0~6_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \ULA|Mux14~3_combout\ : std_logic;
SIGNAL \RDM|conteudo[1]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ : std_logic;
SIGNAL \MEM|ram~12_combout\ : std_logic;
SIGNAL \muxREM|q[1]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ : std_logic;
SIGNAL \MEM|ram~17_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \ULA|Add0~20_combout\ : std_logic;
SIGNAL \ULA|Add0~19\ : std_logic;
SIGNAL \ULA|Add0~21_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \ULA|Mux9~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|Mux0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ffZ|conteudo~q\ : std_logic;
SIGNAL \UC|got0~0_combout\ : std_logic;
SIGNAL \UC|got0~1_combout\ : std_logic;
SIGNAL \UC|incrementPC~0_combout\ : std_logic;
SIGNAL \UC|incrementPC~1_combout\ : std_logic;
SIGNAL \UC|incrementPC~2_combout\ : std_logic;
SIGNAL \PC|counter[0]~17\ : std_logic;
SIGNAL \PC|counter[1]~18_combout\ : std_logic;
SIGNAL \PC|counter[1]~19\ : std_logic;
SIGNAL \PC|counter[2]~20_combout\ : std_logic;
SIGNAL \PC|counter[2]~21\ : std_logic;
SIGNAL \PC|counter[3]~22_combout\ : std_logic;
SIGNAL \PC|counter[3]~23\ : std_logic;
SIGNAL \PC|counter[4]~24_combout\ : std_logic;
SIGNAL \PC|counter[4]~25\ : std_logic;
SIGNAL \PC|counter[5]~26_combout\ : std_logic;
SIGNAL \PC|counter[5]~27\ : std_logic;
SIGNAL \PC|counter[6]~28_combout\ : std_logic;
SIGNAL \PC|counter[6]~29\ : std_logic;
SIGNAL \PC|counter[7]~30_combout\ : std_logic;
SIGNAL \PC|counter[7]~31\ : std_logic;
SIGNAL \PC|counter[8]~32_combout\ : std_logic;
SIGNAL \PC|counter[8]~33\ : std_logic;
SIGNAL \PC|counter[9]~34_combout\ : std_logic;
SIGNAL \PC|counter[9]~35\ : std_logic;
SIGNAL \PC|counter[10]~36_combout\ : std_logic;
SIGNAL \PC|counter[10]~37\ : std_logic;
SIGNAL \PC|counter[11]~38_combout\ : std_logic;
SIGNAL \PC|counter[11]~39\ : std_logic;
SIGNAL \PC|counter[12]~40_combout\ : std_logic;
SIGNAL \PC|counter[12]~41\ : std_logic;
SIGNAL \PC|counter[13]~42_combout\ : std_logic;
SIGNAL \PC|counter[13]~43\ : std_logic;
SIGNAL \PC|counter[14]~44_combout\ : std_logic;
SIGNAL \PC|counter[14]~45\ : std_logic;
SIGNAL \PC|counter[15]~46_combout\ : std_logic;
SIGNAL \muxREM|q[15]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ : std_logic;
SIGNAL \MEM|ram~18_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \ULA|Mux8~1_combout\ : std_logic;
SIGNAL \ULA|Add0~23_combout\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~24_combout\ : std_logic;
SIGNAL \ULA|Mux8~2_combout\ : std_logic;
SIGNAL \ULA|Mux8~3_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Add0~25\ : std_logic;
SIGNAL \ULA|Add0~27_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \ULA|Mux7~3_combout\ : std_logic;
SIGNAL \entrada[8]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[8]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ : std_logic;
SIGNAL \MEM|ram~19_combout\ : std_logic;
SIGNAL \ULA|Add0~26_combout\ : std_logic;
SIGNAL \ULA|Add0~28\ : std_logic;
SIGNAL \ULA|Add0~31\ : std_logic;
SIGNAL \ULA|Add0~33_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \ULA|Mux5~3_combout\ : std_logic;
SIGNAL \entrada[10]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[10]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ : std_logic;
SIGNAL \MEM|ram~21_combout\ : std_logic;
SIGNAL \UC|RwriteREM~0_combout\ : std_logic;
SIGNAL \UC|writeMEM~0_combout\ : std_logic;
SIGNAL \UC|writeMEM~1_combout\ : std_logic;
SIGNAL \UC|writeMEM~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~7_combout\ : std_logic;
SIGNAL \MEM|ram~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~3_combout\ : std_logic;
SIGNAL \MEM|ram~4_combout\ : std_logic;
SIGNAL \MEM|ram~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ : std_logic;
SIGNAL \MEM|ram~26_combout\ : std_logic;
SIGNAL \RI|conteudo[15]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[15]~clkctrl_outclk\ : std_logic;
SIGNAL \UC|opULA[2]~4_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~47_combout\ : std_logic;
SIGNAL \ULA|Add0~44_combout\ : std_logic;
SIGNAL \ULA|Add0~41_combout\ : std_logic;
SIGNAL \ULA|Add0~38_combout\ : std_logic;
SIGNAL \ULA|Add0~35_combout\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~37\ : std_logic;
SIGNAL \ULA|Add0~40\ : std_logic;
SIGNAL \ULA|Add0~43\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~48_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \ffN|conteudo~q\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \ULA|Mux1~3_combout\ : std_logic;
SIGNAL \ULA|Add0~45_combout\ : std_logic;
SIGNAL \ULA|Mux1~4_combout\ : std_logic;
SIGNAL \ULA|Mux1~5_combout\ : std_logic;
SIGNAL \entrada[14]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[14]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[61]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ : std_logic;
SIGNAL \MEM|ram~25_combout\ : std_logic;
SIGNAL \DECOD|Mux15~9_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~1_combout\ : std_logic;
SIGNAL \UC|always0~4_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~3_combout\ : std_logic;
SIGNAL \DECOD|Mux15~14_combout\ : std_logic;
SIGNAL \DECOD|Mux15~7_combout\ : std_logic;
SIGNAL \DECOD|Mux15~0_combout\ : std_logic;
SIGNAL \UC|always0~0_combout\ : std_logic;
SIGNAL \UC|always0~1_combout\ : std_logic;
SIGNAL \UC|always0~2_combout\ : std_logic;
SIGNAL \UC|always0~3_combout\ : std_logic;
SIGNAL \UC|always0~5_combout\ : std_logic;
SIGNAL \UC|t1~0_combout\ : std_logic;
SIGNAL \UC|t1~q\ : std_logic;
SIGNAL \UC|t3~0_combout\ : std_logic;
SIGNAL \UC|t3~q\ : std_logic;
SIGNAL \UC|RwriteAC~0_combout\ : std_logic;
SIGNAL \UC|opULA[0]~1_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~1_combout\ : std_logic;
SIGNAL \ULA|Add0~42_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \RDM|conteudo[13]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ : std_logic;
SIGNAL \MEM|ram~24_combout\ : std_logic;
SIGNAL \DECOD|Mux15~11_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~4_combout\ : std_logic;
SIGNAL \RDM|conteudo[11]~11_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[55]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ : std_logic;
SIGNAL \MEM|ram~22_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Add0~36_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|Mux4~3_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA|Mux3~1_combout\ : std_logic;
SIGNAL \ULA|Add0~39_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \ULA|Mux3~3_combout\ : std_logic;
SIGNAL \entrada[12]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[12]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[57]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ : std_logic;
SIGNAL \MEM|ram~23_combout\ : std_logic;
SIGNAL \DECOD|Mux15~13_combout\ : std_logic;
SIGNAL \UC|writeAC~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Mux6~0_combout\ : std_logic;
SIGNAL \ULA|Mux6~1_combout\ : std_logic;
SIGNAL \ULA|Add0~30_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \ULA|Mux6~3_combout\ : std_logic;
SIGNAL \entrada[9]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[9]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ : std_logic;
SIGNAL \MEM|ram~20_combout\ : std_logic;
SIGNAL \UC|writeAC~2_combout\ : std_logic;
SIGNAL \UC|opULA[1]~2_combout\ : std_logic;
SIGNAL \UC|opULA[1]~3_combout\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~3_combout\ : std_logic;
SIGNAL \RDM|conteudo[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \MEM|ram~11_combout\ : std_logic;
SIGNAL \OUT|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \UC|writeOUT~0_combout\ : std_logic;
SIGNAL \OUT|conteudo[1]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[2]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[3]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[4]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[5]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[8]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[9]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[10]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[11]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[12]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[13]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[14]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[15]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[4]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[8]~feeder_combout\ : std_logic;
SIGNAL \DECOD|Mux15~15_combout\ : std_logic;
SIGNAL \DECOD|operacao\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RDM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PC|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|addr_store_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \OUT|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \AC|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RI|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0_bypass\ : std_logic_vector(0 TO 64);
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \REM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UC|ALT_INV_writeREM~2_combout\ : std_logic;
SIGNAL \DECOD|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_t0~q\ : std_logic;
SIGNAL \OUT|ALT_INV_conteudo\ : std_logic_vector(15 DOWNTO 15);

BEGIN

ww_clk <= clk;
ww_entrada <= entrada;
saida <= ww_saida;
T0 <= ww_T0;
T1 <= ww_T1;
T2 <= ww_T2;
T3 <= ww_T3;
T4 <= ww_T4;
T5 <= ww_T5;
T6 <= ww_T6;
T7 <= ww_T7;
T8 <= ww_T8;
T9 <= ww_T9;
acumulador <= ww_acumulador;
qMEM <= ww_qMEM;
qREM <= ww_qREM;
qRDM <= ww_qRDM;
qRI <= ww_qRI;
qPC <= ww_qPC;
sNOP <= ww_sNOP;
sSTA <= ww_sSTA;
sLDA <= ww_sLDA;
sADD <= ww_sADD;
sSUB <= ww_sSUB;
sAND <= ww_sAND;
sOR <= ww_sOR;
sNOT <= ww_sNOT;
sJ <= ww_sJ;
sJN <= ww_sJN;
sJZ <= ww_sJZ;
sIN <= ww_sIN;
sOUT <= ww_sOUT;
sSHR <= ww_sSHR;
sSHL <= ww_sSHL;
sHLT <= ww_sHLT;
sDIR <= ww_sDIR;
sIND <= ww_sIND;
sIM <= ww_sIM;
sSOP <= ww_sSOP;
writeAC <= ww_writeAC;
writeN <= ww_writeN;
writeZ <= ww_writeZ;
writeRDM <= ww_writeRDM;
writeRI <= ww_writeRI;
writeOUT <= ww_writeOUT;
writeREM <= ww_writeREM;
writeMEM <= ww_writeMEM;
selectREM <= ww_selectREM;
incrementPC <= ww_incrementPC;
selectRDM <= ww_selectRDM;
opULA <= ww_opULA;
a0 <= ww_a0;
b0 <= ww_b0;
c0 <= ww_c0;
d0 <= ww_d0;
e0 <= ww_e0;
f0 <= ww_f0;
g0 <= ww_g0;
a1 <= ww_a1;
b1 <= ww_b1;
c1 <= ww_c1;
d1 <= ww_d1;
e1 <= ww_e1;
f1 <= ww_f1;
g1 <= ww_g1;
a2 <= ww_a2;
b2 <= ww_b2;
c2 <= ww_c2;
d2 <= ww_d2;
e2 <= ww_e2;
f2 <= ww_f2;
g2 <= ww_g2;
a3 <= ww_a3;
b3 <= ww_b3;
c3 <= ww_c3;
d3 <= ww_d3;
e3 <= ww_e3;
f3 <= ww_f3;
g3 <= ww_g3;
a4 <= ww_a4;
b4 <= ww_b4;
c4 <= ww_c4;
d4 <= ww_d4;
e4 <= ww_e4;
f4 <= ww_f4;
g4 <= ww_g4;
a5 <= ww_a5;
b5 <= ww_b5;
c5 <= ww_c5;
d5 <= ww_d5;
e5 <= ww_e5;
f5 <= ww_f5;
g5 <= ww_g5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\RI|conteudo[15]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RI|conteudo\(15));

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\UC|ALT_INV_writeREM~2_combout\ <= NOT \UC|writeREM~2_combout\;
\DECOD|ALT_INV_Decoder0~0_combout\ <= NOT \DECOD|Decoder0~0_combout\;
\UC|ALT_INV_t0~q\ <= NOT \UC|t0~q\;
\OUT|ALT_INV_conteudo\(15) <= NOT \OUT|conteudo\(15);

-- Location: IOOBUF_X77_Y41_N2
\saida[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(0),
	devoe => ww_devoe,
	o => \saida[0]~output_o\);

-- Location: IOOBUF_X77_Y39_N9
\saida[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(1),
	devoe => ww_devoe,
	o => \saida[1]~output_o\);

-- Location: IOOBUF_X50_Y0_N16
\saida[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(2),
	devoe => ww_devoe,
	o => \saida[2]~output_o\);

-- Location: IOOBUF_X77_Y40_N16
\saida[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(3),
	devoe => ww_devoe,
	o => \saida[3]~output_o\);

-- Location: IOOBUF_X77_Y43_N2
\saida[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(4),
	devoe => ww_devoe,
	o => \saida[4]~output_o\);

-- Location: IOOBUF_X59_Y0_N9
\saida[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(5),
	devoe => ww_devoe,
	o => \saida[5]~output_o\);

-- Location: IOOBUF_X77_Y13_N16
\saida[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(6),
	devoe => ww_devoe,
	o => \saida[6]~output_o\);

-- Location: IOOBUF_X57_Y53_N23
\saida[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(7),
	devoe => ww_devoe,
	o => \saida[7]~output_o\);

-- Location: IOOBUF_X77_Y21_N16
\saida[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(8),
	devoe => ww_devoe,
	o => \saida[8]~output_o\);

-- Location: IOOBUF_X55_Y53_N2
\saida[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(9),
	devoe => ww_devoe,
	o => \saida[9]~output_o\);

-- Location: IOOBUF_X57_Y0_N23
\saida[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(10),
	devoe => ww_devoe,
	o => \saida[10]~output_o\);

-- Location: IOOBUF_X69_Y53_N16
\saida[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(11),
	devoe => ww_devoe,
	o => \saida[11]~output_o\);

-- Location: IOOBUF_X57_Y0_N16
\saida[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(12),
	devoe => ww_devoe,
	o => \saida[12]~output_o\);

-- Location: IOOBUF_X77_Y45_N23
\saida[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(13),
	devoe => ww_devoe,
	o => \saida[13]~output_o\);

-- Location: IOOBUF_X77_Y41_N9
\saida[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(14),
	devoe => ww_devoe,
	o => \saida[14]~output_o\);

-- Location: IOOBUF_X69_Y53_N9
\saida[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(15),
	devoe => ww_devoe,
	o => \saida[15]~output_o\);

-- Location: IOOBUF_X50_Y0_N9
\T0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_t0~q\,
	devoe => ww_devoe,
	o => \T0~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\T1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t1~q\,
	devoe => ww_devoe,
	o => \T1~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\T2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t2~q\,
	devoe => ww_devoe,
	o => \T2~output_o\);

-- Location: IOOBUF_X77_Y23_N23
\T3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t3~q\,
	devoe => ww_devoe,
	o => \T3~output_o\);

-- Location: IOOBUF_X77_Y26_N9
\T4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t4~q\,
	devoe => ww_devoe,
	o => \T4~output_o\);

-- Location: IOOBUF_X43_Y0_N9
\T5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t5~q\,
	devoe => ww_devoe,
	o => \T5~output_o\);

-- Location: IOOBUF_X77_Y23_N16
\T6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t6~q\,
	devoe => ww_devoe,
	o => \T6~output_o\);

-- Location: IOOBUF_X48_Y0_N23
\T7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t7~q\,
	devoe => ww_devoe,
	o => \T7~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\T8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t8~q\,
	devoe => ww_devoe,
	o => \T8~output_o\);

-- Location: IOOBUF_X77_Y16_N2
\T9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t9~q\,
	devoe => ww_devoe,
	o => \T9~output_o\);

-- Location: IOOBUF_X0_Y33_N2
\acumulador[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(0),
	devoe => ww_devoe,
	o => \acumulador[0]~output_o\);

-- Location: IOOBUF_X48_Y0_N16
\acumulador[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(1),
	devoe => ww_devoe,
	o => \acumulador[1]~output_o\);

-- Location: IOOBUF_X37_Y53_N23
\acumulador[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(2),
	devoe => ww_devoe,
	o => \acumulador[2]~output_o\);

-- Location: IOOBUF_X0_Y33_N9
\acumulador[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(3),
	devoe => ww_devoe,
	o => \acumulador[3]~output_o\);

-- Location: IOOBUF_X37_Y0_N23
\acumulador[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(4),
	devoe => ww_devoe,
	o => \acumulador[4]~output_o\);

-- Location: IOOBUF_X41_Y53_N23
\acumulador[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(5),
	devoe => ww_devoe,
	o => \acumulador[5]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\acumulador[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(6),
	devoe => ww_devoe,
	o => \acumulador[6]~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\acumulador[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(7),
	devoe => ww_devoe,
	o => \acumulador[7]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\acumulador[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(8),
	devoe => ww_devoe,
	o => \acumulador[8]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\acumulador[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(9),
	devoe => ww_devoe,
	o => \acumulador[9]~output_o\);

-- Location: IOOBUF_X39_Y0_N2
\acumulador[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(10),
	devoe => ww_devoe,
	o => \acumulador[10]~output_o\);

-- Location: IOOBUF_X77_Y22_N9
\acumulador[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(11),
	devoe => ww_devoe,
	o => \acumulador[11]~output_o\);

-- Location: IOOBUF_X35_Y53_N9
\acumulador[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(12),
	devoe => ww_devoe,
	o => \acumulador[12]~output_o\);

-- Location: IOOBUF_X32_Y53_N2
\acumulador[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(13),
	devoe => ww_devoe,
	o => \acumulador[13]~output_o\);

-- Location: IOOBUF_X35_Y53_N2
\acumulador[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(14),
	devoe => ww_devoe,
	o => \acumulador[14]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\acumulador[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ffN|conteudo~q\,
	devoe => ww_devoe,
	o => \acumulador[15]~output_o\);

-- Location: IOOBUF_X41_Y53_N9
\qMEM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~11_combout\,
	devoe => ww_devoe,
	o => \qMEM[0]~output_o\);

-- Location: IOOBUF_X77_Y11_N16
\qMEM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~12_combout\,
	devoe => ww_devoe,
	o => \qMEM[1]~output_o\);

-- Location: IOOBUF_X55_Y53_N23
\qMEM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~13_combout\,
	devoe => ww_devoe,
	o => \qMEM[2]~output_o\);

-- Location: IOOBUF_X77_Y33_N9
\qMEM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~14_combout\,
	devoe => ww_devoe,
	o => \qMEM[3]~output_o\);

-- Location: IOOBUF_X77_Y17_N23
\qMEM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~15_combout\,
	devoe => ww_devoe,
	o => \qMEM[4]~output_o\);

-- Location: IOOBUF_X77_Y36_N2
\qMEM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~16_combout\,
	devoe => ww_devoe,
	o => \qMEM[5]~output_o\);

-- Location: IOOBUF_X77_Y8_N16
\qMEM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~17_combout\,
	devoe => ww_devoe,
	o => \qMEM[6]~output_o\);

-- Location: IOOBUF_X41_Y53_N2
\qMEM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~18_combout\,
	devoe => ww_devoe,
	o => \qMEM[7]~output_o\);

-- Location: IOOBUF_X59_Y0_N23
\qMEM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~19_combout\,
	devoe => ww_devoe,
	o => \qMEM[8]~output_o\);

-- Location: IOOBUF_X48_Y53_N16
\qMEM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~20_combout\,
	devoe => ww_devoe,
	o => \qMEM[9]~output_o\);

-- Location: IOOBUF_X77_Y34_N23
\qMEM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~21_combout\,
	devoe => ww_devoe,
	o => \qMEM[10]~output_o\);

-- Location: IOOBUF_X43_Y53_N2
\qMEM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~22_combout\,
	devoe => ww_devoe,
	o => \qMEM[11]~output_o\);

-- Location: IOOBUF_X77_Y38_N23
\qMEM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~23_combout\,
	devoe => ww_devoe,
	o => \qMEM[12]~output_o\);

-- Location: IOOBUF_X43_Y53_N9
\qMEM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~24_combout\,
	devoe => ww_devoe,
	o => \qMEM[13]~output_o\);

-- Location: IOOBUF_X45_Y53_N23
\qMEM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~25_combout\,
	devoe => ww_devoe,
	o => \qMEM[14]~output_o\);

-- Location: IOOBUF_X48_Y53_N23
\qMEM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~26_combout\,
	devoe => ww_devoe,
	o => \qMEM[15]~output_o\);

-- Location: IOOBUF_X16_Y53_N2
\qREM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(0),
	devoe => ww_devoe,
	o => \qREM[0]~output_o\);

-- Location: IOOBUF_X23_Y53_N16
\qREM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(1),
	devoe => ww_devoe,
	o => \qREM[1]~output_o\);

-- Location: IOOBUF_X14_Y53_N2
\qREM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(2),
	devoe => ww_devoe,
	o => \qREM[2]~output_o\);

-- Location: IOOBUF_X25_Y53_N9
\qREM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(3),
	devoe => ww_devoe,
	o => \qREM[3]~output_o\);

-- Location: IOOBUF_X23_Y53_N23
\qREM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(4),
	devoe => ww_devoe,
	o => \qREM[4]~output_o\);

-- Location: IOOBUF_X14_Y53_N9
\qREM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(5),
	devoe => ww_devoe,
	o => \qREM[5]~output_o\);

-- Location: IOOBUF_X19_Y53_N16
\qREM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(6),
	devoe => ww_devoe,
	o => \qREM[6]~output_o\);

-- Location: IOOBUF_X16_Y53_N23
\qREM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(7),
	devoe => ww_devoe,
	o => \qREM[7]~output_o\);

-- Location: IOOBUF_X23_Y53_N2
\qREM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(8),
	devoe => ww_devoe,
	o => \qREM[8]~output_o\);

-- Location: IOOBUF_X16_Y53_N9
\qREM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(9),
	devoe => ww_devoe,
	o => \qREM[9]~output_o\);

-- Location: IOOBUF_X64_Y53_N2
\qREM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(10),
	devoe => ww_devoe,
	o => \qREM[10]~output_o\);

-- Location: IOOBUF_X19_Y53_N23
\qREM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(11),
	devoe => ww_devoe,
	o => \qREM[11]~output_o\);

-- Location: IOOBUF_X21_Y53_N23
\qREM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(12),
	devoe => ww_devoe,
	o => \qREM[12]~output_o\);

-- Location: IOOBUF_X77_Y20_N23
\qREM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(13),
	devoe => ww_devoe,
	o => \qREM[13]~output_o\);

-- Location: IOOBUF_X77_Y14_N23
\qREM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(14),
	devoe => ww_devoe,
	o => \qREM[14]~output_o\);

-- Location: IOOBUF_X57_Y53_N2
\qREM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(15),
	devoe => ww_devoe,
	o => \qREM[15]~output_o\);

-- Location: IOOBUF_X77_Y43_N9
\qRDM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(0),
	devoe => ww_devoe,
	o => \qRDM[0]~output_o\);

-- Location: IOOBUF_X77_Y18_N2
\qRDM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(1),
	devoe => ww_devoe,
	o => \qRDM[1]~output_o\);

-- Location: IOOBUF_X30_Y53_N16
\qRDM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(2),
	devoe => ww_devoe,
	o => \qRDM[2]~output_o\);

-- Location: IOOBUF_X77_Y40_N23
\qRDM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(3),
	devoe => ww_devoe,
	o => \qRDM[3]~output_o\);

-- Location: IOOBUF_X21_Y53_N2
\qRDM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(4),
	devoe => ww_devoe,
	o => \qRDM[4]~output_o\);

-- Location: IOOBUF_X66_Y53_N23
\qRDM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(5),
	devoe => ww_devoe,
	o => \qRDM[5]~output_o\);

-- Location: IOOBUF_X30_Y53_N9
\qRDM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(6),
	devoe => ww_devoe,
	o => \qRDM[6]~output_o\);

-- Location: IOOBUF_X21_Y53_N9
\qRDM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(7),
	devoe => ww_devoe,
	o => \qRDM[7]~output_o\);

-- Location: IOOBUF_X19_Y53_N2
\qRDM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(8),
	devoe => ww_devoe,
	o => \qRDM[8]~output_o\);

-- Location: IOOBUF_X59_Y53_N9
\qRDM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(9),
	devoe => ww_devoe,
	o => \qRDM[9]~output_o\);

-- Location: IOOBUF_X28_Y53_N23
\qRDM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(10),
	devoe => ww_devoe,
	o => \qRDM[10]~output_o\);

-- Location: IOOBUF_X25_Y53_N2
\qRDM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(11),
	devoe => ww_devoe,
	o => \qRDM[11]~output_o\);

-- Location: IOOBUF_X57_Y53_N9
\qRDM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(12),
	devoe => ww_devoe,
	o => \qRDM[12]~output_o\);

-- Location: IOOBUF_X73_Y53_N9
\qRDM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(13),
	devoe => ww_devoe,
	o => \qRDM[13]~output_o\);

-- Location: IOOBUF_X16_Y53_N16
\qRDM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(14),
	devoe => ww_devoe,
	o => \qRDM[14]~output_o\);

-- Location: IOOBUF_X11_Y53_N23
\qRDM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(15),
	devoe => ww_devoe,
	o => \qRDM[15]~output_o\);

-- Location: IOOBUF_X32_Y0_N16
\qRI[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(0),
	devoe => ww_devoe,
	o => \qRI[0]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\qRI[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(1),
	devoe => ww_devoe,
	o => \qRI[1]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\qRI[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(2),
	devoe => ww_devoe,
	o => \qRI[2]~output_o\);

-- Location: IOOBUF_X37_Y53_N9
\qRI[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(3),
	devoe => ww_devoe,
	o => \qRI[3]~output_o\);

-- Location: IOOBUF_X77_Y12_N23
\qRI[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(4),
	devoe => ww_devoe,
	o => \qRI[4]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\qRI[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(5),
	devoe => ww_devoe,
	o => \qRI[5]~output_o\);

-- Location: IOOBUF_X77_Y20_N16
\qRI[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(6),
	devoe => ww_devoe,
	o => \qRI[6]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\qRI[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(7),
	devoe => ww_devoe,
	o => \qRI[7]~output_o\);

-- Location: IOOBUF_X43_Y53_N23
\qRI[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(8),
	devoe => ww_devoe,
	o => \qRI[8]~output_o\);

-- Location: IOOBUF_X77_Y25_N2
\qRI[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(9),
	devoe => ww_devoe,
	o => \qRI[9]~output_o\);

-- Location: IOOBUF_X37_Y53_N16
\qRI[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(10),
	devoe => ww_devoe,
	o => \qRI[10]~output_o\);

-- Location: IOOBUF_X77_Y16_N9
\qRI[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(11),
	devoe => ww_devoe,
	o => \qRI[11]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\qRI[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(12),
	devoe => ww_devoe,
	o => \qRI[12]~output_o\);

-- Location: IOOBUF_X77_Y15_N2
\qRI[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(13),
	devoe => ww_devoe,
	o => \qRI[13]~output_o\);

-- Location: IOOBUF_X32_Y53_N16
\qRI[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(14),
	devoe => ww_devoe,
	o => \qRI[14]~output_o\);

-- Location: IOOBUF_X37_Y53_N2
\qRI[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(15),
	devoe => ww_devoe,
	o => \qRI[15]~output_o\);

-- Location: IOOBUF_X48_Y53_N9
\qPC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(0),
	devoe => ww_devoe,
	o => \qPC[0]~output_o\);

-- Location: IOOBUF_X55_Y53_N16
\qPC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(1),
	devoe => ww_devoe,
	o => \qPC[1]~output_o\);

-- Location: IOOBUF_X55_Y53_N9
\qPC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(2),
	devoe => ww_devoe,
	o => \qPC[2]~output_o\);

-- Location: IOOBUF_X50_Y53_N16
\qPC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(3),
	devoe => ww_devoe,
	o => \qPC[3]~output_o\);

-- Location: IOOBUF_X55_Y0_N16
\qPC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(4),
	devoe => ww_devoe,
	o => \qPC[4]~output_o\);

-- Location: IOOBUF_X77_Y31_N16
\qPC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(5),
	devoe => ww_devoe,
	o => \qPC[5]~output_o\);

-- Location: IOOBUF_X77_Y35_N9
\qPC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(6),
	devoe => ww_devoe,
	o => \qPC[6]~output_o\);

-- Location: IOOBUF_X55_Y0_N23
\qPC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(7),
	devoe => ww_devoe,
	o => \qPC[7]~output_o\);

-- Location: IOOBUF_X77_Y39_N2
\qPC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(8),
	devoe => ww_devoe,
	o => \qPC[8]~output_o\);

-- Location: IOOBUF_X77_Y36_N9
\qPC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(9),
	devoe => ww_devoe,
	o => \qPC[9]~output_o\);

-- Location: IOOBUF_X77_Y31_N23
\qPC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(10),
	devoe => ww_devoe,
	o => \qPC[10]~output_o\);

-- Location: IOOBUF_X52_Y53_N2
\qPC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(11),
	devoe => ww_devoe,
	o => \qPC[11]~output_o\);

-- Location: IOOBUF_X77_Y38_N16
\qPC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(12),
	devoe => ww_devoe,
	o => \qPC[12]~output_o\);

-- Location: IOOBUF_X77_Y35_N2
\qPC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(13),
	devoe => ww_devoe,
	o => \qPC[13]~output_o\);

-- Location: IOOBUF_X77_Y32_N16
\qPC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(14),
	devoe => ww_devoe,
	o => \qPC[14]~output_o\);

-- Location: IOOBUF_X50_Y53_N2
\qPC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(15),
	devoe => ww_devoe,
	o => \qPC[15]~output_o\);

-- Location: IOOBUF_X35_Y0_N9
\sNOP~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(15),
	devoe => ww_devoe,
	o => \sNOP~output_o\);

-- Location: IOOBUF_X39_Y0_N9
\sSTA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(14),
	devoe => ww_devoe,
	o => \sSTA~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\sLDA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(13),
	devoe => ww_devoe,
	o => \sLDA~output_o\);

-- Location: IOOBUF_X62_Y0_N2
\sADD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(12),
	devoe => ww_devoe,
	o => \sADD~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\sSUB~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(11),
	devoe => ww_devoe,
	o => \sSUB~output_o\);

-- Location: IOOBUF_X77_Y19_N16
\sAND~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(10),
	devoe => ww_devoe,
	o => \sAND~output_o\);

-- Location: IOOBUF_X21_Y0_N23
\sOR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(9),
	devoe => ww_devoe,
	o => \sOR~output_o\);

-- Location: IOOBUF_X62_Y0_N9
\sNOT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(8),
	devoe => ww_devoe,
	o => \sNOT~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\sJ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(7),
	devoe => ww_devoe,
	o => \sJ~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\sJN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(6),
	devoe => ww_devoe,
	o => \sJN~output_o\);

-- Location: IOOBUF_X77_Y13_N9
\sJZ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(5),
	devoe => ww_devoe,
	o => \sJZ~output_o\);

-- Location: IOOBUF_X39_Y0_N16
\sIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(4),
	devoe => ww_devoe,
	o => \sIN~output_o\);

-- Location: IOOBUF_X43_Y0_N2
\sOUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(3),
	devoe => ww_devoe,
	o => \sOUT~output_o\);

-- Location: IOOBUF_X64_Y0_N23
\sSHR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(2),
	devoe => ww_devoe,
	o => \sSHR~output_o\);

-- Location: IOOBUF_X77_Y24_N2
\sSHL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(1),
	devoe => ww_devoe,
	o => \sSHL~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\sHLT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(0),
	devoe => ww_devoe,
	o => \sHLT~output_o\);

-- Location: IOOBUF_X77_Y24_N9
\sDIR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|ALT_INV_Decoder0~0_combout\,
	devoe => ww_devoe,
	o => \sDIR~output_o\);

-- Location: IOOBUF_X37_Y0_N2
\sIND~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => \sIND~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\sIM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => \sIM~output_o\);

-- Location: IOOBUF_X66_Y0_N16
\sSOP~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~3_combout\,
	devoe => ww_devoe,
	o => \sSOP~output_o\);

-- Location: IOOBUF_X77_Y11_N2
\writeAC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeAC~3_combout\,
	devoe => ww_devoe,
	o => \writeAC~output_o\);

-- Location: IOOBUF_X77_Y13_N2
\writeN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeAC~3_combout\,
	devoe => ww_devoe,
	o => \writeN~output_o\);

-- Location: IOOBUF_X77_Y11_N9
\writeZ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeAC~3_combout\,
	devoe => ww_devoe,
	o => \writeZ~output_o\);

-- Location: IOOBUF_X50_Y0_N2
\writeRDM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeRDM~8_combout\,
	devoe => ww_devoe,
	o => \writeRDM~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\writeRI~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t2~q\,
	devoe => ww_devoe,
	o => \writeRI~output_o\);

-- Location: IOOBUF_X77_Y49_N2
\writeOUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeOUT~0_combout\,
	devoe => ww_devoe,
	o => \writeOUT~output_o\);

-- Location: IOOBUF_X30_Y53_N2
\writeREM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeREM~2_combout\,
	devoe => ww_devoe,
	o => \writeREM~output_o\);

-- Location: IOOBUF_X77_Y18_N23
\writeMEM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|writeMEM~2_combout\,
	devoe => ww_devoe,
	o => \writeMEM~output_o\);

-- Location: IOOBUF_X77_Y25_N9
\selectREM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|selectREM~1_combout\,
	devoe => ww_devoe,
	o => \selectREM~output_o\);

-- Location: IOOBUF_X50_Y53_N23
\incrementPC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|incrementPC~2_combout\,
	devoe => ww_devoe,
	o => \incrementPC~output_o\);

-- Location: IOOBUF_X50_Y0_N23
\selectRDM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|selectRDM[0]~4_combout\,
	devoe => ww_devoe,
	o => \selectRDM[0]~output_o\);

-- Location: IOOBUF_X0_Y35_N23
\selectRDM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|selectRDM[1]~8_combout\,
	devoe => ww_devoe,
	o => \selectRDM[1]~output_o\);

-- Location: IOOBUF_X39_Y0_N23
\opULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|opULA[0]~1_combout\,
	devoe => ww_devoe,
	o => \opULA[0]~output_o\);

-- Location: IOOBUF_X77_Y26_N2
\opULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|opULA[1]~3_combout\,
	devoe => ww_devoe,
	o => \opULA[1]~output_o\);

-- Location: IOOBUF_X35_Y0_N2
\opULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|opULA[2]~4_combout\,
	devoe => ww_devoe,
	o => \opULA[2]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\a0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \a0~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\b0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \b0~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\c0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \c0~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\d0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \d0~output_o\);

-- Location: IOOBUF_X77_Y4_N16
\e0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \e0~output_o\);

-- Location: IOOBUF_X57_Y53_N16
\f0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \f0~output_o\);

-- Location: IOOBUF_X66_Y0_N23
\g0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \g0~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\a1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \a1~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\b1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \b1~output_o\);

-- Location: IOOBUF_X77_Y6_N23
\c1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \c1~output_o\);

-- Location: IOOBUF_X3_Y0_N9
\d1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \d1~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\e1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \e1~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\f1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \f1~output_o\);

-- Location: IOOBUF_X3_Y53_N23
\g1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \g1~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\a2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \a2~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\b2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \b2~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\c2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \c2~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\d2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \d2~output_o\);

-- Location: IOOBUF_X0_Y43_N2
\e2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \e2~output_o\);

-- Location: IOOBUF_X77_Y47_N23
\f2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \f2~output_o\);

-- Location: IOOBUF_X0_Y43_N9
\g2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \g2~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\a3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \a3~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\b3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \b3~output_o\);

-- Location: IOOBUF_X75_Y53_N16
\c3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \c3~output_o\);

-- Location: IOOBUF_X77_Y46_N23
\d3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \d3~output_o\);

-- Location: IOOBUF_X73_Y0_N16
\e3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \e3~output_o\);

-- Location: IOOBUF_X75_Y0_N2
\f3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \f3~output_o\);

-- Location: IOOBUF_X75_Y53_N9
\g3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \g3~output_o\);

-- Location: IOOBUF_X3_Y53_N16
\a4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \a4~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\b4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \b4~output_o\);

-- Location: IOOBUF_X77_Y49_N16
\c4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \c4~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\d4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \d4~output_o\);

-- Location: IOOBUF_X71_Y53_N9
\e4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \e4~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\f4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \f4~output_o\);

-- Location: IOOBUF_X11_Y53_N9
\g4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \g4~output_o\);

-- Location: IOOBUF_X71_Y53_N2
\a5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \a5~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\b5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \b5~output_o\);

-- Location: IOOBUF_X75_Y0_N23
\c5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \c5~output_o\);

-- Location: IOOBUF_X1_Y53_N2
\d5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \d5~output_o\);

-- Location: IOOBUF_X73_Y53_N2
\e5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \e5~output_o\);

-- Location: IOOBUF_X11_Y53_N2
\f5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \f5~output_o\);

-- Location: IOOBUF_X69_Y53_N2
\g5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|ALT_INV_conteudo\(15),
	devoe => ww_devoe,
	o => \g5~output_o\);

-- Location: IOIBUF_X0_Y26_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X77_Y44_N15
\entrada[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(0),
	o => \entrada[0]~input_o\);

-- Location: IOIBUF_X43_Y53_N15
\entrada[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(11),
	o => \entrada[11]~input_o\);

-- Location: IOIBUF_X77_Y34_N15
\entrada[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(13),
	o => \entrada[13]~input_o\);

-- Location: FF_X45_Y28_N1
\UC|t0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UC|always0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t0~q\);

-- Location: LCCOMB_X45_Y28_N16
\UC|t2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t2~0_combout\ = (\UC|always0~5_combout\ & (\UC|t0~q\ & \UC|t1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~5_combout\,
	datab => \UC|t0~q\,
	datad => \UC|t1~q\,
	combout => \UC|t2~0_combout\);

-- Location: LCCOMB_X45_Y28_N30
\UC|t4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~1_combout\ = (\UC|t3~q\ & \UC|t4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t3~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t4~1_combout\);

-- Location: FF_X45_Y28_N31
\UC|t4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t4~1_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t4~q\);

-- Location: LCCOMB_X45_Y28_N24
\UC|t6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t6~0_combout\ = (!\UC|t3~q\ & (\UC|t5~q\ & (!\UC|t4~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \UC|t5~q\,
	datac => \UC|t4~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t6~0_combout\);

-- Location: FF_X45_Y28_N25
\UC|t6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t6~q\);

-- Location: LCCOMB_X45_Y28_N22
\UC|t8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t8~0_combout\ = (\UC|t7~q\ & (!\UC|t6~q\ & \UC|t7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|t6~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t8~0_combout\);

-- Location: FF_X45_Y28_N23
\UC|t8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t8~q\);

-- Location: LCCOMB_X45_Y28_N2
\UC|t1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~1_combout\ = (\UC|t7~q\) # ((\UC|t6~q\) # ((\UC|t8~q\) # (!\UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|t6~q\,
	datac => \UC|t8~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t1~1_combout\);

-- Location: FF_X45_Y28_N17
\UC|t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t2~0_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t2~q\);

-- Location: LCCOMB_X45_Y28_N0
\UC|t4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~0_combout\ = (\UC|always0~5_combout\ & (!\UC|t2~q\ & (\UC|t0~q\ & !\UC|t1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~5_combout\,
	datab => \UC|t2~q\,
	datac => \UC|t0~q\,
	datad => \UC|t1~q\,
	combout => \UC|t4~0_combout\);

-- Location: LCCOMB_X44_Y28_N22
\UC|t5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t5~0_combout\ = (\UC|t4~0_combout\ & (\UC|t4~q\ & !\UC|t3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t4~0_combout\,
	datac => \UC|t4~q\,
	datad => \UC|t3~q\,
	combout => \UC|t5~0_combout\);

-- Location: FF_X44_Y28_N23
\UC|t5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t5~q\);

-- Location: LCCOMB_X45_Y28_N20
\UC|t7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~0_combout\ = (!\UC|t3~q\ & (!\UC|t5~q\ & (!\UC|t4~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \UC|t5~q\,
	datac => \UC|t4~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t7~0_combout\);

-- Location: LCCOMB_X44_Y28_N8
\UC|t7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~1_combout\ = (\UC|t7~0_combout\ & \UC|t6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t7~0_combout\,
	datad => \UC|t6~q\,
	combout => \UC|t7~1_combout\);

-- Location: FF_X44_Y28_N9
\UC|t7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t7~q\);

-- Location: FF_X43_Y27_N17
\RI|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(11),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(11));

-- Location: LCCOMB_X43_Y27_N26
\DECOD|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~2_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(11) & (!\RI|conteudo\(13) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~2_combout\);

-- Location: IOIBUF_X77_Y33_N1
\entrada[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(15),
	o => \entrada[15]~input_o\);

-- Location: LCCOMB_X45_Y33_N6
\RDM|conteudo[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[15]~15_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[15]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\ffN|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[15]~input_o\,
	datab => \ffN|conteudo~q\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[15]~15_combout\);

-- Location: LCCOMB_X46_Y33_N28
\MEM|ram_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X46_Y33_N29
\MEM|ram_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(64));

-- Location: LCCOMB_X40_Y28_N30
\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(11)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \AC|conteudo\(11),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux5~0_combout\);

-- Location: LCCOMB_X41_Y27_N30
\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux5~0_combout\ & ((\RDM|conteudo\(10)))) # (!\ULA|Mux5~0_combout\ & (\AC|conteudo\(9))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \RDM|conteudo\(10),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux5~0_combout\,
	combout => \ULA|Mux5~1_combout\);

-- Location: LCCOMB_X44_Y28_N18
\UC|opULA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~5_combout\ = (\RI|conteudo\(9) & (\UC|t3~q\ & (\RI|conteudo\(10) & \DECOD|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t3~q\,
	datac => \RI|conteudo\(10),
	datad => \DECOD|operacao\(2),
	combout => \UC|opULA[0]~5_combout\);

-- Location: LCCOMB_X44_Y28_N6
\DECOD|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~0_combout\ = (\RI|conteudo\(9)) # (\RI|conteudo\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \DECOD|Decoder0~0_combout\);

-- Location: LCCOMB_X45_Y28_N8
\UC|t9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t9~0_combout\ = (\UC|t8~q\ & (\UC|t7~0_combout\ & (!\UC|t6~q\ & !\UC|t7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t8~q\,
	datab => \UC|t7~0_combout\,
	datac => \UC|t6~q\,
	datad => \UC|t7~q\,
	combout => \UC|t9~0_combout\);

-- Location: FF_X45_Y28_N9
\UC|t9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t9~q\);

-- Location: LCCOMB_X44_Y28_N26
\UC|writeAC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeAC~1_combout\ = (\RI|conteudo\(9) & (((\UC|t9~q\ & !\RI|conteudo\(10))))) # (!\RI|conteudo\(9) & (\UC|t5~q\ & ((\RI|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t5~q\,
	datab => \RI|conteudo\(9),
	datac => \UC|t9~q\,
	datad => \RI|conteudo\(10),
	combout => \UC|writeAC~1_combout\);

-- Location: LCCOMB_X44_Y27_N2
\DECOD|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~4_combout\ = (\RI|conteudo\(13) & (!\RI|conteudo\(12) & (!\RI|conteudo\(11) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~4_combout\);

-- Location: LCCOMB_X44_Y27_N22
\DECOD|operacao[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(11) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(11))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(11),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~4_combout\,
	combout => \DECOD|operacao\(11));

-- Location: LCCOMB_X43_Y27_N28
\DECOD|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~6_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(11) & (!\RI|conteudo\(14) & \RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(13),
	combout => \DECOD|Mux15~6_combout\);

-- Location: LCCOMB_X44_Y27_N10
\DECOD|operacao[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(9) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(9))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(9),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~6_combout\,
	combout => \DECOD|operacao\(9));

-- Location: LCCOMB_X44_Y27_N0
\UC|opULA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~0_combout\ = (!\DECOD|operacao\(13) & (!\DECOD|operacao\(11) & !\DECOD|operacao\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(13),
	datac => \DECOD|operacao\(11),
	datad => \DECOD|operacao\(9),
	combout => \UC|opULA[0]~0_combout\);

-- Location: LCCOMB_X44_Y28_N12
\UC|opULA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~6_combout\ = (!\UC|opULA[0]~0_combout\ & ((\UC|writeAC~1_combout\) # ((!\DECOD|Decoder0~0_combout\ & \UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \UC|t7~q\,
	datac => \UC|writeAC~1_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \UC|opULA[0]~6_combout\);

-- Location: LCCOMB_X41_Y27_N20
\ULA|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~32_combout\ = \RDM|conteudo\(10) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~5_combout\,
	datac => \RDM|conteudo\(10),
	datad => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~32_combout\);

-- Location: LCCOMB_X41_Y27_N24
\ULA|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_combout\ = \RDM|conteudo\(9) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~5_combout\,
	datac => \RDM|conteudo\(9),
	datad => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~29_combout\);

-- Location: IOIBUF_X77_Y37_N1
\entrada[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(7),
	o => \entrada[7]~input_o\);

-- Location: LCCOMB_X45_Y29_N18
\RDM|conteudo[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[7]~7_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[7]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \entrada[7]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[7]~7_combout\);

-- Location: LCCOMB_X44_Y29_N26
\MEM|ram_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X44_Y29_N27
\MEM|ram_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(48));

-- Location: FF_X44_Y29_N17
\MEM|ram_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(47));

-- Location: LCCOMB_X48_Y31_N0
\PC|counter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[0]~16_combout\ = \PC|counter\(0) $ (VCC)
-- \PC|counter[0]~17\ = CARRY(\PC|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(0),
	datad => VCC,
	combout => \PC|counter[0]~16_combout\,
	cout => \PC|counter[0]~17\);

-- Location: LCCOMB_X45_Y27_N4
\DECOD|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~1_combout\ = (!\RI|conteudo\(10) & \RI|conteudo\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	combout => \DECOD|Decoder0~1_combout\);

-- Location: LCCOMB_X43_Y27_N20
\DECOD|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~1_combout\ = (!\RI|conteudo\(12) & (!\RI|conteudo\(13) & (!\RI|conteudo\(14) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~1_combout\);

-- Location: LCCOMB_X45_Y27_N0
\DECOD|operacao[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(14) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(14))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(14),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~1_combout\,
	combout => \DECOD|operacao\(14));

-- Location: LCCOMB_X43_Y27_N10
\DECOD|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~12_combout\ = (!\RI|conteudo\(12) & (!\RI|conteudo\(11) & (\RI|conteudo\(13) & \RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~12_combout\);

-- Location: LCCOMB_X44_Y27_N26
\DECOD|operacao[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(3) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(3)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Mux15~12_combout\,
	datac => \DECOD|operacao\(3),
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(3));

-- Location: LCCOMB_X44_Y27_N8
\DECOD|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~5_combout\ = (\RI|conteudo\(13) & (!\RI|conteudo\(12) & (\RI|conteudo\(11) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~5_combout\);

-- Location: LCCOMB_X44_Y27_N16
\DECOD|operacao[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(10) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(10))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(10),
	datac => \DECOD|Mux15~5_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(10));

-- Location: LCCOMB_X44_Y27_N20
\DECOD|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~3_combout\ = (!\RI|conteudo\(13) & (\RI|conteudo\(12) & (\RI|conteudo\(11) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~3_combout\);

-- Location: LCCOMB_X44_Y27_N4
\DECOD|operacao[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(12) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(12))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(12),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~3_combout\,
	combout => \DECOD|operacao\(12));

-- Location: LCCOMB_X44_Y27_N14
\UC|selectRDM[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~2_combout\ = (!\DECOD|operacao\(3) & (!\DECOD|operacao\(10) & (!\DECOD|operacao\(12) & \UC|opULA[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(3),
	datab => \DECOD|operacao\(10),
	datac => \DECOD|operacao\(12),
	datad => \UC|opULA[0]~0_combout\,
	combout => \UC|selectRDM[1]~2_combout\);

-- Location: LCCOMB_X45_Y27_N30
\UC|RwriteRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~0_combout\ = (!\DECOD|operacao\(4) & (!\DECOD|operacao\(14) & \UC|selectRDM[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datab => \DECOD|operacao\(14),
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|RwriteRDM~0_combout\);

-- Location: LCCOMB_X45_Y27_N28
\UC|RwriteRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~2_combout\ = (\DECOD|operacao\(4)) # ((\DECOD|operacao\(14)) # ((!\UC|selectRDM[1]~2_combout\) # (!\UC|RwriteRDM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datab => \DECOD|operacao\(14),
	datac => \UC|RwriteRDM~1_combout\,
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|RwriteRDM~2_combout\);

-- Location: LCCOMB_X42_Y27_N30
\UC|writeRDM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~6_combout\ = (\DECOD|Decoder0~1_combout\ & ((\UC|RwriteRDM~2_combout\) # ((!\UC|RwriteRDM~0_combout\ & !\DECOD|Decoder0~0_combout\)))) # (!\DECOD|Decoder0~1_combout\ & (!\UC|RwriteRDM~0_combout\ & (!\DECOD|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~1_combout\,
	datab => \UC|RwriteRDM~0_combout\,
	datac => \DECOD|Decoder0~0_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|writeRDM~6_combout\);

-- Location: IOIBUF_X77_Y14_N15
\entrada[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(6),
	o => \entrada[6]~input_o\);

-- Location: LCCOMB_X44_Y27_N28
\UC|RwriteAC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~1_combout\ = (!\DECOD|operacao\(9) & (!\DECOD|operacao\(13) & (!\DECOD|operacao\(11) & !\DECOD|operacao\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(9),
	datab => \DECOD|operacao\(13),
	datac => \DECOD|operacao\(11),
	datad => \DECOD|operacao\(10),
	combout => \UC|RwriteAC~1_combout\);

-- Location: LCCOMB_X44_Y27_N30
\UC|writeAC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeAC~3_combout\ = (\UC|writeAC~0_combout\) # ((\UC|writeAC~2_combout\ & ((\DECOD|operacao\(12)) # (!\UC|RwriteAC~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(12),
	datab => \UC|RwriteAC~1_combout\,
	datac => \UC|writeAC~2_combout\,
	datad => \UC|writeAC~0_combout\,
	combout => \UC|writeAC~3_combout\);

-- Location: FF_X42_Y28_N1
\AC|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux9~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(6));

-- Location: LCCOMB_X45_Y29_N8
\RDM|conteudo[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[6]~6_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[6]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[6]~input_o\,
	datab => \AC|conteudo\(6),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[6]~6_combout\);

-- Location: LCCOMB_X46_Y29_N2
\MEM|ram_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X46_Y29_N3
\MEM|ram_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(46));

-- Location: FF_X46_Y29_N21
\MEM|ram_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(45));

-- Location: LCCOMB_X45_Y27_N18
\UC|RwriteRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~3_combout\ = (!\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|t3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(9),
	datac => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|RwriteRDM~3_combout\);

-- Location: LCCOMB_X45_Y27_N8
\UC|selectREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~0_combout\ = ((\UC|RwriteRDM~3_combout\ & ((\DECOD|operacao\(4)) # (!\UC|selectRDM[1]~2_combout\)))) # (!\UC|t0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datab => \UC|t0~q\,
	datac => \UC|RwriteRDM~3_combout\,
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|selectREM~0_combout\);

-- Location: LCCOMB_X45_Y27_N6
\UC|selectREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~1_combout\ = (\UC|selectREM~0_combout\) # ((!\RI|conteudo\(10) & (\UC|t3~q\ & \UC|RwriteRDM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|t3~q\,
	datac => \UC|selectREM~0_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|selectREM~1_combout\);

-- Location: LCCOMB_X46_Y27_N16
\muxREM|q[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[14]~2_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(14))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(14),
	datac => \UC|selectREM~1_combout\,
	datad => \RDM|conteudo\(14),
	combout => \muxREM|q[14]~2_combout\);

-- Location: LCCOMB_X45_Y27_N22
\UC|writeREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~1_combout\ = (\DECOD|Decoder0~1_combout\ & (\UC|RwriteRDM~2_combout\ & ((\UC|t5~q\) # (\UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t5~q\,
	datab => \UC|t7~q\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|writeREM~1_combout\);

-- Location: LCCOMB_X45_Y27_N16
\UC|writeREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~0_combout\ = (\UC|selectREM~1_combout\) # ((!\DECOD|Decoder0~0_combout\ & (\UC|t5~q\ & !\UC|RwriteRDM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \UC|t5~q\,
	datac => \UC|RwriteRDM~0_combout\,
	datad => \UC|selectREM~1_combout\,
	combout => \UC|writeREM~0_combout\);

-- Location: LCCOMB_X45_Y27_N10
\UC|writeREM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~2_combout\ = (\UC|writeREM~1_combout\) # ((\UC|writeREM~0_combout\) # ((\UC|RwriteREM~0_combout\ & \UC|t4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteREM~0_combout\,
	datab => \UC|t4~q\,
	datac => \UC|writeREM~1_combout\,
	datad => \UC|writeREM~0_combout\,
	combout => \UC|writeREM~2_combout\);

-- Location: FF_X46_Y27_N17
\MEM|ram_rtl_0|auto_generated|addr_store_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[14]~2_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1));

-- Location: LCCOMB_X46_Y33_N20
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[14]~2_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addr_store_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxREM|q[14]~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\);

-- Location: FF_X46_Y33_N21
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X46_Y27_N20
\muxREM|q[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[13]~0_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(13)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(13),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(13),
	combout => \muxREM|q[13]~0_combout\);

-- Location: FF_X46_Y27_N21
\MEM|ram_rtl_0|auto_generated|addr_store_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[13]~0_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0));

-- Location: LCCOMB_X46_Y27_N24
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ = (\UC|writeREM~2_combout\ & ((\muxREM|q[13]~0_combout\))) # (!\UC|writeREM~2_combout\ & (\MEM|ram_rtl_0|auto_generated|addr_store_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0),
	datac => \muxREM|q[13]~0_combout\,
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\);

-- Location: FF_X46_Y27_N25
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: FF_X46_Y28_N11
\REM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(14));

-- Location: FF_X46_Y28_N5
\REM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[13]~0_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(13));

-- Location: FF_X46_Y28_N9
\REM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[15]~1_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(15));

-- Location: LCCOMB_X46_Y28_N28
\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ = (!\REM|conteudo\(14) & (!\REM|conteudo\(13) & (\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\);

-- Location: FF_X46_Y27_N23
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1));

-- Location: LCCOMB_X46_Y27_N22
\MEM|ram_rtl_0|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~2_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[14]~2_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[14]~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~2_combout\);

-- Location: FF_X46_Y27_N15
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[15]~1_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2));

-- Location: LCCOMB_X46_Y27_N14
\MEM|ram_rtl_0|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~1_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[15]~1_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxREM|q[15]~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~1_combout\);

-- Location: FF_X46_Y27_N3
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[13]~0_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0));

-- Location: LCCOMB_X46_Y27_N2
\MEM|ram_rtl_0|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~0_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[13]~0_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[13]~0_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~0_combout\);

-- Location: LCCOMB_X46_Y27_N10
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X45_Y31_N16
\muxREM|q[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[0]~3_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(0)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \PC|counter\(0),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[0]~3_combout\);

-- Location: LCCOMB_X45_Y31_N22
\REM|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[0]~feeder_combout\ = \muxREM|q[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[0]~3_combout\,
	combout => \REM|conteudo[0]~feeder_combout\);

-- Location: FF_X45_Y31_N23
\REM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[0]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(0));

-- Location: IOIBUF_X77_Y21_N22
\entrada[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(1),
	o => \entrada[1]~input_o\);

-- Location: IOIBUF_X77_Y18_N8
\entrada[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(2),
	o => \entrada[2]~input_o\);

-- Location: LCCOMB_X49_Y29_N30
\RDM|conteudo[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[2]~2_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[2]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \entrada[2]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[2]~2_combout\);

-- Location: LCCOMB_X48_Y29_N2
\MEM|ram_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X48_Y29_N3
\MEM|ram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(38));

-- Location: FF_X48_Y29_N17
\MEM|ram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(37));

-- Location: LCCOMB_X46_Y28_N26
\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ = (!\REM|conteudo\(14) & (\REM|conteudo\(13) & (\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N0
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\);

-- Location: LCCOMB_X46_Y31_N0
\muxREM|q[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[2]~5_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(2))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(2),
	datac => \RDM|conteudo\(2),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[2]~5_combout\);

-- Location: FF_X46_Y31_N1
\REM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[2]~5_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(2));

-- Location: LCCOMB_X41_Y28_N4
\ULA|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = \RDM|conteudo\(3) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \UC|writeAC~2_combout\,
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~11_combout\);

-- Location: LCCOMB_X41_Y28_N14
\ULA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~8_combout\ = \RDM|conteudo\(2) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \UC|writeAC~2_combout\,
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~8_combout\);

-- Location: LCCOMB_X41_Y28_N8
\ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = \RDM|conteudo\(1) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~5_combout\,
	datab => \RDM|conteudo\(1),
	datac => \UC|writeAC~2_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~5_combout\);

-- Location: LCCOMB_X41_Y28_N6
\ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~0_combout\ = \RDM|conteudo\(0) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \UC|writeAC~2_combout\,
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~0_combout\);

-- Location: LCCOMB_X41_Y28_N16
\ULA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~2_cout\ = CARRY((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~5_combout\,
	datab => \UC|opULA[0]~6_combout\,
	datad => VCC,
	cout => \ULA|Add0~2_cout\);

-- Location: LCCOMB_X41_Y28_N18
\ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = (\ULA|Add0~0_combout\ & ((\AC|conteudo\(0) & (\ULA|Add0~2_cout\ & VCC)) # (!\AC|conteudo\(0) & (!\ULA|Add0~2_cout\)))) # (!\ULA|Add0~0_combout\ & ((\AC|conteudo\(0) & (!\ULA|Add0~2_cout\)) # (!\AC|conteudo\(0) & ((\ULA|Add0~2_cout\) 
-- # (GND)))))
-- \ULA|Add0~4\ = CARRY((\ULA|Add0~0_combout\ & (!\AC|conteudo\(0) & !\ULA|Add0~2_cout\)) # (!\ULA|Add0~0_combout\ & ((!\ULA|Add0~2_cout\) # (!\AC|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~0_combout\,
	datab => \AC|conteudo\(0),
	datad => VCC,
	cin => \ULA|Add0~2_cout\,
	combout => \ULA|Add0~3_combout\,
	cout => \ULA|Add0~4\);

-- Location: LCCOMB_X41_Y28_N20
\ULA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~6_combout\ = ((\AC|conteudo\(1) $ (\ULA|Add0~5_combout\ $ (!\ULA|Add0~4\)))) # (GND)
-- \ULA|Add0~7\ = CARRY((\AC|conteudo\(1) & ((\ULA|Add0~5_combout\) # (!\ULA|Add0~4\))) # (!\AC|conteudo\(1) & (\ULA|Add0~5_combout\ & !\ULA|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(1),
	datab => \ULA|Add0~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~4\,
	combout => \ULA|Add0~6_combout\,
	cout => \ULA|Add0~7\);

-- Location: LCCOMB_X41_Y28_N22
\ULA|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = (\AC|conteudo\(2) & ((\ULA|Add0~8_combout\ & (\ULA|Add0~7\ & VCC)) # (!\ULA|Add0~8_combout\ & (!\ULA|Add0~7\)))) # (!\AC|conteudo\(2) & ((\ULA|Add0~8_combout\ & (!\ULA|Add0~7\)) # (!\ULA|Add0~8_combout\ & ((\ULA|Add0~7\) # (GND)))))
-- \ULA|Add0~10\ = CARRY((\AC|conteudo\(2) & (!\ULA|Add0~8_combout\ & !\ULA|Add0~7\)) # (!\AC|conteudo\(2) & ((!\ULA|Add0~7\) # (!\ULA|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \ULA|Add0~8_combout\,
	datad => VCC,
	cin => \ULA|Add0~7\,
	combout => \ULA|Add0~9_combout\,
	cout => \ULA|Add0~10\);

-- Location: LCCOMB_X41_Y28_N24
\ULA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~12_combout\ = ((\AC|conteudo\(3) $ (\ULA|Add0~11_combout\ $ (!\ULA|Add0~10\)))) # (GND)
-- \ULA|Add0~13\ = CARRY((\AC|conteudo\(3) & ((\ULA|Add0~11_combout\) # (!\ULA|Add0~10\))) # (!\AC|conteudo\(3) & (\ULA|Add0~11_combout\ & !\ULA|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \ULA|Add0~11_combout\,
	datad => VCC,
	cin => \ULA|Add0~10\,
	combout => \ULA|Add0~12_combout\,
	cout => \ULA|Add0~13\);

-- Location: IOIBUF_X52_Y0_N1
\entrada[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(4),
	o => \entrada[4]~input_o\);

-- Location: LCCOMB_X45_Y29_N24
\RDM|conteudo[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[4]~4_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[4]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \entrada[4]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[4]~4_combout\);

-- Location: LCCOMB_X44_Y29_N6
\MEM|ram_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X44_Y29_N7
\MEM|ram_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(42));

-- Location: FF_X44_Y29_N1
\MEM|ram_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(41));

-- Location: LCCOMB_X46_Y31_N12
\muxREM|q[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[4]~7_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(4))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(4),
	datab => \RDM|conteudo\(4),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[4]~7_combout\);

-- Location: FF_X46_Y31_N13
\REM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[4]~7_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(4));

-- Location: LCCOMB_X43_Y28_N10
\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(6))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \AC|conteudo\(5),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux10~0_combout\);

-- Location: LCCOMB_X43_Y28_N8
\ULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux10~0_combout\ & ((\RDM|conteudo\(5)))) # (!\ULA|Mux10~0_combout\ & (\AC|conteudo\(4))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \RDM|conteudo\(5),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux10~1_combout\);

-- Location: LCCOMB_X41_Y28_N10
\ULA|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_combout\ = \RDM|conteudo\(5) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \RDM|conteudo\(5),
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~17_combout\);

-- Location: LCCOMB_X43_Y28_N24
\ULA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~14_combout\ = \RDM|conteudo\(4) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \RDM|conteudo\(4),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[0]~5_combout\,
	combout => \ULA|Add0~14_combout\);

-- Location: LCCOMB_X41_Y28_N26
\ULA|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = (\ULA|Add0~14_combout\ & ((\AC|conteudo\(4) & (\ULA|Add0~13\ & VCC)) # (!\AC|conteudo\(4) & (!\ULA|Add0~13\)))) # (!\ULA|Add0~14_combout\ & ((\AC|conteudo\(4) & (!\ULA|Add0~13\)) # (!\AC|conteudo\(4) & ((\ULA|Add0~13\) # (GND)))))
-- \ULA|Add0~16\ = CARRY((\ULA|Add0~14_combout\ & (!\AC|conteudo\(4) & !\ULA|Add0~13\)) # (!\ULA|Add0~14_combout\ & ((!\ULA|Add0~13\) # (!\AC|conteudo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~14_combout\,
	datab => \AC|conteudo\(4),
	datad => VCC,
	cin => \ULA|Add0~13\,
	combout => \ULA|Add0~15_combout\,
	cout => \ULA|Add0~16\);

-- Location: LCCOMB_X41_Y28_N28
\ULA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~18_combout\ = ((\ULA|Add0~17_combout\ $ (\AC|conteudo\(5) $ (!\ULA|Add0~16\)))) # (GND)
-- \ULA|Add0~19\ = CARRY((\ULA|Add0~17_combout\ & ((\AC|conteudo\(5)) # (!\ULA|Add0~16\))) # (!\ULA|Add0~17_combout\ & (\AC|conteudo\(5) & !\ULA|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~17_combout\,
	datab => \AC|conteudo\(5),
	datad => VCC,
	cin => \ULA|Add0~16\,
	combout => \ULA|Add0~18_combout\,
	cout => \ULA|Add0~19\);

-- Location: LCCOMB_X41_Y28_N2
\ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux10~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Add0~18_combout\,
	combout => \ULA|Mux10~2_combout\);

-- Location: LCCOMB_X41_Y28_N0
\ULA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~3_combout\ = (\ULA|Mux1~1_combout\ & ((\RDM|conteudo\(5) & ((\AC|conteudo\(5)) # (\ULA|Mux10~2_combout\))) # (!\RDM|conteudo\(5) & (\AC|conteudo\(5) & \ULA|Mux10~2_combout\)))) # (!\ULA|Mux1~1_combout\ & (((\ULA|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \RDM|conteudo\(5),
	datac => \AC|conteudo\(5),
	datad => \ULA|Mux10~2_combout\,
	combout => \ULA|Mux10~3_combout\);

-- Location: FF_X41_Y28_N1
\AC|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux10~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(5));

-- Location: IOIBUF_X77_Y45_N15
\entrada[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(5),
	o => \entrada[5]~input_o\);

-- Location: LCCOMB_X45_Y29_N22
\RDM|conteudo[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[5]~5_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[5]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \entrada[5]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[5]~5_combout\);

-- Location: LCCOMB_X46_Y29_N14
\MEM|ram_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X46_Y29_N15
\MEM|ram_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(44));

-- Location: FF_X46_Y29_N1
\MEM|ram_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(43));

-- Location: LCCOMB_X46_Y31_N10
\muxREM|q[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[6]~9_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(6))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datab => \RDM|conteudo\(6),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[6]~9_combout\);

-- Location: LCCOMB_X46_Y31_N14
\REM|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[6]~feeder_combout\ = \muxREM|q[6]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[6]~9_combout\,
	combout => \REM|conteudo[6]~feeder_combout\);

-- Location: FF_X46_Y31_N15
\REM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[6]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(6));

-- Location: LCCOMB_X46_Y31_N24
\muxREM|q[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[7]~10_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(7)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \PC|counter\(7),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[7]~10_combout\);

-- Location: LCCOMB_X46_Y31_N30
\REM|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[7]~feeder_combout\ = \muxREM|q[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[7]~10_combout\,
	combout => \REM|conteudo[7]~feeder_combout\);

-- Location: FF_X46_Y31_N31
\REM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[7]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(7));

-- Location: LCCOMB_X46_Y31_N26
\muxREM|q[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[8]~11_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(8))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(8),
	datab => \RDM|conteudo\(8),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[8]~11_combout\);

-- Location: FF_X46_Y31_N27
\REM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[8]~11_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(8));

-- Location: LCCOMB_X46_Y31_N28
\muxREM|q[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[9]~12_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(9))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(9),
	datac => \RDM|conteudo\(9),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[9]~12_combout\);

-- Location: FF_X46_Y31_N29
\REM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[9]~12_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(9));

-- Location: LCCOMB_X46_Y31_N6
\muxREM|q[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[10]~13_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(10)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(10),
	datac => \PC|counter\(10),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[10]~13_combout\);

-- Location: FF_X46_Y31_N7
\REM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[10]~13_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(10));

-- Location: LCCOMB_X46_Y31_N20
\muxREM|q[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[11]~14_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(11))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(11),
	datac => \RDM|conteudo\(11),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[11]~14_combout\);

-- Location: FF_X46_Y31_N21
\REM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[11]~14_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(11));

-- Location: LCCOMB_X46_Y31_N8
\muxREM|q[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[12]~15_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(12)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \PC|counter\(12),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[12]~15_combout\);

-- Location: FF_X46_Y31_N9
\REM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[12]~15_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(12));

-- Location: M9K_X47_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\);

-- Location: LCCOMB_X46_Y28_N4
\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\ = (!\REM|conteudo\(14) & (!\REM|conteudo\(15) & (!\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N26
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3) = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3));

-- Location: M9K_X27_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y28_N6
\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ = (!\REM|conteudo\(14) & (\REM|conteudo\(13) & (!\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N8
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\);

-- Location: M9K_X68_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\);

-- Location: LCCOMB_X46_Y28_N0
\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ = (\REM|conteudo\(14) & (\REM|conteudo\(13) & (!\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N28
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\);

-- Location: M9K_X47_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y28_N10
\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ = (!\REM|conteudo\(13) & (!\REM|conteudo\(15) & (\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(13),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N18
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\);

-- Location: M9K_X68_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\);

-- Location: LCCOMB_X46_Y29_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\);

-- Location: LCCOMB_X46_Y28_N22
\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\ = (\REM|conteudo\(14) & (!\REM|conteudo\(13) & (\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N30
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\);

-- Location: M9K_X61_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y28_N8
\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\ = (\REM|conteudo\(14) & (\REM|conteudo\(13) & (\REM|conteudo\(15) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(15),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\);

-- Location: LCCOMB_X46_Y27_N4
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\);

-- Location: M9K_X61_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\);

-- Location: LCCOMB_X46_Y29_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\);

-- Location: LCCOMB_X46_Y29_N0
\MEM|ram~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~16_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(43))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(44) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\))) # (!\MEM|ram_rtl_0_bypass\(44) & 
-- (\MEM|ram_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(44),
	datac => \MEM|ram_rtl_0_bypass\(43),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	combout => \MEM|ram~16_combout\);

-- Location: LCCOMB_X42_Y27_N26
\UC|selectRDM[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~7_combout\ = (!\RI|conteudo\(10) & ((\UC|t4~q\) # ((\RI|conteudo\(9) & \UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datac => \UC|t4~q\,
	datad => \UC|t6~q\,
	combout => \UC|selectRDM[1]~7_combout\);

-- Location: LCCOMB_X42_Y27_N20
\UC|selectRDM[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~3_combout\ = (\RI|conteudo\(10)) # ((\RI|conteudo\(9) & (!\UC|t8~q\)) # (!\RI|conteudo\(9) & ((!\UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t8~q\,
	datab => \RI|conteudo\(10),
	datac => \UC|t6~q\,
	datad => \RI|conteudo\(9),
	combout => \UC|selectRDM[0]~3_combout\);

-- Location: LCCOMB_X43_Y28_N4
\DECOD|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~2_combout\ = (\RI|conteudo\(10) & !\RI|conteudo\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(10),
	datad => \RI|conteudo\(9),
	combout => \DECOD|Decoder0~2_combout\);

-- Location: LCCOMB_X42_Y27_N22
\UC|selectRDM[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~5_combout\ = (!\UC|selectRDM[1]~2_combout\ & (((\UC|t4~q\ & \DECOD|Decoder0~2_combout\)) # (!\UC|selectRDM[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[0]~3_combout\,
	datab => \UC|selectRDM[1]~2_combout\,
	datac => \UC|t4~q\,
	datad => \DECOD|Decoder0~2_combout\,
	combout => \UC|selectRDM[1]~5_combout\);

-- Location: LCCOMB_X42_Y27_N0
\UC|selectRDM[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~9_combout\ = (\UC|t8~q\ & (!\RI|conteudo\(10) & (\RI|conteudo\(9) & !\UC|RwriteRDM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t8~q\,
	datab => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|selectRDM[1]~9_combout\);

-- Location: LCCOMB_X42_Y27_N28
\UC|selectRDM[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~6_combout\ = (\UC|t1~q\) # ((\UC|selectRDM[1]~9_combout\) # ((\DECOD|operacao\(14) & \UC|RwriteRDM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \UC|t1~q\,
	datac => \UC|RwriteRDM~3_combout\,
	datad => \UC|selectRDM[1]~9_combout\,
	combout => \UC|selectRDM[1]~6_combout\);

-- Location: LCCOMB_X42_Y27_N8
\UC|selectRDM[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~8_combout\ = (\UC|selectRDM[1]~5_combout\) # ((\UC|selectRDM[1]~6_combout\) # ((\UC|selectRDM[1]~7_combout\ & \UC|RwriteRDM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~7_combout\,
	datab => \UC|RwriteRDM~2_combout\,
	datac => \UC|selectRDM[1]~5_combout\,
	datad => \UC|selectRDM[1]~6_combout\,
	combout => \UC|selectRDM[1]~8_combout\);

-- Location: LCCOMB_X42_Y27_N6
\UC|writeRDM~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~9_combout\ = (\RI|conteudo\(10) & (!\RI|conteudo\(9) & (!\UC|selectRDM[1]~2_combout\))) # (!\RI|conteudo\(10) & (((\UC|RwriteRDM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|selectRDM[1]~2_combout\,
	datac => \RI|conteudo\(10),
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|writeRDM~9_combout\);

-- Location: LCCOMB_X43_Y27_N22
\DECOD|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~10_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(13) & (\RI|conteudo\(12) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~10_combout\);

-- Location: LCCOMB_X45_Y27_N26
\DECOD|operacao[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(5) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(5))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(5),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~10_combout\,
	combout => \DECOD|operacao\(5));

-- Location: LCCOMB_X43_Y27_N6
\DECOD|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~8_combout\ = (!\RI|conteudo\(12) & (!\RI|conteudo\(13) & (!\RI|conteudo\(11) & \RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~8_combout\);

-- Location: LCCOMB_X45_Y27_N2
\DECOD|operacao[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(7) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(7))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(7),
	datac => \DECOD|Mux15~8_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(7));

-- Location: LCCOMB_X45_Y27_N24
\UC|writeRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~2_combout\ = (!\DECOD|operacao\(7) & ((!\DECOD|operacao\(5)) # (!\ffZ|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ffZ|conteudo~q\,
	datac => \DECOD|operacao\(5),
	datad => \DECOD|operacao\(7),
	combout => \UC|writeRDM~2_combout\);

-- Location: LCCOMB_X42_Y27_N16
\UC|writeRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~3_combout\ = (\DECOD|Decoder0~1_combout\ & (\UC|t8~q\ & ((!\UC|RwriteRDM~0_combout\) # (!\UC|writeRDM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~2_combout\,
	datab => \UC|RwriteRDM~0_combout\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|t8~q\,
	combout => \UC|writeRDM~3_combout\);

-- Location: LCCOMB_X42_Y27_N12
\UC|writeRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~5_combout\ = (\UC|t1~q\) # ((\DECOD|operacao\(14) & (\UC|t5~q\ & \DECOD|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \UC|t1~q\,
	datac => \UC|t5~q\,
	datad => \DECOD|Decoder0~2_combout\,
	combout => \UC|writeRDM~5_combout\);

-- Location: LCCOMB_X42_Y27_N18
\UC|writeRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~4_combout\ = (\DECOD|Decoder0~2_combout\ & (\UC|t3~q\ & ((\DECOD|operacao\(14)) # (\DECOD|operacao\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \DECOD|Decoder0~2_combout\,
	datac => \UC|t3~q\,
	datad => \DECOD|operacao\(4),
	combout => \UC|writeRDM~4_combout\);

-- Location: LCCOMB_X42_Y27_N4
\UC|writeRDM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~7_combout\ = (\UC|writeRDM~5_combout\) # ((\UC|writeRDM~4_combout\) # ((\UC|t6~q\ & \UC|writeRDM~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~5_combout\,
	datab => \UC|t6~q\,
	datac => \UC|writeRDM~6_combout\,
	datad => \UC|writeRDM~4_combout\,
	combout => \UC|writeRDM~7_combout\);

-- Location: LCCOMB_X45_Y29_N14
\UC|writeRDM~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~8_combout\ = (\UC|writeRDM~3_combout\) # ((\UC|writeRDM~7_combout\) # ((\UC|writeRDM~9_combout\ & \UC|t4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~9_combout\,
	datab => \UC|t4~q\,
	datac => \UC|writeRDM~3_combout\,
	datad => \UC|writeRDM~7_combout\,
	combout => \UC|writeRDM~8_combout\);

-- Location: FF_X45_Y29_N23
\RDM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[5]~5_combout\,
	asdata => \MEM|ram~16_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(5));

-- Location: LCCOMB_X46_Y31_N18
\muxREM|q[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[5]~8_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(5))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(5),
	datac => \RDM|conteudo\(5),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[5]~8_combout\);

-- Location: FF_X46_Y31_N19
\REM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[5]~8_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(5));

-- Location: M9K_X27_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: M9K_X68_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\);

-- Location: M9K_X13_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: M9K_X68_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: LCCOMB_X44_Y29_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\);

-- Location: LCCOMB_X44_Y29_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\);

-- Location: LCCOMB_X44_Y29_N0
\MEM|ram~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~15_combout\ = (\MEM|ram_rtl_0_bypass\(42) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(41))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\))))) # (!\MEM|ram_rtl_0_bypass\(42) & 
-- (((\MEM|ram_rtl_0_bypass\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(42),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(41),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	combout => \MEM|ram~15_combout\);

-- Location: FF_X45_Y29_N25
\RDM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[4]~4_combout\,
	asdata => \MEM|ram~15_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(4));

-- Location: LCCOMB_X43_Y28_N20
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(5)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \AC|conteudo\(5),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X43_Y28_N2
\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux11~0_combout\ & (\RDM|conteudo\(4))) # (!\ULA|Mux11~0_combout\ & ((\AC|conteudo\(3)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux11~0_combout\,
	combout => \ULA|Mux11~1_combout\);

-- Location: LCCOMB_X39_Y28_N10
\ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux11~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux11~1_combout\,
	datad => \ULA|Add0~15_combout\,
	combout => \ULA|Mux11~2_combout\);

-- Location: LCCOMB_X39_Y28_N18
\ULA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~3_combout\ = (\RDM|conteudo\(4) & ((\ULA|Mux11~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(4))))) # (!\RDM|conteudo\(4) & (\ULA|Mux11~2_combout\ & ((\AC|conteudo\(4)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(4),
	datad => \ULA|Mux11~2_combout\,
	combout => \ULA|Mux11~3_combout\);

-- Location: FF_X39_Y28_N19
\AC|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux11~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(4));

-- Location: LCCOMB_X39_Y28_N22
\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(4))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux12~0_combout\);

-- Location: LCCOMB_X39_Y28_N12
\ULA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux12~0_combout\ & ((\RDM|conteudo\(3)))) # (!\ULA|Mux12~0_combout\ & (\AC|conteudo\(2))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \RDM|conteudo\(3),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux12~0_combout\,
	combout => \ULA|Mux12~1_combout\);

-- Location: LCCOMB_X39_Y28_N20
\ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & ((\ULA|Mux12~1_combout\))) # (!\ULA|Mux1~0_combout\ & (\ULA|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Add0~12_combout\,
	datad => \ULA|Mux12~1_combout\,
	combout => \ULA|Mux12~2_combout\);

-- Location: LCCOMB_X39_Y28_N16
\ULA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~3_combout\ = (\RDM|conteudo\(3) & ((\ULA|Mux12~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(3))))) # (!\RDM|conteudo\(3) & (\ULA|Mux12~2_combout\ & ((\AC|conteudo\(3)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(3),
	datad => \ULA|Mux12~2_combout\,
	combout => \ULA|Mux12~3_combout\);

-- Location: FF_X39_Y28_N17
\AC|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux12~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(3));

-- Location: IOIBUF_X45_Y0_N1
\entrada[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(3),
	o => \entrada[3]~input_o\);

-- Location: LCCOMB_X45_Y33_N24
\RDM|conteudo[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[3]~3_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[3]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \entrada[3]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[3]~3_combout\);

-- Location: LCCOMB_X45_Y33_N28
\MEM|ram_rtl_0_bypass[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[39]~feeder_combout\ = \RDM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(3),
	combout => \MEM|ram_rtl_0_bypass[39]~feeder_combout\);

-- Location: FF_X45_Y33_N29
\MEM|ram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(39));

-- Location: LCCOMB_X45_Y33_N4
\MEM|ram_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X45_Y33_N5
\MEM|ram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(40));

-- Location: M9K_X68_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y33_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\);

-- Location: M9K_X61_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y33_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\);

-- Location: M9K_X47_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\);

-- Location: M9K_X47_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\);

-- Location: LCCOMB_X46_Y34_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\);

-- Location: LCCOMB_X45_Y33_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\);

-- Location: LCCOMB_X45_Y33_N14
\MEM|ram~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~14_combout\ = (\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(39))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(40) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\))) # (!\MEM|ram_rtl_0_bypass\(40) & 
-- (\MEM|ram_rtl_0_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(39),
	datac => \MEM|ram_rtl_0_bypass\(40),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	combout => \MEM|ram~14_combout\);

-- Location: FF_X45_Y33_N25
\RDM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[3]~3_combout\,
	asdata => \MEM|ram~14_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(3));

-- Location: LCCOMB_X46_Y31_N16
\muxREM|q[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[3]~6_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(3))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datab => \RDM|conteudo\(3),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[3]~6_combout\);

-- Location: FF_X46_Y31_N17
\REM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[3]~6_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(3));

-- Location: M9K_X47_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\);

-- Location: M9K_X47_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\);

-- Location: M9K_X61_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\);

-- Location: M9K_X27_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\);

-- Location: LCCOMB_X48_Y29_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\);

-- Location: LCCOMB_X48_Y29_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\);

-- Location: LCCOMB_X48_Y29_N16
\MEM|ram~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~13_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(37))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(38) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\))) # (!\MEM|ram_rtl_0_bypass\(38) & 
-- (\MEM|ram_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(38),
	datac => \MEM|ram_rtl_0_bypass\(37),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	combout => \MEM|ram~13_combout\);

-- Location: FF_X49_Y29_N31
\RDM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[2]~2_combout\,
	asdata => \MEM|ram~13_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(2));

-- Location: LCCOMB_X39_Y28_N26
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(3)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X39_Y28_N4
\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux13~0_combout\ & ((\RDM|conteudo\(2)))) # (!\ULA|Mux13~0_combout\ & (\AC|conteudo\(1))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(1),
	datac => \RDM|conteudo\(2),
	datad => \ULA|Mux13~0_combout\,
	combout => \ULA|Mux13~1_combout\);

-- Location: LCCOMB_X39_Y28_N28
\ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux13~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux13~1_combout\,
	datad => \ULA|Add0~9_combout\,
	combout => \ULA|Mux13~2_combout\);

-- Location: LCCOMB_X39_Y28_N30
\ULA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~3_combout\ = (\RDM|conteudo\(2) & ((\ULA|Mux13~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(2))))) # (!\RDM|conteudo\(2) & (\ULA|Mux13~2_combout\ & ((\AC|conteudo\(2)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(2),
	datad => \ULA|Mux13~2_combout\,
	combout => \ULA|Mux13~3_combout\);

-- Location: FF_X39_Y28_N31
\AC|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux13~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(2));

-- Location: LCCOMB_X39_Y28_N14
\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(2))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \AC|conteudo\(1),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X39_Y28_N8
\ULA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux14~0_combout\ & ((\RDM|conteudo\(1)))) # (!\ULA|Mux14~0_combout\ & (\AC|conteudo\(0))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(0),
	datac => \ULA|Mux14~0_combout\,
	datad => \RDM|conteudo\(1),
	combout => \ULA|Mux14~1_combout\);

-- Location: LCCOMB_X39_Y28_N2
\ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux14~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux14~1_combout\,
	datad => \ULA|Add0~6_combout\,
	combout => \ULA|Mux14~2_combout\);

-- Location: LCCOMB_X39_Y28_N0
\ULA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~3_combout\ = (\RDM|conteudo\(1) & ((\ULA|Mux14~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(1))))) # (!\RDM|conteudo\(1) & (\ULA|Mux14~2_combout\ & ((\AC|conteudo\(1)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(1),
	datad => \ULA|Mux14~2_combout\,
	combout => \ULA|Mux14~3_combout\);

-- Location: FF_X39_Y28_N1
\AC|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux14~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(1));

-- Location: LCCOMB_X49_Y29_N4
\RDM|conteudo[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[1]~1_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[1]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[1]~input_o\,
	datab => \AC|conteudo\(1),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[1]~1_combout\);

-- Location: LCCOMB_X48_Y29_N14
\MEM|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X48_Y29_N15
\MEM|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(36));

-- Location: FF_X48_Y29_N1
\MEM|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(35));

-- Location: M9K_X61_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\);

-- Location: M9K_X61_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\);

-- Location: M9K_X47_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\);

-- Location: M9K_X47_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y29_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\);

-- Location: LCCOMB_X48_Y29_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\);

-- Location: LCCOMB_X48_Y29_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\);

-- Location: LCCOMB_X48_Y29_N0
\MEM|ram~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~12_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(35))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(36) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\))) # (!\MEM|ram_rtl_0_bypass\(36) & 
-- (\MEM|ram_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(36),
	datac => \MEM|ram_rtl_0_bypass\(35),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	combout => \MEM|ram~12_combout\);

-- Location: FF_X49_Y29_N5
\RDM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[1]~1_combout\,
	asdata => \MEM|ram~12_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(1));

-- Location: LCCOMB_X46_Y31_N4
\muxREM|q[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[1]~4_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(1)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(1),
	datac => \PC|counter\(1),
	datad => \UC|selectREM~1_combout\,
	combout => \muxREM|q[1]~4_combout\);

-- Location: FF_X46_Y31_N5
\REM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[1]~4_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(1));

-- Location: M9K_X61_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\);

-- Location: M9K_X27_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\);

-- Location: M9K_X47_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\);

-- Location: M9K_X27_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\);

-- Location: LCCOMB_X46_Y29_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\);

-- Location: LCCOMB_X46_Y29_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\);

-- Location: LCCOMB_X46_Y29_N20
\MEM|ram~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~17_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(45))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(46) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\))) # (!\MEM|ram_rtl_0_bypass\(46) & 
-- (\MEM|ram_rtl_0_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(46),
	datac => \MEM|ram_rtl_0_bypass\(45),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	combout => \MEM|ram~17_combout\);

-- Location: FF_X45_Y29_N9
\RDM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[6]~6_combout\,
	asdata => \MEM|ram~17_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(6));

-- Location: LCCOMB_X42_Y28_N22
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(7)) # (\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(6) & ((!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \AC|conteudo\(7),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X42_Y28_N4
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\ULA|Mux9~0_combout\ & (((\RDM|conteudo\(6)) # (!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux9~0_combout\ & (\AC|conteudo\(5) & ((\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \RDM|conteudo\(6),
	datac => \ULA|Mux9~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X41_Y28_N12
\ULA|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~20_combout\ = \RDM|conteudo\(6) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \RDM|conteudo\(6),
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~20_combout\);

-- Location: LCCOMB_X41_Y28_N30
\ULA|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_combout\ = (\ULA|Add0~20_combout\ & ((\AC|conteudo\(6) & (\ULA|Add0~19\ & VCC)) # (!\AC|conteudo\(6) & (!\ULA|Add0~19\)))) # (!\ULA|Add0~20_combout\ & ((\AC|conteudo\(6) & (!\ULA|Add0~19\)) # (!\AC|conteudo\(6) & ((\ULA|Add0~19\) # (GND)))))
-- \ULA|Add0~22\ = CARRY((\ULA|Add0~20_combout\ & (!\AC|conteudo\(6) & !\ULA|Add0~19\)) # (!\ULA|Add0~20_combout\ & ((!\ULA|Add0~19\) # (!\AC|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~20_combout\,
	datab => \AC|conteudo\(6),
	datad => VCC,
	cin => \ULA|Add0~19\,
	combout => \ULA|Add0~21_combout\,
	cout => \ULA|Add0~22\);

-- Location: LCCOMB_X42_Y28_N18
\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux9~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Add0~21_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X42_Y28_N0
\ULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~3_combout\ = (\RDM|conteudo\(6) & ((\ULA|Mux9~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(6))))) # (!\RDM|conteudo\(6) & (\ULA|Mux9~2_combout\ & ((\AC|conteudo\(6)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(6),
	datad => \ULA|Mux9~2_combout\,
	combout => \ULA|Mux9~3_combout\);

-- Location: LCCOMB_X39_Y28_N6
\ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ULA|Mux11~3_combout\ & (!\ULA|Mux14~3_combout\ & (!\ULA|Mux13~3_combout\ & !\ULA|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux11~3_combout\,
	datab => \ULA|Mux14~3_combout\,
	datac => \ULA|Mux13~3_combout\,
	datad => \ULA|Mux12~3_combout\,
	combout => \ULA|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y27_N22
\ULA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~2_combout\ = (\RDM|conteudo\(15) & ((\UC|opULA[0]~1_combout\) # ((\ffN|conteudo~q\ & !\UC|opULA[2]~4_combout\)))) # (!\RDM|conteudo\(15) & (\ffN|conteudo~q\ & (!\UC|opULA[2]~4_combout\ & \UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(15),
	datab => \ffN|conteudo~q\,
	datac => \UC|opULA[2]~4_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux0~2_combout\);

-- Location: LCCOMB_X40_Y28_N6
\ULA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~1_combout\ = (!\ULA|Mux10~3_combout\ & (!\ULA|Mux15~3_combout\ & ((!\UC|opULA[1]~3_combout\) # (!\ULA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~2_combout\,
	datab => \UC|opULA[1]~3_combout\,
	datac => \ULA|Mux10~3_combout\,
	datad => \ULA|Mux15~3_combout\,
	combout => \ULA|Equal0~1_combout\);

-- Location: LCCOMB_X40_Y28_N16
\ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = (!\ULA|Mux8~3_combout\ & (!\ULA|Mux9~3_combout\ & (\ULA|Equal0~0_combout\ & \ULA|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~3_combout\,
	datab => \ULA|Mux9~3_combout\,
	datac => \ULA|Equal0~0_combout\,
	datad => \ULA|Equal0~1_combout\,
	combout => \ULA|Equal0~2_combout\);

-- Location: LCCOMB_X40_Y28_N2
\ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (!\ULA|Mux5~3_combout\ & (!\ULA|Mux7~3_combout\ & (!\ULA|Mux6~3_combout\ & \ULA|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux5~3_combout\,
	datab => \ULA|Mux7~3_combout\,
	datac => \ULA|Mux6~3_combout\,
	datad => \ULA|Equal0~2_combout\,
	combout => \ULA|Equal0~3_combout\);

-- Location: LCCOMB_X40_Y28_N28
\ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (!\ULA|Mux4~3_combout\ & (!\ULA|Mux3~3_combout\ & \ULA|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~3_combout\,
	datac => \ULA|Mux3~3_combout\,
	datad => \ULA|Equal0~3_combout\,
	combout => \ULA|Equal0~4_combout\);

-- Location: LCCOMB_X40_Y28_N20
\ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = (!\ULA|Mux0~1_combout\ & (!\ULA|Mux2~3_combout\ & (!\ULA|Mux1~5_combout\ & \ULA|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~1_combout\,
	datab => \ULA|Mux2~3_combout\,
	datac => \ULA|Mux1~5_combout\,
	datad => \ULA|Equal0~4_combout\,
	combout => \ULA|Equal0~5_combout\);

-- Location: FF_X40_Y28_N21
\ffZ|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Equal0~5_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffZ|conteudo~q\);

-- Location: LCCOMB_X40_Y27_N30
\UC|got0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~0_combout\ = (\ffZ|conteudo~q\ & (!\ffN|conteudo~q\ & ((\DECOD|operacao\(6))))) # (!\ffZ|conteudo~q\ & ((\DECOD|operacao\(5)) # ((!\ffN|conteudo~q\ & \DECOD|operacao\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ffZ|conteudo~q\,
	datab => \ffN|conteudo~q\,
	datac => \DECOD|operacao\(5),
	datad => \DECOD|operacao\(6),
	combout => \UC|got0~0_combout\);

-- Location: LCCOMB_X40_Y27_N28
\UC|got0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~1_combout\ = (\UC|t3~q\ & (\UC|got0~0_combout\ & !\RI|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datac => \UC|got0~0_combout\,
	datad => \RI|conteudo\(10),
	combout => \UC|got0~1_combout\);

-- Location: LCCOMB_X40_Y27_N20
\UC|incrementPC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~0_combout\ = (\UC|RwriteRDM~3_combout\ & ((\DECOD|operacao\(7)) # ((\DECOD|operacao\(5)) # (\DECOD|operacao\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~3_combout\,
	datab => \DECOD|operacao\(7),
	datac => \DECOD|operacao\(5),
	datad => \DECOD|operacao\(6),
	combout => \UC|incrementPC~0_combout\);

-- Location: LCCOMB_X40_Y27_N10
\UC|incrementPC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~1_combout\ = (\UC|t1~q\) # ((\UC|got0~1_combout\) # (\UC|incrementPC~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t1~q\,
	datac => \UC|got0~1_combout\,
	datad => \UC|incrementPC~0_combout\,
	combout => \UC|incrementPC~1_combout\);

-- Location: LCCOMB_X42_Y27_N2
\UC|incrementPC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~2_combout\ = (\UC|incrementPC~1_combout\) # ((\UC|t4~q\ & \UC|writeRDM~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t4~q\,
	datac => \UC|writeRDM~6_combout\,
	datad => \UC|incrementPC~1_combout\,
	combout => \UC|incrementPC~2_combout\);

-- Location: FF_X48_Y31_N1
\PC|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[0]~16_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(0));

-- Location: LCCOMB_X48_Y31_N2
\PC|counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~18_combout\ = (\PC|counter\(1) & (!\PC|counter[0]~17\)) # (!\PC|counter\(1) & ((\PC|counter[0]~17\) # (GND)))
-- \PC|counter[1]~19\ = CARRY((!\PC|counter[0]~17\) # (!\PC|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(1),
	datad => VCC,
	cin => \PC|counter[0]~17\,
	combout => \PC|counter[1]~18_combout\,
	cout => \PC|counter[1]~19\);

-- Location: FF_X48_Y31_N3
\PC|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[1]~18_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(1));

-- Location: LCCOMB_X48_Y31_N4
\PC|counter[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[2]~20_combout\ = (\PC|counter\(2) & (\PC|counter[1]~19\ $ (GND))) # (!\PC|counter\(2) & (!\PC|counter[1]~19\ & VCC))
-- \PC|counter[2]~21\ = CARRY((\PC|counter\(2) & !\PC|counter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(2),
	datad => VCC,
	cin => \PC|counter[1]~19\,
	combout => \PC|counter[2]~20_combout\,
	cout => \PC|counter[2]~21\);

-- Location: FF_X48_Y31_N5
\PC|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[2]~20_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(2));

-- Location: LCCOMB_X48_Y31_N6
\PC|counter[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[3]~22_combout\ = (\PC|counter\(3) & (!\PC|counter[2]~21\)) # (!\PC|counter\(3) & ((\PC|counter[2]~21\) # (GND)))
-- \PC|counter[3]~23\ = CARRY((!\PC|counter[2]~21\) # (!\PC|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datad => VCC,
	cin => \PC|counter[2]~21\,
	combout => \PC|counter[3]~22_combout\,
	cout => \PC|counter[3]~23\);

-- Location: FF_X48_Y31_N7
\PC|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[3]~22_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(3));

-- Location: LCCOMB_X48_Y31_N8
\PC|counter[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[4]~24_combout\ = (\PC|counter\(4) & (\PC|counter[3]~23\ $ (GND))) # (!\PC|counter\(4) & (!\PC|counter[3]~23\ & VCC))
-- \PC|counter[4]~25\ = CARRY((\PC|counter\(4) & !\PC|counter[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(4),
	datad => VCC,
	cin => \PC|counter[3]~23\,
	combout => \PC|counter[4]~24_combout\,
	cout => \PC|counter[4]~25\);

-- Location: FF_X48_Y31_N9
\PC|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[4]~24_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(4));

-- Location: LCCOMB_X48_Y31_N10
\PC|counter[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[5]~26_combout\ = (\PC|counter\(5) & (!\PC|counter[4]~25\)) # (!\PC|counter\(5) & ((\PC|counter[4]~25\) # (GND)))
-- \PC|counter[5]~27\ = CARRY((!\PC|counter[4]~25\) # (!\PC|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(5),
	datad => VCC,
	cin => \PC|counter[4]~25\,
	combout => \PC|counter[5]~26_combout\,
	cout => \PC|counter[5]~27\);

-- Location: FF_X48_Y31_N11
\PC|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[5]~26_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(5));

-- Location: LCCOMB_X48_Y31_N12
\PC|counter[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[6]~28_combout\ = (\PC|counter\(6) & (\PC|counter[5]~27\ $ (GND))) # (!\PC|counter\(6) & (!\PC|counter[5]~27\ & VCC))
-- \PC|counter[6]~29\ = CARRY((\PC|counter\(6) & !\PC|counter[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datad => VCC,
	cin => \PC|counter[5]~27\,
	combout => \PC|counter[6]~28_combout\,
	cout => \PC|counter[6]~29\);

-- Location: FF_X48_Y31_N13
\PC|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[6]~28_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(6));

-- Location: LCCOMB_X48_Y31_N14
\PC|counter[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[7]~30_combout\ = (\PC|counter\(7) & (!\PC|counter[6]~29\)) # (!\PC|counter\(7) & ((\PC|counter[6]~29\) # (GND)))
-- \PC|counter[7]~31\ = CARRY((!\PC|counter[6]~29\) # (!\PC|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(7),
	datad => VCC,
	cin => \PC|counter[6]~29\,
	combout => \PC|counter[7]~30_combout\,
	cout => \PC|counter[7]~31\);

-- Location: FF_X48_Y31_N15
\PC|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[7]~30_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(7));

-- Location: LCCOMB_X48_Y31_N16
\PC|counter[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[8]~32_combout\ = (\PC|counter\(8) & (\PC|counter[7]~31\ $ (GND))) # (!\PC|counter\(8) & (!\PC|counter[7]~31\ & VCC))
-- \PC|counter[8]~33\ = CARRY((\PC|counter\(8) & !\PC|counter[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(8),
	datad => VCC,
	cin => \PC|counter[7]~31\,
	combout => \PC|counter[8]~32_combout\,
	cout => \PC|counter[8]~33\);

-- Location: FF_X48_Y31_N17
\PC|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[8]~32_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(8));

-- Location: LCCOMB_X48_Y31_N18
\PC|counter[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[9]~34_combout\ = (\PC|counter\(9) & (!\PC|counter[8]~33\)) # (!\PC|counter\(9) & ((\PC|counter[8]~33\) # (GND)))
-- \PC|counter[9]~35\ = CARRY((!\PC|counter[8]~33\) # (!\PC|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(9),
	datad => VCC,
	cin => \PC|counter[8]~33\,
	combout => \PC|counter[9]~34_combout\,
	cout => \PC|counter[9]~35\);

-- Location: FF_X48_Y31_N19
\PC|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[9]~34_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(9));

-- Location: LCCOMB_X48_Y31_N20
\PC|counter[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[10]~36_combout\ = (\PC|counter\(10) & (\PC|counter[9]~35\ $ (GND))) # (!\PC|counter\(10) & (!\PC|counter[9]~35\ & VCC))
-- \PC|counter[10]~37\ = CARRY((\PC|counter\(10) & !\PC|counter[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(10),
	datad => VCC,
	cin => \PC|counter[9]~35\,
	combout => \PC|counter[10]~36_combout\,
	cout => \PC|counter[10]~37\);

-- Location: FF_X48_Y31_N21
\PC|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[10]~36_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(10));

-- Location: LCCOMB_X48_Y31_N22
\PC|counter[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[11]~38_combout\ = (\PC|counter\(11) & (!\PC|counter[10]~37\)) # (!\PC|counter\(11) & ((\PC|counter[10]~37\) # (GND)))
-- \PC|counter[11]~39\ = CARRY((!\PC|counter[10]~37\) # (!\PC|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(11),
	datad => VCC,
	cin => \PC|counter[10]~37\,
	combout => \PC|counter[11]~38_combout\,
	cout => \PC|counter[11]~39\);

-- Location: FF_X48_Y31_N23
\PC|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[11]~38_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(11));

-- Location: LCCOMB_X48_Y31_N24
\PC|counter[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[12]~40_combout\ = (\PC|counter\(12) & (\PC|counter[11]~39\ $ (GND))) # (!\PC|counter\(12) & (!\PC|counter[11]~39\ & VCC))
-- \PC|counter[12]~41\ = CARRY((\PC|counter\(12) & !\PC|counter[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(12),
	datad => VCC,
	cin => \PC|counter[11]~39\,
	combout => \PC|counter[12]~40_combout\,
	cout => \PC|counter[12]~41\);

-- Location: FF_X48_Y31_N25
\PC|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[12]~40_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(12));

-- Location: LCCOMB_X48_Y31_N26
\PC|counter[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[13]~42_combout\ = (\PC|counter\(13) & (!\PC|counter[12]~41\)) # (!\PC|counter\(13) & ((\PC|counter[12]~41\) # (GND)))
-- \PC|counter[13]~43\ = CARRY((!\PC|counter[12]~41\) # (!\PC|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(13),
	datad => VCC,
	cin => \PC|counter[12]~41\,
	combout => \PC|counter[13]~42_combout\,
	cout => \PC|counter[13]~43\);

-- Location: FF_X48_Y31_N27
\PC|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[13]~42_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(13));

-- Location: LCCOMB_X48_Y31_N28
\PC|counter[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~44_combout\ = (\PC|counter\(14) & (\PC|counter[13]~43\ $ (GND))) # (!\PC|counter\(14) & (!\PC|counter[13]~43\ & VCC))
-- \PC|counter[14]~45\ = CARRY((\PC|counter\(14) & !\PC|counter[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(14),
	datad => VCC,
	cin => \PC|counter[13]~43\,
	combout => \PC|counter[14]~44_combout\,
	cout => \PC|counter[14]~45\);

-- Location: FF_X48_Y31_N29
\PC|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[14]~44_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(14));

-- Location: LCCOMB_X48_Y31_N30
\PC|counter[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[15]~46_combout\ = \PC|counter\(15) $ (\PC|counter[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(15),
	cin => \PC|counter[14]~45\,
	combout => \PC|counter[15]~46_combout\);

-- Location: FF_X48_Y31_N31
\PC|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[15]~46_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(15));

-- Location: LCCOMB_X46_Y27_N12
\muxREM|q[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[15]~1_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(15))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(15),
	datac => \UC|selectREM~1_combout\,
	datad => \RDM|conteudo\(15),
	combout => \muxREM|q[15]~1_combout\);

-- Location: FF_X46_Y27_N13
\MEM|ram_rtl_0|auto_generated|addr_store_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[15]~1_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2));

-- Location: LCCOMB_X46_Y27_N6
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ = (\UC|writeREM~2_combout\ & ((\muxREM|q[15]~1_combout\))) # (!\UC|writeREM~2_combout\ & (\MEM|ram_rtl_0|auto_generated|addr_store_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2),
	datac => \muxREM|q[15]~1_combout\,
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\);

-- Location: FF_X46_Y27_N7
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: M9K_X68_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\);

-- Location: M9K_X68_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\);

-- Location: M9K_X13_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\);

-- Location: LCCOMB_X44_Y29_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\);

-- Location: M9K_X68_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\);

-- Location: LCCOMB_X44_Y29_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\);

-- Location: LCCOMB_X44_Y29_N16
\MEM|ram~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~18_combout\ = (\MEM|ram_rtl_0_bypass\(48) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(47))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\))))) # (!\MEM|ram_rtl_0_bypass\(48) & 
-- (((\MEM|ram_rtl_0_bypass\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(48),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(47),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	combout => \MEM|ram~18_combout\);

-- Location: FF_X45_Y29_N19
\RDM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[7]~7_combout\,
	asdata => \MEM|ram~18_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(7));

-- Location: LCCOMB_X42_Y28_N28
\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(8)) # (\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(7) & ((!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \AC|conteudo\(8),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux8~0_combout\);

-- Location: LCCOMB_X42_Y28_N6
\ULA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux8~0_combout\ & ((\RDM|conteudo\(7)))) # (!\ULA|Mux8~0_combout\ & (\AC|conteudo\(6))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \UC|opULA[1]~3_combout\,
	datac => \RDM|conteudo\(7),
	datad => \ULA|Mux8~0_combout\,
	combout => \ULA|Mux8~1_combout\);

-- Location: LCCOMB_X44_Y28_N0
\ULA|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~23_combout\ = \RDM|conteudo\(7) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \UC|writeAC~2_combout\,
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~23_combout\);

-- Location: LCCOMB_X41_Y27_N0
\ULA|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~24_combout\ = ((\ULA|Add0~23_combout\ $ (\AC|conteudo\(7) $ (!\ULA|Add0~22\)))) # (GND)
-- \ULA|Add0~25\ = CARRY((\ULA|Add0~23_combout\ & ((\AC|conteudo\(7)) # (!\ULA|Add0~22\))) # (!\ULA|Add0~23_combout\ & (\AC|conteudo\(7) & !\ULA|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~23_combout\,
	datab => \AC|conteudo\(7),
	datad => VCC,
	cin => \ULA|Add0~22\,
	combout => \ULA|Add0~24_combout\,
	cout => \ULA|Add0~25\);

-- Location: LCCOMB_X40_Y28_N10
\ULA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~2_combout\ = (\ULA|Mux1~1_combout\ & (((\ULA|Mux1~0_combout\)))) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux8~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~1_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux1~0_combout\,
	datad => \ULA|Add0~24_combout\,
	combout => \ULA|Mux8~2_combout\);

-- Location: LCCOMB_X40_Y28_N12
\ULA|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~3_combout\ = (\RDM|conteudo\(7) & ((\ULA|Mux8~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(7))))) # (!\RDM|conteudo\(7) & (\ULA|Mux8~2_combout\ & ((\AC|conteudo\(7)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(7),
	datad => \ULA|Mux8~2_combout\,
	combout => \ULA|Mux8~3_combout\);

-- Location: FF_X40_Y28_N13
\AC|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux8~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(7));

-- Location: LCCOMB_X42_Y28_N12
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(9)) # ((\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((!\AC|conteudo\(8) & !\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(9),
	datac => \AC|conteudo\(8),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X42_Y28_N26
\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux7~0_combout\ & (\RDM|conteudo\(8))) # (!\ULA|Mux7~0_combout\ & ((\AC|conteudo\(7)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \UC|opULA[1]~3_combout\,
	datac => \AC|conteudo\(7),
	datad => \ULA|Mux7~0_combout\,
	combout => \ULA|Mux7~1_combout\);

-- Location: LCCOMB_X41_Y27_N2
\ULA|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~27_combout\ = (\ULA|Add0~26_combout\ & ((\AC|conteudo\(8) & (\ULA|Add0~25\ & VCC)) # (!\AC|conteudo\(8) & (!\ULA|Add0~25\)))) # (!\ULA|Add0~26_combout\ & ((\AC|conteudo\(8) & (!\ULA|Add0~25\)) # (!\AC|conteudo\(8) & ((\ULA|Add0~25\) # (GND)))))
-- \ULA|Add0~28\ = CARRY((\ULA|Add0~26_combout\ & (!\AC|conteudo\(8) & !\ULA|Add0~25\)) # (!\ULA|Add0~26_combout\ & ((!\ULA|Add0~25\) # (!\AC|conteudo\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~26_combout\,
	datab => \AC|conteudo\(8),
	datad => VCC,
	cin => \ULA|Add0~25\,
	combout => \ULA|Add0~27_combout\,
	cout => \ULA|Add0~28\);

-- Location: LCCOMB_X42_Y28_N16
\ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux7~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux7~1_combout\,
	datad => \ULA|Add0~27_combout\,
	combout => \ULA|Mux7~2_combout\);

-- Location: LCCOMB_X42_Y28_N14
\ULA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~3_combout\ = (\RDM|conteudo\(8) & ((\ULA|Mux7~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(8))))) # (!\RDM|conteudo\(8) & (\ULA|Mux7~2_combout\ & ((\AC|conteudo\(8)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(8),
	datad => \ULA|Mux7~2_combout\,
	combout => \ULA|Mux7~3_combout\);

-- Location: FF_X42_Y28_N15
\AC|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux7~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(8));

-- Location: IOIBUF_X52_Y0_N8
\entrada[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(8),
	o => \entrada[8]~input_o\);

-- Location: LCCOMB_X44_Y30_N30
\RDM|conteudo[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[8]~8_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[8]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[0]~4_combout\,
	datab => \AC|conteudo\(8),
	datad => \entrada[8]~input_o\,
	combout => \RDM|conteudo[8]~8_combout\);

-- Location: LCCOMB_X46_Y30_N14
\MEM|ram_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X46_Y30_N15
\MEM|ram_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(50));

-- Location: FF_X46_Y30_N17
\MEM|ram_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(49));

-- Location: M9K_X47_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\);

-- Location: M9K_X27_Y46_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y46_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\);

-- Location: M9K_X47_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\);

-- Location: M9K_X27_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\);

-- Location: LCCOMB_X46_Y30_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\);

-- Location: LCCOMB_X46_Y30_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\);

-- Location: LCCOMB_X46_Y30_N16
\MEM|ram~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~19_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(49))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(50) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\))) # (!\MEM|ram_rtl_0_bypass\(50) & 
-- (\MEM|ram_rtl_0_bypass\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(50),
	datac => \MEM|ram_rtl_0_bypass\(49),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\,
	combout => \MEM|ram~19_combout\);

-- Location: FF_X44_Y30_N31
\RDM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[8]~8_combout\,
	asdata => \MEM|ram~19_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(8));

-- Location: LCCOMB_X41_Y27_N26
\ULA|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~26_combout\ = \RDM|conteudo\(8) $ (((\UC|opULA[0]~5_combout\) # ((\UC|writeAC~2_combout\ & !\UC|opULA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \RDM|conteudo\(8),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[0]~5_combout\,
	combout => \ULA|Add0~26_combout\);

-- Location: LCCOMB_X41_Y27_N4
\ULA|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~30_combout\ = ((\AC|conteudo\(9) $ (\ULA|Add0~29_combout\ $ (!\ULA|Add0~28\)))) # (GND)
-- \ULA|Add0~31\ = CARRY((\AC|conteudo\(9) & ((\ULA|Add0~29_combout\) # (!\ULA|Add0~28\))) # (!\AC|conteudo\(9) & (\ULA|Add0~29_combout\ & !\ULA|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \ULA|Add0~29_combout\,
	datad => VCC,
	cin => \ULA|Add0~28\,
	combout => \ULA|Add0~30_combout\,
	cout => \ULA|Add0~31\);

-- Location: LCCOMB_X41_Y27_N6
\ULA|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_combout\ = (\AC|conteudo\(10) & ((\ULA|Add0~32_combout\ & (\ULA|Add0~31\ & VCC)) # (!\ULA|Add0~32_combout\ & (!\ULA|Add0~31\)))) # (!\AC|conteudo\(10) & ((\ULA|Add0~32_combout\ & (!\ULA|Add0~31\)) # (!\ULA|Add0~32_combout\ & ((\ULA|Add0~31\) 
-- # (GND)))))
-- \ULA|Add0~34\ = CARRY((\AC|conteudo\(10) & (!\ULA|Add0~32_combout\ & !\ULA|Add0~31\)) # (!\AC|conteudo\(10) & ((!\ULA|Add0~31\) # (!\ULA|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \ULA|Add0~32_combout\,
	datad => VCC,
	cin => \ULA|Add0~31\,
	combout => \ULA|Add0~33_combout\,
	cout => \ULA|Add0~34\);

-- Location: LCCOMB_X41_Y27_N18
\ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|Mux1~0_combout\ & ((\ULA|Mux1~1_combout\) # ((\ULA|Mux5~1_combout\)))) # (!\ULA|Mux1~0_combout\ & (!\ULA|Mux1~1_combout\ & ((\ULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~0_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux5~1_combout\,
	datad => \ULA|Add0~33_combout\,
	combout => \ULA|Mux5~2_combout\);

-- Location: LCCOMB_X41_Y27_N22
\ULA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~3_combout\ = (\ULA|Mux1~1_combout\ & ((\RDM|conteudo\(10) & ((\AC|conteudo\(10)) # (\ULA|Mux5~2_combout\))) # (!\RDM|conteudo\(10) & (\AC|conteudo\(10) & \ULA|Mux5~2_combout\)))) # (!\ULA|Mux1~1_combout\ & (((\ULA|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \RDM|conteudo\(10),
	datac => \AC|conteudo\(10),
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux5~3_combout\);

-- Location: FF_X41_Y27_N23
\AC|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux5~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(10));

-- Location: IOIBUF_X37_Y0_N15
\entrada[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(10),
	o => \entrada[10]~input_o\);

-- Location: LCCOMB_X45_Y34_N28
\RDM|conteudo[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[10]~10_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[10]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \entrada[10]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[10]~10_combout\);

-- Location: LCCOMB_X44_Y34_N14
\MEM|ram_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X44_Y34_N15
\MEM|ram_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(54));

-- Location: FF_X44_Y34_N1
\MEM|ram_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(53));

-- Location: M9K_X47_Y50_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\);

-- Location: M9K_X27_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\);

-- Location: M9K_X27_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014400",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\);

-- Location: M9K_X61_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\);

-- Location: LCCOMB_X44_Y34_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\);

-- Location: LCCOMB_X44_Y34_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\);

-- Location: LCCOMB_X44_Y34_N0
\MEM|ram~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~21_combout\ = (\MEM|ram_rtl_0_bypass\(54) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(53))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\))))) # (!\MEM|ram_rtl_0_bypass\(54) & 
-- (((\MEM|ram_rtl_0_bypass\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(54),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(53),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\,
	combout => \MEM|ram~21_combout\);

-- Location: FF_X45_Y34_N29
\RDM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[10]~10_combout\,
	asdata => \MEM|ram~21_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(10));

-- Location: FF_X44_Y28_N19
\RI|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(10),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(10));

-- Location: LCCOMB_X45_Y27_N12
\UC|RwriteREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~0_combout\ = (\RI|conteudo\(10) & (!\RI|conteudo\(9) & \DECOD|operacao\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \DECOD|operacao\(14),
	combout => \UC|RwriteREM~0_combout\);

-- Location: LCCOMB_X45_Y28_N4
\UC|writeMEM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~0_combout\ = (\UC|t7~q\ & (!\DECOD|Decoder0~0_combout\ & ((\DECOD|operacao\(14)) # (\DECOD|operacao\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \DECOD|Decoder0~0_combout\,
	datac => \DECOD|operacao\(14),
	datad => \DECOD|operacao\(4),
	combout => \UC|writeMEM~0_combout\);

-- Location: LCCOMB_X45_Y28_N10
\UC|writeMEM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~1_combout\ = (\DECOD|operacao\(4) & ((\UC|t9~q\) # ((\UC|t4~q\ & \DECOD|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t9~q\,
	datac => \DECOD|Decoder0~2_combout\,
	datad => \DECOD|operacao\(4),
	combout => \UC|writeMEM~1_combout\);

-- Location: LCCOMB_X45_Y28_N14
\UC|writeMEM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~2_combout\ = (\UC|writeMEM~0_combout\) # ((\UC|writeMEM~1_combout\) # ((\UC|t6~q\ & \UC|RwriteREM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|RwriteREM~0_combout\,
	datac => \UC|writeMEM~0_combout\,
	datad => \UC|writeMEM~1_combout\,
	combout => \UC|writeMEM~2_combout\);

-- Location: FF_X45_Y28_N15
\MEM|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|writeMEM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X46_Y28_N20
\MEM|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[32]~feeder_combout\ = \muxREM|q[15]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[15]~1_combout\,
	combout => \MEM|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X46_Y28_N21
\MEM|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[32]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(32));

-- Location: LCCOMB_X46_Y28_N24
\MEM|ram_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[29]~feeder_combout\ = \REM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(14),
	combout => \MEM|ram_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X46_Y28_N25
\MEM|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(29));

-- Location: FF_X46_Y28_N31
\MEM|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(30));

-- Location: FF_X46_Y28_N19
\MEM|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(31));

-- Location: LCCOMB_X46_Y28_N30
\MEM|ram~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~8_combout\ = (\MEM|ram_rtl_0_bypass\(32) & (\MEM|ram_rtl_0_bypass\(31) & (\MEM|ram_rtl_0_bypass\(29) $ (!\MEM|ram_rtl_0_bypass\(30))))) # (!\MEM|ram_rtl_0_bypass\(32) & (!\MEM|ram_rtl_0_bypass\(31) & (\MEM|ram_rtl_0_bypass\(29) $ 
-- (!\MEM|ram_rtl_0_bypass\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(32),
	datab => \MEM|ram_rtl_0_bypass\(29),
	datac => \MEM|ram_rtl_0_bypass\(30),
	datad => \MEM|ram_rtl_0_bypass\(31),
	combout => \MEM|ram~8_combout\);

-- Location: LCCOMB_X45_Y30_N22
\MEM|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[18]~feeder_combout\ = \muxREM|q[8]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[8]~11_combout\,
	combout => \MEM|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X45_Y30_N23
\MEM|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[18]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X45_Y30_N18
\MEM|ram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[19]~feeder_combout\ = \REM|conteudo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(9),
	combout => \MEM|ram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X45_Y30_N19
\MEM|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(19));

-- Location: FF_X45_Y30_N17
\MEM|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[9]~12_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X45_Y30_N28
\MEM|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[17]~feeder_combout\ = \REM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(8),
	combout => \MEM|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X45_Y30_N29
\MEM|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X45_Y30_N16
\MEM|ram~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~5_combout\ = (\MEM|ram_rtl_0_bypass\(18) & (\MEM|ram_rtl_0_bypass\(17) & (\MEM|ram_rtl_0_bypass\(19) $ (!\MEM|ram_rtl_0_bypass\(20))))) # (!\MEM|ram_rtl_0_bypass\(18) & (!\MEM|ram_rtl_0_bypass\(17) & (\MEM|ram_rtl_0_bypass\(19) $ 
-- (!\MEM|ram_rtl_0_bypass\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(18),
	datab => \MEM|ram_rtl_0_bypass\(19),
	datac => \MEM|ram_rtl_0_bypass\(20),
	datad => \MEM|ram_rtl_0_bypass\(17),
	combout => \MEM|ram~5_combout\);

-- Location: LCCOMB_X45_Y30_N10
\MEM|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[22]~feeder_combout\ = \muxREM|q[10]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[10]~13_combout\,
	combout => \MEM|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X45_Y30_N11
\MEM|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[22]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(22));

-- Location: LCCOMB_X45_Y30_N14
\MEM|ram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[23]~feeder_combout\ = \REM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(11),
	combout => \MEM|ram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X45_Y30_N15
\MEM|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(23));

-- Location: FF_X45_Y30_N5
\MEM|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[11]~14_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X45_Y30_N12
\MEM|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[21]~feeder_combout\ = \REM|conteudo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(10),
	combout => \MEM|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X45_Y30_N13
\MEM|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X45_Y30_N4
\MEM|ram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~6_combout\ = (\MEM|ram_rtl_0_bypass\(22) & (\MEM|ram_rtl_0_bypass\(21) & (\MEM|ram_rtl_0_bypass\(23) $ (!\MEM|ram_rtl_0_bypass\(24))))) # (!\MEM|ram_rtl_0_bypass\(22) & (!\MEM|ram_rtl_0_bypass\(21) & (\MEM|ram_rtl_0_bypass\(23) $ 
-- (!\MEM|ram_rtl_0_bypass\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(22),
	datab => \MEM|ram_rtl_0_bypass\(23),
	datac => \MEM|ram_rtl_0_bypass\(24),
	datad => \MEM|ram_rtl_0_bypass\(21),
	combout => \MEM|ram~6_combout\);

-- Location: LCCOMB_X46_Y28_N12
\MEM|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[28]~feeder_combout\ = \muxREM|q[13]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[13]~0_combout\,
	combout => \MEM|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X46_Y28_N13
\MEM|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[28]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(28));

-- Location: FF_X46_Y28_N15
\MEM|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(27));

-- Location: FF_X46_Y28_N3
\MEM|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[12]~15_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(26));

-- Location: LCCOMB_X46_Y28_N16
\MEM|ram_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[25]~feeder_combout\ = \REM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(12),
	combout => \MEM|ram_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X46_Y28_N17
\MEM|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X46_Y28_N2
\MEM|ram~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~7_combout\ = (\MEM|ram_rtl_0_bypass\(28) & (\MEM|ram_rtl_0_bypass\(27) & (\MEM|ram_rtl_0_bypass\(26) $ (!\MEM|ram_rtl_0_bypass\(25))))) # (!\MEM|ram_rtl_0_bypass\(28) & (!\MEM|ram_rtl_0_bypass\(27) & (\MEM|ram_rtl_0_bypass\(26) $ 
-- (!\MEM|ram_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(28),
	datab => \MEM|ram_rtl_0_bypass\(27),
	datac => \MEM|ram_rtl_0_bypass\(26),
	datad => \MEM|ram_rtl_0_bypass\(25),
	combout => \MEM|ram~7_combout\);

-- Location: LCCOMB_X45_Y30_N8
\MEM|ram~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~9_combout\ = (\MEM|ram~8_combout\ & (\MEM|ram~5_combout\ & (\MEM|ram~6_combout\ & \MEM|ram~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~8_combout\,
	datab => \MEM|ram~5_combout\,
	datac => \MEM|ram~6_combout\,
	datad => \MEM|ram~7_combout\,
	combout => \MEM|ram~9_combout\);

-- Location: LCCOMB_X45_Y31_N26
\MEM|ram_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[11]~feeder_combout\ = \REM|conteudo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(5),
	combout => \MEM|ram_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X45_Y31_N27
\MEM|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X45_Y31_N28
\MEM|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[9]~feeder_combout\ = \REM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(4),
	combout => \MEM|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X45_Y31_N29
\MEM|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(9));

-- Location: FF_X45_Y31_N9
\MEM|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[5]~8_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X45_Y31_N6
\MEM|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[10]~feeder_combout\ = \muxREM|q[4]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[4]~7_combout\,
	combout => \MEM|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X45_Y31_N7
\MEM|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[10]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X45_Y31_N8
\MEM|ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~2_combout\ = (\MEM|ram_rtl_0_bypass\(11) & (\MEM|ram_rtl_0_bypass\(12) & (\MEM|ram_rtl_0_bypass\(9) $ (!\MEM|ram_rtl_0_bypass\(10))))) # (!\MEM|ram_rtl_0_bypass\(11) & (!\MEM|ram_rtl_0_bypass\(12) & (\MEM|ram_rtl_0_bypass\(9) $ 
-- (!\MEM|ram_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(11),
	datab => \MEM|ram_rtl_0_bypass\(9),
	datac => \MEM|ram_rtl_0_bypass\(12),
	datad => \MEM|ram_rtl_0_bypass\(10),
	combout => \MEM|ram~2_combout\);

-- Location: FF_X45_Y31_N21
\MEM|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X45_Y31_N2
\MEM|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[7]~feeder_combout\ = \REM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(3),
	combout => \MEM|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X45_Y31_N3
\MEM|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(7));

-- Location: FF_X45_Y31_N25
\MEM|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[3]~6_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X45_Y31_N10
\MEM|ram_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[6]~feeder_combout\ = \muxREM|q[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[2]~5_combout\,
	combout => \MEM|ram_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X45_Y31_N11
\MEM|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[6]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(6));

-- Location: LCCOMB_X45_Y31_N24
\MEM|ram~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~1_combout\ = (\MEM|ram_rtl_0_bypass\(5) & (\MEM|ram_rtl_0_bypass\(6) & (\MEM|ram_rtl_0_bypass\(7) $ (!\MEM|ram_rtl_0_bypass\(8))))) # (!\MEM|ram_rtl_0_bypass\(5) & (!\MEM|ram_rtl_0_bypass\(6) & (\MEM|ram_rtl_0_bypass\(7) $ 
-- (!\MEM|ram_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(5),
	datab => \MEM|ram_rtl_0_bypass\(7),
	datac => \MEM|ram_rtl_0_bypass\(8),
	datad => \MEM|ram_rtl_0_bypass\(6),
	combout => \MEM|ram~1_combout\);

-- Location: LCCOMB_X45_Y31_N30
\MEM|ram_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[2]~feeder_combout\ = \muxREM|q[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[0]~3_combout\,
	combout => \MEM|ram_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X45_Y31_N31
\MEM|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[2]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(2));

-- Location: LCCOMB_X45_Y31_N18
\MEM|ram_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[3]~feeder_combout\ = \REM|conteudo\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(1),
	combout => \MEM|ram_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X45_Y31_N19
\MEM|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(3));

-- Location: FF_X45_Y31_N5
\MEM|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[1]~4_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(4));

-- Location: FF_X45_Y31_N17
\MEM|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(1));

-- Location: LCCOMB_X45_Y31_N4
\MEM|ram~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~0_combout\ = (\MEM|ram_rtl_0_bypass\(2) & (\MEM|ram_rtl_0_bypass\(1) & (\MEM|ram_rtl_0_bypass\(3) $ (!\MEM|ram_rtl_0_bypass\(4))))) # (!\MEM|ram_rtl_0_bypass\(2) & (!\MEM|ram_rtl_0_bypass\(1) & (\MEM|ram_rtl_0_bypass\(3) $ 
-- (!\MEM|ram_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(2),
	datab => \MEM|ram_rtl_0_bypass\(3),
	datac => \MEM|ram_rtl_0_bypass\(4),
	datad => \MEM|ram_rtl_0_bypass\(1),
	combout => \MEM|ram~0_combout\);

-- Location: FF_X46_Y31_N11
\MEM|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X46_Y31_N2
\MEM|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[16]~feeder_combout\ = \muxREM|q[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[7]~10_combout\,
	combout => \MEM|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X46_Y31_N3
\MEM|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[16]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(16));

-- Location: FF_X46_Y31_N23
\MEM|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[6]~9_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(14));

-- Location: FF_X46_Y31_N25
\MEM|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(15));

-- Location: LCCOMB_X46_Y31_N22
\MEM|ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~3_combout\ = (\MEM|ram_rtl_0_bypass\(13) & (\MEM|ram_rtl_0_bypass\(14) & (\MEM|ram_rtl_0_bypass\(16) $ (!\MEM|ram_rtl_0_bypass\(15))))) # (!\MEM|ram_rtl_0_bypass\(13) & (!\MEM|ram_rtl_0_bypass\(14) & (\MEM|ram_rtl_0_bypass\(16) $ 
-- (!\MEM|ram_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(13),
	datab => \MEM|ram_rtl_0_bypass\(16),
	datac => \MEM|ram_rtl_0_bypass\(14),
	datad => \MEM|ram_rtl_0_bypass\(15),
	combout => \MEM|ram~3_combout\);

-- Location: LCCOMB_X45_Y31_N12
\MEM|ram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~4_combout\ = (\MEM|ram~2_combout\ & (\MEM|ram~1_combout\ & (\MEM|ram~0_combout\ & \MEM|ram~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~2_combout\,
	datab => \MEM|ram~1_combout\,
	datac => \MEM|ram~0_combout\,
	datad => \MEM|ram~3_combout\,
	combout => \MEM|ram~4_combout\);

-- Location: LCCOMB_X45_Y30_N26
\MEM|ram~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~10_combout\ = (\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~9_combout\ & \MEM|ram~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datac => \MEM|ram~9_combout\,
	datad => \MEM|ram~4_combout\,
	combout => \MEM|ram~10_combout\);

-- Location: FF_X46_Y33_N11
\MEM|ram_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(63));

-- Location: M9K_X27_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y33_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\);

-- Location: M9K_X47_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y33_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\);

-- Location: M9K_X47_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y33_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\);

-- Location: M9K_X47_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y33_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\);

-- Location: LCCOMB_X46_Y33_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\);

-- Location: LCCOMB_X46_Y33_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\);

-- Location: LCCOMB_X46_Y33_N10
\MEM|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~26_combout\ = (\MEM|ram_rtl_0_bypass\(64) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(63))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\))))) # (!\MEM|ram_rtl_0_bypass\(64) & 
-- (((\MEM|ram_rtl_0_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(64),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(63),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\,
	combout => \MEM|ram~26_combout\);

-- Location: FF_X45_Y33_N7
\RDM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[15]~15_combout\,
	asdata => \MEM|ram~26_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(15));

-- Location: LCCOMB_X38_Y52_N10
\RI|conteudo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[15]~feeder_combout\ = \RDM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(15),
	combout => \RI|conteudo[15]~feeder_combout\);

-- Location: FF_X38_Y52_N11
\RI|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[15]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(15));

-- Location: CLKCTRL_G10
\RI|conteudo[15]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RI|conteudo[15]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RI|conteudo[15]~clkctrl_outclk\);

-- Location: LCCOMB_X44_Y27_N6
\DECOD|operacao[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(13) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(13))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(13),
	datac => \DECOD|Mux15~2_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(13));

-- Location: LCCOMB_X43_Y28_N6
\UC|opULA[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[2]~4_combout\ = (\UC|writeAC~0_combout\) # ((\DECOD|operacao\(13) & \UC|writeAC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(13),
	datac => \UC|writeAC~2_combout\,
	datad => \UC|writeAC~0_combout\,
	combout => \UC|opULA[2]~4_combout\);

-- Location: LCCOMB_X40_Y27_N26
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[1]~3_combout\ & (\AC|conteudo\(14))) # (!\UC|opULA[1]~3_combout\ & ((!\ffN|conteudo~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(14),
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X42_Y27_N24
\ULA|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~47_combout\ = \RDM|conteudo\(15) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(15),
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~47_combout\);

-- Location: LCCOMB_X43_Y28_N30
\ULA|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~44_combout\ = \RDM|conteudo\(14) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~5_combout\,
	datac => \UC|opULA[0]~6_combout\,
	datad => \RDM|conteudo\(14),
	combout => \ULA|Add0~44_combout\);

-- Location: LCCOMB_X42_Y28_N30
\ULA|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_combout\ = \RDM|conteudo\(13) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~5_combout\,
	datab => \RDM|conteudo\(13),
	datac => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~41_combout\);

-- Location: LCCOMB_X42_Y27_N10
\ULA|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~38_combout\ = \RDM|conteudo\(12) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~38_combout\);

-- Location: LCCOMB_X44_Y30_N6
\ULA|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~35_combout\ = \RDM|conteudo\(11) $ (((\UC|opULA[0]~5_combout\) # (\UC|opULA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(11),
	datac => \UC|opULA[0]~5_combout\,
	datad => \UC|opULA[0]~6_combout\,
	combout => \ULA|Add0~35_combout\);

-- Location: LCCOMB_X41_Y27_N8
\ULA|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~36_combout\ = ((\AC|conteudo\(11) $ (\ULA|Add0~35_combout\ $ (!\ULA|Add0~34\)))) # (GND)
-- \ULA|Add0~37\ = CARRY((\AC|conteudo\(11) & ((\ULA|Add0~35_combout\) # (!\ULA|Add0~34\))) # (!\AC|conteudo\(11) & (\ULA|Add0~35_combout\ & !\ULA|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \ULA|Add0~35_combout\,
	datad => VCC,
	cin => \ULA|Add0~34\,
	combout => \ULA|Add0~36_combout\,
	cout => \ULA|Add0~37\);

-- Location: LCCOMB_X41_Y27_N10
\ULA|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~39_combout\ = (\AC|conteudo\(12) & ((\ULA|Add0~38_combout\ & (\ULA|Add0~37\ & VCC)) # (!\ULA|Add0~38_combout\ & (!\ULA|Add0~37\)))) # (!\AC|conteudo\(12) & ((\ULA|Add0~38_combout\ & (!\ULA|Add0~37\)) # (!\ULA|Add0~38_combout\ & ((\ULA|Add0~37\) 
-- # (GND)))))
-- \ULA|Add0~40\ = CARRY((\AC|conteudo\(12) & (!\ULA|Add0~38_combout\ & !\ULA|Add0~37\)) # (!\AC|conteudo\(12) & ((!\ULA|Add0~37\) # (!\ULA|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \ULA|Add0~38_combout\,
	datad => VCC,
	cin => \ULA|Add0~37\,
	combout => \ULA|Add0~39_combout\,
	cout => \ULA|Add0~40\);

-- Location: LCCOMB_X41_Y27_N12
\ULA|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~42_combout\ = ((\ULA|Add0~41_combout\ $ (\AC|conteudo\(13) $ (!\ULA|Add0~40\)))) # (GND)
-- \ULA|Add0~43\ = CARRY((\ULA|Add0~41_combout\ & ((\AC|conteudo\(13)) # (!\ULA|Add0~40\))) # (!\ULA|Add0~41_combout\ & (\AC|conteudo\(13) & !\ULA|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~41_combout\,
	datab => \AC|conteudo\(13),
	datad => VCC,
	cin => \ULA|Add0~40\,
	combout => \ULA|Add0~42_combout\,
	cout => \ULA|Add0~43\);

-- Location: LCCOMB_X41_Y27_N14
\ULA|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_combout\ = (\AC|conteudo\(14) & ((\ULA|Add0~44_combout\ & (\ULA|Add0~43\ & VCC)) # (!\ULA|Add0~44_combout\ & (!\ULA|Add0~43\)))) # (!\AC|conteudo\(14) & ((\ULA|Add0~44_combout\ & (!\ULA|Add0~43\)) # (!\ULA|Add0~44_combout\ & ((\ULA|Add0~43\) 
-- # (GND)))))
-- \ULA|Add0~46\ = CARRY((\AC|conteudo\(14) & (!\ULA|Add0~44_combout\ & !\ULA|Add0~43\)) # (!\AC|conteudo\(14) & ((!\ULA|Add0~43\) # (!\ULA|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \ULA|Add0~44_combout\,
	datad => VCC,
	cin => \ULA|Add0~43\,
	combout => \ULA|Add0~45_combout\,
	cout => \ULA|Add0~46\);

-- Location: LCCOMB_X41_Y27_N16
\ULA|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~48_combout\ = \ffN|conteudo~q\ $ (\ULA|Add0~46\ $ (!\ULA|Add0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ffN|conteudo~q\,
	datad => \ULA|Add0~47_combout\,
	cin => \ULA|Add0~46\,
	combout => \ULA|Add0~48_combout\);

-- Location: LCCOMB_X40_Y27_N4
\ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\UC|opULA[2]~4_combout\ & (((\ULA|Mux0~0_combout\)))) # (!\UC|opULA[2]~4_combout\ & (!\UC|opULA[1]~3_combout\ & ((\ULA|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \UC|opULA[2]~4_combout\,
	datac => \ULA|Mux0~0_combout\,
	datad => \ULA|Add0~48_combout\,
	combout => \ULA|Mux0~1_combout\);

-- Location: LCCOMB_X40_Y27_N14
\ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|Mux0~1_combout\) # ((\UC|opULA[1]~3_combout\ & \ULA|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datac => \ULA|Mux0~1_combout\,
	datad => \ULA|Mux0~2_combout\,
	combout => \ULA|Mux0~3_combout\);

-- Location: FF_X40_Y27_N15
\ffN|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux0~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffN|conteudo~q\);

-- Location: LCCOMB_X40_Y27_N6
\ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\ffN|conteudo~q\))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(14),
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux1~2_combout\);

-- Location: LCCOMB_X40_Y27_N12
\ULA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~3_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux1~2_combout\ & ((\RDM|conteudo\(14)))) # (!\ULA|Mux1~2_combout\ & (\AC|conteudo\(13))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(13),
	datac => \RDM|conteudo\(14),
	datad => \ULA|Mux1~2_combout\,
	combout => \ULA|Mux1~3_combout\);

-- Location: LCCOMB_X40_Y28_N24
\ULA|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~4_combout\ = (\ULA|Mux1~1_combout\ & (((\ULA|Mux1~0_combout\)))) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux1~3_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~3_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux1~0_combout\,
	datad => \ULA|Add0~45_combout\,
	combout => \ULA|Mux1~4_combout\);

-- Location: LCCOMB_X40_Y28_N14
\ULA|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~5_combout\ = (\RDM|conteudo\(14) & ((\ULA|Mux1~4_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(14))))) # (!\RDM|conteudo\(14) & (\ULA|Mux1~4_combout\ & ((\AC|conteudo\(14)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(14),
	datad => \ULA|Mux1~4_combout\,
	combout => \ULA|Mux1~5_combout\);

-- Location: FF_X40_Y28_N15
\AC|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux1~5_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(14));

-- Location: IOIBUF_X48_Y53_N1
\entrada[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(14),
	o => \entrada[14]~input_o\);

-- Location: LCCOMB_X45_Y34_N6
\RDM|conteudo[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[14]~14_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[14]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \entrada[14]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[14]~14_combout\);

-- Location: LCCOMB_X45_Y34_N0
\MEM|ram_rtl_0_bypass[61]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[61]~2_combout\ = !\RDM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(14),
	combout => \MEM|ram_rtl_0_bypass[61]~2_combout\);

-- Location: FF_X45_Y34_N1
\MEM|ram_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(61));

-- Location: LCCOMB_X45_Y34_N22
\MEM|ram_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X45_Y34_N23
\MEM|ram_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(62));

-- Location: M9K_X61_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\);

-- Location: M9K_X47_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\);

-- Location: M9K_X68_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\);

-- Location: M9K_X13_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015505",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\);

-- Location: LCCOMB_X46_Y34_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\);

-- Location: LCCOMB_X46_Y34_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\);

-- Location: LCCOMB_X45_Y34_N30
\MEM|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~25_combout\ = (\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(61))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(62) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\))) # (!\MEM|ram_rtl_0_bypass\(62) & 
-- (!\MEM|ram_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(61),
	datac => \MEM|ram_rtl_0_bypass\(62),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\,
	combout => \MEM|ram~25_combout\);

-- Location: FF_X45_Y34_N7
\RDM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[14]~14_combout\,
	asdata => \MEM|ram~25_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(14));

-- Location: FF_X43_Y27_N15
\RI|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(14),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(14));

-- Location: LCCOMB_X43_Y27_N12
\DECOD|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~9_combout\ = (!\RI|conteudo\(12) & (!\RI|conteudo\(13) & (\RI|conteudo\(14) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~9_combout\);

-- Location: LCCOMB_X45_Y27_N20
\DECOD|operacao[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(6) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(6))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(6),
	datac => \DECOD|Mux15~9_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(6));

-- Location: LCCOMB_X45_Y27_N14
\UC|RwriteRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~1_combout\ = (\UC|writeRDM~2_combout\ & ((!\ffN|conteudo~q\) # (!\DECOD|operacao\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(6),
	datac => \ffN|conteudo~q\,
	datad => \UC|writeRDM~2_combout\,
	combout => \UC|RwriteRDM~1_combout\);

-- Location: LCCOMB_X45_Y28_N12
\UC|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~4_combout\ = (\UC|t7~q\ & (((!\UC|RwriteRDM~1_combout\ & \UC|t5~q\)) # (!\UC|RwriteRDM~0_combout\))) # (!\UC|t7~q\ & (!\UC|RwriteRDM~1_combout\ & ((\UC|t5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|RwriteRDM~1_combout\,
	datac => \UC|RwriteRDM~0_combout\,
	datad => \UC|t5~q\,
	combout => \UC|always0~4_combout\);

-- Location: LCCOMB_X43_Y28_N18
\DECOD|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~3_combout\ = (\RI|conteudo\(10) & \RI|conteudo\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(10),
	datad => \RI|conteudo\(9),
	combout => \DECOD|Decoder0~3_combout\);

-- Location: LCCOMB_X43_Y27_N16
\DECOD|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~14_combout\ = (\RI|conteudo\(12) & (\RI|conteudo\(13) & (!\RI|conteudo\(11) & \RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~14_combout\);

-- Location: LCCOMB_X43_Y27_N2
\DECOD|operacao[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(1) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(1))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(1),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~14_combout\,
	combout => \DECOD|operacao\(1));

-- Location: LCCOMB_X43_Y27_N14
\DECOD|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~7_combout\ = (\RI|conteudo\(12) & (\RI|conteudo\(13) & (!\RI|conteudo\(14) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~7_combout\);

-- Location: LCCOMB_X43_Y27_N24
\DECOD|operacao[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(8) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(8)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo[15]~clkctrl_outclk\,
	datac => \DECOD|Mux15~7_combout\,
	datad => \DECOD|operacao\(8),
	combout => \DECOD|operacao\(8));

-- Location: LCCOMB_X43_Y27_N8
\DECOD|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~0_combout\ = (!\RI|conteudo\(12) & (!\RI|conteudo\(14) & (!\RI|conteudo\(13) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~0_combout\);

-- Location: LCCOMB_X43_Y27_N18
\DECOD|operacao[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(15) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(15))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(15),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~0_combout\,
	combout => \DECOD|operacao\(15));

-- Location: LCCOMB_X43_Y28_N28
\UC|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~0_combout\ = (\DECOD|operacao\(1)) # ((\DECOD|operacao\(2)) # ((\DECOD|operacao\(8)) # (\DECOD|operacao\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(1),
	datab => \DECOD|operacao\(2),
	datac => \DECOD|operacao\(8),
	datad => \DECOD|operacao\(15),
	combout => \UC|always0~0_combout\);

-- Location: LCCOMB_X45_Y28_N28
\UC|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~1_combout\ = (\UC|t9~q\) # ((\DECOD|Decoder0~3_combout\ & (\UC|t3~q\ & \UC|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~3_combout\,
	datab => \UC|t3~q\,
	datac => \UC|t9~q\,
	datad => \UC|always0~0_combout\,
	combout => \UC|always0~1_combout\);

-- Location: LCCOMB_X44_Y27_N18
\UC|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~2_combout\ = (\UC|selectRDM[1]~2_combout\ & (((\DECOD|operacao\(14) & \UC|t6~q\)))) # (!\UC|selectRDM[1]~2_combout\ & ((\UC|t5~q\) # ((\DECOD|operacao\(14) & \UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~2_combout\,
	datab => \UC|t5~q\,
	datac => \DECOD|operacao\(14),
	datad => \UC|t6~q\,
	combout => \UC|always0~2_combout\);

-- Location: LCCOMB_X45_Y28_N18
\UC|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~3_combout\ = (\UC|incrementPC~0_combout\) # ((\UC|got0~1_combout\) # ((\UC|always0~2_combout\ & \DECOD|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~2_combout\,
	datab => \DECOD|Decoder0~2_combout\,
	datac => \UC|incrementPC~0_combout\,
	datad => \UC|got0~1_combout\,
	combout => \UC|always0~3_combout\);

-- Location: LCCOMB_X45_Y28_N26
\UC|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~5_combout\ = (!\UC|always0~1_combout\ & (!\UC|always0~3_combout\ & ((\DECOD|Decoder0~0_combout\) # (!\UC|always0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~4_combout\,
	datab => \UC|always0~1_combout\,
	datac => \DECOD|Decoder0~0_combout\,
	datad => \UC|always0~3_combout\,
	combout => \UC|always0~5_combout\);

-- Location: LCCOMB_X45_Y28_N6
\UC|t1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~0_combout\ = (\UC|always0~5_combout\ & !\UC|t0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~5_combout\,
	datad => \UC|t0~q\,
	combout => \UC|t1~0_combout\);

-- Location: FF_X45_Y28_N7
\UC|t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t1~0_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t1~q\);

-- Location: LCCOMB_X44_Y28_N28
\UC|t3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t3~0_combout\ = (!\UC|t1~q\ & (\UC|t0~q\ & (\UC|always0~5_combout\ & \UC|t2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t0~q\,
	datac => \UC|always0~5_combout\,
	datad => \UC|t2~q\,
	combout => \UC|t3~0_combout\);

-- Location: FF_X44_Y28_N29
\UC|t3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t3~q\);

-- Location: LCCOMB_X44_Y28_N16
\UC|RwriteAC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~0_combout\ = (\UC|t3~q\ & (\RI|conteudo\(9) & \RI|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t3~q\,
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \UC|RwriteAC~0_combout\);

-- Location: LCCOMB_X44_Y28_N24
\UC|opULA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~1_combout\ = (\UC|writeAC~2_combout\ & (((\UC|RwriteAC~0_combout\ & \DECOD|operacao\(2))) # (!\UC|opULA[0]~0_combout\))) # (!\UC|writeAC~2_combout\ & (\UC|RwriteAC~0_combout\ & (\DECOD|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|operacao\(2),
	datad => \UC|opULA[0]~0_combout\,
	combout => \UC|opULA[0]~1_combout\);

-- Location: LCCOMB_X43_Y28_N26
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\UC|opULA[2]~4_combout\) # ((\UC|opULA[0]~1_combout\ & \UC|opULA[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[2]~4_combout\,
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X42_Y28_N24
\ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ULA|Mux1~1_combout\ & ((\RDM|conteudo\(13) & ((\AC|conteudo\(13)) # (\ULA|Mux1~0_combout\))) # (!\RDM|conteudo\(13) & (\AC|conteudo\(13) & \ULA|Mux1~0_combout\)))) # (!\ULA|Mux1~1_combout\ & (((!\ULA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \RDM|conteudo\(13),
	datac => \AC|conteudo\(13),
	datad => \ULA|Mux1~0_combout\,
	combout => \ULA|Mux2~2_combout\);

-- Location: LCCOMB_X40_Y27_N2
\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (\UC|opULA[1]~3_combout\ & (((!\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(14))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \AC|conteudo\(13),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux2~0_combout\);

-- Location: LCCOMB_X40_Y27_N24
\ULA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux2~0_combout\ & (\AC|conteudo\(12))) # (!\ULA|Mux2~0_combout\ & ((\RDM|conteudo\(13)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(12),
	datac => \RDM|conteudo\(13),
	datad => \ULA|Mux2~0_combout\,
	combout => \ULA|Mux2~1_combout\);

-- Location: LCCOMB_X41_Y27_N28
\ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\ULA|Mux2~2_combout\ & (((\ULA|Mux1~1_combout\) # (\ULA|Add0~42_combout\)))) # (!\ULA|Mux2~2_combout\ & (\ULA|Mux2~1_combout\ & (!\ULA|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~2_combout\,
	datab => \ULA|Mux2~1_combout\,
	datac => \ULA|Mux1~1_combout\,
	datad => \ULA|Add0~42_combout\,
	combout => \ULA|Mux2~3_combout\);

-- Location: FF_X41_Y27_N29
\AC|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux2~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(13));

-- Location: LCCOMB_X45_Y34_N12
\RDM|conteudo[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[13]~13_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[13]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[13]~input_o\,
	datab => \AC|conteudo\(13),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[13]~13_combout\);

-- Location: LCCOMB_X44_Y34_N2
\MEM|ram_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X44_Y34_N3
\MEM|ram_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(60));

-- Location: FF_X44_Y34_N5
\MEM|ram_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(59));

-- Location: M9K_X47_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\);

-- Location: M9K_X68_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\);

-- Location: M9K_X68_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\);

-- Location: M9K_X61_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014440",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y34_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\);

-- Location: LCCOMB_X44_Y34_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\);

-- Location: LCCOMB_X44_Y34_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\);

-- Location: LCCOMB_X44_Y34_N4
\MEM|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~24_combout\ = (\MEM|ram_rtl_0_bypass\(60) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(59))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\))))) # (!\MEM|ram_rtl_0_bypass\(60) & 
-- (((\MEM|ram_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(60),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(59),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\,
	combout => \MEM|ram~24_combout\);

-- Location: FF_X45_Y34_N13
\RDM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[13]~13_combout\,
	asdata => \MEM|ram~24_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(13));

-- Location: FF_X43_Y27_N9
\RI|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(13),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(13));

-- Location: LCCOMB_X43_Y27_N4
\DECOD|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~11_combout\ = (!\RI|conteudo\(13) & (\RI|conteudo\(11) & (\RI|conteudo\(12) & \RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~11_combout\);

-- Location: LCCOMB_X44_Y27_N12
\DECOD|operacao[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(4) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(4))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datac => \DECOD|Mux15~11_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(4));

-- Location: LCCOMB_X43_Y28_N16
\UC|selectRDM[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~4_combout\ = (\DECOD|operacao\(4) & ((\UC|RwriteRDM~3_combout\) # (!\UC|selectRDM[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datac => \UC|RwriteRDM~3_combout\,
	datad => \UC|selectRDM[0]~3_combout\,
	combout => \UC|selectRDM[0]~4_combout\);

-- Location: LCCOMB_X44_Y30_N2
\RDM|conteudo[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[11]~11_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[11]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \entrada[11]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[11]~11_combout\);

-- Location: LCCOMB_X44_Y30_N22
\MEM|ram_rtl_0_bypass[55]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[55]~0_combout\ = !\RDM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(11),
	combout => \MEM|ram_rtl_0_bypass[55]~0_combout\);

-- Location: FF_X44_Y30_N23
\MEM|ram_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(55));

-- Location: LCCOMB_X44_Y30_N16
\MEM|ram_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X44_Y30_N17
\MEM|ram_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(56));

-- Location: M9K_X68_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y30_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\);

-- Location: M9K_X61_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y30_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\);

-- Location: M9K_X13_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y30_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\);

-- Location: M9K_X68_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010105",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X44_Y30_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\);

-- Location: LCCOMB_X44_Y30_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\);

-- Location: LCCOMB_X44_Y30_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\);

-- Location: LCCOMB_X44_Y30_N8
\MEM|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~22_combout\ = (\MEM|ram_rtl_0_bypass\(56) & ((\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(55))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\))))) # (!\MEM|ram_rtl_0_bypass\(56) & 
-- (!\MEM|ram_rtl_0_bypass\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(55),
	datab => \MEM|ram_rtl_0_bypass\(56),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\,
	combout => \MEM|ram~22_combout\);

-- Location: FF_X44_Y30_N3
\RDM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[11]~11_combout\,
	asdata => \MEM|ram~22_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(11));

-- Location: LCCOMB_X40_Y28_N4
\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (\UC|opULA[1]~3_combout\ & (((!\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(12)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \AC|conteudo\(12),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux4~0_combout\);

-- Location: LCCOMB_X40_Y28_N26
\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (\ULA|Mux4~0_combout\ & (((\AC|conteudo\(10)) # (!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux4~0_combout\ & (\RDM|conteudo\(11) & (\UC|opULA[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datab => \ULA|Mux4~0_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \AC|conteudo\(10),
	combout => \ULA|Mux4~1_combout\);

-- Location: LCCOMB_X44_Y30_N12
\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux1~0_combout\ & (\ULA|Mux1~1_combout\ & ((\AC|conteudo\(11)) # (\RDM|conteudo\(11))))) # (!\ULA|Mux1~0_combout\ & (((\AC|conteudo\(11) & \RDM|conteudo\(11))) # (!\ULA|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \RDM|conteudo\(11),
	datac => \ULA|Mux1~0_combout\,
	datad => \ULA|Mux1~1_combout\,
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X40_Y28_N22
\ULA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~3_combout\ = (\ULA|Mux1~1_combout\ & (((\ULA|Mux4~2_combout\)))) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux4~2_combout\ & ((\ULA|Add0~36_combout\))) # (!\ULA|Mux4~2_combout\ & (\ULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~1_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Add0~36_combout\,
	datad => \ULA|Mux4~2_combout\,
	combout => \ULA|Mux4~3_combout\);

-- Location: FF_X40_Y28_N23
\AC|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux4~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(11));

-- Location: LCCOMB_X39_Y28_N24
\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(13)) # ((\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((!\UC|opULA[1]~3_combout\ & !\AC|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \AC|conteudo\(12),
	combout => \ULA|Mux3~0_combout\);

-- Location: LCCOMB_X40_Y28_N0
\ULA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux3~0_combout\ & (\RDM|conteudo\(12))) # (!\ULA|Mux3~0_combout\ & ((\AC|conteudo\(11)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \AC|conteudo\(11),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux3~0_combout\,
	combout => \ULA|Mux3~1_combout\);

-- Location: LCCOMB_X40_Y28_N18
\ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\ULA|Mux1~1_combout\ & (((\ULA|Mux1~0_combout\)))) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux3~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~1_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux1~0_combout\,
	datad => \ULA|Add0~39_combout\,
	combout => \ULA|Mux3~2_combout\);

-- Location: LCCOMB_X40_Y28_N8
\ULA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~3_combout\ = (\RDM|conteudo\(12) & ((\ULA|Mux3~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(12))))) # (!\RDM|conteudo\(12) & (\ULA|Mux3~2_combout\ & ((\AC|conteudo\(12)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(12),
	datad => \ULA|Mux3~2_combout\,
	combout => \ULA|Mux3~3_combout\);

-- Location: FF_X40_Y28_N9
\AC|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux3~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(12));

-- Location: IOIBUF_X77_Y42_N22
\entrada[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(12),
	o => \entrada[12]~input_o\);

-- Location: LCCOMB_X45_Y34_N14
\RDM|conteudo[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[12]~12_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[12]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \entrada[12]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[12]~12_combout\);

-- Location: LCCOMB_X45_Y34_N26
\MEM|ram_rtl_0_bypass[57]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[57]~1_combout\ = !\RDM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(12),
	combout => \MEM|ram_rtl_0_bypass[57]~1_combout\);

-- Location: FF_X45_Y34_N27
\MEM|ram_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[57]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(57));

-- Location: LCCOMB_X45_Y34_N24
\MEM|ram_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X45_Y34_N25
\MEM|ram_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(58));

-- Location: M9K_X61_Y46_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y34_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\);

-- Location: M9K_X27_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y34_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\);

-- Location: M9K_X61_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y34_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\);

-- Location: M9K_X27_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010015",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y34_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\);

-- Location: LCCOMB_X45_Y34_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\);

-- Location: LCCOMB_X45_Y34_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\);

-- Location: LCCOMB_X45_Y34_N4
\MEM|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~23_combout\ = (\MEM|ram_rtl_0_bypass\(58) & ((\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(57))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\))))) # (!\MEM|ram_rtl_0_bypass\(58) & 
-- (!\MEM|ram_rtl_0_bypass\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(57),
	datab => \MEM|ram_rtl_0_bypass\(58),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\,
	combout => \MEM|ram~23_combout\);

-- Location: FF_X45_Y34_N15
\RDM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[12]~12_combout\,
	asdata => \MEM|ram~23_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(12));

-- Location: FF_X43_Y27_N31
\RI|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(12),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(12));

-- Location: LCCOMB_X43_Y27_N0
\DECOD|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~13_combout\ = (!\RI|conteudo\(12) & (\RI|conteudo\(13) & (\RI|conteudo\(14) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~13_combout\);

-- Location: LCCOMB_X44_Y28_N2
\DECOD|operacao[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(2) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(2))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(2),
	datac => \DECOD|Mux15~13_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(2));

-- Location: LCCOMB_X44_Y28_N4
\UC|writeAC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeAC~0_combout\ = (\UC|RwriteAC~0_combout\ & ((\DECOD|operacao\(2)) # ((\DECOD|operacao\(1)) # (\DECOD|operacao\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(2),
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|operacao\(1),
	datad => \DECOD|operacao\(8),
	combout => \UC|writeAC~0_combout\);

-- Location: LCCOMB_X44_Y28_N14
\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (!\UC|writeAC~0_combout\ & (\UC|opULA[1]~3_combout\ & ((!\DECOD|operacao\(13)) # (!\UC|writeAC~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \UC|writeAC~0_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \DECOD|operacao\(13),
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X42_Y28_N10
\ULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(10)) # (\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(9) & ((!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(9),
	datac => \AC|conteudo\(10),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux6~0_combout\);

-- Location: LCCOMB_X42_Y28_N8
\ULA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux6~0_combout\ & ((\RDM|conteudo\(9)))) # (!\ULA|Mux6~0_combout\ & (\AC|conteudo\(8))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \UC|opULA[1]~3_combout\,
	datac => \RDM|conteudo\(9),
	datad => \ULA|Mux6~0_combout\,
	combout => \ULA|Mux6~1_combout\);

-- Location: LCCOMB_X42_Y28_N2
\ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (\ULA|Mux1~1_combout\ & (\ULA|Mux1~0_combout\)) # (!\ULA|Mux1~1_combout\ & ((\ULA|Mux1~0_combout\ & (\ULA|Mux6~1_combout\)) # (!\ULA|Mux1~0_combout\ & ((\ULA|Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~1_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux6~1_combout\,
	datad => \ULA|Add0~30_combout\,
	combout => \ULA|Mux6~2_combout\);

-- Location: LCCOMB_X42_Y28_N20
\ULA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~3_combout\ = (\RDM|conteudo\(9) & ((\ULA|Mux6~2_combout\) # ((\ULA|Mux1~1_combout\ & \AC|conteudo\(9))))) # (!\RDM|conteudo\(9) & (\ULA|Mux6~2_combout\ & ((\AC|conteudo\(9)) # (!\ULA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(9),
	datab => \ULA|Mux1~1_combout\,
	datac => \AC|conteudo\(9),
	datad => \ULA|Mux6~2_combout\,
	combout => \ULA|Mux6~3_combout\);

-- Location: FF_X42_Y28_N21
\AC|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux6~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(9));

-- Location: IOIBUF_X59_Y0_N1
\entrada[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(9),
	o => \entrada[9]~input_o\);

-- Location: LCCOMB_X44_Y30_N0
\RDM|conteudo[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[9]~9_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[9]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \entrada[9]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[9]~9_combout\);

-- Location: LCCOMB_X46_Y30_N6
\MEM|ram_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X46_Y30_N7
\MEM|ram_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(52));

-- Location: FF_X46_Y30_N1
\MEM|ram_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(51));

-- Location: M9K_X27_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\);

-- Location: M9K_X61_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\);

-- Location: M9K_X61_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\);

-- Location: M9K_X27_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\);

-- Location: LCCOMB_X46_Y30_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\);

-- Location: LCCOMB_X46_Y30_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\);

-- Location: LCCOMB_X46_Y30_N0
\MEM|ram~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~20_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(51))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(52) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\))) # (!\MEM|ram_rtl_0_bypass\(52) & 
-- (\MEM|ram_rtl_0_bypass\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(52),
	datac => \MEM|ram_rtl_0_bypass\(51),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\,
	combout => \MEM|ram~20_combout\);

-- Location: FF_X44_Y30_N1
\RDM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[9]~9_combout\,
	asdata => \MEM|ram~20_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(9));

-- Location: FF_X44_Y28_N17
\RI|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(9),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(9));

-- Location: LCCOMB_X44_Y28_N20
\UC|writeAC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeAC~2_combout\ = (\UC|writeAC~1_combout\) # ((!\RI|conteudo\(9) & (!\RI|conteudo\(10) & \UC|t7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datac => \UC|t7~q\,
	datad => \UC|writeAC~1_combout\,
	combout => \UC|writeAC~2_combout\);

-- Location: LCCOMB_X44_Y27_N24
\UC|opULA[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~2_combout\ = (!\DECOD|operacao\(9) & (!\DECOD|operacao\(10) & !\DECOD|operacao\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(9),
	datab => \DECOD|operacao\(10),
	datad => \DECOD|operacao\(13),
	combout => \UC|opULA[1]~2_combout\);

-- Location: LCCOMB_X44_Y28_N30
\UC|opULA[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~3_combout\ = (\UC|writeAC~2_combout\ & (((\UC|RwriteAC~0_combout\ & \DECOD|operacao\(1))) # (!\UC|opULA[1]~2_combout\))) # (!\UC|writeAC~2_combout\ & (\UC|RwriteAC~0_combout\ & (\DECOD|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~2_combout\,
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|operacao\(1),
	datad => \UC|opULA[1]~2_combout\,
	combout => \UC|opULA[1]~3_combout\);

-- Location: LCCOMB_X40_Y27_N8
\ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\RDM|conteudo\(0) & ((\UC|opULA[0]~1_combout\) # ((\AC|conteudo\(0) & !\UC|opULA[2]~4_combout\)))) # (!\RDM|conteudo\(0) & (\AC|conteudo\(0) & (!\UC|opULA[2]~4_combout\ & \UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \AC|conteudo\(0),
	datac => \UC|opULA[2]~4_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux15~2_combout\);

-- Location: LCCOMB_X40_Y27_N16
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\UC|opULA[0]~6_combout\ & (\AC|conteudo\(1))) # (!\UC|opULA[0]~6_combout\ & ((\UC|opULA[0]~5_combout\ & (\AC|conteudo\(1))) # (!\UC|opULA[0]~5_combout\ & ((!\AC|conteudo\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(1),
	datab => \AC|conteudo\(0),
	datac => \UC|opULA[0]~6_combout\,
	datad => \UC|opULA[0]~5_combout\,
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X40_Y27_N18
\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[2]~4_combout\ & (\ULA|Mux15~0_combout\)) # (!\UC|opULA[2]~4_combout\ & ((\ULA|Add0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[2]~4_combout\,
	datab => \ULA|Mux15~0_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Add0~3_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X40_Y27_N0
\ULA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~3_combout\ = (\ULA|Mux15~1_combout\) # ((\UC|opULA[1]~3_combout\ & \ULA|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datac => \ULA|Mux15~2_combout\,
	datad => \ULA|Mux15~1_combout\,
	combout => \ULA|Mux15~3_combout\);

-- Location: FF_X40_Y27_N1
\AC|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux15~3_combout\,
	ena => \UC|writeAC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(0));

-- Location: LCCOMB_X44_Y30_N20
\RDM|conteudo[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[0]~0_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[0]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[0]~input_o\,
	datab => \AC|conteudo\(0),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[0]~0_combout\);

-- Location: LCCOMB_X45_Y30_N2
\MEM|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X45_Y30_N3
\MEM|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(34));

-- Location: FF_X45_Y30_N21
\MEM|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(33));

-- Location: M9K_X68_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: M9K_X47_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: M9K_X47_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: M9K_X47_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y34_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X46_Y34_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: LCCOMB_X46_Y34_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: LCCOMB_X45_Y30_N20
\MEM|ram~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~11_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(33))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(34) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\))) # (!\MEM|ram_rtl_0_bypass\(34) & 
-- (\MEM|ram_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(34),
	datac => \MEM|ram_rtl_0_bypass\(33),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	combout => \MEM|ram~11_combout\);

-- Location: FF_X44_Y30_N21
\RDM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[0]~0_combout\,
	asdata => \MEM|ram~11_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(0));

-- Location: LCCOMB_X76_Y41_N20
\OUT|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[0]~feeder_combout\ = \RDM|conteudo\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(0),
	combout => \OUT|conteudo[0]~feeder_combout\);

-- Location: LCCOMB_X44_Y28_N10
\UC|writeOUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~0_combout\ = (\DECOD|operacao\(3) & ((\UC|writeAC~1_combout\) # ((\UC|t7~q\ & !\DECOD|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeAC~1_combout\,
	datab => \DECOD|operacao\(3),
	datac => \UC|t7~q\,
	datad => \DECOD|Decoder0~0_combout\,
	combout => \UC|writeOUT~0_combout\);

-- Location: FF_X76_Y41_N21
\OUT|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[0]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(0));

-- Location: LCCOMB_X76_Y31_N4
\OUT|conteudo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[1]~feeder_combout\ = \RDM|conteudo\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(1),
	combout => \OUT|conteudo[1]~feeder_combout\);

-- Location: FF_X76_Y31_N5
\OUT|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[1]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(1));

-- Location: LCCOMB_X49_Y29_N28
\OUT|conteudo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[2]~feeder_combout\ = \RDM|conteudo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(2),
	combout => \OUT|conteudo[2]~feeder_combout\);

-- Location: FF_X49_Y29_N29
\OUT|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[2]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(2));

-- Location: LCCOMB_X76_Y41_N6
\OUT|conteudo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[3]~feeder_combout\ = \RDM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(3),
	combout => \OUT|conteudo[3]~feeder_combout\);

-- Location: FF_X76_Y41_N7
\OUT|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[3]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(3));

-- Location: LCCOMB_X76_Y41_N4
\OUT|conteudo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[4]~feeder_combout\ = \RDM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(4),
	combout => \OUT|conteudo[4]~feeder_combout\);

-- Location: FF_X76_Y41_N5
\OUT|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[4]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(4));

-- Location: LCCOMB_X60_Y28_N20
\OUT|conteudo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[5]~feeder_combout\ = \RDM|conteudo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(5),
	combout => \OUT|conteudo[5]~feeder_combout\);

-- Location: FF_X60_Y28_N21
\OUT|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[5]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(5));

-- Location: LCCOMB_X49_Y29_N22
\OUT|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[6]~feeder_combout\ = \RDM|conteudo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(6),
	combout => \OUT|conteudo[6]~feeder_combout\);

-- Location: FF_X49_Y29_N23
\OUT|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[6]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(6));

-- Location: LCCOMB_X57_Y52_N0
\OUT|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[7]~feeder_combout\ = \RDM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(7),
	combout => \OUT|conteudo[7]~feeder_combout\);

-- Location: FF_X57_Y52_N1
\OUT|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[7]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(7));

-- Location: LCCOMB_X49_Y29_N12
\OUT|conteudo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[8]~feeder_combout\ = \RDM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(8),
	combout => \OUT|conteudo[8]~feeder_combout\);

-- Location: FF_X49_Y29_N13
\OUT|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[8]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(8));

-- Location: LCCOMB_X56_Y52_N0
\OUT|conteudo[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[9]~feeder_combout\ = \RDM|conteudo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(9),
	combout => \OUT|conteudo[9]~feeder_combout\);

-- Location: FF_X56_Y52_N1
\OUT|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[9]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(9));

-- Location: LCCOMB_X49_Y29_N14
\OUT|conteudo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[10]~feeder_combout\ = \RDM|conteudo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(10),
	combout => \OUT|conteudo[10]~feeder_combout\);

-- Location: FF_X49_Y29_N15
\OUT|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[10]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(10));

-- Location: LCCOMB_X69_Y49_N0
\OUT|conteudo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[11]~feeder_combout\ = \RDM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(11),
	combout => \OUT|conteudo[11]~feeder_combout\);

-- Location: FF_X69_Y49_N1
\OUT|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[11]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(11));

-- Location: LCCOMB_X49_Y29_N24
\OUT|conteudo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[12]~feeder_combout\ = \RDM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(12),
	combout => \OUT|conteudo[12]~feeder_combout\);

-- Location: FF_X49_Y29_N25
\OUT|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[12]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(12));

-- Location: LCCOMB_X76_Y41_N2
\OUT|conteudo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[13]~feeder_combout\ = \RDM|conteudo\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(13),
	combout => \OUT|conteudo[13]~feeder_combout\);

-- Location: FF_X76_Y41_N3
\OUT|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[13]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(13));

-- Location: LCCOMB_X76_Y41_N12
\OUT|conteudo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[14]~feeder_combout\ = \RDM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(14),
	combout => \OUT|conteudo[14]~feeder_combout\);

-- Location: FF_X76_Y41_N13
\OUT|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[14]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(14));

-- Location: LCCOMB_X46_Y47_N24
\OUT|conteudo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[15]~feeder_combout\ = \RDM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(15),
	combout => \OUT|conteudo[15]~feeder_combout\);

-- Location: FF_X46_Y47_N25
\OUT|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[15]~feeder_combout\,
	ena => \UC|writeOUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(15));

-- Location: FF_X41_Y28_N19
\RI|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(0),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(0));

-- Location: FF_X41_Y28_N29
\RI|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(1),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(1));

-- Location: FF_X39_Y28_N5
\RI|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(2),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(2));

-- Location: FF_X41_Y41_N25
\RI|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(3),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(3));

-- Location: LCCOMB_X45_Y29_N28
\RI|conteudo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[4]~feeder_combout\ = \RDM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(4),
	combout => \RI|conteudo[4]~feeder_combout\);

-- Location: FF_X45_Y29_N29
\RI|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[4]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(4));

-- Location: FF_X41_Y28_N17
\RI|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(5),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(5));

-- Location: FF_X44_Y28_N7
\RI|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(6),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(6));

-- Location: LCCOMB_X12_Y28_N28
\RI|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[7]~feeder_combout\ = \RDM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(7),
	combout => \RI|conteudo[7]~feeder_combout\);

-- Location: FF_X12_Y28_N29
\RI|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[7]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(7));

-- Location: LCCOMB_X43_Y52_N0
\RI|conteudo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[8]~feeder_combout\ = \RDM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(8),
	combout => \RI|conteudo[8]~feeder_combout\);

-- Location: FF_X43_Y52_N1
\RI|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[8]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(8));

-- Location: LCCOMB_X43_Y27_N30
\DECOD|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~15_combout\ = (\RI|conteudo\(13) & (\RI|conteudo\(14) & (\RI|conteudo\(12) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~15_combout\);

-- Location: LCCOMB_X42_Y27_N14
\DECOD|operacao[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(0) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(0)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Mux15~15_combout\,
	datac => \DECOD|operacao\(0),
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(0));

ww_saida(0) <= \saida[0]~output_o\;

ww_saida(1) <= \saida[1]~output_o\;

ww_saida(2) <= \saida[2]~output_o\;

ww_saida(3) <= \saida[3]~output_o\;

ww_saida(4) <= \saida[4]~output_o\;

ww_saida(5) <= \saida[5]~output_o\;

ww_saida(6) <= \saida[6]~output_o\;

ww_saida(7) <= \saida[7]~output_o\;

ww_saida(8) <= \saida[8]~output_o\;

ww_saida(9) <= \saida[9]~output_o\;

ww_saida(10) <= \saida[10]~output_o\;

ww_saida(11) <= \saida[11]~output_o\;

ww_saida(12) <= \saida[12]~output_o\;

ww_saida(13) <= \saida[13]~output_o\;

ww_saida(14) <= \saida[14]~output_o\;

ww_saida(15) <= \saida[15]~output_o\;

ww_T0 <= \T0~output_o\;

ww_T1 <= \T1~output_o\;

ww_T2 <= \T2~output_o\;

ww_T3 <= \T3~output_o\;

ww_T4 <= \T4~output_o\;

ww_T5 <= \T5~output_o\;

ww_T6 <= \T6~output_o\;

ww_T7 <= \T7~output_o\;

ww_T8 <= \T8~output_o\;

ww_T9 <= \T9~output_o\;

ww_acumulador(0) <= \acumulador[0]~output_o\;

ww_acumulador(1) <= \acumulador[1]~output_o\;

ww_acumulador(2) <= \acumulador[2]~output_o\;

ww_acumulador(3) <= \acumulador[3]~output_o\;

ww_acumulador(4) <= \acumulador[4]~output_o\;

ww_acumulador(5) <= \acumulador[5]~output_o\;

ww_acumulador(6) <= \acumulador[6]~output_o\;

ww_acumulador(7) <= \acumulador[7]~output_o\;

ww_acumulador(8) <= \acumulador[8]~output_o\;

ww_acumulador(9) <= \acumulador[9]~output_o\;

ww_acumulador(10) <= \acumulador[10]~output_o\;

ww_acumulador(11) <= \acumulador[11]~output_o\;

ww_acumulador(12) <= \acumulador[12]~output_o\;

ww_acumulador(13) <= \acumulador[13]~output_o\;

ww_acumulador(14) <= \acumulador[14]~output_o\;

ww_acumulador(15) <= \acumulador[15]~output_o\;

ww_qMEM(0) <= \qMEM[0]~output_o\;

ww_qMEM(1) <= \qMEM[1]~output_o\;

ww_qMEM(2) <= \qMEM[2]~output_o\;

ww_qMEM(3) <= \qMEM[3]~output_o\;

ww_qMEM(4) <= \qMEM[4]~output_o\;

ww_qMEM(5) <= \qMEM[5]~output_o\;

ww_qMEM(6) <= \qMEM[6]~output_o\;

ww_qMEM(7) <= \qMEM[7]~output_o\;

ww_qMEM(8) <= \qMEM[8]~output_o\;

ww_qMEM(9) <= \qMEM[9]~output_o\;

ww_qMEM(10) <= \qMEM[10]~output_o\;

ww_qMEM(11) <= \qMEM[11]~output_o\;

ww_qMEM(12) <= \qMEM[12]~output_o\;

ww_qMEM(13) <= \qMEM[13]~output_o\;

ww_qMEM(14) <= \qMEM[14]~output_o\;

ww_qMEM(15) <= \qMEM[15]~output_o\;

ww_qREM(0) <= \qREM[0]~output_o\;

ww_qREM(1) <= \qREM[1]~output_o\;

ww_qREM(2) <= \qREM[2]~output_o\;

ww_qREM(3) <= \qREM[3]~output_o\;

ww_qREM(4) <= \qREM[4]~output_o\;

ww_qREM(5) <= \qREM[5]~output_o\;

ww_qREM(6) <= \qREM[6]~output_o\;

ww_qREM(7) <= \qREM[7]~output_o\;

ww_qREM(8) <= \qREM[8]~output_o\;

ww_qREM(9) <= \qREM[9]~output_o\;

ww_qREM(10) <= \qREM[10]~output_o\;

ww_qREM(11) <= \qREM[11]~output_o\;

ww_qREM(12) <= \qREM[12]~output_o\;

ww_qREM(13) <= \qREM[13]~output_o\;

ww_qREM(14) <= \qREM[14]~output_o\;

ww_qREM(15) <= \qREM[15]~output_o\;

ww_qRDM(0) <= \qRDM[0]~output_o\;

ww_qRDM(1) <= \qRDM[1]~output_o\;

ww_qRDM(2) <= \qRDM[2]~output_o\;

ww_qRDM(3) <= \qRDM[3]~output_o\;

ww_qRDM(4) <= \qRDM[4]~output_o\;

ww_qRDM(5) <= \qRDM[5]~output_o\;

ww_qRDM(6) <= \qRDM[6]~output_o\;

ww_qRDM(7) <= \qRDM[7]~output_o\;

ww_qRDM(8) <= \qRDM[8]~output_o\;

ww_qRDM(9) <= \qRDM[9]~output_o\;

ww_qRDM(10) <= \qRDM[10]~output_o\;

ww_qRDM(11) <= \qRDM[11]~output_o\;

ww_qRDM(12) <= \qRDM[12]~output_o\;

ww_qRDM(13) <= \qRDM[13]~output_o\;

ww_qRDM(14) <= \qRDM[14]~output_o\;

ww_qRDM(15) <= \qRDM[15]~output_o\;

ww_qRI(0) <= \qRI[0]~output_o\;

ww_qRI(1) <= \qRI[1]~output_o\;

ww_qRI(2) <= \qRI[2]~output_o\;

ww_qRI(3) <= \qRI[3]~output_o\;

ww_qRI(4) <= \qRI[4]~output_o\;

ww_qRI(5) <= \qRI[5]~output_o\;

ww_qRI(6) <= \qRI[6]~output_o\;

ww_qRI(7) <= \qRI[7]~output_o\;

ww_qRI(8) <= \qRI[8]~output_o\;

ww_qRI(9) <= \qRI[9]~output_o\;

ww_qRI(10) <= \qRI[10]~output_o\;

ww_qRI(11) <= \qRI[11]~output_o\;

ww_qRI(12) <= \qRI[12]~output_o\;

ww_qRI(13) <= \qRI[13]~output_o\;

ww_qRI(14) <= \qRI[14]~output_o\;

ww_qRI(15) <= \qRI[15]~output_o\;

ww_qPC(0) <= \qPC[0]~output_o\;

ww_qPC(1) <= \qPC[1]~output_o\;

ww_qPC(2) <= \qPC[2]~output_o\;

ww_qPC(3) <= \qPC[3]~output_o\;

ww_qPC(4) <= \qPC[4]~output_o\;

ww_qPC(5) <= \qPC[5]~output_o\;

ww_qPC(6) <= \qPC[6]~output_o\;

ww_qPC(7) <= \qPC[7]~output_o\;

ww_qPC(8) <= \qPC[8]~output_o\;

ww_qPC(9) <= \qPC[9]~output_o\;

ww_qPC(10) <= \qPC[10]~output_o\;

ww_qPC(11) <= \qPC[11]~output_o\;

ww_qPC(12) <= \qPC[12]~output_o\;

ww_qPC(13) <= \qPC[13]~output_o\;

ww_qPC(14) <= \qPC[14]~output_o\;

ww_qPC(15) <= \qPC[15]~output_o\;

ww_sNOP <= \sNOP~output_o\;

ww_sSTA <= \sSTA~output_o\;

ww_sLDA <= \sLDA~output_o\;

ww_sADD <= \sADD~output_o\;

ww_sSUB <= \sSUB~output_o\;

ww_sAND <= \sAND~output_o\;

ww_sOR <= \sOR~output_o\;

ww_sNOT <= \sNOT~output_o\;

ww_sJ <= \sJ~output_o\;

ww_sJN <= \sJN~output_o\;

ww_sJZ <= \sJZ~output_o\;

ww_sIN <= \sIN~output_o\;

ww_sOUT <= \sOUT~output_o\;

ww_sSHR <= \sSHR~output_o\;

ww_sSHL <= \sSHL~output_o\;

ww_sHLT <= \sHLT~output_o\;

ww_sDIR <= \sDIR~output_o\;

ww_sIND <= \sIND~output_o\;

ww_sIM <= \sIM~output_o\;

ww_sSOP <= \sSOP~output_o\;

ww_writeAC <= \writeAC~output_o\;

ww_writeN <= \writeN~output_o\;

ww_writeZ <= \writeZ~output_o\;

ww_writeRDM <= \writeRDM~output_o\;

ww_writeRI <= \writeRI~output_o\;

ww_writeOUT <= \writeOUT~output_o\;

ww_writeREM <= \writeREM~output_o\;

ww_writeMEM <= \writeMEM~output_o\;

ww_selectREM <= \selectREM~output_o\;

ww_incrementPC <= \incrementPC~output_o\;

ww_selectRDM(0) <= \selectRDM[0]~output_o\;

ww_selectRDM(1) <= \selectRDM[1]~output_o\;

ww_opULA(0) <= \opULA[0]~output_o\;

ww_opULA(1) <= \opULA[1]~output_o\;

ww_opULA(2) <= \opULA[2]~output_o\;

ww_a0 <= \a0~output_o\;

ww_b0 <= \b0~output_o\;

ww_c0 <= \c0~output_o\;

ww_d0 <= \d0~output_o\;

ww_e0 <= \e0~output_o\;

ww_f0 <= \f0~output_o\;

ww_g0 <= \g0~output_o\;

ww_a1 <= \a1~output_o\;

ww_b1 <= \b1~output_o\;

ww_c1 <= \c1~output_o\;

ww_d1 <= \d1~output_o\;

ww_e1 <= \e1~output_o\;

ww_f1 <= \f1~output_o\;

ww_g1 <= \g1~output_o\;

ww_a2 <= \a2~output_o\;

ww_b2 <= \b2~output_o\;

ww_c2 <= \c2~output_o\;

ww_d2 <= \d2~output_o\;

ww_e2 <= \e2~output_o\;

ww_f2 <= \f2~output_o\;

ww_g2 <= \g2~output_o\;

ww_a3 <= \a3~output_o\;

ww_b3 <= \b3~output_o\;

ww_c3 <= \c3~output_o\;

ww_d3 <= \d3~output_o\;

ww_e3 <= \e3~output_o\;

ww_f3 <= \f3~output_o\;

ww_g3 <= \g3~output_o\;

ww_a4 <= \a4~output_o\;

ww_b4 <= \b4~output_o\;

ww_c4 <= \c4~output_o\;

ww_d4 <= \d4~output_o\;

ww_e4 <= \e4~output_o\;

ww_f4 <= \f4~output_o\;

ww_g4 <= \g4~output_o\;

ww_a5 <= \a5~output_o\;

ww_b5 <= \b5~output_o\;

ww_c5 <= \c5~output_o\;

ww_d5 <= \d5~output_o\;

ww_e5 <= \e5~output_o\;

ww_f5 <= \f5~output_o\;

ww_g5 <= \g5~output_o\;
END structure;


