
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//taskset_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d8 <.init>:
  4016d8:	stp	x29, x30, [sp, #-16]!
  4016dc:	mov	x29, sp
  4016e0:	bl	401be0 <ferror@plt+0x60>
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret

Disassembly of section .plt:

00000000004016f0 <memcpy@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 418000 <ferror@plt+0x16480>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x17480>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x17480>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x17480>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x17480>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <__sched_cpufree@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x17480>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <fputs@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x17480>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <exit@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17480>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <dup@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17480>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <strtoimax@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17480>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <strtod@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <sprintf@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <opendir@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <__cxa_atexit@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <fputc@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <snprintf@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <localeconv@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x17480>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <fileno@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x17480>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <fclose@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x17480>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <getpid@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x17480>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <malloc@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x17480>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <open@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x17480>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <strncmp@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x17480>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <bindtextdomain@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x17480>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <__libc_start_main@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x17480>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <fgetc@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17480>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <memset@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <fdopen@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <calloc@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <readdir@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <strdup@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <closedir@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <close@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17480>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <__sched_cpualloc@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17480>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17480>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <strtoumax@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17480>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17480>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <sched_getaffinity@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17480>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <memcmp@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17480>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <textdomain@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17480>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <getopt_long@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17480>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <execvp@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17480>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <strcmp@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <warn@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <__ctype_b_loc@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <strtol@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <sched_setaffinity@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <free@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17480>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <nanosleep@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <vasprintf@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <strndup@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <strspn@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <strchr@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <dirfd@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <warnx@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <read@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17480>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <openat@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <printf@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <__assert_fail@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <__errno_location@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17480>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <tolower@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <syscall@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <gettext@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <fprintf@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <fgets@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

0000000000401b50 <err@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b54:	ldr	x17, [x16, #544]
  401b58:	add	x16, x16, #0x220
  401b5c:	br	x17

0000000000401b60 <setlocale@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b64:	ldr	x17, [x16, #552]
  401b68:	add	x16, x16, #0x228
  401b6c:	br	x17

0000000000401b70 <__fxstatat@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b74:	ldr	x17, [x16, #560]
  401b78:	add	x16, x16, #0x230
  401b7c:	br	x17

0000000000401b80 <ferror@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17480>
  401b84:	ldr	x17, [x16, #568]
  401b88:	add	x16, x16, #0x238
  401b8c:	br	x17

Disassembly of section .text:

0000000000401b90 <.text>:
  401b90:	mov	x29, #0x0                   	// #0
  401b94:	mov	x30, #0x0                   	// #0
  401b98:	mov	x5, x0
  401b9c:	ldr	x1, [sp]
  401ba0:	add	x2, sp, #0x8
  401ba4:	mov	x6, sp
  401ba8:	movz	x0, #0x0, lsl #48
  401bac:	movk	x0, #0x0, lsl #32
  401bb0:	movk	x0, #0x40, lsl #16
  401bb4:	movk	x0, #0x22f0
  401bb8:	movz	x3, #0x0, lsl #48
  401bbc:	movk	x3, #0x0, lsl #32
  401bc0:	movk	x3, #0x40, lsl #16
  401bc4:	movk	x3, #0x6b98
  401bc8:	movz	x4, #0x0, lsl #48
  401bcc:	movk	x4, #0x0, lsl #32
  401bd0:	movk	x4, #0x40, lsl #16
  401bd4:	movk	x4, #0x6c18
  401bd8:	bl	401880 <__libc_start_main@plt>
  401bdc:	bl	401940 <abort@plt>
  401be0:	adrp	x0, 418000 <ferror@plt+0x16480>
  401be4:	ldr	x0, [x0, #4064]
  401be8:	cbz	x0, 401bf0 <ferror@plt+0x70>
  401bec:	b	401920 <__gmon_start__@plt>
  401bf0:	ret
  401bf4:	stp	x29, x30, [sp, #-32]!
  401bf8:	mov	x29, sp
  401bfc:	adrp	x0, 419000 <ferror@plt+0x17480>
  401c00:	add	x0, x0, #0x268
  401c04:	str	x0, [sp, #24]
  401c08:	ldr	x0, [sp, #24]
  401c0c:	str	x0, [sp, #24]
  401c10:	ldr	x1, [sp, #24]
  401c14:	adrp	x0, 419000 <ferror@plt+0x17480>
  401c18:	add	x0, x0, #0x268
  401c1c:	cmp	x1, x0
  401c20:	b.eq	401c5c <ferror@plt+0xdc>  // b.none
  401c24:	adrp	x0, 406000 <ferror@plt+0x4480>
  401c28:	add	x0, x0, #0xc68
  401c2c:	ldr	x0, [x0]
  401c30:	str	x0, [sp, #16]
  401c34:	ldr	x0, [sp, #16]
  401c38:	str	x0, [sp, #16]
  401c3c:	ldr	x0, [sp, #16]
  401c40:	cmp	x0, #0x0
  401c44:	b.eq	401c60 <ferror@plt+0xe0>  // b.none
  401c48:	ldr	x1, [sp, #16]
  401c4c:	adrp	x0, 419000 <ferror@plt+0x17480>
  401c50:	add	x0, x0, #0x268
  401c54:	blr	x1
  401c58:	b	401c60 <ferror@plt+0xe0>
  401c5c:	nop
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	stp	x29, x30, [sp, #-48]!
  401c6c:	mov	x29, sp
  401c70:	adrp	x0, 419000 <ferror@plt+0x17480>
  401c74:	add	x0, x0, #0x268
  401c78:	str	x0, [sp, #40]
  401c7c:	ldr	x0, [sp, #40]
  401c80:	str	x0, [sp, #40]
  401c84:	ldr	x1, [sp, #40]
  401c88:	adrp	x0, 419000 <ferror@plt+0x17480>
  401c8c:	add	x0, x0, #0x268
  401c90:	sub	x0, x1, x0
  401c94:	asr	x0, x0, #3
  401c98:	lsr	x1, x0, #63
  401c9c:	add	x0, x1, x0
  401ca0:	asr	x0, x0, #1
  401ca4:	str	x0, [sp, #32]
  401ca8:	ldr	x0, [sp, #32]
  401cac:	cmp	x0, #0x0
  401cb0:	b.eq	401cf0 <ferror@plt+0x170>  // b.none
  401cb4:	adrp	x0, 406000 <ferror@plt+0x4480>
  401cb8:	add	x0, x0, #0xc70
  401cbc:	ldr	x0, [x0]
  401cc0:	str	x0, [sp, #24]
  401cc4:	ldr	x0, [sp, #24]
  401cc8:	str	x0, [sp, #24]
  401ccc:	ldr	x0, [sp, #24]
  401cd0:	cmp	x0, #0x0
  401cd4:	b.eq	401cf4 <ferror@plt+0x174>  // b.none
  401cd8:	ldr	x2, [sp, #24]
  401cdc:	ldr	x1, [sp, #32]
  401ce0:	adrp	x0, 419000 <ferror@plt+0x17480>
  401ce4:	add	x0, x0, #0x268
  401ce8:	blr	x2
  401cec:	b	401cf4 <ferror@plt+0x174>
  401cf0:	nop
  401cf4:	ldp	x29, x30, [sp], #48
  401cf8:	ret
  401cfc:	stp	x29, x30, [sp, #-16]!
  401d00:	mov	x29, sp
  401d04:	adrp	x0, 419000 <ferror@plt+0x17480>
  401d08:	add	x0, x0, #0x288
  401d0c:	ldrb	w0, [x0]
  401d10:	and	x0, x0, #0xff
  401d14:	cmp	x0, #0x0
  401d18:	b.ne	401d34 <ferror@plt+0x1b4>  // b.any
  401d1c:	bl	401bf4 <ferror@plt+0x74>
  401d20:	adrp	x0, 419000 <ferror@plt+0x17480>
  401d24:	add	x0, x0, #0x288
  401d28:	mov	w1, #0x1                   	// #1
  401d2c:	strb	w1, [x0]
  401d30:	b	401d38 <ferror@plt+0x1b8>
  401d34:	nop
  401d38:	ldp	x29, x30, [sp], #16
  401d3c:	ret
  401d40:	stp	x29, x30, [sp, #-16]!
  401d44:	mov	x29, sp
  401d48:	bl	401c68 <ferror@plt+0xe8>
  401d4c:	nop
  401d50:	ldp	x29, x30, [sp], #16
  401d54:	ret
  401d58:	stp	x29, x30, [sp, #-48]!
  401d5c:	mov	x29, sp
  401d60:	str	x0, [sp, #24]
  401d64:	ldr	x0, [sp, #24]
  401d68:	bl	401840 <malloc@plt>
  401d6c:	str	x0, [sp, #40]
  401d70:	ldr	x0, [sp, #40]
  401d74:	cmp	x0, #0x0
  401d78:	b.ne	401d9c <ferror@plt+0x21c>  // b.any
  401d7c:	ldr	x0, [sp, #24]
  401d80:	cmp	x0, #0x0
  401d84:	b.eq	401d9c <ferror@plt+0x21c>  // b.none
  401d88:	ldr	x2, [sp, #24]
  401d8c:	adrp	x0, 406000 <ferror@plt+0x4480>
  401d90:	add	x1, x0, #0xc78
  401d94:	mov	w0, #0x1                   	// #1
  401d98:	bl	401b50 <err@plt>
  401d9c:	ldr	x0, [sp, #40]
  401da0:	ldp	x29, x30, [sp], #48
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-48]!
  401dac:	mov	x29, sp
  401db0:	str	x0, [sp, #24]
  401db4:	bl	401af0 <__errno_location@plt>
  401db8:	str	wzr, [x0]
  401dbc:	ldr	x0, [sp, #24]
  401dc0:	bl	401b80 <ferror@plt>
  401dc4:	cmp	w0, #0x0
  401dc8:	b.ne	401e24 <ferror@plt+0x2a4>  // b.any
  401dcc:	ldr	x0, [sp, #24]
  401dd0:	bl	401a50 <fflush@plt>
  401dd4:	cmp	w0, #0x0
  401dd8:	b.ne	401e24 <ferror@plt+0x2a4>  // b.any
  401ddc:	ldr	x0, [sp, #24]
  401de0:	bl	401810 <fileno@plt>
  401de4:	str	w0, [sp, #44]
  401de8:	ldr	w0, [sp, #44]
  401dec:	cmp	w0, #0x0
  401df0:	b.lt	401e2c <ferror@plt+0x2ac>  // b.tstop
  401df4:	ldr	w0, [sp, #44]
  401df8:	bl	401780 <dup@plt>
  401dfc:	str	w0, [sp, #44]
  401e00:	ldr	w0, [sp, #44]
  401e04:	cmp	w0, #0x0
  401e08:	b.lt	401e2c <ferror@plt+0x2ac>  // b.tstop
  401e0c:	ldr	w0, [sp, #44]
  401e10:	bl	401900 <close@plt>
  401e14:	cmp	w0, #0x0
  401e18:	b.ne	401e2c <ferror@plt+0x2ac>  // b.any
  401e1c:	mov	w0, #0x0                   	// #0
  401e20:	b	401e4c <ferror@plt+0x2cc>
  401e24:	nop
  401e28:	b	401e30 <ferror@plt+0x2b0>
  401e2c:	nop
  401e30:	bl	401af0 <__errno_location@plt>
  401e34:	ldr	w0, [x0]
  401e38:	cmp	w0, #0x9
  401e3c:	b.ne	401e48 <ferror@plt+0x2c8>  // b.any
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	b	401e4c <ferror@plt+0x2cc>
  401e48:	mov	w0, #0xffffffff            	// #-1
  401e4c:	ldp	x29, x30, [sp], #48
  401e50:	ret
  401e54:	stp	x29, x30, [sp, #-16]!
  401e58:	mov	x29, sp
  401e5c:	adrp	x0, 419000 <ferror@plt+0x17480>
  401e60:	add	x0, x0, #0x278
  401e64:	ldr	x0, [x0]
  401e68:	bl	401da8 <ferror@plt+0x228>
  401e6c:	cmp	w0, #0x0
  401e70:	b.eq	401ec0 <ferror@plt+0x340>  // b.none
  401e74:	bl	401af0 <__errno_location@plt>
  401e78:	ldr	w0, [x0]
  401e7c:	cmp	w0, #0x20
  401e80:	b.eq	401ec0 <ferror@plt+0x340>  // b.none
  401e84:	bl	401af0 <__errno_location@plt>
  401e88:	ldr	w0, [x0]
  401e8c:	cmp	w0, #0x0
  401e90:	b.eq	401ea8 <ferror@plt+0x328>  // b.none
  401e94:	adrp	x0, 406000 <ferror@plt+0x4480>
  401e98:	add	x0, x0, #0xc98
  401e9c:	bl	401b20 <gettext@plt>
  401ea0:	bl	4019b0 <warn@plt>
  401ea4:	b	401eb8 <ferror@plt+0x338>
  401ea8:	adrp	x0, 406000 <ferror@plt+0x4480>
  401eac:	add	x0, x0, #0xc98
  401eb0:	bl	401b20 <gettext@plt>
  401eb4:	bl	401a70 <warnx@plt>
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	bl	401720 <_exit@plt>
  401ec0:	adrp	x0, 419000 <ferror@plt+0x17480>
  401ec4:	add	x0, x0, #0x268
  401ec8:	ldr	x0, [x0]
  401ecc:	bl	401da8 <ferror@plt+0x228>
  401ed0:	cmp	w0, #0x0
  401ed4:	b.eq	401ee0 <ferror@plt+0x360>  // b.none
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	bl	401720 <_exit@plt>
  401ee0:	nop
  401ee4:	ldp	x29, x30, [sp], #16
  401ee8:	ret
  401eec:	stp	x29, x30, [sp, #-16]!
  401ef0:	mov	x29, sp
  401ef4:	adrp	x0, 401000 <memcpy@plt-0x710>
  401ef8:	add	x0, x0, #0xe54
  401efc:	bl	406c20 <ferror@plt+0x50a0>
  401f00:	nop
  401f04:	ldp	x29, x30, [sp], #16
  401f08:	ret
  401f0c:	stp	x29, x30, [sp, #-48]!
  401f10:	mov	x29, sp
  401f14:	str	x19, [sp, #16]
  401f18:	adrp	x0, 419000 <ferror@plt+0x17480>
  401f1c:	add	x0, x0, #0x278
  401f20:	ldr	x0, [x0]
  401f24:	str	x0, [sp, #40]
  401f28:	adrp	x0, 406000 <ferror@plt+0x4480>
  401f2c:	add	x0, x0, #0xca8
  401f30:	bl	401b20 <gettext@plt>
  401f34:	mov	x1, x0
  401f38:	adrp	x0, 419000 <ferror@plt+0x17480>
  401f3c:	add	x0, x0, #0x280
  401f40:	ldr	x0, [x0]
  401f44:	mov	x2, x0
  401f48:	ldr	x0, [sp, #40]
  401f4c:	bl	401b30 <fprintf@plt>
  401f50:	ldr	x1, [sp, #40]
  401f54:	mov	w0, #0xa                   	// #10
  401f58:	bl	4017e0 <fputc@plt>
  401f5c:	adrp	x0, 406000 <ferror@plt+0x4480>
  401f60:	add	x0, x0, #0xce8
  401f64:	bl	401b20 <gettext@plt>
  401f68:	ldr	x1, [sp, #40]
  401f6c:	bl	401760 <fputs@plt>
  401f70:	ldr	x1, [sp, #40]
  401f74:	mov	w0, #0xa                   	// #10
  401f78:	bl	4017e0 <fputc@plt>
  401f7c:	adrp	x0, 406000 <ferror@plt+0x4480>
  401f80:	add	x0, x0, #0xd18
  401f84:	bl	401b20 <gettext@plt>
  401f88:	mov	x1, x0
  401f8c:	ldr	x0, [sp, #40]
  401f90:	bl	401b30 <fprintf@plt>
  401f94:	adrp	x0, 406000 <ferror@plt+0x4480>
  401f98:	add	x0, x0, #0xde8
  401f9c:	bl	401b20 <gettext@plt>
  401fa0:	mov	x19, x0
  401fa4:	adrp	x0, 406000 <ferror@plt+0x4480>
  401fa8:	add	x0, x0, #0xe00
  401fac:	bl	401b20 <gettext@plt>
  401fb0:	mov	x4, x0
  401fb4:	adrp	x0, 406000 <ferror@plt+0x4480>
  401fb8:	add	x3, x0, #0xe10
  401fbc:	mov	x2, x19
  401fc0:	adrp	x0, 406000 <ferror@plt+0x4480>
  401fc4:	add	x1, x0, #0xe20
  401fc8:	adrp	x0, 406000 <ferror@plt+0x4480>
  401fcc:	add	x0, x0, #0xe30
  401fd0:	bl	401ad0 <printf@plt>
  401fd4:	ldr	x1, [sp, #40]
  401fd8:	mov	w0, #0xa                   	// #10
  401fdc:	bl	4017e0 <fputc@plt>
  401fe0:	adrp	x0, 406000 <ferror@plt+0x4480>
  401fe4:	add	x0, x0, #0xe48
  401fe8:	bl	401b20 <gettext@plt>
  401fec:	mov	x1, x0
  401ff0:	adrp	x0, 419000 <ferror@plt+0x17480>
  401ff4:	add	x0, x0, #0x280
  401ff8:	ldr	x0, [x0]
  401ffc:	mov	x2, x0
  402000:	ldr	x0, [sp, #40]
  402004:	bl	401b30 <fprintf@plt>
  402008:	adrp	x0, 406000 <ferror@plt+0x4480>
  40200c:	add	x0, x0, #0xfa8
  402010:	bl	401b20 <gettext@plt>
  402014:	mov	x2, x0
  402018:	adrp	x0, 406000 <ferror@plt+0x4480>
  40201c:	add	x1, x0, #0xfc8
  402020:	mov	x0, x2
  402024:	bl	401ad0 <printf@plt>
  402028:	mov	w0, #0x0                   	// #0
  40202c:	bl	401770 <exit@plt>
  402030:	stp	x29, x30, [sp, #-48]!
  402034:	mov	x29, sp
  402038:	str	x0, [sp, #24]
  40203c:	str	w1, [sp, #20]
  402040:	ldr	x0, [sp, #24]
  402044:	ldrb	w0, [x0, #40]
  402048:	and	w0, w0, #0x1
  40204c:	and	w0, w0, #0xff
  402050:	cmp	w0, #0x0
  402054:	b.eq	4020b8 <ferror@plt+0x538>  // b.none
  402058:	ldr	x0, [sp, #24]
  40205c:	ldr	x4, [x0, #24]
  402060:	ldr	x0, [sp, #24]
  402064:	ldr	x1, [x0, #32]
  402068:	ldr	x0, [sp, #24]
  40206c:	ldr	x2, [x0, #8]
  402070:	ldr	x0, [sp, #24]
  402074:	ldr	x0, [x0, #16]
  402078:	mov	x3, x0
  40207c:	mov	x0, x4
  402080:	bl	4056e4 <ferror@plt+0x3b64>
  402084:	str	x0, [sp, #40]
  402088:	ldr	w0, [sp, #20]
  40208c:	cmp	w0, #0x0
  402090:	b.eq	4020a4 <ferror@plt+0x524>  // b.none
  402094:	adrp	x0, 406000 <ferror@plt+0x4480>
  402098:	add	x0, x0, #0xfd8
  40209c:	bl	401b20 <gettext@plt>
  4020a0:	b	4020b0 <ferror@plt+0x530>
  4020a4:	adrp	x0, 406000 <ferror@plt+0x4480>
  4020a8:	add	x0, x0, #0xff8
  4020ac:	bl	401b20 <gettext@plt>
  4020b0:	str	x0, [sp, #32]
  4020b4:	b	402114 <ferror@plt+0x594>
  4020b8:	ldr	x0, [sp, #24]
  4020bc:	ldr	x4, [x0, #24]
  4020c0:	ldr	x0, [sp, #24]
  4020c4:	ldr	x1, [x0, #32]
  4020c8:	ldr	x0, [sp, #24]
  4020cc:	ldr	x2, [x0, #8]
  4020d0:	ldr	x0, [sp, #24]
  4020d4:	ldr	x0, [x0, #16]
  4020d8:	mov	x3, x0
  4020dc:	mov	x0, x4
  4020e0:	bl	40595c <ferror@plt+0x3ddc>
  4020e4:	str	x0, [sp, #40]
  4020e8:	ldr	w0, [sp, #20]
  4020ec:	cmp	w0, #0x0
  4020f0:	b.eq	402104 <ferror@plt+0x584>  // b.none
  4020f4:	adrp	x0, 407000 <ferror@plt+0x5480>
  4020f8:	add	x0, x0, #0x20
  4020fc:	bl	401b20 <gettext@plt>
  402100:	b	402110 <ferror@plt+0x590>
  402104:	adrp	x0, 407000 <ferror@plt+0x5480>
  402108:	add	x0, x0, #0x40
  40210c:	bl	401b20 <gettext@plt>
  402110:	str	x0, [sp, #32]
  402114:	ldr	x0, [sp, #40]
  402118:	cmp	x0, #0x0
  40211c:	b.ne	402138 <ferror@plt+0x5b8>  // b.any
  402120:	adrp	x0, 407000 <ferror@plt+0x5480>
  402124:	add	x0, x0, #0x68
  402128:	bl	401b20 <gettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401aa0 <errx@plt>
  402138:	ldr	x0, [sp, #24]
  40213c:	ldr	w0, [x0]
  402140:	cmp	w0, #0x0
  402144:	b.eq	402154 <ferror@plt+0x5d4>  // b.none
  402148:	ldr	x0, [sp, #24]
  40214c:	ldr	w0, [x0]
  402150:	b	402158 <ferror@plt+0x5d8>
  402154:	bl	401830 <getpid@plt>
  402158:	ldr	x2, [sp, #40]
  40215c:	mov	w1, w0
  402160:	ldr	x0, [sp, #32]
  402164:	bl	401ad0 <printf@plt>
  402168:	nop
  40216c:	ldp	x29, x30, [sp], #48
  402170:	ret
  402174:	stp	x29, x30, [sp, #-48]!
  402178:	mov	x29, sp
  40217c:	str	w0, [sp, #28]
  402180:	str	w1, [sp, #24]
  402184:	ldr	w0, [sp, #24]
  402188:	cmp	w0, #0x0
  40218c:	b.eq	4021a0 <ferror@plt+0x620>  // b.none
  402190:	adrp	x0, 407000 <ferror@plt+0x5480>
  402194:	add	x0, x0, #0xa0
  402198:	bl	401b20 <gettext@plt>
  40219c:	b	4021ac <ferror@plt+0x62c>
  4021a0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4021a4:	add	x0, x0, #0xc0
  4021a8:	bl	401b20 <gettext@plt>
  4021ac:	str	x0, [sp, #40]
  4021b0:	ldr	w0, [sp, #28]
  4021b4:	cmp	w0, #0x0
  4021b8:	b.ne	4021c4 <ferror@plt+0x644>  // b.any
  4021bc:	bl	401830 <getpid@plt>
  4021c0:	b	4021c8 <ferror@plt+0x648>
  4021c4:	ldr	w0, [sp, #28]
  4021c8:	mov	w2, w0
  4021cc:	ldr	x1, [sp, #40]
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	bl	401b50 <err@plt>
  4021d8:	stp	x29, x30, [sp, #-48]!
  4021dc:	mov	x29, sp
  4021e0:	str	x0, [sp, #40]
  4021e4:	str	x1, [sp, #32]
  4021e8:	str	x2, [sp, #24]
  4021ec:	ldr	x0, [sp, #40]
  4021f0:	ldr	w0, [x0]
  4021f4:	cmp	w0, #0x0
  4021f8:	b.eq	402244 <ferror@plt+0x6c4>  // b.none
  4021fc:	ldr	x0, [sp, #40]
  402200:	ldr	w3, [x0]
  402204:	ldr	x0, [sp, #40]
  402208:	ldr	x1, [x0, #16]
  40220c:	ldr	x0, [sp, #40]
  402210:	ldr	x0, [x0, #8]
  402214:	mov	x2, x0
  402218:	mov	w0, w3
  40221c:	bl	401950 <sched_getaffinity@plt>
  402220:	cmp	w0, #0x0
  402224:	b.ge	402238 <ferror@plt+0x6b8>  // b.tcont
  402228:	ldr	x0, [sp, #40]
  40222c:	ldr	w0, [x0]
  402230:	mov	w1, #0x1                   	// #1
  402234:	bl	402174 <ferror@plt+0x5f4>
  402238:	mov	w1, #0x0                   	// #0
  40223c:	ldr	x0, [sp, #40]
  402240:	bl	402030 <ferror@plt+0x4b0>
  402244:	ldr	x0, [sp, #40]
  402248:	ldrb	w0, [x0, #40]
  40224c:	and	w0, w0, #0x2
  402250:	and	w0, w0, #0xff
  402254:	cmp	w0, #0x0
  402258:	b.ne	4022e4 <ferror@plt+0x764>  // b.any
  40225c:	ldr	x0, [sp, #40]
  402260:	ldr	w0, [x0]
  402264:	ldr	x2, [sp, #24]
  402268:	ldr	x1, [sp, #32]
  40226c:	bl	4019e0 <sched_setaffinity@plt>
  402270:	cmp	w0, #0x0
  402274:	b.ge	402288 <ferror@plt+0x708>  // b.tcont
  402278:	ldr	x0, [sp, #40]
  40227c:	ldr	w0, [x0]
  402280:	mov	w1, #0x1                   	// #1
  402284:	bl	402174 <ferror@plt+0x5f4>
  402288:	ldr	x0, [sp, #40]
  40228c:	ldr	w0, [x0]
  402290:	cmp	w0, #0x0
  402294:	b.eq	4022e8 <ferror@plt+0x768>  // b.none
  402298:	ldr	x0, [sp, #40]
  40229c:	ldr	w3, [x0]
  4022a0:	ldr	x0, [sp, #40]
  4022a4:	ldr	x1, [x0, #16]
  4022a8:	ldr	x0, [sp, #40]
  4022ac:	ldr	x0, [x0, #8]
  4022b0:	mov	x2, x0
  4022b4:	mov	w0, w3
  4022b8:	bl	401950 <sched_getaffinity@plt>
  4022bc:	cmp	w0, #0x0
  4022c0:	b.ge	4022d4 <ferror@plt+0x754>  // b.tcont
  4022c4:	ldr	x0, [sp, #40]
  4022c8:	ldr	w0, [x0]
  4022cc:	mov	w1, #0x0                   	// #0
  4022d0:	bl	402174 <ferror@plt+0x5f4>
  4022d4:	mov	w1, #0x1                   	// #1
  4022d8:	ldr	x0, [sp, #40]
  4022dc:	bl	402030 <ferror@plt+0x4b0>
  4022e0:	b	4022e8 <ferror@plt+0x768>
  4022e4:	nop
  4022e8:	ldp	x29, x30, [sp], #48
  4022ec:	ret
  4022f0:	stp	x29, x30, [sp, #-144]!
  4022f4:	mov	x29, sp
  4022f8:	str	x19, [sp, #16]
  4022fc:	str	w0, [sp, #44]
  402300:	str	x1, [sp, #32]
  402304:	str	wzr, [sp, #140]
  402308:	str	wzr, [sp, #136]
  40230c:	adrp	x0, 407000 <ferror@plt+0x5480>
  402310:	add	x1, x0, #0xe0
  402314:	mov	w0, #0x6                   	// #6
  402318:	bl	401b60 <setlocale@plt>
  40231c:	adrp	x0, 407000 <ferror@plt+0x5480>
  402320:	add	x1, x0, #0xe8
  402324:	adrp	x0, 407000 <ferror@plt+0x5480>
  402328:	add	x0, x0, #0x100
  40232c:	bl	401870 <bindtextdomain@plt>
  402330:	adrp	x0, 407000 <ferror@plt+0x5480>
  402334:	add	x0, x0, #0x100
  402338:	bl	401970 <textdomain@plt>
  40233c:	bl	401eec <ferror@plt+0x36c>
  402340:	add	x0, sp, #0x30
  402344:	mov	x2, #0x30                  	// #48
  402348:	mov	w1, #0x0                   	// #0
  40234c:	bl	4018a0 <memset@plt>
  402350:	b	40247c <ferror@plt+0x8fc>
  402354:	ldr	w0, [sp, #132]
  402358:	cmp	w0, #0x70
  40235c:	b.eq	4023c0 <ferror@plt+0x840>  // b.none
  402360:	ldr	w0, [sp, #132]
  402364:	cmp	w0, #0x70
  402368:	b.gt	402440 <ferror@plt+0x8c0>
  40236c:	ldr	w0, [sp, #132]
  402370:	cmp	w0, #0x68
  402374:	b.eq	40243c <ferror@plt+0x8bc>  // b.none
  402378:	ldr	w0, [sp, #132]
  40237c:	cmp	w0, #0x68
  402380:	b.gt	402440 <ferror@plt+0x8c0>
  402384:	ldr	w0, [sp, #132]
  402388:	cmp	w0, #0x63
  40238c:	b.eq	4023f8 <ferror@plt+0x878>  // b.none
  402390:	ldr	w0, [sp, #132]
  402394:	cmp	w0, #0x63
  402398:	b.gt	402440 <ferror@plt+0x8c0>
  40239c:	ldr	w0, [sp, #132]
  4023a0:	cmp	w0, #0x56
  4023a4:	b.eq	402408 <ferror@plt+0x888>  // b.none
  4023a8:	ldr	w0, [sp, #132]
  4023ac:	cmp	w0, #0x61
  4023b0:	b.ne	402440 <ferror@plt+0x8c0>  // b.any
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	str	w0, [sp, #136]
  4023bc:	b	40247c <ferror@plt+0x8fc>
  4023c0:	ldrsw	x0, [sp, #44]
  4023c4:	lsl	x0, x0, #3
  4023c8:	sub	x0, x0, #0x8
  4023cc:	ldr	x1, [sp, #32]
  4023d0:	add	x0, x1, x0
  4023d4:	ldr	x19, [x0]
  4023d8:	adrp	x0, 407000 <ferror@plt+0x5480>
  4023dc:	add	x0, x0, #0x110
  4023e0:	bl	401b20 <gettext@plt>
  4023e4:	mov	x1, x0
  4023e8:	mov	x0, x19
  4023ec:	bl	4034c0 <ferror@plt+0x1940>
  4023f0:	str	w0, [sp, #140]
  4023f4:	b	40247c <ferror@plt+0x8fc>
  4023f8:	ldrb	w0, [sp, #88]
  4023fc:	orr	w0, w0, #0x1
  402400:	strb	w0, [sp, #88]
  402404:	b	40247c <ferror@plt+0x8fc>
  402408:	adrp	x0, 407000 <ferror@plt+0x5480>
  40240c:	add	x0, x0, #0x128
  402410:	bl	401b20 <gettext@plt>
  402414:	mov	x3, x0
  402418:	adrp	x0, 419000 <ferror@plt+0x17480>
  40241c:	add	x0, x0, #0x280
  402420:	ldr	x1, [x0]
  402424:	adrp	x0, 407000 <ferror@plt+0x5480>
  402428:	add	x2, x0, #0x138
  40242c:	mov	x0, x3
  402430:	bl	401ad0 <printf@plt>
  402434:	mov	w0, #0x0                   	// #0
  402438:	bl	401770 <exit@plt>
  40243c:	bl	401f0c <ferror@plt+0x38c>
  402440:	adrp	x0, 419000 <ferror@plt+0x17480>
  402444:	add	x0, x0, #0x268
  402448:	ldr	x19, [x0]
  40244c:	adrp	x0, 407000 <ferror@plt+0x5480>
  402450:	add	x0, x0, #0x150
  402454:	bl	401b20 <gettext@plt>
  402458:	mov	x1, x0
  40245c:	adrp	x0, 419000 <ferror@plt+0x17480>
  402460:	add	x0, x0, #0x280
  402464:	ldr	x0, [x0]
  402468:	mov	x2, x0
  40246c:	mov	x0, x19
  402470:	bl	401b30 <fprintf@plt>
  402474:	mov	w0, #0x1                   	// #1
  402478:	bl	401770 <exit@plt>
  40247c:	mov	x4, #0x0                   	// #0
  402480:	adrp	x0, 407000 <ferror@plt+0x5480>
  402484:	add	x3, x0, #0x260
  402488:	adrp	x0, 407000 <ferror@plt+0x5480>
  40248c:	add	x2, x0, #0x178
  402490:	ldr	x1, [sp, #32]
  402494:	ldr	w0, [sp, #44]
  402498:	bl	401980 <getopt_long@plt>
  40249c:	str	w0, [sp, #132]
  4024a0:	ldr	w0, [sp, #132]
  4024a4:	cmn	w0, #0x1
  4024a8:	b.ne	402354 <ferror@plt+0x7d4>  // b.any
  4024ac:	ldr	w0, [sp, #140]
  4024b0:	cmp	w0, #0x0
  4024b4:	b.ne	4024d4 <ferror@plt+0x954>  // b.any
  4024b8:	adrp	x0, 419000 <ferror@plt+0x17480>
  4024bc:	add	x0, x0, #0x270
  4024c0:	ldr	w0, [x0]
  4024c4:	ldr	w1, [sp, #44]
  4024c8:	sub	w0, w1, w0
  4024cc:	cmp	w0, #0x1
  4024d0:	b.le	402518 <ferror@plt+0x998>
  4024d4:	ldr	w0, [sp, #140]
  4024d8:	cmp	w0, #0x0
  4024dc:	b.eq	402564 <ferror@plt+0x9e4>  // b.none
  4024e0:	adrp	x0, 419000 <ferror@plt+0x17480>
  4024e4:	add	x0, x0, #0x270
  4024e8:	ldr	w0, [x0]
  4024ec:	ldr	w1, [sp, #44]
  4024f0:	sub	w0, w1, w0
  4024f4:	cmp	w0, #0x0
  4024f8:	b.le	402518 <ferror@plt+0x998>
  4024fc:	adrp	x0, 419000 <ferror@plt+0x17480>
  402500:	add	x0, x0, #0x270
  402504:	ldr	w0, [x0]
  402508:	ldr	w1, [sp, #44]
  40250c:	sub	w0, w1, w0
  402510:	cmp	w0, #0x2
  402514:	b.le	402564 <ferror@plt+0x9e4>
  402518:	adrp	x0, 407000 <ferror@plt+0x5480>
  40251c:	add	x0, x0, #0x180
  402520:	bl	401b20 <gettext@plt>
  402524:	bl	401a70 <warnx@plt>
  402528:	adrp	x0, 419000 <ferror@plt+0x17480>
  40252c:	add	x0, x0, #0x268
  402530:	ldr	x19, [x0]
  402534:	adrp	x0, 407000 <ferror@plt+0x5480>
  402538:	add	x0, x0, #0x150
  40253c:	bl	401b20 <gettext@plt>
  402540:	mov	x1, x0
  402544:	adrp	x0, 419000 <ferror@plt+0x17480>
  402548:	add	x0, x0, #0x280
  40254c:	ldr	x0, [x0]
  402550:	mov	x2, x0
  402554:	mov	x0, x19
  402558:	bl	401b30 <fprintf@plt>
  40255c:	mov	w0, #0x1                   	// #1
  402560:	bl	401770 <exit@plt>
  402564:	bl	405548 <ferror@plt+0x39c8>
  402568:	str	w0, [sp, #128]
  40256c:	ldr	w0, [sp, #128]
  402570:	cmp	w0, #0x0
  402574:	b.gt	402590 <ferror@plt+0xa10>
  402578:	adrp	x0, 407000 <ferror@plt+0x5480>
  40257c:	add	x0, x0, #0x190
  402580:	bl	401b20 <gettext@plt>
  402584:	mov	x1, x0
  402588:	mov	w0, #0x1                   	// #1
  40258c:	bl	401aa0 <errx@plt>
  402590:	add	x1, sp, #0x60
  402594:	add	x0, sp, #0x30
  402598:	add	x0, x0, #0x10
  40259c:	mov	x2, x1
  4025a0:	mov	x1, x0
  4025a4:	ldr	w0, [sp, #128]
  4025a8:	bl	405640 <ferror@plt+0x3ac0>
  4025ac:	str	x0, [sp, #56]
  4025b0:	ldr	x0, [sp, #56]
  4025b4:	cmp	x0, #0x0
  4025b8:	b.ne	4025d4 <ferror@plt+0xa54>  // b.any
  4025bc:	adrp	x0, 407000 <ferror@plt+0x5480>
  4025c0:	add	x0, x0, #0x1b8
  4025c4:	bl	401b20 <gettext@plt>
  4025c8:	mov	x1, x0
  4025cc:	mov	w0, #0x1                   	// #1
  4025d0:	bl	401b50 <err@plt>
  4025d4:	ldr	x1, [sp, #96]
  4025d8:	mov	x0, x1
  4025dc:	lsl	x0, x0, #3
  4025e0:	sub	x0, x0, x1
  4025e4:	str	x0, [sp, #80]
  4025e8:	ldr	x0, [sp, #80]
  4025ec:	bl	401d58 <ferror@plt+0x1d8>
  4025f0:	str	x0, [sp, #72]
  4025f4:	add	x0, sp, #0x68
  4025f8:	mov	x2, #0x0                   	// #0
  4025fc:	mov	x1, x0
  402600:	ldr	w0, [sp, #128]
  402604:	bl	405640 <ferror@plt+0x3ac0>
  402608:	str	x0, [sp, #120]
  40260c:	ldr	x0, [sp, #120]
  402610:	cmp	x0, #0x0
  402614:	b.ne	402630 <ferror@plt+0xab0>  // b.any
  402618:	adrp	x0, 407000 <ferror@plt+0x5480>
  40261c:	add	x0, x0, #0x1b8
  402620:	bl	401b20 <gettext@plt>
  402624:	mov	x1, x0
  402628:	mov	w0, #0x1                   	// #1
  40262c:	bl	401b50 <err@plt>
  402630:	adrp	x0, 419000 <ferror@plt+0x17480>
  402634:	add	x0, x0, #0x270
  402638:	ldr	w0, [x0]
  40263c:	ldr	w1, [sp, #44]
  402640:	sub	w0, w1, w0
  402644:	cmp	w0, #0x1
  402648:	b.ne	40265c <ferror@plt+0xadc>  // b.any
  40264c:	ldrb	w0, [sp, #88]
  402650:	orr	w0, w0, #0x2
  402654:	strb	w0, [sp, #88]
  402658:	b	402764 <ferror@plt+0xbe4>
  40265c:	ldrb	w0, [sp, #88]
  402660:	and	w0, w0, #0x1
  402664:	and	w0, w0, #0xff
  402668:	cmp	w0, #0x0
  40266c:	b.eq	4026ec <ferror@plt+0xb6c>  // b.none
  402670:	adrp	x0, 419000 <ferror@plt+0x17480>
  402674:	add	x0, x0, #0x270
  402678:	ldr	w0, [x0]
  40267c:	sxtw	x0, w0
  402680:	lsl	x0, x0, #3
  402684:	ldr	x1, [sp, #32]
  402688:	add	x0, x1, x0
  40268c:	ldr	x0, [x0]
  402690:	ldr	x1, [sp, #104]
  402694:	mov	w3, #0x0                   	// #0
  402698:	mov	x2, x1
  40269c:	ldr	x1, [sp, #120]
  4026a0:	bl	405f8c <ferror@plt+0x440c>
  4026a4:	cmp	w0, #0x0
  4026a8:	b.eq	402764 <ferror@plt+0xbe4>  // b.none
  4026ac:	adrp	x0, 407000 <ferror@plt+0x5480>
  4026b0:	add	x0, x0, #0x1d0
  4026b4:	bl	401b20 <gettext@plt>
  4026b8:	mov	x3, x0
  4026bc:	adrp	x0, 419000 <ferror@plt+0x17480>
  4026c0:	add	x0, x0, #0x270
  4026c4:	ldr	w0, [x0]
  4026c8:	sxtw	x0, w0
  4026cc:	lsl	x0, x0, #3
  4026d0:	ldr	x1, [sp, #32]
  4026d4:	add	x0, x1, x0
  4026d8:	ldr	x0, [x0]
  4026dc:	mov	x2, x0
  4026e0:	mov	x1, x3
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	bl	401aa0 <errx@plt>
  4026ec:	adrp	x0, 419000 <ferror@plt+0x17480>
  4026f0:	add	x0, x0, #0x270
  4026f4:	ldr	w0, [x0]
  4026f8:	sxtw	x0, w0
  4026fc:	lsl	x0, x0, #3
  402700:	ldr	x1, [sp, #32]
  402704:	add	x0, x1, x0
  402708:	ldr	x0, [x0]
  40270c:	ldr	x1, [sp, #104]
  402710:	mov	x2, x1
  402714:	ldr	x1, [sp, #120]
  402718:	bl	405c04 <ferror@plt+0x4084>
  40271c:	cmp	w0, #0x0
  402720:	b.eq	402764 <ferror@plt+0xbe4>  // b.none
  402724:	adrp	x0, 407000 <ferror@plt+0x5480>
  402728:	add	x0, x0, #0x1f0
  40272c:	bl	401b20 <gettext@plt>
  402730:	mov	x3, x0
  402734:	adrp	x0, 419000 <ferror@plt+0x17480>
  402738:	add	x0, x0, #0x270
  40273c:	ldr	w0, [x0]
  402740:	sxtw	x0, w0
  402744:	lsl	x0, x0, #3
  402748:	ldr	x1, [sp, #32]
  40274c:	add	x0, x1, x0
  402750:	ldr	x0, [x0]
  402754:	mov	x2, x0
  402758:	mov	x1, x3
  40275c:	mov	w0, #0x1                   	// #1
  402760:	bl	401aa0 <errx@plt>
  402764:	ldr	w0, [sp, #136]
  402768:	cmp	w0, #0x0
  40276c:	b.eq	4027c0 <ferror@plt+0xc40>  // b.none
  402770:	ldr	w0, [sp, #140]
  402774:	cmp	w0, #0x0
  402778:	b.eq	4027c0 <ferror@plt+0xc40>  // b.none
  40277c:	ldr	w0, [sp, #140]
  402780:	bl	406418 <ferror@plt+0x4898>
  402784:	str	x0, [sp, #112]
  402788:	b	40279c <ferror@plt+0xc1c>
  40278c:	ldr	x1, [sp, #104]
  402790:	add	x0, sp, #0x30
  402794:	ldr	x2, [sp, #120]
  402798:	bl	4021d8 <ferror@plt+0x658>
  40279c:	add	x0, sp, #0x30
  4027a0:	mov	x1, x0
  4027a4:	ldr	x0, [sp, #112]
  4027a8:	bl	4064ec <ferror@plt+0x496c>
  4027ac:	cmp	w0, #0x0
  4027b0:	b.eq	40278c <ferror@plt+0xc0c>  // b.none
  4027b4:	ldr	x0, [sp, #112]
  4027b8:	bl	4064a4 <ferror@plt+0x4924>
  4027bc:	b	4027d8 <ferror@plt+0xc58>
  4027c0:	ldr	w0, [sp, #140]
  4027c4:	str	w0, [sp, #48]
  4027c8:	ldr	x1, [sp, #104]
  4027cc:	add	x0, sp, #0x30
  4027d0:	ldr	x2, [sp, #120]
  4027d4:	bl	4021d8 <ferror@plt+0x658>
  4027d8:	ldr	x0, [sp, #72]
  4027dc:	bl	4019f0 <free@plt>
  4027e0:	ldr	x0, [sp, #56]
  4027e4:	bl	4056c4 <ferror@plt+0x3b44>
  4027e8:	ldr	x0, [sp, #120]
  4027ec:	bl	4056c4 <ferror@plt+0x3b44>
  4027f0:	ldr	w0, [sp, #140]
  4027f4:	cmp	w0, #0x0
  4027f8:	b.ne	402870 <ferror@plt+0xcf0>  // b.any
  4027fc:	adrp	x0, 419000 <ferror@plt+0x17480>
  402800:	add	x0, x0, #0x270
  402804:	ldr	w0, [x0]
  402808:	sxtw	x0, w0
  40280c:	add	x0, x0, #0x1
  402810:	lsl	x0, x0, #3
  402814:	ldr	x1, [sp, #32]
  402818:	add	x0, x1, x0
  40281c:	str	x0, [sp, #32]
  402820:	ldr	x0, [sp, #32]
  402824:	ldr	x0, [x0]
  402828:	ldr	x1, [sp, #32]
  40282c:	bl	401990 <execvp@plt>
  402830:	bl	401af0 <__errno_location@plt>
  402834:	ldr	w0, [x0]
  402838:	cmp	w0, #0x2
  40283c:	b.ne	402848 <ferror@plt+0xcc8>  // b.any
  402840:	mov	w19, #0x7f                  	// #127
  402844:	b	40284c <ferror@plt+0xccc>
  402848:	mov	w19, #0x7e                  	// #126
  40284c:	adrp	x0, 407000 <ferror@plt+0x5480>
  402850:	add	x0, x0, #0x210
  402854:	bl	401b20 <gettext@plt>
  402858:	mov	x1, x0
  40285c:	ldr	x0, [sp, #32]
  402860:	ldr	x0, [x0]
  402864:	mov	x2, x0
  402868:	mov	w0, w19
  40286c:	bl	401b50 <err@plt>
  402870:	mov	w0, #0x0                   	// #0
  402874:	ldr	x19, [sp, #16]
  402878:	ldp	x29, x30, [sp], #144
  40287c:	ret
  402880:	sub	sp, sp, #0x10
  402884:	str	w0, [sp, #12]
  402888:	adrp	x0, 419000 <ferror@plt+0x17480>
  40288c:	add	x0, x0, #0x250
  402890:	ldr	w1, [sp, #12]
  402894:	str	w1, [x0]
  402898:	nop
  40289c:	add	sp, sp, #0x10
  4028a0:	ret
  4028a4:	sub	sp, sp, #0x10
  4028a8:	str	x0, [sp, #8]
  4028ac:	str	w1, [sp, #4]
  4028b0:	str	w2, [sp]
  4028b4:	b	402904 <ferror@plt+0xd84>
  4028b8:	ldr	x0, [sp, #8]
  4028bc:	ldr	x1, [x0]
  4028c0:	ldrsw	x0, [sp, #4]
  4028c4:	mov	x2, #0x0                   	// #0
  4028c8:	umulh	x0, x1, x0
  4028cc:	cmp	x0, #0x0
  4028d0:	b.eq	4028d8 <ferror@plt+0xd58>  // b.none
  4028d4:	mov	x2, #0x1                   	// #1
  4028d8:	mov	x0, x2
  4028dc:	cmp	x0, #0x0
  4028e0:	b.eq	4028ec <ferror@plt+0xd6c>  // b.none
  4028e4:	mov	w0, #0xffffffde            	// #-34
  4028e8:	b	40291c <ferror@plt+0xd9c>
  4028ec:	ldr	x0, [sp, #8]
  4028f0:	ldr	x1, [x0]
  4028f4:	ldrsw	x0, [sp, #4]
  4028f8:	mul	x1, x1, x0
  4028fc:	ldr	x0, [sp, #8]
  402900:	str	x1, [x0]
  402904:	ldr	w0, [sp]
  402908:	sub	w1, w0, #0x1
  40290c:	str	w1, [sp]
  402910:	cmp	w0, #0x0
  402914:	b.ne	4028b8 <ferror@plt+0xd38>  // b.any
  402918:	mov	w0, #0x0                   	// #0
  40291c:	add	sp, sp, #0x10
  402920:	ret
  402924:	stp	x29, x30, [sp, #-192]!
  402928:	mov	x29, sp
  40292c:	str	x0, [sp, #40]
  402930:	str	x1, [sp, #32]
  402934:	str	x2, [sp, #24]
  402938:	str	xzr, [sp, #176]
  40293c:	mov	w0, #0x400                 	// #1024
  402940:	str	w0, [sp, #172]
  402944:	str	wzr, [sp, #168]
  402948:	str	wzr, [sp, #164]
  40294c:	str	wzr, [sp, #160]
  402950:	ldr	x0, [sp, #32]
  402954:	str	xzr, [x0]
  402958:	ldr	x0, [sp, #40]
  40295c:	cmp	x0, #0x0
  402960:	b.eq	402974 <ferror@plt+0xdf4>  // b.none
  402964:	ldr	x0, [sp, #40]
  402968:	ldrsb	w0, [x0]
  40296c:	cmp	w0, #0x0
  402970:	b.ne	402980 <ferror@plt+0xe00>  // b.any
  402974:	mov	w0, #0xffffffea            	// #-22
  402978:	str	w0, [sp, #168]
  40297c:	b	402f68 <ferror@plt+0x13e8>
  402980:	ldr	x0, [sp, #40]
  402984:	str	x0, [sp, #184]
  402988:	b	402998 <ferror@plt+0xe18>
  40298c:	ldr	x0, [sp, #184]
  402990:	add	x0, x0, #0x1
  402994:	str	x0, [sp, #184]
  402998:	bl	4019c0 <__ctype_b_loc@plt>
  40299c:	ldr	x1, [x0]
  4029a0:	ldr	x0, [sp, #184]
  4029a4:	ldrsb	w0, [x0]
  4029a8:	and	w0, w0, #0xff
  4029ac:	and	x0, x0, #0xff
  4029b0:	lsl	x0, x0, #1
  4029b4:	add	x0, x1, x0
  4029b8:	ldrh	w0, [x0]
  4029bc:	and	w0, w0, #0x2000
  4029c0:	cmp	w0, #0x0
  4029c4:	b.ne	40298c <ferror@plt+0xe0c>  // b.any
  4029c8:	ldr	x0, [sp, #184]
  4029cc:	ldrsb	w0, [x0]
  4029d0:	cmp	w0, #0x2d
  4029d4:	b.ne	4029e4 <ferror@plt+0xe64>  // b.any
  4029d8:	mov	w0, #0xffffffea            	// #-22
  4029dc:	str	w0, [sp, #168]
  4029e0:	b	402f68 <ferror@plt+0x13e8>
  4029e4:	bl	401af0 <__errno_location@plt>
  4029e8:	str	wzr, [x0]
  4029ec:	str	xzr, [sp, #72]
  4029f0:	add	x0, sp, #0x48
  4029f4:	mov	w2, #0x0                   	// #0
  4029f8:	mov	x1, x0
  4029fc:	ldr	x0, [sp, #40]
  402a00:	bl	401930 <strtoumax@plt>
  402a04:	str	x0, [sp, #64]
  402a08:	ldr	x0, [sp, #72]
  402a0c:	ldr	x1, [sp, #40]
  402a10:	cmp	x1, x0
  402a14:	b.eq	402a40 <ferror@plt+0xec0>  // b.none
  402a18:	bl	401af0 <__errno_location@plt>
  402a1c:	ldr	w0, [x0]
  402a20:	cmp	w0, #0x0
  402a24:	b.eq	402a6c <ferror@plt+0xeec>  // b.none
  402a28:	ldr	x0, [sp, #64]
  402a2c:	cmn	x0, #0x1
  402a30:	b.eq	402a40 <ferror@plt+0xec0>  // b.none
  402a34:	ldr	x0, [sp, #64]
  402a38:	cmp	x0, #0x0
  402a3c:	b.ne	402a6c <ferror@plt+0xeec>  // b.any
  402a40:	bl	401af0 <__errno_location@plt>
  402a44:	ldr	w0, [x0]
  402a48:	cmp	w0, #0x0
  402a4c:	b.eq	402a60 <ferror@plt+0xee0>  // b.none
  402a50:	bl	401af0 <__errno_location@plt>
  402a54:	ldr	w0, [x0]
  402a58:	neg	w0, w0
  402a5c:	b	402a64 <ferror@plt+0xee4>
  402a60:	mov	w0, #0xffffffea            	// #-22
  402a64:	str	w0, [sp, #168]
  402a68:	b	402f68 <ferror@plt+0x13e8>
  402a6c:	ldr	x0, [sp, #72]
  402a70:	cmp	x0, #0x0
  402a74:	b.eq	402f50 <ferror@plt+0x13d0>  // b.none
  402a78:	ldr	x0, [sp, #72]
  402a7c:	ldrsb	w0, [x0]
  402a80:	cmp	w0, #0x0
  402a84:	b.eq	402f50 <ferror@plt+0x13d0>  // b.none
  402a88:	ldr	x0, [sp, #72]
  402a8c:	str	x0, [sp, #184]
  402a90:	ldr	x0, [sp, #184]
  402a94:	add	x0, x0, #0x1
  402a98:	ldrsb	w0, [x0]
  402a9c:	cmp	w0, #0x69
  402aa0:	b.ne	402aec <ferror@plt+0xf6c>  // b.any
  402aa4:	ldr	x0, [sp, #184]
  402aa8:	add	x0, x0, #0x2
  402aac:	ldrsb	w0, [x0]
  402ab0:	cmp	w0, #0x42
  402ab4:	b.eq	402acc <ferror@plt+0xf4c>  // b.none
  402ab8:	ldr	x0, [sp, #184]
  402abc:	add	x0, x0, #0x2
  402ac0:	ldrsb	w0, [x0]
  402ac4:	cmp	w0, #0x62
  402ac8:	b.ne	402aec <ferror@plt+0xf6c>  // b.any
  402acc:	ldr	x0, [sp, #184]
  402ad0:	add	x0, x0, #0x3
  402ad4:	ldrsb	w0, [x0]
  402ad8:	cmp	w0, #0x0
  402adc:	b.ne	402aec <ferror@plt+0xf6c>  // b.any
  402ae0:	mov	w0, #0x400                 	// #1024
  402ae4:	str	w0, [sp, #172]
  402ae8:	b	402d24 <ferror@plt+0x11a4>
  402aec:	ldr	x0, [sp, #184]
  402af0:	add	x0, x0, #0x1
  402af4:	ldrsb	w0, [x0]
  402af8:	cmp	w0, #0x42
  402afc:	b.eq	402b14 <ferror@plt+0xf94>  // b.none
  402b00:	ldr	x0, [sp, #184]
  402b04:	add	x0, x0, #0x1
  402b08:	ldrsb	w0, [x0]
  402b0c:	cmp	w0, #0x62
  402b10:	b.ne	402b34 <ferror@plt+0xfb4>  // b.any
  402b14:	ldr	x0, [sp, #184]
  402b18:	add	x0, x0, #0x2
  402b1c:	ldrsb	w0, [x0]
  402b20:	cmp	w0, #0x0
  402b24:	b.ne	402b34 <ferror@plt+0xfb4>  // b.any
  402b28:	mov	w0, #0x3e8                 	// #1000
  402b2c:	str	w0, [sp, #172]
  402b30:	b	402d24 <ferror@plt+0x11a4>
  402b34:	ldr	x0, [sp, #184]
  402b38:	add	x0, x0, #0x1
  402b3c:	ldrsb	w0, [x0]
  402b40:	cmp	w0, #0x0
  402b44:	b.eq	402d24 <ferror@plt+0x11a4>  // b.none
  402b48:	bl	401800 <localeconv@plt>
  402b4c:	str	x0, [sp, #128]
  402b50:	ldr	x0, [sp, #128]
  402b54:	cmp	x0, #0x0
  402b58:	b.eq	402b68 <ferror@plt+0xfe8>  // b.none
  402b5c:	ldr	x0, [sp, #128]
  402b60:	ldr	x0, [x0]
  402b64:	b	402b6c <ferror@plt+0xfec>
  402b68:	mov	x0, #0x0                   	// #0
  402b6c:	str	x0, [sp, #120]
  402b70:	ldr	x0, [sp, #120]
  402b74:	cmp	x0, #0x0
  402b78:	b.eq	402b88 <ferror@plt+0x1008>  // b.none
  402b7c:	ldr	x0, [sp, #120]
  402b80:	bl	401740 <strlen@plt>
  402b84:	b	402b8c <ferror@plt+0x100c>
  402b88:	mov	x0, #0x0                   	// #0
  402b8c:	str	x0, [sp, #112]
  402b90:	ldr	x0, [sp, #176]
  402b94:	cmp	x0, #0x0
  402b98:	b.ne	402d18 <ferror@plt+0x1198>  // b.any
  402b9c:	ldr	x0, [sp, #184]
  402ba0:	ldrsb	w0, [x0]
  402ba4:	cmp	w0, #0x0
  402ba8:	b.eq	402d18 <ferror@plt+0x1198>  // b.none
  402bac:	ldr	x0, [sp, #120]
  402bb0:	cmp	x0, #0x0
  402bb4:	b.eq	402d18 <ferror@plt+0x1198>  // b.none
  402bb8:	ldr	x2, [sp, #112]
  402bbc:	ldr	x1, [sp, #184]
  402bc0:	ldr	x0, [sp, #120]
  402bc4:	bl	401860 <strncmp@plt>
  402bc8:	cmp	w0, #0x0
  402bcc:	b.ne	402d18 <ferror@plt+0x1198>  // b.any
  402bd0:	ldr	x1, [sp, #184]
  402bd4:	ldr	x0, [sp, #112]
  402bd8:	add	x0, x1, x0
  402bdc:	str	x0, [sp, #104]
  402be0:	ldr	x0, [sp, #104]
  402be4:	str	x0, [sp, #184]
  402be8:	b	402c04 <ferror@plt+0x1084>
  402bec:	ldr	w0, [sp, #160]
  402bf0:	add	w0, w0, #0x1
  402bf4:	str	w0, [sp, #160]
  402bf8:	ldr	x0, [sp, #184]
  402bfc:	add	x0, x0, #0x1
  402c00:	str	x0, [sp, #184]
  402c04:	ldr	x0, [sp, #184]
  402c08:	ldrsb	w0, [x0]
  402c0c:	cmp	w0, #0x30
  402c10:	b.eq	402bec <ferror@plt+0x106c>  // b.none
  402c14:	ldr	x0, [sp, #184]
  402c18:	str	x0, [sp, #104]
  402c1c:	bl	4019c0 <__ctype_b_loc@plt>
  402c20:	ldr	x1, [x0]
  402c24:	ldr	x0, [sp, #104]
  402c28:	ldrsb	w0, [x0]
  402c2c:	sxtb	x0, w0
  402c30:	lsl	x0, x0, #1
  402c34:	add	x0, x1, x0
  402c38:	ldrh	w0, [x0]
  402c3c:	and	w0, w0, #0x800
  402c40:	cmp	w0, #0x0
  402c44:	b.eq	402cd0 <ferror@plt+0x1150>  // b.none
  402c48:	bl	401af0 <__errno_location@plt>
  402c4c:	str	wzr, [x0]
  402c50:	str	xzr, [sp, #72]
  402c54:	add	x0, sp, #0x48
  402c58:	mov	w2, #0x0                   	// #0
  402c5c:	mov	x1, x0
  402c60:	ldr	x0, [sp, #104]
  402c64:	bl	401930 <strtoumax@plt>
  402c68:	str	x0, [sp, #176]
  402c6c:	ldr	x0, [sp, #72]
  402c70:	ldr	x1, [sp, #104]
  402c74:	cmp	x1, x0
  402c78:	b.eq	402ca4 <ferror@plt+0x1124>  // b.none
  402c7c:	bl	401af0 <__errno_location@plt>
  402c80:	ldr	w0, [x0]
  402c84:	cmp	w0, #0x0
  402c88:	b.eq	402cd8 <ferror@plt+0x1158>  // b.none
  402c8c:	ldr	x0, [sp, #176]
  402c90:	cmn	x0, #0x1
  402c94:	b.eq	402ca4 <ferror@plt+0x1124>  // b.none
  402c98:	ldr	x0, [sp, #176]
  402c9c:	cmp	x0, #0x0
  402ca0:	b.ne	402cd8 <ferror@plt+0x1158>  // b.any
  402ca4:	bl	401af0 <__errno_location@plt>
  402ca8:	ldr	w0, [x0]
  402cac:	cmp	w0, #0x0
  402cb0:	b.eq	402cc4 <ferror@plt+0x1144>  // b.none
  402cb4:	bl	401af0 <__errno_location@plt>
  402cb8:	ldr	w0, [x0]
  402cbc:	neg	w0, w0
  402cc0:	b	402cc8 <ferror@plt+0x1148>
  402cc4:	mov	w0, #0xffffffea            	// #-22
  402cc8:	str	w0, [sp, #168]
  402ccc:	b	402f68 <ferror@plt+0x13e8>
  402cd0:	ldr	x0, [sp, #184]
  402cd4:	str	x0, [sp, #72]
  402cd8:	ldr	x0, [sp, #176]
  402cdc:	cmp	x0, #0x0
  402ce0:	b.eq	402d0c <ferror@plt+0x118c>  // b.none
  402ce4:	ldr	x0, [sp, #72]
  402ce8:	cmp	x0, #0x0
  402cec:	b.eq	402d00 <ferror@plt+0x1180>  // b.none
  402cf0:	ldr	x0, [sp, #72]
  402cf4:	ldrsb	w0, [x0]
  402cf8:	cmp	w0, #0x0
  402cfc:	b.ne	402d0c <ferror@plt+0x118c>  // b.any
  402d00:	mov	w0, #0xffffffea            	// #-22
  402d04:	str	w0, [sp, #168]
  402d08:	b	402f68 <ferror@plt+0x13e8>
  402d0c:	ldr	x0, [sp, #72]
  402d10:	str	x0, [sp, #184]
  402d14:	b	402a90 <ferror@plt+0xf10>
  402d18:	mov	w0, #0xffffffea            	// #-22
  402d1c:	str	w0, [sp, #168]
  402d20:	b	402f68 <ferror@plt+0x13e8>
  402d24:	adrp	x0, 419000 <ferror@plt+0x17480>
  402d28:	add	x0, x0, #0x258
  402d2c:	ldr	x2, [x0]
  402d30:	ldr	x0, [sp, #184]
  402d34:	ldrsb	w0, [x0]
  402d38:	mov	w1, w0
  402d3c:	mov	x0, x2
  402d40:	bl	401a40 <strchr@plt>
  402d44:	str	x0, [sp, #96]
  402d48:	ldr	x0, [sp, #96]
  402d4c:	cmp	x0, #0x0
  402d50:	b.eq	402d74 <ferror@plt+0x11f4>  // b.none
  402d54:	adrp	x0, 419000 <ferror@plt+0x17480>
  402d58:	add	x0, x0, #0x258
  402d5c:	ldr	x0, [x0]
  402d60:	ldr	x1, [sp, #96]
  402d64:	sub	x0, x1, x0
  402d68:	add	w0, w0, #0x1
  402d6c:	str	w0, [sp, #164]
  402d70:	b	402dd0 <ferror@plt+0x1250>
  402d74:	adrp	x0, 419000 <ferror@plt+0x17480>
  402d78:	add	x0, x0, #0x260
  402d7c:	ldr	x2, [x0]
  402d80:	ldr	x0, [sp, #184]
  402d84:	ldrsb	w0, [x0]
  402d88:	mov	w1, w0
  402d8c:	mov	x0, x2
  402d90:	bl	401a40 <strchr@plt>
  402d94:	str	x0, [sp, #96]
  402d98:	ldr	x0, [sp, #96]
  402d9c:	cmp	x0, #0x0
  402da0:	b.eq	402dc4 <ferror@plt+0x1244>  // b.none
  402da4:	adrp	x0, 419000 <ferror@plt+0x17480>
  402da8:	add	x0, x0, #0x260
  402dac:	ldr	x0, [x0]
  402db0:	ldr	x1, [sp, #96]
  402db4:	sub	x0, x1, x0
  402db8:	add	w0, w0, #0x1
  402dbc:	str	w0, [sp, #164]
  402dc0:	b	402dd0 <ferror@plt+0x1250>
  402dc4:	mov	w0, #0xffffffea            	// #-22
  402dc8:	str	w0, [sp, #168]
  402dcc:	b	402f68 <ferror@plt+0x13e8>
  402dd0:	add	x0, sp, #0x40
  402dd4:	ldr	w2, [sp, #164]
  402dd8:	ldr	w1, [sp, #172]
  402ddc:	bl	4028a4 <ferror@plt+0xd24>
  402de0:	str	w0, [sp, #168]
  402de4:	ldr	x0, [sp, #24]
  402de8:	cmp	x0, #0x0
  402dec:	b.eq	402dfc <ferror@plt+0x127c>  // b.none
  402df0:	ldr	x0, [sp, #24]
  402df4:	ldr	w1, [sp, #164]
  402df8:	str	w1, [x0]
  402dfc:	ldr	x0, [sp, #176]
  402e00:	cmp	x0, #0x0
  402e04:	b.eq	402f58 <ferror@plt+0x13d8>  // b.none
  402e08:	ldr	w0, [sp, #164]
  402e0c:	cmp	w0, #0x0
  402e10:	b.eq	402f58 <ferror@plt+0x13d8>  // b.none
  402e14:	mov	x0, #0xa                   	// #10
  402e18:	str	x0, [sp, #144]
  402e1c:	mov	x0, #0x1                   	// #1
  402e20:	str	x0, [sp, #136]
  402e24:	mov	x0, #0x1                   	// #1
  402e28:	str	x0, [sp, #56]
  402e2c:	add	x0, sp, #0x38
  402e30:	ldr	w2, [sp, #164]
  402e34:	ldr	w1, [sp, #172]
  402e38:	bl	4028a4 <ferror@plt+0xd24>
  402e3c:	b	402e58 <ferror@plt+0x12d8>
  402e40:	ldr	x1, [sp, #144]
  402e44:	mov	x0, x1
  402e48:	lsl	x0, x0, #2
  402e4c:	add	x0, x0, x1
  402e50:	lsl	x0, x0, #1
  402e54:	str	x0, [sp, #144]
  402e58:	ldr	x1, [sp, #144]
  402e5c:	ldr	x0, [sp, #176]
  402e60:	cmp	x1, x0
  402e64:	b.cc	402e40 <ferror@plt+0x12c0>  // b.lo, b.ul, b.last
  402e68:	str	wzr, [sp, #156]
  402e6c:	b	402e94 <ferror@plt+0x1314>
  402e70:	ldr	x1, [sp, #144]
  402e74:	mov	x0, x1
  402e78:	lsl	x0, x0, #2
  402e7c:	add	x0, x0, x1
  402e80:	lsl	x0, x0, #1
  402e84:	str	x0, [sp, #144]
  402e88:	ldr	w0, [sp, #156]
  402e8c:	add	w0, w0, #0x1
  402e90:	str	w0, [sp, #156]
  402e94:	ldr	w1, [sp, #156]
  402e98:	ldr	w0, [sp, #160]
  402e9c:	cmp	w1, w0
  402ea0:	b.lt	402e70 <ferror@plt+0x12f0>  // b.tstop
  402ea4:	ldr	x2, [sp, #176]
  402ea8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402eac:	movk	x0, #0xcccd
  402eb0:	umulh	x0, x2, x0
  402eb4:	lsr	x1, x0, #3
  402eb8:	mov	x0, x1
  402ebc:	lsl	x0, x0, #2
  402ec0:	add	x0, x0, x1
  402ec4:	lsl	x0, x0, #1
  402ec8:	sub	x1, x2, x0
  402ecc:	mov	w0, w1
  402ed0:	str	w0, [sp, #92]
  402ed4:	ldr	x1, [sp, #144]
  402ed8:	ldr	x0, [sp, #136]
  402edc:	udiv	x0, x1, x0
  402ee0:	str	x0, [sp, #80]
  402ee4:	ldr	x1, [sp, #176]
  402ee8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402eec:	movk	x0, #0xcccd
  402ef0:	umulh	x0, x1, x0
  402ef4:	lsr	x0, x0, #3
  402ef8:	str	x0, [sp, #176]
  402efc:	ldr	x1, [sp, #136]
  402f00:	mov	x0, x1
  402f04:	lsl	x0, x0, #2
  402f08:	add	x0, x0, x1
  402f0c:	lsl	x0, x0, #1
  402f10:	str	x0, [sp, #136]
  402f14:	ldr	w0, [sp, #92]
  402f18:	cmp	w0, #0x0
  402f1c:	b.eq	402f40 <ferror@plt+0x13c0>  // b.none
  402f20:	ldr	x1, [sp, #56]
  402f24:	ldr	w0, [sp, #92]
  402f28:	ldr	x2, [sp, #80]
  402f2c:	udiv	x0, x2, x0
  402f30:	udiv	x1, x1, x0
  402f34:	ldr	x0, [sp, #64]
  402f38:	add	x0, x1, x0
  402f3c:	str	x0, [sp, #64]
  402f40:	ldr	x0, [sp, #176]
  402f44:	cmp	x0, #0x0
  402f48:	b.ne	402ea4 <ferror@plt+0x1324>  // b.any
  402f4c:	b	402f5c <ferror@plt+0x13dc>
  402f50:	nop
  402f54:	b	402f5c <ferror@plt+0x13dc>
  402f58:	nop
  402f5c:	ldr	x1, [sp, #64]
  402f60:	ldr	x0, [sp, #32]
  402f64:	str	x1, [x0]
  402f68:	ldr	w0, [sp, #168]
  402f6c:	cmp	w0, #0x0
  402f70:	b.ge	402f88 <ferror@plt+0x1408>  // b.tcont
  402f74:	bl	401af0 <__errno_location@plt>
  402f78:	mov	x1, x0
  402f7c:	ldr	w0, [sp, #168]
  402f80:	neg	w0, w0
  402f84:	str	w0, [x1]
  402f88:	ldr	w0, [sp, #168]
  402f8c:	ldp	x29, x30, [sp], #192
  402f90:	ret
  402f94:	stp	x29, x30, [sp, #-32]!
  402f98:	mov	x29, sp
  402f9c:	str	x0, [sp, #24]
  402fa0:	str	x1, [sp, #16]
  402fa4:	mov	x2, #0x0                   	// #0
  402fa8:	ldr	x1, [sp, #16]
  402fac:	ldr	x0, [sp, #24]
  402fb0:	bl	402924 <ferror@plt+0xda4>
  402fb4:	ldp	x29, x30, [sp], #32
  402fb8:	ret
  402fbc:	stp	x29, x30, [sp, #-48]!
  402fc0:	mov	x29, sp
  402fc4:	str	x0, [sp, #24]
  402fc8:	str	x1, [sp, #16]
  402fcc:	ldr	x0, [sp, #24]
  402fd0:	str	x0, [sp, #40]
  402fd4:	b	402fe4 <ferror@plt+0x1464>
  402fd8:	ldr	x0, [sp, #40]
  402fdc:	add	x0, x0, #0x1
  402fe0:	str	x0, [sp, #40]
  402fe4:	ldr	x0, [sp, #40]
  402fe8:	cmp	x0, #0x0
  402fec:	b.eq	403030 <ferror@plt+0x14b0>  // b.none
  402ff0:	ldr	x0, [sp, #40]
  402ff4:	ldrsb	w0, [x0]
  402ff8:	cmp	w0, #0x0
  402ffc:	b.eq	403030 <ferror@plt+0x14b0>  // b.none
  403000:	bl	4019c0 <__ctype_b_loc@plt>
  403004:	ldr	x1, [x0]
  403008:	ldr	x0, [sp, #40]
  40300c:	ldrsb	w0, [x0]
  403010:	and	w0, w0, #0xff
  403014:	and	x0, x0, #0xff
  403018:	lsl	x0, x0, #1
  40301c:	add	x0, x1, x0
  403020:	ldrh	w0, [x0]
  403024:	and	w0, w0, #0x800
  403028:	cmp	w0, #0x0
  40302c:	b.ne	402fd8 <ferror@plt+0x1458>  // b.any
  403030:	ldr	x0, [sp, #16]
  403034:	cmp	x0, #0x0
  403038:	b.eq	403048 <ferror@plt+0x14c8>  // b.none
  40303c:	ldr	x0, [sp, #16]
  403040:	ldr	x1, [sp, #40]
  403044:	str	x1, [x0]
  403048:	ldr	x0, [sp, #40]
  40304c:	cmp	x0, #0x0
  403050:	b.eq	40307c <ferror@plt+0x14fc>  // b.none
  403054:	ldr	x1, [sp, #40]
  403058:	ldr	x0, [sp, #24]
  40305c:	cmp	x1, x0
  403060:	b.ls	40307c <ferror@plt+0x14fc>  // b.plast
  403064:	ldr	x0, [sp, #40]
  403068:	ldrsb	w0, [x0]
  40306c:	cmp	w0, #0x0
  403070:	b.ne	40307c <ferror@plt+0x14fc>  // b.any
  403074:	mov	w0, #0x1                   	// #1
  403078:	b	403080 <ferror@plt+0x1500>
  40307c:	mov	w0, #0x0                   	// #0
  403080:	ldp	x29, x30, [sp], #48
  403084:	ret
  403088:	stp	x29, x30, [sp, #-48]!
  40308c:	mov	x29, sp
  403090:	str	x0, [sp, #24]
  403094:	str	x1, [sp, #16]
  403098:	ldr	x0, [sp, #24]
  40309c:	str	x0, [sp, #40]
  4030a0:	b	4030b0 <ferror@plt+0x1530>
  4030a4:	ldr	x0, [sp, #40]
  4030a8:	add	x0, x0, #0x1
  4030ac:	str	x0, [sp, #40]
  4030b0:	ldr	x0, [sp, #40]
  4030b4:	cmp	x0, #0x0
  4030b8:	b.eq	4030fc <ferror@plt+0x157c>  // b.none
  4030bc:	ldr	x0, [sp, #40]
  4030c0:	ldrsb	w0, [x0]
  4030c4:	cmp	w0, #0x0
  4030c8:	b.eq	4030fc <ferror@plt+0x157c>  // b.none
  4030cc:	bl	4019c0 <__ctype_b_loc@plt>
  4030d0:	ldr	x1, [x0]
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	ldrsb	w0, [x0]
  4030dc:	and	w0, w0, #0xff
  4030e0:	and	x0, x0, #0xff
  4030e4:	lsl	x0, x0, #1
  4030e8:	add	x0, x1, x0
  4030ec:	ldrh	w0, [x0]
  4030f0:	and	w0, w0, #0x1000
  4030f4:	cmp	w0, #0x0
  4030f8:	b.ne	4030a4 <ferror@plt+0x1524>  // b.any
  4030fc:	ldr	x0, [sp, #16]
  403100:	cmp	x0, #0x0
  403104:	b.eq	403114 <ferror@plt+0x1594>  // b.none
  403108:	ldr	x0, [sp, #16]
  40310c:	ldr	x1, [sp, #40]
  403110:	str	x1, [x0]
  403114:	ldr	x0, [sp, #40]
  403118:	cmp	x0, #0x0
  40311c:	b.eq	403148 <ferror@plt+0x15c8>  // b.none
  403120:	ldr	x1, [sp, #40]
  403124:	ldr	x0, [sp, #24]
  403128:	cmp	x1, x0
  40312c:	b.ls	403148 <ferror@plt+0x15c8>  // b.plast
  403130:	ldr	x0, [sp, #40]
  403134:	ldrsb	w0, [x0]
  403138:	cmp	w0, #0x0
  40313c:	b.ne	403148 <ferror@plt+0x15c8>  // b.any
  403140:	mov	w0, #0x1                   	// #1
  403144:	b	40314c <ferror@plt+0x15cc>
  403148:	mov	w0, #0x0                   	// #0
  40314c:	ldp	x29, x30, [sp], #48
  403150:	ret
  403154:	stp	x29, x30, [sp, #-256]!
  403158:	mov	x29, sp
  40315c:	str	x0, [sp, #24]
  403160:	str	x1, [sp, #16]
  403164:	str	x2, [sp, #208]
  403168:	str	x3, [sp, #216]
  40316c:	str	x4, [sp, #224]
  403170:	str	x5, [sp, #232]
  403174:	str	x6, [sp, #240]
  403178:	str	x7, [sp, #248]
  40317c:	str	q0, [sp, #80]
  403180:	str	q1, [sp, #96]
  403184:	str	q2, [sp, #112]
  403188:	str	q3, [sp, #128]
  40318c:	str	q4, [sp, #144]
  403190:	str	q5, [sp, #160]
  403194:	str	q6, [sp, #176]
  403198:	str	q7, [sp, #192]
  40319c:	add	x0, sp, #0x100
  4031a0:	str	x0, [sp, #32]
  4031a4:	add	x0, sp, #0x100
  4031a8:	str	x0, [sp, #40]
  4031ac:	add	x0, sp, #0xd0
  4031b0:	str	x0, [sp, #48]
  4031b4:	mov	w0, #0xffffffd0            	// #-48
  4031b8:	str	w0, [sp, #56]
  4031bc:	mov	w0, #0xffffff80            	// #-128
  4031c0:	str	w0, [sp, #60]
  4031c4:	ldr	w1, [sp, #56]
  4031c8:	ldr	x0, [sp, #32]
  4031cc:	cmp	w1, #0x0
  4031d0:	b.lt	4031e4 <ferror@plt+0x1664>  // b.tstop
  4031d4:	add	x1, x0, #0xf
  4031d8:	and	x1, x1, #0xfffffffffffffff8
  4031dc:	str	x1, [sp, #32]
  4031e0:	b	403214 <ferror@plt+0x1694>
  4031e4:	add	w2, w1, #0x8
  4031e8:	str	w2, [sp, #56]
  4031ec:	ldr	w2, [sp, #56]
  4031f0:	cmp	w2, #0x0
  4031f4:	b.le	403208 <ferror@plt+0x1688>
  4031f8:	add	x1, x0, #0xf
  4031fc:	and	x1, x1, #0xfffffffffffffff8
  403200:	str	x1, [sp, #32]
  403204:	b	403214 <ferror@plt+0x1694>
  403208:	ldr	x2, [sp, #40]
  40320c:	sxtw	x0, w1
  403210:	add	x0, x2, x0
  403214:	ldr	x0, [x0]
  403218:	str	x0, [sp, #72]
  40321c:	ldr	x0, [sp, #72]
  403220:	cmp	x0, #0x0
  403224:	b.eq	4032c4 <ferror@plt+0x1744>  // b.none
  403228:	ldr	w1, [sp, #56]
  40322c:	ldr	x0, [sp, #32]
  403230:	cmp	w1, #0x0
  403234:	b.lt	403248 <ferror@plt+0x16c8>  // b.tstop
  403238:	add	x1, x0, #0xf
  40323c:	and	x1, x1, #0xfffffffffffffff8
  403240:	str	x1, [sp, #32]
  403244:	b	403278 <ferror@plt+0x16f8>
  403248:	add	w2, w1, #0x8
  40324c:	str	w2, [sp, #56]
  403250:	ldr	w2, [sp, #56]
  403254:	cmp	w2, #0x0
  403258:	b.le	40326c <ferror@plt+0x16ec>
  40325c:	add	x1, x0, #0xf
  403260:	and	x1, x1, #0xfffffffffffffff8
  403264:	str	x1, [sp, #32]
  403268:	b	403278 <ferror@plt+0x16f8>
  40326c:	ldr	x2, [sp, #40]
  403270:	sxtw	x0, w1
  403274:	add	x0, x2, x0
  403278:	ldr	x0, [x0]
  40327c:	str	x0, [sp, #64]
  403280:	ldr	x0, [sp, #64]
  403284:	cmp	x0, #0x0
  403288:	b.eq	4032cc <ferror@plt+0x174c>  // b.none
  40328c:	ldr	x1, [sp, #72]
  403290:	ldr	x0, [sp, #24]
  403294:	bl	4019a0 <strcmp@plt>
  403298:	cmp	w0, #0x0
  40329c:	b.ne	4032a8 <ferror@plt+0x1728>  // b.any
  4032a0:	mov	w0, #0x1                   	// #1
  4032a4:	b	4032f4 <ferror@plt+0x1774>
  4032a8:	ldr	x1, [sp, #64]
  4032ac:	ldr	x0, [sp, #24]
  4032b0:	bl	4019a0 <strcmp@plt>
  4032b4:	cmp	w0, #0x0
  4032b8:	b.ne	4031c4 <ferror@plt+0x1644>  // b.any
  4032bc:	mov	w0, #0x0                   	// #0
  4032c0:	b	4032f4 <ferror@plt+0x1774>
  4032c4:	nop
  4032c8:	b	4032d0 <ferror@plt+0x1750>
  4032cc:	nop
  4032d0:	adrp	x0, 419000 <ferror@plt+0x17480>
  4032d4:	add	x0, x0, #0x250
  4032d8:	ldr	w4, [x0]
  4032dc:	ldr	x3, [sp, #24]
  4032e0:	ldr	x2, [sp, #16]
  4032e4:	adrp	x0, 407000 <ferror@plt+0x5480>
  4032e8:	add	x1, x0, #0x320
  4032ec:	mov	w0, w4
  4032f0:	bl	401aa0 <errx@plt>
  4032f4:	ldp	x29, x30, [sp], #256
  4032f8:	ret
  4032fc:	sub	sp, sp, #0x20
  403300:	str	x0, [sp, #24]
  403304:	str	x1, [sp, #16]
  403308:	str	w2, [sp, #12]
  40330c:	b	40333c <ferror@plt+0x17bc>
  403310:	ldr	x0, [sp, #24]
  403314:	ldrsb	w1, [x0]
  403318:	ldr	w0, [sp, #12]
  40331c:	sxtb	w0, w0
  403320:	cmp	w1, w0
  403324:	b.ne	403330 <ferror@plt+0x17b0>  // b.any
  403328:	ldr	x0, [sp, #24]
  40332c:	b	403364 <ferror@plt+0x17e4>
  403330:	ldr	x0, [sp, #24]
  403334:	add	x0, x0, #0x1
  403338:	str	x0, [sp, #24]
  40333c:	ldr	x0, [sp, #16]
  403340:	sub	x1, x0, #0x1
  403344:	str	x1, [sp, #16]
  403348:	cmp	x0, #0x0
  40334c:	b.eq	403360 <ferror@plt+0x17e0>  // b.none
  403350:	ldr	x0, [sp, #24]
  403354:	ldrsb	w0, [x0]
  403358:	cmp	w0, #0x0
  40335c:	b.ne	403310 <ferror@plt+0x1790>  // b.any
  403360:	mov	x0, #0x0                   	// #0
  403364:	add	sp, sp, #0x20
  403368:	ret
  40336c:	stp	x29, x30, [sp, #-48]!
  403370:	mov	x29, sp
  403374:	str	x0, [sp, #24]
  403378:	str	x1, [sp, #16]
  40337c:	ldr	x1, [sp, #16]
  403380:	ldr	x0, [sp, #24]
  403384:	bl	4034c0 <ferror@plt+0x1940>
  403388:	str	w0, [sp, #44]
  40338c:	ldr	w0, [sp, #44]
  403390:	cmn	w0, #0x8, lsl #12
  403394:	b.lt	4033a8 <ferror@plt+0x1828>  // b.tstop
  403398:	ldr	w1, [sp, #44]
  40339c:	mov	w0, #0x7fff                	// #32767
  4033a0:	cmp	w1, w0
  4033a4:	b.le	4033dc <ferror@plt+0x185c>
  4033a8:	bl	401af0 <__errno_location@plt>
  4033ac:	mov	x1, x0
  4033b0:	mov	w0, #0x22                  	// #34
  4033b4:	str	w0, [x1]
  4033b8:	adrp	x0, 419000 <ferror@plt+0x17480>
  4033bc:	add	x0, x0, #0x250
  4033c0:	ldr	w4, [x0]
  4033c4:	ldr	x3, [sp, #24]
  4033c8:	ldr	x2, [sp, #16]
  4033cc:	adrp	x0, 407000 <ferror@plt+0x5480>
  4033d0:	add	x1, x0, #0x320
  4033d4:	mov	w0, w4
  4033d8:	bl	401b50 <err@plt>
  4033dc:	ldr	w0, [sp, #44]
  4033e0:	sxth	w0, w0
  4033e4:	ldp	x29, x30, [sp], #48
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-64]!
  4033f0:	mov	x29, sp
  4033f4:	str	x0, [sp, #40]
  4033f8:	str	x1, [sp, #32]
  4033fc:	str	w2, [sp, #28]
  403400:	ldr	w2, [sp, #28]
  403404:	ldr	x1, [sp, #32]
  403408:	ldr	x0, [sp, #40]
  40340c:	bl	403540 <ferror@plt+0x19c0>
  403410:	str	w0, [sp, #60]
  403414:	ldr	w1, [sp, #60]
  403418:	mov	w0, #0xffff                	// #65535
  40341c:	cmp	w1, w0
  403420:	b.ls	403458 <ferror@plt+0x18d8>  // b.plast
  403424:	bl	401af0 <__errno_location@plt>
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x22                  	// #34
  403430:	str	w0, [x1]
  403434:	adrp	x0, 419000 <ferror@plt+0x17480>
  403438:	add	x0, x0, #0x250
  40343c:	ldr	w4, [x0]
  403440:	ldr	x3, [sp, #40]
  403444:	ldr	x2, [sp, #32]
  403448:	adrp	x0, 407000 <ferror@plt+0x5480>
  40344c:	add	x1, x0, #0x320
  403450:	mov	w0, w4
  403454:	bl	401b50 <err@plt>
  403458:	ldr	w0, [sp, #60]
  40345c:	and	w0, w0, #0xffff
  403460:	ldp	x29, x30, [sp], #64
  403464:	ret
  403468:	stp	x29, x30, [sp, #-32]!
  40346c:	mov	x29, sp
  403470:	str	x0, [sp, #24]
  403474:	str	x1, [sp, #16]
  403478:	mov	w2, #0xa                   	// #10
  40347c:	ldr	x1, [sp, #16]
  403480:	ldr	x0, [sp, #24]
  403484:	bl	4033ec <ferror@plt+0x186c>
  403488:	and	w0, w0, #0xffff
  40348c:	ldp	x29, x30, [sp], #32
  403490:	ret
  403494:	stp	x29, x30, [sp, #-32]!
  403498:	mov	x29, sp
  40349c:	str	x0, [sp, #24]
  4034a0:	str	x1, [sp, #16]
  4034a4:	mov	w2, #0x10                  	// #16
  4034a8:	ldr	x1, [sp, #16]
  4034ac:	ldr	x0, [sp, #24]
  4034b0:	bl	4033ec <ferror@plt+0x186c>
  4034b4:	and	w0, w0, #0xffff
  4034b8:	ldp	x29, x30, [sp], #32
  4034bc:	ret
  4034c0:	stp	x29, x30, [sp, #-48]!
  4034c4:	mov	x29, sp
  4034c8:	str	x0, [sp, #24]
  4034cc:	str	x1, [sp, #16]
  4034d0:	ldr	x1, [sp, #16]
  4034d4:	ldr	x0, [sp, #24]
  4034d8:	bl	403608 <ferror@plt+0x1a88>
  4034dc:	str	x0, [sp, #40]
  4034e0:	ldr	x1, [sp, #40]
  4034e4:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4034e8:	cmp	x1, x0
  4034ec:	b.lt	403500 <ferror@plt+0x1980>  // b.tstop
  4034f0:	ldr	x1, [sp, #40]
  4034f4:	mov	x0, #0x7fffffff            	// #2147483647
  4034f8:	cmp	x1, x0
  4034fc:	b.le	403534 <ferror@plt+0x19b4>
  403500:	bl	401af0 <__errno_location@plt>
  403504:	mov	x1, x0
  403508:	mov	w0, #0x22                  	// #34
  40350c:	str	w0, [x1]
  403510:	adrp	x0, 419000 <ferror@plt+0x17480>
  403514:	add	x0, x0, #0x250
  403518:	ldr	w4, [x0]
  40351c:	ldr	x3, [sp, #24]
  403520:	ldr	x2, [sp, #16]
  403524:	adrp	x0, 407000 <ferror@plt+0x5480>
  403528:	add	x1, x0, #0x320
  40352c:	mov	w0, w4
  403530:	bl	401b50 <err@plt>
  403534:	ldr	x0, [sp, #40]
  403538:	ldp	x29, x30, [sp], #48
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-64]!
  403544:	mov	x29, sp
  403548:	str	x0, [sp, #40]
  40354c:	str	x1, [sp, #32]
  403550:	str	w2, [sp, #28]
  403554:	ldr	w2, [sp, #28]
  403558:	ldr	x1, [sp, #32]
  40355c:	ldr	x0, [sp, #40]
  403560:	bl	403708 <ferror@plt+0x1b88>
  403564:	str	x0, [sp, #56]
  403568:	ldr	x1, [sp, #56]
  40356c:	mov	x0, #0xffffffff            	// #4294967295
  403570:	cmp	x1, x0
  403574:	b.ls	4035ac <ferror@plt+0x1a2c>  // b.plast
  403578:	bl	401af0 <__errno_location@plt>
  40357c:	mov	x1, x0
  403580:	mov	w0, #0x22                  	// #34
  403584:	str	w0, [x1]
  403588:	adrp	x0, 419000 <ferror@plt+0x17480>
  40358c:	add	x0, x0, #0x250
  403590:	ldr	w4, [x0]
  403594:	ldr	x3, [sp, #40]
  403598:	ldr	x2, [sp, #32]
  40359c:	adrp	x0, 407000 <ferror@plt+0x5480>
  4035a0:	add	x1, x0, #0x320
  4035a4:	mov	w0, w4
  4035a8:	bl	401b50 <err@plt>
  4035ac:	ldr	x0, [sp, #56]
  4035b0:	ldp	x29, x30, [sp], #64
  4035b4:	ret
  4035b8:	stp	x29, x30, [sp, #-32]!
  4035bc:	mov	x29, sp
  4035c0:	str	x0, [sp, #24]
  4035c4:	str	x1, [sp, #16]
  4035c8:	mov	w2, #0xa                   	// #10
  4035cc:	ldr	x1, [sp, #16]
  4035d0:	ldr	x0, [sp, #24]
  4035d4:	bl	403540 <ferror@plt+0x19c0>
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	stp	x29, x30, [sp, #-32]!
  4035e4:	mov	x29, sp
  4035e8:	str	x0, [sp, #24]
  4035ec:	str	x1, [sp, #16]
  4035f0:	mov	w2, #0x10                  	// #16
  4035f4:	ldr	x1, [sp, #16]
  4035f8:	ldr	x0, [sp, #24]
  4035fc:	bl	403540 <ferror@plt+0x19c0>
  403600:	ldp	x29, x30, [sp], #32
  403604:	ret
  403608:	stp	x29, x30, [sp, #-48]!
  40360c:	mov	x29, sp
  403610:	str	x0, [sp, #24]
  403614:	str	x1, [sp, #16]
  403618:	str	xzr, [sp, #32]
  40361c:	bl	401af0 <__errno_location@plt>
  403620:	str	wzr, [x0]
  403624:	ldr	x0, [sp, #24]
  403628:	cmp	x0, #0x0
  40362c:	b.eq	40369c <ferror@plt+0x1b1c>  // b.none
  403630:	ldr	x0, [sp, #24]
  403634:	ldrsb	w0, [x0]
  403638:	cmp	w0, #0x0
  40363c:	b.eq	40369c <ferror@plt+0x1b1c>  // b.none
  403640:	add	x0, sp, #0x20
  403644:	mov	w2, #0xa                   	// #10
  403648:	mov	x1, x0
  40364c:	ldr	x0, [sp, #24]
  403650:	bl	401790 <strtoimax@plt>
  403654:	str	x0, [sp, #40]
  403658:	bl	401af0 <__errno_location@plt>
  40365c:	ldr	w0, [x0]
  403660:	cmp	w0, #0x0
  403664:	b.ne	4036a4 <ferror@plt+0x1b24>  // b.any
  403668:	ldr	x0, [sp, #32]
  40366c:	ldr	x1, [sp, #24]
  403670:	cmp	x1, x0
  403674:	b.eq	4036a4 <ferror@plt+0x1b24>  // b.none
  403678:	ldr	x0, [sp, #32]
  40367c:	cmp	x0, #0x0
  403680:	b.eq	403694 <ferror@plt+0x1b14>  // b.none
  403684:	ldr	x0, [sp, #32]
  403688:	ldrsb	w0, [x0]
  40368c:	cmp	w0, #0x0
  403690:	b.ne	4036a4 <ferror@plt+0x1b24>  // b.any
  403694:	ldr	x0, [sp, #40]
  403698:	b	403700 <ferror@plt+0x1b80>
  40369c:	nop
  4036a0:	b	4036a8 <ferror@plt+0x1b28>
  4036a4:	nop
  4036a8:	bl	401af0 <__errno_location@plt>
  4036ac:	ldr	w0, [x0]
  4036b0:	cmp	w0, #0x22
  4036b4:	b.ne	4036dc <ferror@plt+0x1b5c>  // b.any
  4036b8:	adrp	x0, 419000 <ferror@plt+0x17480>
  4036bc:	add	x0, x0, #0x250
  4036c0:	ldr	w4, [x0]
  4036c4:	ldr	x3, [sp, #24]
  4036c8:	ldr	x2, [sp, #16]
  4036cc:	adrp	x0, 407000 <ferror@plt+0x5480>
  4036d0:	add	x1, x0, #0x320
  4036d4:	mov	w0, w4
  4036d8:	bl	401b50 <err@plt>
  4036dc:	adrp	x0, 419000 <ferror@plt+0x17480>
  4036e0:	add	x0, x0, #0x250
  4036e4:	ldr	w4, [x0]
  4036e8:	ldr	x3, [sp, #24]
  4036ec:	ldr	x2, [sp, #16]
  4036f0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4036f4:	add	x1, x0, #0x320
  4036f8:	mov	w0, w4
  4036fc:	bl	401aa0 <errx@plt>
  403700:	ldp	x29, x30, [sp], #48
  403704:	ret
  403708:	stp	x29, x30, [sp, #-64]!
  40370c:	mov	x29, sp
  403710:	str	x0, [sp, #40]
  403714:	str	x1, [sp, #32]
  403718:	str	w2, [sp, #28]
  40371c:	str	xzr, [sp, #48]
  403720:	bl	401af0 <__errno_location@plt>
  403724:	str	wzr, [x0]
  403728:	ldr	x0, [sp, #40]
  40372c:	cmp	x0, #0x0
  403730:	b.eq	4037a0 <ferror@plt+0x1c20>  // b.none
  403734:	ldr	x0, [sp, #40]
  403738:	ldrsb	w0, [x0]
  40373c:	cmp	w0, #0x0
  403740:	b.eq	4037a0 <ferror@plt+0x1c20>  // b.none
  403744:	add	x0, sp, #0x30
  403748:	ldr	w2, [sp, #28]
  40374c:	mov	x1, x0
  403750:	ldr	x0, [sp, #40]
  403754:	bl	401930 <strtoumax@plt>
  403758:	str	x0, [sp, #56]
  40375c:	bl	401af0 <__errno_location@plt>
  403760:	ldr	w0, [x0]
  403764:	cmp	w0, #0x0
  403768:	b.ne	4037a8 <ferror@plt+0x1c28>  // b.any
  40376c:	ldr	x0, [sp, #48]
  403770:	ldr	x1, [sp, #40]
  403774:	cmp	x1, x0
  403778:	b.eq	4037a8 <ferror@plt+0x1c28>  // b.none
  40377c:	ldr	x0, [sp, #48]
  403780:	cmp	x0, #0x0
  403784:	b.eq	403798 <ferror@plt+0x1c18>  // b.none
  403788:	ldr	x0, [sp, #48]
  40378c:	ldrsb	w0, [x0]
  403790:	cmp	w0, #0x0
  403794:	b.ne	4037a8 <ferror@plt+0x1c28>  // b.any
  403798:	ldr	x0, [sp, #56]
  40379c:	b	403804 <ferror@plt+0x1c84>
  4037a0:	nop
  4037a4:	b	4037ac <ferror@plt+0x1c2c>
  4037a8:	nop
  4037ac:	bl	401af0 <__errno_location@plt>
  4037b0:	ldr	w0, [x0]
  4037b4:	cmp	w0, #0x22
  4037b8:	b.ne	4037e0 <ferror@plt+0x1c60>  // b.any
  4037bc:	adrp	x0, 419000 <ferror@plt+0x17480>
  4037c0:	add	x0, x0, #0x250
  4037c4:	ldr	w4, [x0]
  4037c8:	ldr	x3, [sp, #40]
  4037cc:	ldr	x2, [sp, #32]
  4037d0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4037d4:	add	x1, x0, #0x320
  4037d8:	mov	w0, w4
  4037dc:	bl	401b50 <err@plt>
  4037e0:	adrp	x0, 419000 <ferror@plt+0x17480>
  4037e4:	add	x0, x0, #0x250
  4037e8:	ldr	w4, [x0]
  4037ec:	ldr	x3, [sp, #40]
  4037f0:	ldr	x2, [sp, #32]
  4037f4:	adrp	x0, 407000 <ferror@plt+0x5480>
  4037f8:	add	x1, x0, #0x320
  4037fc:	mov	w0, w4
  403800:	bl	401aa0 <errx@plt>
  403804:	ldp	x29, x30, [sp], #64
  403808:	ret
  40380c:	stp	x29, x30, [sp, #-32]!
  403810:	mov	x29, sp
  403814:	str	x0, [sp, #24]
  403818:	str	x1, [sp, #16]
  40381c:	mov	w2, #0xa                   	// #10
  403820:	ldr	x1, [sp, #16]
  403824:	ldr	x0, [sp, #24]
  403828:	bl	403708 <ferror@plt+0x1b88>
  40382c:	ldp	x29, x30, [sp], #32
  403830:	ret
  403834:	stp	x29, x30, [sp, #-32]!
  403838:	mov	x29, sp
  40383c:	str	x0, [sp, #24]
  403840:	str	x1, [sp, #16]
  403844:	mov	w2, #0x10                  	// #16
  403848:	ldr	x1, [sp, #16]
  40384c:	ldr	x0, [sp, #24]
  403850:	bl	403708 <ferror@plt+0x1b88>
  403854:	ldp	x29, x30, [sp], #32
  403858:	ret
  40385c:	stp	x29, x30, [sp, #-48]!
  403860:	mov	x29, sp
  403864:	str	x0, [sp, #24]
  403868:	str	x1, [sp, #16]
  40386c:	str	xzr, [sp, #32]
  403870:	bl	401af0 <__errno_location@plt>
  403874:	str	wzr, [x0]
  403878:	ldr	x0, [sp, #24]
  40387c:	cmp	x0, #0x0
  403880:	b.eq	4038ec <ferror@plt+0x1d6c>  // b.none
  403884:	ldr	x0, [sp, #24]
  403888:	ldrsb	w0, [x0]
  40388c:	cmp	w0, #0x0
  403890:	b.eq	4038ec <ferror@plt+0x1d6c>  // b.none
  403894:	add	x0, sp, #0x20
  403898:	mov	x1, x0
  40389c:	ldr	x0, [sp, #24]
  4038a0:	bl	4017a0 <strtod@plt>
  4038a4:	str	d0, [sp, #40]
  4038a8:	bl	401af0 <__errno_location@plt>
  4038ac:	ldr	w0, [x0]
  4038b0:	cmp	w0, #0x0
  4038b4:	b.ne	4038f4 <ferror@plt+0x1d74>  // b.any
  4038b8:	ldr	x0, [sp, #32]
  4038bc:	ldr	x1, [sp, #24]
  4038c0:	cmp	x1, x0
  4038c4:	b.eq	4038f4 <ferror@plt+0x1d74>  // b.none
  4038c8:	ldr	x0, [sp, #32]
  4038cc:	cmp	x0, #0x0
  4038d0:	b.eq	4038e4 <ferror@plt+0x1d64>  // b.none
  4038d4:	ldr	x0, [sp, #32]
  4038d8:	ldrsb	w0, [x0]
  4038dc:	cmp	w0, #0x0
  4038e0:	b.ne	4038f4 <ferror@plt+0x1d74>  // b.any
  4038e4:	ldr	d0, [sp, #40]
  4038e8:	b	403950 <ferror@plt+0x1dd0>
  4038ec:	nop
  4038f0:	b	4038f8 <ferror@plt+0x1d78>
  4038f4:	nop
  4038f8:	bl	401af0 <__errno_location@plt>
  4038fc:	ldr	w0, [x0]
  403900:	cmp	w0, #0x22
  403904:	b.ne	40392c <ferror@plt+0x1dac>  // b.any
  403908:	adrp	x0, 419000 <ferror@plt+0x17480>
  40390c:	add	x0, x0, #0x250
  403910:	ldr	w4, [x0]
  403914:	ldr	x3, [sp, #24]
  403918:	ldr	x2, [sp, #16]
  40391c:	adrp	x0, 407000 <ferror@plt+0x5480>
  403920:	add	x1, x0, #0x320
  403924:	mov	w0, w4
  403928:	bl	401b50 <err@plt>
  40392c:	adrp	x0, 419000 <ferror@plt+0x17480>
  403930:	add	x0, x0, #0x250
  403934:	ldr	w4, [x0]
  403938:	ldr	x3, [sp, #24]
  40393c:	ldr	x2, [sp, #16]
  403940:	adrp	x0, 407000 <ferror@plt+0x5480>
  403944:	add	x1, x0, #0x320
  403948:	mov	w0, w4
  40394c:	bl	401aa0 <errx@plt>
  403950:	ldp	x29, x30, [sp], #48
  403954:	ret
  403958:	stp	x29, x30, [sp, #-48]!
  40395c:	mov	x29, sp
  403960:	str	x0, [sp, #24]
  403964:	str	x1, [sp, #16]
  403968:	str	xzr, [sp, #32]
  40396c:	bl	401af0 <__errno_location@plt>
  403970:	str	wzr, [x0]
  403974:	ldr	x0, [sp, #24]
  403978:	cmp	x0, #0x0
  40397c:	b.eq	4039ec <ferror@plt+0x1e6c>  // b.none
  403980:	ldr	x0, [sp, #24]
  403984:	ldrsb	w0, [x0]
  403988:	cmp	w0, #0x0
  40398c:	b.eq	4039ec <ferror@plt+0x1e6c>  // b.none
  403990:	add	x0, sp, #0x20
  403994:	mov	w2, #0xa                   	// #10
  403998:	mov	x1, x0
  40399c:	ldr	x0, [sp, #24]
  4039a0:	bl	4019d0 <strtol@plt>
  4039a4:	str	x0, [sp, #40]
  4039a8:	bl	401af0 <__errno_location@plt>
  4039ac:	ldr	w0, [x0]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.ne	4039f4 <ferror@plt+0x1e74>  // b.any
  4039b8:	ldr	x0, [sp, #32]
  4039bc:	ldr	x1, [sp, #24]
  4039c0:	cmp	x1, x0
  4039c4:	b.eq	4039f4 <ferror@plt+0x1e74>  // b.none
  4039c8:	ldr	x0, [sp, #32]
  4039cc:	cmp	x0, #0x0
  4039d0:	b.eq	4039e4 <ferror@plt+0x1e64>  // b.none
  4039d4:	ldr	x0, [sp, #32]
  4039d8:	ldrsb	w0, [x0]
  4039dc:	cmp	w0, #0x0
  4039e0:	b.ne	4039f4 <ferror@plt+0x1e74>  // b.any
  4039e4:	ldr	x0, [sp, #40]
  4039e8:	b	403a50 <ferror@plt+0x1ed0>
  4039ec:	nop
  4039f0:	b	4039f8 <ferror@plt+0x1e78>
  4039f4:	nop
  4039f8:	bl	401af0 <__errno_location@plt>
  4039fc:	ldr	w0, [x0]
  403a00:	cmp	w0, #0x22
  403a04:	b.ne	403a2c <ferror@plt+0x1eac>  // b.any
  403a08:	adrp	x0, 419000 <ferror@plt+0x17480>
  403a0c:	add	x0, x0, #0x250
  403a10:	ldr	w4, [x0]
  403a14:	ldr	x3, [sp, #24]
  403a18:	ldr	x2, [sp, #16]
  403a1c:	adrp	x0, 407000 <ferror@plt+0x5480>
  403a20:	add	x1, x0, #0x320
  403a24:	mov	w0, w4
  403a28:	bl	401b50 <err@plt>
  403a2c:	adrp	x0, 419000 <ferror@plt+0x17480>
  403a30:	add	x0, x0, #0x250
  403a34:	ldr	w4, [x0]
  403a38:	ldr	x3, [sp, #24]
  403a3c:	ldr	x2, [sp, #16]
  403a40:	adrp	x0, 407000 <ferror@plt+0x5480>
  403a44:	add	x1, x0, #0x320
  403a48:	mov	w0, w4
  403a4c:	bl	401aa0 <errx@plt>
  403a50:	ldp	x29, x30, [sp], #48
  403a54:	ret
  403a58:	stp	x29, x30, [sp, #-48]!
  403a5c:	mov	x29, sp
  403a60:	str	x0, [sp, #24]
  403a64:	str	x1, [sp, #16]
  403a68:	str	xzr, [sp, #32]
  403a6c:	bl	401af0 <__errno_location@plt>
  403a70:	str	wzr, [x0]
  403a74:	ldr	x0, [sp, #24]
  403a78:	cmp	x0, #0x0
  403a7c:	b.eq	403aec <ferror@plt+0x1f6c>  // b.none
  403a80:	ldr	x0, [sp, #24]
  403a84:	ldrsb	w0, [x0]
  403a88:	cmp	w0, #0x0
  403a8c:	b.eq	403aec <ferror@plt+0x1f6c>  // b.none
  403a90:	add	x0, sp, #0x20
  403a94:	mov	w2, #0xa                   	// #10
  403a98:	mov	x1, x0
  403a9c:	ldr	x0, [sp, #24]
  403aa0:	bl	401730 <strtoul@plt>
  403aa4:	str	x0, [sp, #40]
  403aa8:	bl	401af0 <__errno_location@plt>
  403aac:	ldr	w0, [x0]
  403ab0:	cmp	w0, #0x0
  403ab4:	b.ne	403af4 <ferror@plt+0x1f74>  // b.any
  403ab8:	ldr	x0, [sp, #32]
  403abc:	ldr	x1, [sp, #24]
  403ac0:	cmp	x1, x0
  403ac4:	b.eq	403af4 <ferror@plt+0x1f74>  // b.none
  403ac8:	ldr	x0, [sp, #32]
  403acc:	cmp	x0, #0x0
  403ad0:	b.eq	403ae4 <ferror@plt+0x1f64>  // b.none
  403ad4:	ldr	x0, [sp, #32]
  403ad8:	ldrsb	w0, [x0]
  403adc:	cmp	w0, #0x0
  403ae0:	b.ne	403af4 <ferror@plt+0x1f74>  // b.any
  403ae4:	ldr	x0, [sp, #40]
  403ae8:	b	403b50 <ferror@plt+0x1fd0>
  403aec:	nop
  403af0:	b	403af8 <ferror@plt+0x1f78>
  403af4:	nop
  403af8:	bl	401af0 <__errno_location@plt>
  403afc:	ldr	w0, [x0]
  403b00:	cmp	w0, #0x22
  403b04:	b.ne	403b2c <ferror@plt+0x1fac>  // b.any
  403b08:	adrp	x0, 419000 <ferror@plt+0x17480>
  403b0c:	add	x0, x0, #0x250
  403b10:	ldr	w4, [x0]
  403b14:	ldr	x3, [sp, #24]
  403b18:	ldr	x2, [sp, #16]
  403b1c:	adrp	x0, 407000 <ferror@plt+0x5480>
  403b20:	add	x1, x0, #0x320
  403b24:	mov	w0, w4
  403b28:	bl	401b50 <err@plt>
  403b2c:	adrp	x0, 419000 <ferror@plt+0x17480>
  403b30:	add	x0, x0, #0x250
  403b34:	ldr	w4, [x0]
  403b38:	ldr	x3, [sp, #24]
  403b3c:	ldr	x2, [sp, #16]
  403b40:	adrp	x0, 407000 <ferror@plt+0x5480>
  403b44:	add	x1, x0, #0x320
  403b48:	mov	w0, w4
  403b4c:	bl	401aa0 <errx@plt>
  403b50:	ldp	x29, x30, [sp], #48
  403b54:	ret
  403b58:	stp	x29, x30, [sp, #-48]!
  403b5c:	mov	x29, sp
  403b60:	str	x0, [sp, #24]
  403b64:	str	x1, [sp, #16]
  403b68:	add	x0, sp, #0x28
  403b6c:	mov	x1, x0
  403b70:	ldr	x0, [sp, #24]
  403b74:	bl	402f94 <ferror@plt+0x1414>
  403b78:	cmp	w0, #0x0
  403b7c:	b.ne	403b88 <ferror@plt+0x2008>  // b.any
  403b80:	ldr	x0, [sp, #40]
  403b84:	b	403be0 <ferror@plt+0x2060>
  403b88:	bl	401af0 <__errno_location@plt>
  403b8c:	ldr	w0, [x0]
  403b90:	cmp	w0, #0x0
  403b94:	b.eq	403bbc <ferror@plt+0x203c>  // b.none
  403b98:	adrp	x0, 419000 <ferror@plt+0x17480>
  403b9c:	add	x0, x0, #0x250
  403ba0:	ldr	w4, [x0]
  403ba4:	ldr	x3, [sp, #24]
  403ba8:	ldr	x2, [sp, #16]
  403bac:	adrp	x0, 407000 <ferror@plt+0x5480>
  403bb0:	add	x1, x0, #0x320
  403bb4:	mov	w0, w4
  403bb8:	bl	401b50 <err@plt>
  403bbc:	adrp	x0, 419000 <ferror@plt+0x17480>
  403bc0:	add	x0, x0, #0x250
  403bc4:	ldr	w4, [x0]
  403bc8:	ldr	x3, [sp, #24]
  403bcc:	ldr	x2, [sp, #16]
  403bd0:	adrp	x0, 407000 <ferror@plt+0x5480>
  403bd4:	add	x1, x0, #0x320
  403bd8:	mov	w0, w4
  403bdc:	bl	401aa0 <errx@plt>
  403be0:	ldp	x29, x30, [sp], #48
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-64]!
  403bec:	mov	x29, sp
  403bf0:	str	x0, [sp, #40]
  403bf4:	str	x1, [sp, #32]
  403bf8:	str	x2, [sp, #24]
  403bfc:	ldr	x1, [sp, #24]
  403c00:	ldr	x0, [sp, #40]
  403c04:	bl	40385c <ferror@plt+0x1cdc>
  403c08:	str	d0, [sp, #56]
  403c0c:	ldr	d0, [sp, #56]
  403c10:	fcvtzs	d0, d0
  403c14:	ldr	x0, [sp, #32]
  403c18:	str	d0, [x0]
  403c1c:	ldr	x0, [sp, #32]
  403c20:	ldr	d0, [x0]
  403c24:	scvtf	d0, d0
  403c28:	ldr	d1, [sp, #56]
  403c2c:	fsub	d0, d1, d0
  403c30:	mov	x0, #0x848000000000        	// #145685290680320
  403c34:	movk	x0, #0x412e, lsl #48
  403c38:	fmov	d1, x0
  403c3c:	fmul	d0, d0, d1
  403c40:	fcvtzs	d0, d0
  403c44:	ldr	x0, [sp, #32]
  403c48:	str	d0, [x0, #8]
  403c4c:	nop
  403c50:	ldp	x29, x30, [sp], #64
  403c54:	ret
  403c58:	sub	sp, sp, #0x20
  403c5c:	str	w0, [sp, #12]
  403c60:	str	x1, [sp]
  403c64:	strh	wzr, [sp, #30]
  403c68:	ldr	w0, [sp, #12]
  403c6c:	and	w0, w0, #0xf000
  403c70:	cmp	w0, #0x4, lsl #12
  403c74:	b.ne	403c9c <ferror@plt+0x211c>  // b.any
  403c78:	ldrh	w0, [sp, #30]
  403c7c:	add	w1, w0, #0x1
  403c80:	strh	w1, [sp, #30]
  403c84:	and	x0, x0, #0xffff
  403c88:	ldr	x1, [sp]
  403c8c:	add	x0, x1, x0
  403c90:	mov	w1, #0x64                  	// #100
  403c94:	strb	w1, [x0]
  403c98:	b	403dd0 <ferror@plt+0x2250>
  403c9c:	ldr	w0, [sp, #12]
  403ca0:	and	w0, w0, #0xf000
  403ca4:	cmp	w0, #0xa, lsl #12
  403ca8:	b.ne	403cd0 <ferror@plt+0x2150>  // b.any
  403cac:	ldrh	w0, [sp, #30]
  403cb0:	add	w1, w0, #0x1
  403cb4:	strh	w1, [sp, #30]
  403cb8:	and	x0, x0, #0xffff
  403cbc:	ldr	x1, [sp]
  403cc0:	add	x0, x1, x0
  403cc4:	mov	w1, #0x6c                  	// #108
  403cc8:	strb	w1, [x0]
  403ccc:	b	403dd0 <ferror@plt+0x2250>
  403cd0:	ldr	w0, [sp, #12]
  403cd4:	and	w0, w0, #0xf000
  403cd8:	cmp	w0, #0x2, lsl #12
  403cdc:	b.ne	403d04 <ferror@plt+0x2184>  // b.any
  403ce0:	ldrh	w0, [sp, #30]
  403ce4:	add	w1, w0, #0x1
  403ce8:	strh	w1, [sp, #30]
  403cec:	and	x0, x0, #0xffff
  403cf0:	ldr	x1, [sp]
  403cf4:	add	x0, x1, x0
  403cf8:	mov	w1, #0x63                  	// #99
  403cfc:	strb	w1, [x0]
  403d00:	b	403dd0 <ferror@plt+0x2250>
  403d04:	ldr	w0, [sp, #12]
  403d08:	and	w0, w0, #0xf000
  403d0c:	cmp	w0, #0x6, lsl #12
  403d10:	b.ne	403d38 <ferror@plt+0x21b8>  // b.any
  403d14:	ldrh	w0, [sp, #30]
  403d18:	add	w1, w0, #0x1
  403d1c:	strh	w1, [sp, #30]
  403d20:	and	x0, x0, #0xffff
  403d24:	ldr	x1, [sp]
  403d28:	add	x0, x1, x0
  403d2c:	mov	w1, #0x62                  	// #98
  403d30:	strb	w1, [x0]
  403d34:	b	403dd0 <ferror@plt+0x2250>
  403d38:	ldr	w0, [sp, #12]
  403d3c:	and	w0, w0, #0xf000
  403d40:	cmp	w0, #0xc, lsl #12
  403d44:	b.ne	403d6c <ferror@plt+0x21ec>  // b.any
  403d48:	ldrh	w0, [sp, #30]
  403d4c:	add	w1, w0, #0x1
  403d50:	strh	w1, [sp, #30]
  403d54:	and	x0, x0, #0xffff
  403d58:	ldr	x1, [sp]
  403d5c:	add	x0, x1, x0
  403d60:	mov	w1, #0x73                  	// #115
  403d64:	strb	w1, [x0]
  403d68:	b	403dd0 <ferror@plt+0x2250>
  403d6c:	ldr	w0, [sp, #12]
  403d70:	and	w0, w0, #0xf000
  403d74:	cmp	w0, #0x1, lsl #12
  403d78:	b.ne	403da0 <ferror@plt+0x2220>  // b.any
  403d7c:	ldrh	w0, [sp, #30]
  403d80:	add	w1, w0, #0x1
  403d84:	strh	w1, [sp, #30]
  403d88:	and	x0, x0, #0xffff
  403d8c:	ldr	x1, [sp]
  403d90:	add	x0, x1, x0
  403d94:	mov	w1, #0x70                  	// #112
  403d98:	strb	w1, [x0]
  403d9c:	b	403dd0 <ferror@plt+0x2250>
  403da0:	ldr	w0, [sp, #12]
  403da4:	and	w0, w0, #0xf000
  403da8:	cmp	w0, #0x8, lsl #12
  403dac:	b.ne	403dd0 <ferror@plt+0x2250>  // b.any
  403db0:	ldrh	w0, [sp, #30]
  403db4:	add	w1, w0, #0x1
  403db8:	strh	w1, [sp, #30]
  403dbc:	and	x0, x0, #0xffff
  403dc0:	ldr	x1, [sp]
  403dc4:	add	x0, x1, x0
  403dc8:	mov	w1, #0x2d                  	// #45
  403dcc:	strb	w1, [x0]
  403dd0:	ldr	w0, [sp, #12]
  403dd4:	and	w0, w0, #0x100
  403dd8:	cmp	w0, #0x0
  403ddc:	b.eq	403de8 <ferror@plt+0x2268>  // b.none
  403de0:	mov	w0, #0x72                  	// #114
  403de4:	b	403dec <ferror@plt+0x226c>
  403de8:	mov	w0, #0x2d                  	// #45
  403dec:	ldrh	w1, [sp, #30]
  403df0:	add	w2, w1, #0x1
  403df4:	strh	w2, [sp, #30]
  403df8:	and	x1, x1, #0xffff
  403dfc:	ldr	x2, [sp]
  403e00:	add	x1, x2, x1
  403e04:	strb	w0, [x1]
  403e08:	ldr	w0, [sp, #12]
  403e0c:	and	w0, w0, #0x80
  403e10:	cmp	w0, #0x0
  403e14:	b.eq	403e20 <ferror@plt+0x22a0>  // b.none
  403e18:	mov	w0, #0x77                  	// #119
  403e1c:	b	403e24 <ferror@plt+0x22a4>
  403e20:	mov	w0, #0x2d                  	// #45
  403e24:	ldrh	w1, [sp, #30]
  403e28:	add	w2, w1, #0x1
  403e2c:	strh	w2, [sp, #30]
  403e30:	and	x1, x1, #0xffff
  403e34:	ldr	x2, [sp]
  403e38:	add	x1, x2, x1
  403e3c:	strb	w0, [x1]
  403e40:	ldr	w0, [sp, #12]
  403e44:	and	w0, w0, #0x800
  403e48:	cmp	w0, #0x0
  403e4c:	b.eq	403e70 <ferror@plt+0x22f0>  // b.none
  403e50:	ldr	w0, [sp, #12]
  403e54:	and	w0, w0, #0x40
  403e58:	cmp	w0, #0x0
  403e5c:	b.eq	403e68 <ferror@plt+0x22e8>  // b.none
  403e60:	mov	w0, #0x73                  	// #115
  403e64:	b	403e8c <ferror@plt+0x230c>
  403e68:	mov	w0, #0x53                  	// #83
  403e6c:	b	403e8c <ferror@plt+0x230c>
  403e70:	ldr	w0, [sp, #12]
  403e74:	and	w0, w0, #0x40
  403e78:	cmp	w0, #0x0
  403e7c:	b.eq	403e88 <ferror@plt+0x2308>  // b.none
  403e80:	mov	w0, #0x78                  	// #120
  403e84:	b	403e8c <ferror@plt+0x230c>
  403e88:	mov	w0, #0x2d                  	// #45
  403e8c:	ldrh	w1, [sp, #30]
  403e90:	add	w2, w1, #0x1
  403e94:	strh	w2, [sp, #30]
  403e98:	and	x1, x1, #0xffff
  403e9c:	ldr	x2, [sp]
  403ea0:	add	x1, x2, x1
  403ea4:	strb	w0, [x1]
  403ea8:	ldr	w0, [sp, #12]
  403eac:	and	w0, w0, #0x20
  403eb0:	cmp	w0, #0x0
  403eb4:	b.eq	403ec0 <ferror@plt+0x2340>  // b.none
  403eb8:	mov	w0, #0x72                  	// #114
  403ebc:	b	403ec4 <ferror@plt+0x2344>
  403ec0:	mov	w0, #0x2d                  	// #45
  403ec4:	ldrh	w1, [sp, #30]
  403ec8:	add	w2, w1, #0x1
  403ecc:	strh	w2, [sp, #30]
  403ed0:	and	x1, x1, #0xffff
  403ed4:	ldr	x2, [sp]
  403ed8:	add	x1, x2, x1
  403edc:	strb	w0, [x1]
  403ee0:	ldr	w0, [sp, #12]
  403ee4:	and	w0, w0, #0x10
  403ee8:	cmp	w0, #0x0
  403eec:	b.eq	403ef8 <ferror@plt+0x2378>  // b.none
  403ef0:	mov	w0, #0x77                  	// #119
  403ef4:	b	403efc <ferror@plt+0x237c>
  403ef8:	mov	w0, #0x2d                  	// #45
  403efc:	ldrh	w1, [sp, #30]
  403f00:	add	w2, w1, #0x1
  403f04:	strh	w2, [sp, #30]
  403f08:	and	x1, x1, #0xffff
  403f0c:	ldr	x2, [sp]
  403f10:	add	x1, x2, x1
  403f14:	strb	w0, [x1]
  403f18:	ldr	w0, [sp, #12]
  403f1c:	and	w0, w0, #0x400
  403f20:	cmp	w0, #0x0
  403f24:	b.eq	403f48 <ferror@plt+0x23c8>  // b.none
  403f28:	ldr	w0, [sp, #12]
  403f2c:	and	w0, w0, #0x8
  403f30:	cmp	w0, #0x0
  403f34:	b.eq	403f40 <ferror@plt+0x23c0>  // b.none
  403f38:	mov	w0, #0x73                  	// #115
  403f3c:	b	403f64 <ferror@plt+0x23e4>
  403f40:	mov	w0, #0x53                  	// #83
  403f44:	b	403f64 <ferror@plt+0x23e4>
  403f48:	ldr	w0, [sp, #12]
  403f4c:	and	w0, w0, #0x8
  403f50:	cmp	w0, #0x0
  403f54:	b.eq	403f60 <ferror@plt+0x23e0>  // b.none
  403f58:	mov	w0, #0x78                  	// #120
  403f5c:	b	403f64 <ferror@plt+0x23e4>
  403f60:	mov	w0, #0x2d                  	// #45
  403f64:	ldrh	w1, [sp, #30]
  403f68:	add	w2, w1, #0x1
  403f6c:	strh	w2, [sp, #30]
  403f70:	and	x1, x1, #0xffff
  403f74:	ldr	x2, [sp]
  403f78:	add	x1, x2, x1
  403f7c:	strb	w0, [x1]
  403f80:	ldr	w0, [sp, #12]
  403f84:	and	w0, w0, #0x4
  403f88:	cmp	w0, #0x0
  403f8c:	b.eq	403f98 <ferror@plt+0x2418>  // b.none
  403f90:	mov	w0, #0x72                  	// #114
  403f94:	b	403f9c <ferror@plt+0x241c>
  403f98:	mov	w0, #0x2d                  	// #45
  403f9c:	ldrh	w1, [sp, #30]
  403fa0:	add	w2, w1, #0x1
  403fa4:	strh	w2, [sp, #30]
  403fa8:	and	x1, x1, #0xffff
  403fac:	ldr	x2, [sp]
  403fb0:	add	x1, x2, x1
  403fb4:	strb	w0, [x1]
  403fb8:	ldr	w0, [sp, #12]
  403fbc:	and	w0, w0, #0x2
  403fc0:	cmp	w0, #0x0
  403fc4:	b.eq	403fd0 <ferror@plt+0x2450>  // b.none
  403fc8:	mov	w0, #0x77                  	// #119
  403fcc:	b	403fd4 <ferror@plt+0x2454>
  403fd0:	mov	w0, #0x2d                  	// #45
  403fd4:	ldrh	w1, [sp, #30]
  403fd8:	add	w2, w1, #0x1
  403fdc:	strh	w2, [sp, #30]
  403fe0:	and	x1, x1, #0xffff
  403fe4:	ldr	x2, [sp]
  403fe8:	add	x1, x2, x1
  403fec:	strb	w0, [x1]
  403ff0:	ldr	w0, [sp, #12]
  403ff4:	and	w0, w0, #0x200
  403ff8:	cmp	w0, #0x0
  403ffc:	b.eq	404020 <ferror@plt+0x24a0>  // b.none
  404000:	ldr	w0, [sp, #12]
  404004:	and	w0, w0, #0x1
  404008:	cmp	w0, #0x0
  40400c:	b.eq	404018 <ferror@plt+0x2498>  // b.none
  404010:	mov	w0, #0x74                  	// #116
  404014:	b	40403c <ferror@plt+0x24bc>
  404018:	mov	w0, #0x54                  	// #84
  40401c:	b	40403c <ferror@plt+0x24bc>
  404020:	ldr	w0, [sp, #12]
  404024:	and	w0, w0, #0x1
  404028:	cmp	w0, #0x0
  40402c:	b.eq	404038 <ferror@plt+0x24b8>  // b.none
  404030:	mov	w0, #0x78                  	// #120
  404034:	b	40403c <ferror@plt+0x24bc>
  404038:	mov	w0, #0x2d                  	// #45
  40403c:	ldrh	w1, [sp, #30]
  404040:	add	w2, w1, #0x1
  404044:	strh	w2, [sp, #30]
  404048:	and	x1, x1, #0xffff
  40404c:	ldr	x2, [sp]
  404050:	add	x1, x2, x1
  404054:	strb	w0, [x1]
  404058:	ldrh	w0, [sp, #30]
  40405c:	ldr	x1, [sp]
  404060:	add	x0, x1, x0
  404064:	strb	wzr, [x0]
  404068:	ldr	x0, [sp]
  40406c:	add	sp, sp, #0x20
  404070:	ret
  404074:	sub	sp, sp, #0x20
  404078:	str	x0, [sp, #8]
  40407c:	mov	w0, #0xa                   	// #10
  404080:	str	w0, [sp, #28]
  404084:	b	4040ac <ferror@plt+0x252c>
  404088:	ldr	w0, [sp, #28]
  40408c:	mov	x1, #0x1                   	// #1
  404090:	lsl	x0, x1, x0
  404094:	ldr	x1, [sp, #8]
  404098:	cmp	x1, x0
  40409c:	b.cc	4040bc <ferror@plt+0x253c>  // b.lo, b.ul, b.last
  4040a0:	ldr	w0, [sp, #28]
  4040a4:	add	w0, w0, #0xa
  4040a8:	str	w0, [sp, #28]
  4040ac:	ldr	w0, [sp, #28]
  4040b0:	cmp	w0, #0x3c
  4040b4:	b.le	404088 <ferror@plt+0x2508>
  4040b8:	b	4040c0 <ferror@plt+0x2540>
  4040bc:	nop
  4040c0:	ldr	w0, [sp, #28]
  4040c4:	sub	w0, w0, #0xa
  4040c8:	add	sp, sp, #0x20
  4040cc:	ret
  4040d0:	stp	x29, x30, [sp, #-128]!
  4040d4:	mov	x29, sp
  4040d8:	str	w0, [sp, #28]
  4040dc:	str	x1, [sp, #16]
  4040e0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4040e4:	add	x0, x0, #0x330
  4040e8:	str	x0, [sp, #88]
  4040ec:	add	x0, sp, #0x20
  4040f0:	str	x0, [sp, #104]
  4040f4:	ldr	w0, [sp, #28]
  4040f8:	and	w0, w0, #0x2
  4040fc:	cmp	w0, #0x0
  404100:	b.eq	404118 <ferror@plt+0x2598>  // b.none
  404104:	ldr	x0, [sp, #104]
  404108:	add	x1, x0, #0x1
  40410c:	str	x1, [sp, #104]
  404110:	mov	w1, #0x20                  	// #32
  404114:	strb	w1, [x0]
  404118:	ldr	x0, [sp, #16]
  40411c:	bl	404074 <ferror@plt+0x24f4>
  404120:	str	w0, [sp, #84]
  404124:	ldr	w0, [sp, #84]
  404128:	cmp	w0, #0x0
  40412c:	b.eq	404158 <ferror@plt+0x25d8>  // b.none
  404130:	ldr	w0, [sp, #84]
  404134:	mov	w1, #0x6667                	// #26215
  404138:	movk	w1, #0x6666, lsl #16
  40413c:	smull	x1, w0, w1
  404140:	lsr	x1, x1, #32
  404144:	asr	w1, w1, #2
  404148:	asr	w0, w0, #31
  40414c:	sub	w0, w1, w0
  404150:	sxtw	x0, w0
  404154:	b	40415c <ferror@plt+0x25dc>
  404158:	mov	x0, #0x0                   	// #0
  40415c:	ldr	x1, [sp, #88]
  404160:	add	x0, x1, x0
  404164:	ldrb	w0, [x0]
  404168:	strb	w0, [sp, #83]
  40416c:	ldr	w0, [sp, #84]
  404170:	cmp	w0, #0x0
  404174:	b.eq	404188 <ferror@plt+0x2608>  // b.none
  404178:	ldr	w0, [sp, #84]
  40417c:	ldr	x1, [sp, #16]
  404180:	lsr	x0, x1, x0
  404184:	b	40418c <ferror@plt+0x260c>
  404188:	ldr	x0, [sp, #16]
  40418c:	str	w0, [sp, #124]
  404190:	ldr	w0, [sp, #84]
  404194:	cmp	w0, #0x0
  404198:	b.eq	4041b8 <ferror@plt+0x2638>  // b.none
  40419c:	ldr	w0, [sp, #84]
  4041a0:	mov	x1, #0xffffffffffffffff    	// #-1
  4041a4:	lsl	x0, x1, x0
  4041a8:	mvn	x1, x0
  4041ac:	ldr	x0, [sp, #16]
  4041b0:	and	x0, x1, x0
  4041b4:	b	4041bc <ferror@plt+0x263c>
  4041b8:	mov	x0, #0x0                   	// #0
  4041bc:	str	x0, [sp, #112]
  4041c0:	ldr	x0, [sp, #104]
  4041c4:	add	x1, x0, #0x1
  4041c8:	str	x1, [sp, #104]
  4041cc:	ldrb	w1, [sp, #83]
  4041d0:	strb	w1, [x0]
  4041d4:	ldr	w0, [sp, #28]
  4041d8:	and	w0, w0, #0x1
  4041dc:	cmp	w0, #0x0
  4041e0:	b.eq	404218 <ferror@plt+0x2698>  // b.none
  4041e4:	ldrsb	w0, [sp, #83]
  4041e8:	cmp	w0, #0x42
  4041ec:	b.eq	404218 <ferror@plt+0x2698>  // b.none
  4041f0:	ldr	x0, [sp, #104]
  4041f4:	add	x1, x0, #0x1
  4041f8:	str	x1, [sp, #104]
  4041fc:	mov	w1, #0x69                  	// #105
  404200:	strb	w1, [x0]
  404204:	ldr	x0, [sp, #104]
  404208:	add	x1, x0, #0x1
  40420c:	str	x1, [sp, #104]
  404210:	mov	w1, #0x42                  	// #66
  404214:	strb	w1, [x0]
  404218:	ldr	x0, [sp, #104]
  40421c:	strb	wzr, [x0]
  404220:	ldr	x0, [sp, #112]
  404224:	cmp	x0, #0x0
  404228:	b.eq	404300 <ferror@plt+0x2780>  // b.none
  40422c:	ldr	w0, [sp, #28]
  404230:	and	w0, w0, #0x4
  404234:	cmp	w0, #0x0
  404238:	b.eq	4042b0 <ferror@plt+0x2730>  // b.none
  40423c:	ldr	w0, [sp, #84]
  404240:	sub	w0, w0, #0xa
  404244:	ldr	x1, [sp, #112]
  404248:	lsr	x0, x1, x0
  40424c:	add	x1, x0, #0x5
  404250:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404254:	movk	x0, #0xcccd
  404258:	umulh	x0, x1, x0
  40425c:	lsr	x0, x0, #3
  404260:	str	x0, [sp, #112]
  404264:	ldr	x2, [sp, #112]
  404268:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40426c:	movk	x0, #0xcccd
  404270:	umulh	x0, x2, x0
  404274:	lsr	x1, x0, #3
  404278:	mov	x0, x1
  40427c:	lsl	x0, x0, #2
  404280:	add	x0, x0, x1
  404284:	lsl	x0, x0, #1
  404288:	sub	x1, x2, x0
  40428c:	cmp	x1, #0x0
  404290:	b.ne	404300 <ferror@plt+0x2780>  // b.any
  404294:	ldr	x1, [sp, #112]
  404298:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40429c:	movk	x0, #0xcccd
  4042a0:	umulh	x0, x1, x0
  4042a4:	lsr	x0, x0, #3
  4042a8:	str	x0, [sp, #112]
  4042ac:	b	404300 <ferror@plt+0x2780>
  4042b0:	ldr	w0, [sp, #84]
  4042b4:	sub	w0, w0, #0xa
  4042b8:	ldr	x1, [sp, #112]
  4042bc:	lsr	x0, x1, x0
  4042c0:	add	x0, x0, #0x32
  4042c4:	lsr	x1, x0, #2
  4042c8:	mov	x0, #0xf5c3                	// #62915
  4042cc:	movk	x0, #0x5c28, lsl #16
  4042d0:	movk	x0, #0xc28f, lsl #32
  4042d4:	movk	x0, #0x28f5, lsl #48
  4042d8:	umulh	x0, x1, x0
  4042dc:	lsr	x0, x0, #2
  4042e0:	str	x0, [sp, #112]
  4042e4:	ldr	x0, [sp, #112]
  4042e8:	cmp	x0, #0xa
  4042ec:	b.ne	404300 <ferror@plt+0x2780>  // b.any
  4042f0:	ldr	w0, [sp, #124]
  4042f4:	add	w0, w0, #0x1
  4042f8:	str	w0, [sp, #124]
  4042fc:	str	xzr, [sp, #112]
  404300:	ldr	x0, [sp, #112]
  404304:	cmp	x0, #0x0
  404308:	b.eq	40438c <ferror@plt+0x280c>  // b.none
  40430c:	bl	401800 <localeconv@plt>
  404310:	str	x0, [sp, #72]
  404314:	ldr	x0, [sp, #72]
  404318:	cmp	x0, #0x0
  40431c:	b.eq	40432c <ferror@plt+0x27ac>  // b.none
  404320:	ldr	x0, [sp, #72]
  404324:	ldr	x0, [x0]
  404328:	b	404330 <ferror@plt+0x27b0>
  40432c:	mov	x0, #0x0                   	// #0
  404330:	str	x0, [sp, #96]
  404334:	ldr	x0, [sp, #96]
  404338:	cmp	x0, #0x0
  40433c:	b.eq	404350 <ferror@plt+0x27d0>  // b.none
  404340:	ldr	x0, [sp, #96]
  404344:	ldrsb	w0, [x0]
  404348:	cmp	w0, #0x0
  40434c:	b.ne	40435c <ferror@plt+0x27dc>  // b.any
  404350:	adrp	x0, 407000 <ferror@plt+0x5480>
  404354:	add	x0, x0, #0x338
  404358:	str	x0, [sp, #96]
  40435c:	add	x0, sp, #0x20
  404360:	add	x7, sp, #0x28
  404364:	mov	x6, x0
  404368:	ldr	x5, [sp, #112]
  40436c:	ldr	x4, [sp, #96]
  404370:	ldr	w3, [sp, #124]
  404374:	adrp	x0, 407000 <ferror@plt+0x5480>
  404378:	add	x2, x0, #0x340
  40437c:	mov	x1, #0x20                  	// #32
  404380:	mov	x0, x7
  404384:	bl	4017f0 <snprintf@plt>
  404388:	b	4043b0 <ferror@plt+0x2830>
  40438c:	add	x0, sp, #0x20
  404390:	add	x5, sp, #0x28
  404394:	mov	x4, x0
  404398:	ldr	w3, [sp, #124]
  40439c:	adrp	x0, 407000 <ferror@plt+0x5480>
  4043a0:	add	x2, x0, #0x350
  4043a4:	mov	x1, #0x20                  	// #32
  4043a8:	mov	x0, x5
  4043ac:	bl	4017f0 <snprintf@plt>
  4043b0:	add	x0, sp, #0x28
  4043b4:	bl	4018e0 <strdup@plt>
  4043b8:	ldp	x29, x30, [sp], #128
  4043bc:	ret
  4043c0:	stp	x29, x30, [sp, #-96]!
  4043c4:	mov	x29, sp
  4043c8:	str	x0, [sp, #40]
  4043cc:	str	x1, [sp, #32]
  4043d0:	str	x2, [sp, #24]
  4043d4:	str	x3, [sp, #16]
  4043d8:	str	xzr, [sp, #88]
  4043dc:	str	xzr, [sp, #72]
  4043e0:	ldr	x0, [sp, #40]
  4043e4:	cmp	x0, #0x0
  4043e8:	b.eq	404420 <ferror@plt+0x28a0>  // b.none
  4043ec:	ldr	x0, [sp, #40]
  4043f0:	ldrsb	w0, [x0]
  4043f4:	cmp	w0, #0x0
  4043f8:	b.eq	404420 <ferror@plt+0x28a0>  // b.none
  4043fc:	ldr	x0, [sp, #32]
  404400:	cmp	x0, #0x0
  404404:	b.eq	404420 <ferror@plt+0x28a0>  // b.none
  404408:	ldr	x0, [sp, #24]
  40440c:	cmp	x0, #0x0
  404410:	b.eq	404420 <ferror@plt+0x28a0>  // b.none
  404414:	ldr	x0, [sp, #16]
  404418:	cmp	x0, #0x0
  40441c:	b.ne	404428 <ferror@plt+0x28a8>  // b.any
  404420:	mov	w0, #0xffffffff            	// #-1
  404424:	b	40457c <ferror@plt+0x29fc>
  404428:	ldr	x0, [sp, #40]
  40442c:	str	x0, [sp, #80]
  404430:	b	404554 <ferror@plt+0x29d4>
  404434:	str	xzr, [sp, #64]
  404438:	ldr	x1, [sp, #72]
  40443c:	ldr	x0, [sp, #24]
  404440:	cmp	x1, x0
  404444:	b.cc	404450 <ferror@plt+0x28d0>  // b.lo, b.ul, b.last
  404448:	mov	w0, #0xfffffffe            	// #-2
  40444c:	b	40457c <ferror@plt+0x29fc>
  404450:	ldr	x0, [sp, #88]
  404454:	cmp	x0, #0x0
  404458:	b.ne	404464 <ferror@plt+0x28e4>  // b.any
  40445c:	ldr	x0, [sp, #80]
  404460:	str	x0, [sp, #88]
  404464:	ldr	x0, [sp, #80]
  404468:	ldrsb	w0, [x0]
  40446c:	cmp	w0, #0x2c
  404470:	b.ne	40447c <ferror@plt+0x28fc>  // b.any
  404474:	ldr	x0, [sp, #80]
  404478:	str	x0, [sp, #64]
  40447c:	ldr	x0, [sp, #80]
  404480:	add	x0, x0, #0x1
  404484:	ldrsb	w0, [x0]
  404488:	cmp	w0, #0x0
  40448c:	b.ne	40449c <ferror@plt+0x291c>  // b.any
  404490:	ldr	x0, [sp, #80]
  404494:	add	x0, x0, #0x1
  404498:	str	x0, [sp, #64]
  40449c:	ldr	x0, [sp, #88]
  4044a0:	cmp	x0, #0x0
  4044a4:	b.eq	404544 <ferror@plt+0x29c4>  // b.none
  4044a8:	ldr	x0, [sp, #64]
  4044ac:	cmp	x0, #0x0
  4044b0:	b.eq	404544 <ferror@plt+0x29c4>  // b.none
  4044b4:	ldr	x1, [sp, #64]
  4044b8:	ldr	x0, [sp, #88]
  4044bc:	cmp	x1, x0
  4044c0:	b.hi	4044cc <ferror@plt+0x294c>  // b.pmore
  4044c4:	mov	w0, #0xffffffff            	// #-1
  4044c8:	b	40457c <ferror@plt+0x29fc>
  4044cc:	ldr	x1, [sp, #64]
  4044d0:	ldr	x0, [sp, #88]
  4044d4:	sub	x0, x1, x0
  4044d8:	ldr	x2, [sp, #16]
  4044dc:	mov	x1, x0
  4044e0:	ldr	x0, [sp, #88]
  4044e4:	blr	x2
  4044e8:	str	w0, [sp, #60]
  4044ec:	ldr	w0, [sp, #60]
  4044f0:	cmn	w0, #0x1
  4044f4:	b.ne	404500 <ferror@plt+0x2980>  // b.any
  4044f8:	mov	w0, #0xffffffff            	// #-1
  4044fc:	b	40457c <ferror@plt+0x29fc>
  404500:	ldr	x0, [sp, #72]
  404504:	add	x1, x0, #0x1
  404508:	str	x1, [sp, #72]
  40450c:	lsl	x0, x0, #2
  404510:	ldr	x1, [sp, #32]
  404514:	add	x0, x1, x0
  404518:	ldr	w1, [sp, #60]
  40451c:	str	w1, [x0]
  404520:	str	xzr, [sp, #88]
  404524:	ldr	x0, [sp, #64]
  404528:	cmp	x0, #0x0
  40452c:	b.eq	404548 <ferror@plt+0x29c8>  // b.none
  404530:	ldr	x0, [sp, #64]
  404534:	ldrsb	w0, [x0]
  404538:	cmp	w0, #0x0
  40453c:	b.eq	404574 <ferror@plt+0x29f4>  // b.none
  404540:	b	404548 <ferror@plt+0x29c8>
  404544:	nop
  404548:	ldr	x0, [sp, #80]
  40454c:	add	x0, x0, #0x1
  404550:	str	x0, [sp, #80]
  404554:	ldr	x0, [sp, #80]
  404558:	cmp	x0, #0x0
  40455c:	b.eq	404578 <ferror@plt+0x29f8>  // b.none
  404560:	ldr	x0, [sp, #80]
  404564:	ldrsb	w0, [x0]
  404568:	cmp	w0, #0x0
  40456c:	b.ne	404434 <ferror@plt+0x28b4>  // b.any
  404570:	b	404578 <ferror@plt+0x29f8>
  404574:	nop
  404578:	ldr	x0, [sp, #72]
  40457c:	ldp	x29, x30, [sp], #96
  404580:	ret
  404584:	stp	x29, x30, [sp, #-80]!
  404588:	mov	x29, sp
  40458c:	str	x0, [sp, #56]
  404590:	str	x1, [sp, #48]
  404594:	str	x2, [sp, #40]
  404598:	str	x3, [sp, #32]
  40459c:	str	x4, [sp, #24]
  4045a0:	ldr	x0, [sp, #56]
  4045a4:	cmp	x0, #0x0
  4045a8:	b.eq	4045dc <ferror@plt+0x2a5c>  // b.none
  4045ac:	ldr	x0, [sp, #56]
  4045b0:	ldrsb	w0, [x0]
  4045b4:	cmp	w0, #0x0
  4045b8:	b.eq	4045dc <ferror@plt+0x2a5c>  // b.none
  4045bc:	ldr	x0, [sp, #32]
  4045c0:	cmp	x0, #0x0
  4045c4:	b.eq	4045dc <ferror@plt+0x2a5c>  // b.none
  4045c8:	ldr	x0, [sp, #32]
  4045cc:	ldr	x0, [x0]
  4045d0:	ldr	x1, [sp, #40]
  4045d4:	cmp	x1, x0
  4045d8:	b.cs	4045e4 <ferror@plt+0x2a64>  // b.hs, b.nlast
  4045dc:	mov	w0, #0xffffffff            	// #-1
  4045e0:	b	404678 <ferror@plt+0x2af8>
  4045e4:	ldr	x0, [sp, #56]
  4045e8:	ldrsb	w0, [x0]
  4045ec:	cmp	w0, #0x2b
  4045f0:	b.ne	404604 <ferror@plt+0x2a84>  // b.any
  4045f4:	ldr	x0, [sp, #56]
  4045f8:	add	x0, x0, #0x1
  4045fc:	str	x0, [sp, #72]
  404600:	b	404614 <ferror@plt+0x2a94>
  404604:	ldr	x0, [sp, #56]
  404608:	str	x0, [sp, #72]
  40460c:	ldr	x0, [sp, #32]
  404610:	str	xzr, [x0]
  404614:	ldr	x0, [sp, #32]
  404618:	ldr	x0, [x0]
  40461c:	lsl	x0, x0, #2
  404620:	ldr	x1, [sp, #48]
  404624:	add	x4, x1, x0
  404628:	ldr	x0, [sp, #32]
  40462c:	ldr	x0, [x0]
  404630:	ldr	x1, [sp, #40]
  404634:	sub	x0, x1, x0
  404638:	ldr	x3, [sp, #24]
  40463c:	mov	x2, x0
  404640:	mov	x1, x4
  404644:	ldr	x0, [sp, #72]
  404648:	bl	4043c0 <ferror@plt+0x2840>
  40464c:	str	w0, [sp, #68]
  404650:	ldr	w0, [sp, #68]
  404654:	cmp	w0, #0x0
  404658:	b.le	404674 <ferror@plt+0x2af4>
  40465c:	ldr	x0, [sp, #32]
  404660:	ldr	x1, [x0]
  404664:	ldrsw	x0, [sp, #68]
  404668:	add	x1, x1, x0
  40466c:	ldr	x0, [sp, #32]
  404670:	str	x1, [x0]
  404674:	ldr	w0, [sp, #68]
  404678:	ldp	x29, x30, [sp], #80
  40467c:	ret
  404680:	stp	x29, x30, [sp, #-80]!
  404684:	mov	x29, sp
  404688:	str	x0, [sp, #40]
  40468c:	str	x1, [sp, #32]
  404690:	str	x2, [sp, #24]
  404694:	str	xzr, [sp, #72]
  404698:	ldr	x0, [sp, #40]
  40469c:	cmp	x0, #0x0
  4046a0:	b.eq	4046bc <ferror@plt+0x2b3c>  // b.none
  4046a4:	ldr	x0, [sp, #24]
  4046a8:	cmp	x0, #0x0
  4046ac:	b.eq	4046bc <ferror@plt+0x2b3c>  // b.none
  4046b0:	ldr	x0, [sp, #32]
  4046b4:	cmp	x0, #0x0
  4046b8:	b.ne	4046c4 <ferror@plt+0x2b44>  // b.any
  4046bc:	mov	w0, #0xffffffea            	// #-22
  4046c0:	b	404840 <ferror@plt+0x2cc0>
  4046c4:	ldr	x0, [sp, #40]
  4046c8:	str	x0, [sp, #64]
  4046cc:	b	404818 <ferror@plt+0x2c98>
  4046d0:	str	xzr, [sp, #56]
  4046d4:	ldr	x0, [sp, #72]
  4046d8:	cmp	x0, #0x0
  4046dc:	b.ne	4046e8 <ferror@plt+0x2b68>  // b.any
  4046e0:	ldr	x0, [sp, #64]
  4046e4:	str	x0, [sp, #72]
  4046e8:	ldr	x0, [sp, #64]
  4046ec:	ldrsb	w0, [x0]
  4046f0:	cmp	w0, #0x2c
  4046f4:	b.ne	404700 <ferror@plt+0x2b80>  // b.any
  4046f8:	ldr	x0, [sp, #64]
  4046fc:	str	x0, [sp, #56]
  404700:	ldr	x0, [sp, #64]
  404704:	add	x0, x0, #0x1
  404708:	ldrsb	w0, [x0]
  40470c:	cmp	w0, #0x0
  404710:	b.ne	404720 <ferror@plt+0x2ba0>  // b.any
  404714:	ldr	x0, [sp, #64]
  404718:	add	x0, x0, #0x1
  40471c:	str	x0, [sp, #56]
  404720:	ldr	x0, [sp, #72]
  404724:	cmp	x0, #0x0
  404728:	b.eq	404808 <ferror@plt+0x2c88>  // b.none
  40472c:	ldr	x0, [sp, #56]
  404730:	cmp	x0, #0x0
  404734:	b.eq	404808 <ferror@plt+0x2c88>  // b.none
  404738:	ldr	x1, [sp, #56]
  40473c:	ldr	x0, [sp, #72]
  404740:	cmp	x1, x0
  404744:	b.hi	404750 <ferror@plt+0x2bd0>  // b.pmore
  404748:	mov	w0, #0xffffffff            	// #-1
  40474c:	b	404840 <ferror@plt+0x2cc0>
  404750:	ldr	x1, [sp, #56]
  404754:	ldr	x0, [sp, #72]
  404758:	sub	x0, x1, x0
  40475c:	ldr	x2, [sp, #24]
  404760:	mov	x1, x0
  404764:	ldr	x0, [sp, #72]
  404768:	blr	x2
  40476c:	str	w0, [sp, #52]
  404770:	ldr	w0, [sp, #52]
  404774:	cmp	w0, #0x0
  404778:	b.ge	404784 <ferror@plt+0x2c04>  // b.tcont
  40477c:	ldr	w0, [sp, #52]
  404780:	b	404840 <ferror@plt+0x2cc0>
  404784:	ldr	w0, [sp, #52]
  404788:	add	w1, w0, #0x7
  40478c:	cmp	w0, #0x0
  404790:	csel	w0, w1, w0, lt  // lt = tstop
  404794:	asr	w0, w0, #3
  404798:	mov	w3, w0
  40479c:	sxtw	x0, w3
  4047a0:	ldr	x1, [sp, #32]
  4047a4:	add	x0, x1, x0
  4047a8:	ldrsb	w2, [x0]
  4047ac:	ldr	w0, [sp, #52]
  4047b0:	negs	w1, w0
  4047b4:	and	w0, w0, #0x7
  4047b8:	and	w1, w1, #0x7
  4047bc:	csneg	w0, w0, w1, mi  // mi = first
  4047c0:	mov	w1, #0x1                   	// #1
  4047c4:	lsl	w0, w1, w0
  4047c8:	sxtb	w1, w0
  4047cc:	sxtw	x0, w3
  4047d0:	ldr	x3, [sp, #32]
  4047d4:	add	x0, x3, x0
  4047d8:	orr	w1, w2, w1
  4047dc:	sxtb	w1, w1
  4047e0:	strb	w1, [x0]
  4047e4:	str	xzr, [sp, #72]
  4047e8:	ldr	x0, [sp, #56]
  4047ec:	cmp	x0, #0x0
  4047f0:	b.eq	40480c <ferror@plt+0x2c8c>  // b.none
  4047f4:	ldr	x0, [sp, #56]
  4047f8:	ldrsb	w0, [x0]
  4047fc:	cmp	w0, #0x0
  404800:	b.eq	404838 <ferror@plt+0x2cb8>  // b.none
  404804:	b	40480c <ferror@plt+0x2c8c>
  404808:	nop
  40480c:	ldr	x0, [sp, #64]
  404810:	add	x0, x0, #0x1
  404814:	str	x0, [sp, #64]
  404818:	ldr	x0, [sp, #64]
  40481c:	cmp	x0, #0x0
  404820:	b.eq	40483c <ferror@plt+0x2cbc>  // b.none
  404824:	ldr	x0, [sp, #64]
  404828:	ldrsb	w0, [x0]
  40482c:	cmp	w0, #0x0
  404830:	b.ne	4046d0 <ferror@plt+0x2b50>  // b.any
  404834:	b	40483c <ferror@plt+0x2cbc>
  404838:	nop
  40483c:	mov	w0, #0x0                   	// #0
  404840:	ldp	x29, x30, [sp], #80
  404844:	ret
  404848:	stp	x29, x30, [sp, #-80]!
  40484c:	mov	x29, sp
  404850:	str	x0, [sp, #40]
  404854:	str	x1, [sp, #32]
  404858:	str	x2, [sp, #24]
  40485c:	str	xzr, [sp, #72]
  404860:	ldr	x0, [sp, #40]
  404864:	cmp	x0, #0x0
  404868:	b.eq	404884 <ferror@plt+0x2d04>  // b.none
  40486c:	ldr	x0, [sp, #24]
  404870:	cmp	x0, #0x0
  404874:	b.eq	404884 <ferror@plt+0x2d04>  // b.none
  404878:	ldr	x0, [sp, #32]
  40487c:	cmp	x0, #0x0
  404880:	b.ne	40488c <ferror@plt+0x2d0c>  // b.any
  404884:	mov	w0, #0xffffffea            	// #-22
  404888:	b	4049c0 <ferror@plt+0x2e40>
  40488c:	ldr	x0, [sp, #40]
  404890:	str	x0, [sp, #64]
  404894:	b	404998 <ferror@plt+0x2e18>
  404898:	str	xzr, [sp, #56]
  40489c:	ldr	x0, [sp, #72]
  4048a0:	cmp	x0, #0x0
  4048a4:	b.ne	4048b0 <ferror@plt+0x2d30>  // b.any
  4048a8:	ldr	x0, [sp, #64]
  4048ac:	str	x0, [sp, #72]
  4048b0:	ldr	x0, [sp, #64]
  4048b4:	ldrsb	w0, [x0]
  4048b8:	cmp	w0, #0x2c
  4048bc:	b.ne	4048c8 <ferror@plt+0x2d48>  // b.any
  4048c0:	ldr	x0, [sp, #64]
  4048c4:	str	x0, [sp, #56]
  4048c8:	ldr	x0, [sp, #64]
  4048cc:	add	x0, x0, #0x1
  4048d0:	ldrsb	w0, [x0]
  4048d4:	cmp	w0, #0x0
  4048d8:	b.ne	4048e8 <ferror@plt+0x2d68>  // b.any
  4048dc:	ldr	x0, [sp, #64]
  4048e0:	add	x0, x0, #0x1
  4048e4:	str	x0, [sp, #56]
  4048e8:	ldr	x0, [sp, #72]
  4048ec:	cmp	x0, #0x0
  4048f0:	b.eq	404988 <ferror@plt+0x2e08>  // b.none
  4048f4:	ldr	x0, [sp, #56]
  4048f8:	cmp	x0, #0x0
  4048fc:	b.eq	404988 <ferror@plt+0x2e08>  // b.none
  404900:	ldr	x1, [sp, #56]
  404904:	ldr	x0, [sp, #72]
  404908:	cmp	x1, x0
  40490c:	b.hi	404918 <ferror@plt+0x2d98>  // b.pmore
  404910:	mov	w0, #0xffffffff            	// #-1
  404914:	b	4049c0 <ferror@plt+0x2e40>
  404918:	ldr	x1, [sp, #56]
  40491c:	ldr	x0, [sp, #72]
  404920:	sub	x0, x1, x0
  404924:	ldr	x2, [sp, #24]
  404928:	mov	x1, x0
  40492c:	ldr	x0, [sp, #72]
  404930:	blr	x2
  404934:	str	x0, [sp, #48]
  404938:	ldr	x0, [sp, #48]
  40493c:	cmp	x0, #0x0
  404940:	b.ge	40494c <ferror@plt+0x2dcc>  // b.tcont
  404944:	ldr	x0, [sp, #48]
  404948:	b	4049c0 <ferror@plt+0x2e40>
  40494c:	ldr	x0, [sp, #32]
  404950:	ldr	x1, [x0]
  404954:	ldr	x0, [sp, #48]
  404958:	orr	x1, x1, x0
  40495c:	ldr	x0, [sp, #32]
  404960:	str	x1, [x0]
  404964:	str	xzr, [sp, #72]
  404968:	ldr	x0, [sp, #56]
  40496c:	cmp	x0, #0x0
  404970:	b.eq	40498c <ferror@plt+0x2e0c>  // b.none
  404974:	ldr	x0, [sp, #56]
  404978:	ldrsb	w0, [x0]
  40497c:	cmp	w0, #0x0
  404980:	b.eq	4049b8 <ferror@plt+0x2e38>  // b.none
  404984:	b	40498c <ferror@plt+0x2e0c>
  404988:	nop
  40498c:	ldr	x0, [sp, #64]
  404990:	add	x0, x0, #0x1
  404994:	str	x0, [sp, #64]
  404998:	ldr	x0, [sp, #64]
  40499c:	cmp	x0, #0x0
  4049a0:	b.eq	4049bc <ferror@plt+0x2e3c>  // b.none
  4049a4:	ldr	x0, [sp, #64]
  4049a8:	ldrsb	w0, [x0]
  4049ac:	cmp	w0, #0x0
  4049b0:	b.ne	404898 <ferror@plt+0x2d18>  // b.any
  4049b4:	b	4049bc <ferror@plt+0x2e3c>
  4049b8:	nop
  4049bc:	mov	w0, #0x0                   	// #0
  4049c0:	ldp	x29, x30, [sp], #80
  4049c4:	ret
  4049c8:	stp	x29, x30, [sp, #-64]!
  4049cc:	mov	x29, sp
  4049d0:	str	x0, [sp, #40]
  4049d4:	str	x1, [sp, #32]
  4049d8:	str	x2, [sp, #24]
  4049dc:	str	w3, [sp, #20]
  4049e0:	str	xzr, [sp, #56]
  4049e4:	ldr	x0, [sp, #40]
  4049e8:	cmp	x0, #0x0
  4049ec:	b.ne	4049f8 <ferror@plt+0x2e78>  // b.any
  4049f0:	mov	w0, #0x0                   	// #0
  4049f4:	b	404bd4 <ferror@plt+0x3054>
  4049f8:	ldr	x0, [sp, #32]
  4049fc:	ldr	w1, [sp, #20]
  404a00:	str	w1, [x0]
  404a04:	ldr	x0, [sp, #32]
  404a08:	ldr	w1, [x0]
  404a0c:	ldr	x0, [sp, #24]
  404a10:	str	w1, [x0]
  404a14:	bl	401af0 <__errno_location@plt>
  404a18:	str	wzr, [x0]
  404a1c:	ldr	x0, [sp, #40]
  404a20:	ldrsb	w0, [x0]
  404a24:	cmp	w0, #0x3a
  404a28:	b.ne	404a9c <ferror@plt+0x2f1c>  // b.any
  404a2c:	ldr	x0, [sp, #40]
  404a30:	add	x0, x0, #0x1
  404a34:	str	x0, [sp, #40]
  404a38:	add	x0, sp, #0x38
  404a3c:	mov	w2, #0xa                   	// #10
  404a40:	mov	x1, x0
  404a44:	ldr	x0, [sp, #40]
  404a48:	bl	4019d0 <strtol@plt>
  404a4c:	mov	w1, w0
  404a50:	ldr	x0, [sp, #24]
  404a54:	str	w1, [x0]
  404a58:	bl	401af0 <__errno_location@plt>
  404a5c:	ldr	w0, [x0]
  404a60:	cmp	w0, #0x0
  404a64:	b.ne	404a94 <ferror@plt+0x2f14>  // b.any
  404a68:	ldr	x0, [sp, #56]
  404a6c:	cmp	x0, #0x0
  404a70:	b.eq	404a94 <ferror@plt+0x2f14>  // b.none
  404a74:	ldr	x0, [sp, #56]
  404a78:	ldrsb	w0, [x0]
  404a7c:	cmp	w0, #0x0
  404a80:	b.ne	404a94 <ferror@plt+0x2f14>  // b.any
  404a84:	ldr	x0, [sp, #56]
  404a88:	ldr	x1, [sp, #40]
  404a8c:	cmp	x1, x0
  404a90:	b.ne	404bd0 <ferror@plt+0x3050>  // b.any
  404a94:	mov	w0, #0xffffffff            	// #-1
  404a98:	b	404bd4 <ferror@plt+0x3054>
  404a9c:	add	x0, sp, #0x38
  404aa0:	mov	w2, #0xa                   	// #10
  404aa4:	mov	x1, x0
  404aa8:	ldr	x0, [sp, #40]
  404aac:	bl	4019d0 <strtol@plt>
  404ab0:	mov	w1, w0
  404ab4:	ldr	x0, [sp, #32]
  404ab8:	str	w1, [x0]
  404abc:	ldr	x0, [sp, #32]
  404ac0:	ldr	w1, [x0]
  404ac4:	ldr	x0, [sp, #24]
  404ac8:	str	w1, [x0]
  404acc:	bl	401af0 <__errno_location@plt>
  404ad0:	ldr	w0, [x0]
  404ad4:	cmp	w0, #0x0
  404ad8:	b.ne	404af8 <ferror@plt+0x2f78>  // b.any
  404adc:	ldr	x0, [sp, #56]
  404ae0:	cmp	x0, #0x0
  404ae4:	b.eq	404af8 <ferror@plt+0x2f78>  // b.none
  404ae8:	ldr	x0, [sp, #56]
  404aec:	ldr	x1, [sp, #40]
  404af0:	cmp	x1, x0
  404af4:	b.ne	404b00 <ferror@plt+0x2f80>  // b.any
  404af8:	mov	w0, #0xffffffff            	// #-1
  404afc:	b	404bd4 <ferror@plt+0x3054>
  404b00:	ldr	x0, [sp, #56]
  404b04:	ldrsb	w0, [x0]
  404b08:	cmp	w0, #0x3a
  404b0c:	b.ne	404b34 <ferror@plt+0x2fb4>  // b.any
  404b10:	ldr	x0, [sp, #56]
  404b14:	add	x0, x0, #0x1
  404b18:	ldrsb	w0, [x0]
  404b1c:	cmp	w0, #0x0
  404b20:	b.ne	404b34 <ferror@plt+0x2fb4>  // b.any
  404b24:	ldr	x0, [sp, #24]
  404b28:	ldr	w1, [sp, #20]
  404b2c:	str	w1, [x0]
  404b30:	b	404bd0 <ferror@plt+0x3050>
  404b34:	ldr	x0, [sp, #56]
  404b38:	ldrsb	w0, [x0]
  404b3c:	cmp	w0, #0x2d
  404b40:	b.eq	404b54 <ferror@plt+0x2fd4>  // b.none
  404b44:	ldr	x0, [sp, #56]
  404b48:	ldrsb	w0, [x0]
  404b4c:	cmp	w0, #0x3a
  404b50:	b.ne	404bd0 <ferror@plt+0x3050>  // b.any
  404b54:	ldr	x0, [sp, #56]
  404b58:	add	x0, x0, #0x1
  404b5c:	str	x0, [sp, #40]
  404b60:	str	xzr, [sp, #56]
  404b64:	bl	401af0 <__errno_location@plt>
  404b68:	str	wzr, [x0]
  404b6c:	add	x0, sp, #0x38
  404b70:	mov	w2, #0xa                   	// #10
  404b74:	mov	x1, x0
  404b78:	ldr	x0, [sp, #40]
  404b7c:	bl	4019d0 <strtol@plt>
  404b80:	mov	w1, w0
  404b84:	ldr	x0, [sp, #24]
  404b88:	str	w1, [x0]
  404b8c:	bl	401af0 <__errno_location@plt>
  404b90:	ldr	w0, [x0]
  404b94:	cmp	w0, #0x0
  404b98:	b.ne	404bc8 <ferror@plt+0x3048>  // b.any
  404b9c:	ldr	x0, [sp, #56]
  404ba0:	cmp	x0, #0x0
  404ba4:	b.eq	404bc8 <ferror@plt+0x3048>  // b.none
  404ba8:	ldr	x0, [sp, #56]
  404bac:	ldrsb	w0, [x0]
  404bb0:	cmp	w0, #0x0
  404bb4:	b.ne	404bc8 <ferror@plt+0x3048>  // b.any
  404bb8:	ldr	x0, [sp, #56]
  404bbc:	ldr	x1, [sp, #40]
  404bc0:	cmp	x1, x0
  404bc4:	b.ne	404bd0 <ferror@plt+0x3050>  // b.any
  404bc8:	mov	w0, #0xffffffff            	// #-1
  404bcc:	b	404bd4 <ferror@plt+0x3054>
  404bd0:	mov	w0, #0x0                   	// #0
  404bd4:	ldp	x29, x30, [sp], #64
  404bd8:	ret
  404bdc:	sub	sp, sp, #0x20
  404be0:	str	x0, [sp, #8]
  404be4:	str	x1, [sp]
  404be8:	ldr	x0, [sp, #8]
  404bec:	str	x0, [sp, #24]
  404bf0:	ldr	x0, [sp]
  404bf4:	str	xzr, [x0]
  404bf8:	b	404c08 <ferror@plt+0x3088>
  404bfc:	ldr	x0, [sp, #24]
  404c00:	add	x0, x0, #0x1
  404c04:	str	x0, [sp, #24]
  404c08:	ldr	x0, [sp, #24]
  404c0c:	cmp	x0, #0x0
  404c10:	b.eq	404c38 <ferror@plt+0x30b8>  // b.none
  404c14:	ldr	x0, [sp, #24]
  404c18:	ldrsb	w0, [x0]
  404c1c:	cmp	w0, #0x2f
  404c20:	b.ne	404c38 <ferror@plt+0x30b8>  // b.any
  404c24:	ldr	x0, [sp, #24]
  404c28:	add	x0, x0, #0x1
  404c2c:	ldrsb	w0, [x0]
  404c30:	cmp	w0, #0x2f
  404c34:	b.eq	404bfc <ferror@plt+0x307c>  // b.none
  404c38:	ldr	x0, [sp, #24]
  404c3c:	cmp	x0, #0x0
  404c40:	b.eq	404c54 <ferror@plt+0x30d4>  // b.none
  404c44:	ldr	x0, [sp, #24]
  404c48:	ldrsb	w0, [x0]
  404c4c:	cmp	w0, #0x0
  404c50:	b.ne	404c5c <ferror@plt+0x30dc>  // b.any
  404c54:	mov	x0, #0x0                   	// #0
  404c58:	b	404cbc <ferror@plt+0x313c>
  404c5c:	ldr	x0, [sp]
  404c60:	mov	x1, #0x1                   	// #1
  404c64:	str	x1, [x0]
  404c68:	ldr	x0, [sp, #24]
  404c6c:	add	x0, x0, #0x1
  404c70:	str	x0, [sp, #16]
  404c74:	b	404c98 <ferror@plt+0x3118>
  404c78:	ldr	x0, [sp]
  404c7c:	ldr	x0, [x0]
  404c80:	add	x1, x0, #0x1
  404c84:	ldr	x0, [sp]
  404c88:	str	x1, [x0]
  404c8c:	ldr	x0, [sp, #16]
  404c90:	add	x0, x0, #0x1
  404c94:	str	x0, [sp, #16]
  404c98:	ldr	x0, [sp, #16]
  404c9c:	ldrsb	w0, [x0]
  404ca0:	cmp	w0, #0x0
  404ca4:	b.eq	404cb8 <ferror@plt+0x3138>  // b.none
  404ca8:	ldr	x0, [sp, #16]
  404cac:	ldrsb	w0, [x0]
  404cb0:	cmp	w0, #0x2f
  404cb4:	b.ne	404c78 <ferror@plt+0x30f8>  // b.any
  404cb8:	ldr	x0, [sp, #24]
  404cbc:	add	sp, sp, #0x20
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-64]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #24]
  404cd0:	str	x1, [sp, #16]
  404cd4:	b	404dd4 <ferror@plt+0x3254>
  404cd8:	add	x0, sp, #0x28
  404cdc:	mov	x1, x0
  404ce0:	ldr	x0, [sp, #24]
  404ce4:	bl	404bdc <ferror@plt+0x305c>
  404ce8:	str	x0, [sp, #56]
  404cec:	add	x0, sp, #0x20
  404cf0:	mov	x1, x0
  404cf4:	ldr	x0, [sp, #16]
  404cf8:	bl	404bdc <ferror@plt+0x305c>
  404cfc:	str	x0, [sp, #48]
  404d00:	ldr	x1, [sp, #40]
  404d04:	ldr	x0, [sp, #32]
  404d08:	add	x0, x1, x0
  404d0c:	cmp	x0, #0x0
  404d10:	b.ne	404d1c <ferror@plt+0x319c>  // b.any
  404d14:	mov	w0, #0x1                   	// #1
  404d18:	b	404df0 <ferror@plt+0x3270>
  404d1c:	ldr	x1, [sp, #40]
  404d20:	ldr	x0, [sp, #32]
  404d24:	add	x0, x1, x0
  404d28:	cmp	x0, #0x1
  404d2c:	b.ne	404d70 <ferror@plt+0x31f0>  // b.any
  404d30:	ldr	x0, [sp, #56]
  404d34:	cmp	x0, #0x0
  404d38:	b.eq	404d4c <ferror@plt+0x31cc>  // b.none
  404d3c:	ldr	x0, [sp, #56]
  404d40:	ldrsb	w0, [x0]
  404d44:	cmp	w0, #0x2f
  404d48:	b.eq	404d68 <ferror@plt+0x31e8>  // b.none
  404d4c:	ldr	x0, [sp, #48]
  404d50:	cmp	x0, #0x0
  404d54:	b.eq	404d70 <ferror@plt+0x31f0>  // b.none
  404d58:	ldr	x0, [sp, #48]
  404d5c:	ldrsb	w0, [x0]
  404d60:	cmp	w0, #0x2f
  404d64:	b.ne	404d70 <ferror@plt+0x31f0>  // b.any
  404d68:	mov	w0, #0x1                   	// #1
  404d6c:	b	404df0 <ferror@plt+0x3270>
  404d70:	ldr	x0, [sp, #56]
  404d74:	cmp	x0, #0x0
  404d78:	b.eq	404dec <ferror@plt+0x326c>  // b.none
  404d7c:	ldr	x0, [sp, #48]
  404d80:	cmp	x0, #0x0
  404d84:	b.eq	404dec <ferror@plt+0x326c>  // b.none
  404d88:	ldr	x1, [sp, #40]
  404d8c:	ldr	x0, [sp, #32]
  404d90:	cmp	x1, x0
  404d94:	b.ne	404dec <ferror@plt+0x326c>  // b.any
  404d98:	ldr	x0, [sp, #40]
  404d9c:	mov	x2, x0
  404da0:	ldr	x1, [sp, #48]
  404da4:	ldr	x0, [sp, #56]
  404da8:	bl	401860 <strncmp@plt>
  404dac:	cmp	w0, #0x0
  404db0:	b.ne	404dec <ferror@plt+0x326c>  // b.any
  404db4:	ldr	x0, [sp, #40]
  404db8:	ldr	x1, [sp, #56]
  404dbc:	add	x0, x1, x0
  404dc0:	str	x0, [sp, #24]
  404dc4:	ldr	x0, [sp, #32]
  404dc8:	ldr	x1, [sp, #48]
  404dcc:	add	x0, x1, x0
  404dd0:	str	x0, [sp, #16]
  404dd4:	ldr	x0, [sp, #24]
  404dd8:	cmp	x0, #0x0
  404ddc:	b.eq	404dec <ferror@plt+0x326c>  // b.none
  404de0:	ldr	x0, [sp, #16]
  404de4:	cmp	x0, #0x0
  404de8:	b.ne	404cd8 <ferror@plt+0x3158>  // b.any
  404dec:	mov	w0, #0x0                   	// #0
  404df0:	ldp	x29, x30, [sp], #64
  404df4:	ret
  404df8:	stp	x29, x30, [sp, #-64]!
  404dfc:	mov	x29, sp
  404e00:	str	x0, [sp, #40]
  404e04:	str	x1, [sp, #32]
  404e08:	str	x2, [sp, #24]
  404e0c:	ldr	x0, [sp, #40]
  404e10:	cmp	x0, #0x0
  404e14:	b.ne	404e34 <ferror@plt+0x32b4>  // b.any
  404e18:	ldr	x0, [sp, #32]
  404e1c:	cmp	x0, #0x0
  404e20:	b.ne	404e34 <ferror@plt+0x32b4>  // b.any
  404e24:	adrp	x0, 407000 <ferror@plt+0x5480>
  404e28:	add	x0, x0, #0x358
  404e2c:	bl	4018e0 <strdup@plt>
  404e30:	b	404f58 <ferror@plt+0x33d8>
  404e34:	ldr	x0, [sp, #40]
  404e38:	cmp	x0, #0x0
  404e3c:	b.ne	404e50 <ferror@plt+0x32d0>  // b.any
  404e40:	ldr	x1, [sp, #24]
  404e44:	ldr	x0, [sp, #32]
  404e48:	bl	401a20 <strndup@plt>
  404e4c:	b	404f58 <ferror@plt+0x33d8>
  404e50:	ldr	x0, [sp, #32]
  404e54:	cmp	x0, #0x0
  404e58:	b.ne	404e68 <ferror@plt+0x32e8>  // b.any
  404e5c:	ldr	x0, [sp, #40]
  404e60:	bl	4018e0 <strdup@plt>
  404e64:	b	404f58 <ferror@plt+0x33d8>
  404e68:	ldr	x0, [sp, #40]
  404e6c:	cmp	x0, #0x0
  404e70:	b.ne	404e94 <ferror@plt+0x3314>  // b.any
  404e74:	adrp	x0, 407000 <ferror@plt+0x5480>
  404e78:	add	x3, x0, #0x3b8
  404e7c:	mov	w2, #0x383                 	// #899
  404e80:	adrp	x0, 407000 <ferror@plt+0x5480>
  404e84:	add	x1, x0, #0x360
  404e88:	adrp	x0, 407000 <ferror@plt+0x5480>
  404e8c:	add	x0, x0, #0x370
  404e90:	bl	401ae0 <__assert_fail@plt>
  404e94:	ldr	x0, [sp, #32]
  404e98:	cmp	x0, #0x0
  404e9c:	b.ne	404ec0 <ferror@plt+0x3340>  // b.any
  404ea0:	adrp	x0, 407000 <ferror@plt+0x5480>
  404ea4:	add	x3, x0, #0x3b8
  404ea8:	mov	w2, #0x384                 	// #900
  404eac:	adrp	x0, 407000 <ferror@plt+0x5480>
  404eb0:	add	x1, x0, #0x360
  404eb4:	adrp	x0, 407000 <ferror@plt+0x5480>
  404eb8:	add	x0, x0, #0x378
  404ebc:	bl	401ae0 <__assert_fail@plt>
  404ec0:	ldr	x0, [sp, #40]
  404ec4:	bl	401740 <strlen@plt>
  404ec8:	str	x0, [sp, #56]
  404ecc:	ldr	x0, [sp, #56]
  404ed0:	mvn	x0, x0
  404ed4:	ldr	x1, [sp, #24]
  404ed8:	cmp	x1, x0
  404edc:	b.ls	404ee8 <ferror@plt+0x3368>  // b.plast
  404ee0:	mov	x0, #0x0                   	// #0
  404ee4:	b	404f58 <ferror@plt+0x33d8>
  404ee8:	ldr	x1, [sp, #56]
  404eec:	ldr	x0, [sp, #24]
  404ef0:	add	x0, x1, x0
  404ef4:	add	x0, x0, #0x1
  404ef8:	bl	401840 <malloc@plt>
  404efc:	str	x0, [sp, #48]
  404f00:	ldr	x0, [sp, #48]
  404f04:	cmp	x0, #0x0
  404f08:	b.ne	404f14 <ferror@plt+0x3394>  // b.any
  404f0c:	mov	x0, #0x0                   	// #0
  404f10:	b	404f58 <ferror@plt+0x33d8>
  404f14:	ldr	x2, [sp, #56]
  404f18:	ldr	x1, [sp, #40]
  404f1c:	ldr	x0, [sp, #48]
  404f20:	bl	401710 <memcpy@plt>
  404f24:	ldr	x1, [sp, #48]
  404f28:	ldr	x0, [sp, #56]
  404f2c:	add	x0, x1, x0
  404f30:	ldr	x2, [sp, #24]
  404f34:	ldr	x1, [sp, #32]
  404f38:	bl	401710 <memcpy@plt>
  404f3c:	ldr	x1, [sp, #56]
  404f40:	ldr	x0, [sp, #24]
  404f44:	add	x0, x1, x0
  404f48:	ldr	x1, [sp, #48]
  404f4c:	add	x0, x1, x0
  404f50:	strb	wzr, [x0]
  404f54:	ldr	x0, [sp, #48]
  404f58:	ldp	x29, x30, [sp], #64
  404f5c:	ret
  404f60:	stp	x29, x30, [sp, #-32]!
  404f64:	mov	x29, sp
  404f68:	str	x0, [sp, #24]
  404f6c:	str	x1, [sp, #16]
  404f70:	ldr	x0, [sp, #16]
  404f74:	cmp	x0, #0x0
  404f78:	b.eq	404f88 <ferror@plt+0x3408>  // b.none
  404f7c:	ldr	x0, [sp, #16]
  404f80:	bl	401740 <strlen@plt>
  404f84:	b	404f8c <ferror@plt+0x340c>
  404f88:	mov	x0, #0x0                   	// #0
  404f8c:	mov	x2, x0
  404f90:	ldr	x1, [sp, #16]
  404f94:	ldr	x0, [sp, #24]
  404f98:	bl	404df8 <ferror@plt+0x3278>
  404f9c:	ldp	x29, x30, [sp], #32
  404fa0:	ret
  404fa4:	stp	x29, x30, [sp, #-304]!
  404fa8:	mov	x29, sp
  404fac:	str	x0, [sp, #56]
  404fb0:	str	x1, [sp, #48]
  404fb4:	str	x2, [sp, #256]
  404fb8:	str	x3, [sp, #264]
  404fbc:	str	x4, [sp, #272]
  404fc0:	str	x5, [sp, #280]
  404fc4:	str	x6, [sp, #288]
  404fc8:	str	x7, [sp, #296]
  404fcc:	str	q0, [sp, #128]
  404fd0:	str	q1, [sp, #144]
  404fd4:	str	q2, [sp, #160]
  404fd8:	str	q3, [sp, #176]
  404fdc:	str	q4, [sp, #192]
  404fe0:	str	q5, [sp, #208]
  404fe4:	str	q6, [sp, #224]
  404fe8:	str	q7, [sp, #240]
  404fec:	add	x0, sp, #0x130
  404ff0:	str	x0, [sp, #80]
  404ff4:	add	x0, sp, #0x130
  404ff8:	str	x0, [sp, #88]
  404ffc:	add	x0, sp, #0x100
  405000:	str	x0, [sp, #96]
  405004:	mov	w0, #0xffffffd0            	// #-48
  405008:	str	w0, [sp, #104]
  40500c:	mov	w0, #0xffffff80            	// #-128
  405010:	str	w0, [sp, #108]
  405014:	add	x2, sp, #0x10
  405018:	add	x3, sp, #0x50
  40501c:	ldp	x0, x1, [x3]
  405020:	stp	x0, x1, [x2]
  405024:	ldp	x0, x1, [x3, #16]
  405028:	stp	x0, x1, [x2, #16]
  40502c:	add	x1, sp, #0x10
  405030:	add	x0, sp, #0x48
  405034:	mov	x2, x1
  405038:	ldr	x1, [sp, #48]
  40503c:	bl	401a10 <vasprintf@plt>
  405040:	str	w0, [sp, #124]
  405044:	ldr	w0, [sp, #124]
  405048:	cmp	w0, #0x0
  40504c:	b.ge	405058 <ferror@plt+0x34d8>  // b.tcont
  405050:	mov	x0, #0x0                   	// #0
  405054:	b	405080 <ferror@plt+0x3500>
  405058:	ldr	x0, [sp, #72]
  40505c:	ldrsw	x1, [sp, #124]
  405060:	mov	x2, x1
  405064:	mov	x1, x0
  405068:	ldr	x0, [sp, #56]
  40506c:	bl	404df8 <ferror@plt+0x3278>
  405070:	str	x0, [sp, #112]
  405074:	ldr	x0, [sp, #72]
  405078:	bl	4019f0 <free@plt>
  40507c:	ldr	x0, [sp, #112]
  405080:	ldp	x29, x30, [sp], #304
  405084:	ret
  405088:	stp	x29, x30, [sp, #-48]!
  40508c:	mov	x29, sp
  405090:	str	x0, [sp, #24]
  405094:	str	x1, [sp, #16]
  405098:	str	wzr, [sp, #44]
  40509c:	str	wzr, [sp, #40]
  4050a0:	b	40510c <ferror@plt+0x358c>
  4050a4:	ldr	w0, [sp, #44]
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050b8 <ferror@plt+0x3538>  // b.none
  4050b0:	str	wzr, [sp, #44]
  4050b4:	b	405100 <ferror@plt+0x3580>
  4050b8:	ldrsw	x0, [sp, #40]
  4050bc:	ldr	x1, [sp, #24]
  4050c0:	add	x0, x1, x0
  4050c4:	ldrsb	w0, [x0]
  4050c8:	cmp	w0, #0x5c
  4050cc:	b.ne	4050dc <ferror@plt+0x355c>  // b.any
  4050d0:	mov	w0, #0x1                   	// #1
  4050d4:	str	w0, [sp, #44]
  4050d8:	b	405100 <ferror@plt+0x3580>
  4050dc:	ldrsw	x0, [sp, #40]
  4050e0:	ldr	x1, [sp, #24]
  4050e4:	add	x0, x1, x0
  4050e8:	ldrsb	w0, [x0]
  4050ec:	mov	w1, w0
  4050f0:	ldr	x0, [sp, #16]
  4050f4:	bl	401a40 <strchr@plt>
  4050f8:	cmp	x0, #0x0
  4050fc:	b.ne	405128 <ferror@plt+0x35a8>  // b.any
  405100:	ldr	w0, [sp, #40]
  405104:	add	w0, w0, #0x1
  405108:	str	w0, [sp, #40]
  40510c:	ldrsw	x0, [sp, #40]
  405110:	ldr	x1, [sp, #24]
  405114:	add	x0, x1, x0
  405118:	ldrsb	w0, [x0]
  40511c:	cmp	w0, #0x0
  405120:	b.ne	4050a4 <ferror@plt+0x3524>  // b.any
  405124:	b	40512c <ferror@plt+0x35ac>
  405128:	nop
  40512c:	ldr	w1, [sp, #40]
  405130:	ldr	w0, [sp, #44]
  405134:	sub	w0, w1, w0
  405138:	sxtw	x0, w0
  40513c:	ldp	x29, x30, [sp], #48
  405140:	ret
  405144:	stp	x29, x30, [sp, #-64]!
  405148:	mov	x29, sp
  40514c:	str	x0, [sp, #40]
  405150:	str	x1, [sp, #32]
  405154:	str	x2, [sp, #24]
  405158:	str	w3, [sp, #20]
  40515c:	ldr	x0, [sp, #40]
  405160:	ldr	x0, [x0]
  405164:	str	x0, [sp, #56]
  405168:	ldr	x0, [sp, #56]
  40516c:	ldrsb	w0, [x0]
  405170:	cmp	w0, #0x0
  405174:	b.ne	4051b4 <ferror@plt+0x3634>  // b.any
  405178:	ldr	x0, [sp, #40]
  40517c:	ldr	x0, [x0]
  405180:	ldrsb	w0, [x0]
  405184:	cmp	w0, #0x0
  405188:	b.eq	4051ac <ferror@plt+0x362c>  // b.none
  40518c:	adrp	x0, 407000 <ferror@plt+0x5480>
  405190:	add	x3, x0, #0x3c8
  405194:	mov	w2, #0x3c6                 	// #966
  405198:	adrp	x0, 407000 <ferror@plt+0x5480>
  40519c:	add	x1, x0, #0x360
  4051a0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4051a4:	add	x0, x0, #0x380
  4051a8:	bl	401ae0 <__assert_fail@plt>
  4051ac:	mov	x0, #0x0                   	// #0
  4051b0:	b	4053e4 <ferror@plt+0x3864>
  4051b4:	ldr	x1, [sp, #24]
  4051b8:	ldr	x0, [sp, #56]
  4051bc:	bl	401a30 <strspn@plt>
  4051c0:	mov	x1, x0
  4051c4:	ldr	x0, [sp, #56]
  4051c8:	add	x0, x0, x1
  4051cc:	str	x0, [sp, #56]
  4051d0:	ldr	x0, [sp, #56]
  4051d4:	ldrsb	w0, [x0]
  4051d8:	cmp	w0, #0x0
  4051dc:	b.ne	4051f4 <ferror@plt+0x3674>  // b.any
  4051e0:	ldr	x0, [sp, #40]
  4051e4:	ldr	x1, [sp, #56]
  4051e8:	str	x1, [x0]
  4051ec:	mov	x0, #0x0                   	// #0
  4051f0:	b	4053e4 <ferror@plt+0x3864>
  4051f4:	ldr	w0, [sp, #20]
  4051f8:	cmp	w0, #0x0
  4051fc:	b.eq	405318 <ferror@plt+0x3798>  // b.none
  405200:	ldr	x0, [sp, #56]
  405204:	ldrsb	w0, [x0]
  405208:	mov	w1, w0
  40520c:	adrp	x0, 407000 <ferror@plt+0x5480>
  405210:	add	x0, x0, #0x390
  405214:	bl	401a40 <strchr@plt>
  405218:	cmp	x0, #0x0
  40521c:	b.eq	405318 <ferror@plt+0x3798>  // b.none
  405220:	ldr	x0, [sp, #56]
  405224:	ldrsb	w0, [x0]
  405228:	strb	w0, [sp, #48]
  40522c:	strb	wzr, [sp, #49]
  405230:	ldr	x0, [sp, #56]
  405234:	add	x0, x0, #0x1
  405238:	add	x1, sp, #0x30
  40523c:	bl	405088 <ferror@plt+0x3508>
  405240:	mov	x1, x0
  405244:	ldr	x0, [sp, #32]
  405248:	str	x1, [x0]
  40524c:	ldr	x0, [sp, #32]
  405250:	ldr	x0, [x0]
  405254:	add	x0, x0, #0x1
  405258:	ldr	x1, [sp, #56]
  40525c:	add	x0, x1, x0
  405260:	ldrsb	w0, [x0]
  405264:	cmp	w0, #0x0
  405268:	b.eq	4052dc <ferror@plt+0x375c>  // b.none
  40526c:	ldr	x0, [sp, #32]
  405270:	ldr	x0, [x0]
  405274:	add	x0, x0, #0x1
  405278:	ldr	x1, [sp, #56]
  40527c:	add	x0, x1, x0
  405280:	ldrsb	w1, [x0]
  405284:	ldrsb	w0, [sp, #48]
  405288:	cmp	w1, w0
  40528c:	b.ne	4052dc <ferror@plt+0x375c>  // b.any
  405290:	ldr	x0, [sp, #32]
  405294:	ldr	x0, [x0]
  405298:	add	x0, x0, #0x2
  40529c:	ldr	x1, [sp, #56]
  4052a0:	add	x0, x1, x0
  4052a4:	ldrsb	w0, [x0]
  4052a8:	cmp	w0, #0x0
  4052ac:	b.eq	4052f0 <ferror@plt+0x3770>  // b.none
  4052b0:	ldr	x0, [sp, #32]
  4052b4:	ldr	x0, [x0]
  4052b8:	add	x0, x0, #0x2
  4052bc:	ldr	x1, [sp, #56]
  4052c0:	add	x0, x1, x0
  4052c4:	ldrsb	w0, [x0]
  4052c8:	mov	w1, w0
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	bl	401a40 <strchr@plt>
  4052d4:	cmp	x0, #0x0
  4052d8:	b.ne	4052f0 <ferror@plt+0x3770>  // b.any
  4052dc:	ldr	x0, [sp, #40]
  4052e0:	ldr	x1, [sp, #56]
  4052e4:	str	x1, [x0]
  4052e8:	mov	x0, #0x0                   	// #0
  4052ec:	b	4053e4 <ferror@plt+0x3864>
  4052f0:	ldr	x0, [sp, #56]
  4052f4:	add	x1, x0, #0x1
  4052f8:	str	x1, [sp, #56]
  4052fc:	ldr	x1, [sp, #32]
  405300:	ldr	x1, [x1]
  405304:	add	x1, x1, #0x2
  405308:	add	x1, x0, x1
  40530c:	ldr	x0, [sp, #40]
  405310:	str	x1, [x0]
  405314:	b	4053e0 <ferror@plt+0x3860>
  405318:	ldr	w0, [sp, #20]
  40531c:	cmp	w0, #0x0
  405320:	b.eq	4053b0 <ferror@plt+0x3830>  // b.none
  405324:	ldr	x1, [sp, #24]
  405328:	ldr	x0, [sp, #56]
  40532c:	bl	405088 <ferror@plt+0x3508>
  405330:	mov	x1, x0
  405334:	ldr	x0, [sp, #32]
  405338:	str	x1, [x0]
  40533c:	ldr	x0, [sp, #32]
  405340:	ldr	x0, [x0]
  405344:	ldr	x1, [sp, #56]
  405348:	add	x0, x1, x0
  40534c:	ldrsb	w0, [x0]
  405350:	cmp	w0, #0x0
  405354:	b.eq	405394 <ferror@plt+0x3814>  // b.none
  405358:	ldr	x0, [sp, #32]
  40535c:	ldr	x0, [x0]
  405360:	ldr	x1, [sp, #56]
  405364:	add	x0, x1, x0
  405368:	ldrsb	w0, [x0]
  40536c:	mov	w1, w0
  405370:	ldr	x0, [sp, #24]
  405374:	bl	401a40 <strchr@plt>
  405378:	cmp	x0, #0x0
  40537c:	b.ne	405394 <ferror@plt+0x3814>  // b.any
  405380:	ldr	x0, [sp, #40]
  405384:	ldr	x1, [sp, #56]
  405388:	str	x1, [x0]
  40538c:	mov	x0, #0x0                   	// #0
  405390:	b	4053e4 <ferror@plt+0x3864>
  405394:	ldr	x0, [sp, #32]
  405398:	ldr	x0, [x0]
  40539c:	ldr	x1, [sp, #56]
  4053a0:	add	x1, x1, x0
  4053a4:	ldr	x0, [sp, #40]
  4053a8:	str	x1, [x0]
  4053ac:	b	4053e0 <ferror@plt+0x3860>
  4053b0:	ldr	x1, [sp, #24]
  4053b4:	ldr	x0, [sp, #56]
  4053b8:	bl	401ab0 <strcspn@plt>
  4053bc:	mov	x1, x0
  4053c0:	ldr	x0, [sp, #32]
  4053c4:	str	x1, [x0]
  4053c8:	ldr	x0, [sp, #32]
  4053cc:	ldr	x0, [x0]
  4053d0:	ldr	x1, [sp, #56]
  4053d4:	add	x1, x1, x0
  4053d8:	ldr	x0, [sp, #40]
  4053dc:	str	x1, [x0]
  4053e0:	ldr	x0, [sp, #56]
  4053e4:	ldp	x29, x30, [sp], #64
  4053e8:	ret
  4053ec:	stp	x29, x30, [sp, #-48]!
  4053f0:	mov	x29, sp
  4053f4:	str	x0, [sp, #24]
  4053f8:	ldr	x0, [sp, #24]
  4053fc:	bl	401890 <fgetc@plt>
  405400:	str	w0, [sp, #44]
  405404:	ldr	w0, [sp, #44]
  405408:	cmn	w0, #0x1
  40540c:	b.ne	405418 <ferror@plt+0x3898>  // b.any
  405410:	mov	w0, #0x1                   	// #1
  405414:	b	405428 <ferror@plt+0x38a8>
  405418:	ldr	w0, [sp, #44]
  40541c:	cmp	w0, #0xa
  405420:	b.ne	4053f8 <ferror@plt+0x3878>  // b.any
  405424:	mov	w0, #0x0                   	// #0
  405428:	ldp	x29, x30, [sp], #48
  40542c:	ret
  405430:	sub	sp, sp, #0x10
  405434:	str	w0, [sp, #12]
  405438:	ldr	w0, [sp, #12]
  40543c:	cmp	w0, #0x0
  405440:	b.lt	40545c <ferror@plt+0x38dc>  // b.tstop
  405444:	ldr	w0, [sp, #12]
  405448:	cmp	w0, #0x9
  40544c:	b.gt	40545c <ferror@plt+0x38dc>
  405450:	ldr	w0, [sp, #12]
  405454:	add	w0, w0, #0x30
  405458:	b	405484 <ferror@plt+0x3904>
  40545c:	ldr	w0, [sp, #12]
  405460:	cmp	w0, #0x9
  405464:	b.le	405480 <ferror@plt+0x3900>
  405468:	ldr	w0, [sp, #12]
  40546c:	cmp	w0, #0xf
  405470:	b.gt	405480 <ferror@plt+0x3900>
  405474:	ldr	w0, [sp, #12]
  405478:	add	w0, w0, #0x57
  40547c:	b	405484 <ferror@plt+0x3904>
  405480:	mov	w0, #0xffffffff            	// #-1
  405484:	add	sp, sp, #0x10
  405488:	ret
  40548c:	stp	x29, x30, [sp, #-48]!
  405490:	mov	x29, sp
  405494:	str	w0, [sp, #28]
  405498:	ldr	w0, [sp, #28]
  40549c:	cmp	w0, #0x2f
  4054a0:	b.le	4054bc <ferror@plt+0x393c>
  4054a4:	ldr	w0, [sp, #28]
  4054a8:	cmp	w0, #0x39
  4054ac:	b.gt	4054bc <ferror@plt+0x393c>
  4054b0:	ldr	w0, [sp, #28]
  4054b4:	sub	w0, w0, #0x30
  4054b8:	b	4054f0 <ferror@plt+0x3970>
  4054bc:	ldr	w0, [sp, #28]
  4054c0:	bl	401b00 <tolower@plt>
  4054c4:	str	w0, [sp, #44]
  4054c8:	ldr	w0, [sp, #44]
  4054cc:	cmp	w0, #0x60
  4054d0:	b.le	4054ec <ferror@plt+0x396c>
  4054d4:	ldr	w0, [sp, #44]
  4054d8:	cmp	w0, #0x66
  4054dc:	b.gt	4054ec <ferror@plt+0x396c>
  4054e0:	ldr	w0, [sp, #44]
  4054e4:	sub	w0, w0, #0x57
  4054e8:	b	4054f0 <ferror@plt+0x3970>
  4054ec:	mov	w0, #0xffffffff            	// #-1
  4054f0:	ldp	x29, x30, [sp], #48
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-32]!
  4054fc:	mov	x29, sp
  405500:	str	x0, [sp, #24]
  405504:	str	w1, [sp, #20]
  405508:	ldr	x0, [sp, #24]
  40550c:	cmp	x0, #0x0
  405510:	b.eq	405524 <ferror@plt+0x39a4>  // b.none
  405514:	ldr	w1, [sp, #20]
  405518:	ldr	x0, [sp, #24]
  40551c:	bl	401a40 <strchr@plt>
  405520:	str	x0, [sp, #24]
  405524:	ldr	x0, [sp, #24]
  405528:	cmp	x0, #0x0
  40552c:	b.eq	40553c <ferror@plt+0x39bc>  // b.none
  405530:	ldr	x0, [sp, #24]
  405534:	add	x0, x0, #0x1
  405538:	str	x0, [sp, #24]
  40553c:	ldr	x0, [sp, #24]
  405540:	ldp	x29, x30, [sp], #32
  405544:	ret
  405548:	stp	x29, x30, [sp, #-48]!
  40554c:	mov	x29, sp
  405550:	mov	w0, #0x800                 	// #2048
  405554:	str	w0, [sp, #44]
  405558:	add	x0, sp, #0x10
  40555c:	mov	x2, #0x0                   	// #0
  405560:	mov	x1, x0
  405564:	ldr	w0, [sp, #44]
  405568:	bl	405640 <ferror@plt+0x3ac0>
  40556c:	str	x0, [sp, #32]
  405570:	ldr	x0, [sp, #32]
  405574:	cmp	x0, #0x0
  405578:	b.ne	405584 <ferror@plt+0x3a04>  // b.any
  40557c:	mov	w0, #0xffffffff            	// #-1
  405580:	b	405638 <ferror@plt+0x3ab8>
  405584:	ldr	x0, [sp, #16]
  405588:	ldr	x1, [sp, #32]
  40558c:	mov	x3, x1
  405590:	mov	x2, x0
  405594:	mov	w1, #0x0                   	// #0
  405598:	mov	x0, x3
  40559c:	bl	4018a0 <memset@plt>
  4055a0:	ldr	x0, [sp, #16]
  4055a4:	ldr	x3, [sp, #32]
  4055a8:	mov	x2, x0
  4055ac:	mov	w1, #0x0                   	// #0
  4055b0:	mov	x0, #0x7b                  	// #123
  4055b4:	bl	401b10 <syscall@plt>
  4055b8:	str	w0, [sp, #28]
  4055bc:	ldr	w0, [sp, #28]
  4055c0:	cmp	w0, #0x0
  4055c4:	b.ge	405628 <ferror@plt+0x3aa8>  // b.tcont
  4055c8:	bl	401af0 <__errno_location@plt>
  4055cc:	ldr	w0, [x0]
  4055d0:	cmp	w0, #0x16
  4055d4:	b.ne	405628 <ferror@plt+0x3aa8>  // b.any
  4055d8:	ldr	w1, [sp, #44]
  4055dc:	mov	w0, #0xfffff               	// #1048575
  4055e0:	cmp	w1, w0
  4055e4:	b.gt	405628 <ferror@plt+0x3aa8>
  4055e8:	ldr	x0, [sp, #32]
  4055ec:	bl	4056c4 <ferror@plt+0x3b44>
  4055f0:	ldr	w0, [sp, #44]
  4055f4:	lsl	w0, w0, #1
  4055f8:	str	w0, [sp, #44]
  4055fc:	add	x0, sp, #0x10
  405600:	mov	x2, #0x0                   	// #0
  405604:	mov	x1, x0
  405608:	ldr	w0, [sp, #44]
  40560c:	bl	405640 <ferror@plt+0x3ac0>
  405610:	str	x0, [sp, #32]
  405614:	ldr	x0, [sp, #32]
  405618:	cmp	x0, #0x0
  40561c:	b.ne	405584 <ferror@plt+0x3a04>  // b.any
  405620:	mov	w0, #0xffffffff            	// #-1
  405624:	b	405638 <ferror@plt+0x3ab8>
  405628:	ldr	x0, [sp, #32]
  40562c:	bl	4056c4 <ferror@plt+0x3b44>
  405630:	ldr	w0, [sp, #28]
  405634:	lsl	w0, w0, #3
  405638:	ldp	x29, x30, [sp], #48
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-64]!
  405644:	mov	x29, sp
  405648:	str	w0, [sp, #44]
  40564c:	str	x1, [sp, #32]
  405650:	str	x2, [sp, #24]
  405654:	ldrsw	x0, [sp, #44]
  405658:	bl	401910 <__sched_cpualloc@plt>
  40565c:	str	x0, [sp, #56]
  405660:	ldr	x0, [sp, #56]
  405664:	cmp	x0, #0x0
  405668:	b.ne	405674 <ferror@plt+0x3af4>  // b.any
  40566c:	mov	x0, #0x0                   	// #0
  405670:	b	4056bc <ferror@plt+0x3b3c>
  405674:	ldr	x0, [sp, #32]
  405678:	cmp	x0, #0x0
  40567c:	b.eq	405698 <ferror@plt+0x3b18>  // b.none
  405680:	ldrsw	x0, [sp, #44]
  405684:	add	x0, x0, #0x3f
  405688:	lsr	x0, x0, #6
  40568c:	lsl	x1, x0, #3
  405690:	ldr	x0, [sp, #32]
  405694:	str	x1, [x0]
  405698:	ldr	x0, [sp, #24]
  40569c:	cmp	x0, #0x0
  4056a0:	b.eq	4056b8 <ferror@plt+0x3b38>  // b.none
  4056a4:	ldrsw	x0, [sp, #44]
  4056a8:	add	x0, x0, #0x3f
  4056ac:	and	x1, x0, #0xffffffffffffffc0
  4056b0:	ldr	x0, [sp, #24]
  4056b4:	str	x1, [x0]
  4056b8:	ldr	x0, [sp, #56]
  4056bc:	ldp	x29, x30, [sp], #64
  4056c0:	ret
  4056c4:	stp	x29, x30, [sp, #-32]!
  4056c8:	mov	x29, sp
  4056cc:	str	x0, [sp, #24]
  4056d0:	ldr	x0, [sp, #24]
  4056d4:	bl	401750 <__sched_cpufree@plt>
  4056d8:	nop
  4056dc:	ldp	x29, x30, [sp], #32
  4056e0:	ret
  4056e4:	stp	x29, x30, [sp, #-112]!
  4056e8:	mov	x29, sp
  4056ec:	str	x0, [sp, #40]
  4056f0:	str	x1, [sp, #32]
  4056f4:	str	x2, [sp, #24]
  4056f8:	str	x3, [sp, #16]
  4056fc:	ldr	x0, [sp, #40]
  405700:	str	x0, [sp, #96]
  405704:	str	wzr, [sp, #92]
  405708:	ldr	x0, [sp, #16]
  40570c:	lsl	x0, x0, #3
  405710:	str	x0, [sp, #64]
  405714:	str	xzr, [sp, #104]
  405718:	b	405924 <ferror@plt+0x3da4>
  40571c:	ldr	x0, [sp, #104]
  405720:	str	x0, [sp, #56]
  405724:	ldr	x0, [sp, #56]
  405728:	lsr	x0, x0, #3
  40572c:	ldr	x1, [sp, #16]
  405730:	cmp	x1, x0
  405734:	b.ls	405770 <ferror@plt+0x3bf0>  // b.plast
  405738:	ldr	x1, [sp, #24]
  40573c:	ldr	x0, [sp, #56]
  405740:	lsr	x0, x0, #6
  405744:	lsl	x0, x0, #3
  405748:	add	x0, x1, x0
  40574c:	ldr	x1, [x0]
  405750:	ldr	x0, [sp, #56]
  405754:	and	w0, w0, #0x3f
  405758:	lsr	x0, x1, x0
  40575c:	and	x0, x0, #0x1
  405760:	cmp	x0, #0x0
  405764:	b.eq	405770 <ferror@plt+0x3bf0>  // b.none
  405768:	mov	w0, #0x1                   	// #1
  40576c:	b	405774 <ferror@plt+0x3bf4>
  405770:	mov	w0, #0x0                   	// #0
  405774:	cmp	w0, #0x0
  405778:	b.eq	405918 <ferror@plt+0x3d98>  // b.none
  40577c:	str	xzr, [sp, #72]
  405780:	mov	w0, #0x1                   	// #1
  405784:	str	w0, [sp, #92]
  405788:	ldr	x0, [sp, #104]
  40578c:	add	x0, x0, #0x1
  405790:	str	x0, [sp, #80]
  405794:	b	405810 <ferror@plt+0x3c90>
  405798:	ldr	x0, [sp, #80]
  40579c:	str	x0, [sp, #48]
  4057a0:	ldr	x0, [sp, #48]
  4057a4:	lsr	x0, x0, #3
  4057a8:	ldr	x1, [sp, #16]
  4057ac:	cmp	x1, x0
  4057b0:	b.ls	4057ec <ferror@plt+0x3c6c>  // b.plast
  4057b4:	ldr	x1, [sp, #24]
  4057b8:	ldr	x0, [sp, #48]
  4057bc:	lsr	x0, x0, #6
  4057c0:	lsl	x0, x0, #3
  4057c4:	add	x0, x1, x0
  4057c8:	ldr	x1, [x0]
  4057cc:	ldr	x0, [sp, #48]
  4057d0:	and	w0, w0, #0x3f
  4057d4:	lsr	x0, x1, x0
  4057d8:	and	x0, x0, #0x1
  4057dc:	cmp	x0, #0x0
  4057e0:	b.eq	4057ec <ferror@plt+0x3c6c>  // b.none
  4057e4:	mov	w0, #0x1                   	// #1
  4057e8:	b	4057f0 <ferror@plt+0x3c70>
  4057ec:	mov	w0, #0x0                   	// #0
  4057f0:	cmp	w0, #0x0
  4057f4:	b.eq	405824 <ferror@plt+0x3ca4>  // b.none
  4057f8:	ldr	x0, [sp, #72]
  4057fc:	add	x0, x0, #0x1
  405800:	str	x0, [sp, #72]
  405804:	ldr	x0, [sp, #80]
  405808:	add	x0, x0, #0x1
  40580c:	str	x0, [sp, #80]
  405810:	ldr	x1, [sp, #80]
  405814:	ldr	x0, [sp, #64]
  405818:	cmp	x1, x0
  40581c:	b.cc	405798 <ferror@plt+0x3c18>  // b.lo, b.ul, b.last
  405820:	b	405828 <ferror@plt+0x3ca8>
  405824:	nop
  405828:	ldr	x0, [sp, #72]
  40582c:	cmp	x0, #0x0
  405830:	b.ne	405854 <ferror@plt+0x3cd4>  // b.any
  405834:	ldr	x3, [sp, #104]
  405838:	adrp	x0, 407000 <ferror@plt+0x5480>
  40583c:	add	x2, x0, #0x3d0
  405840:	ldr	x1, [sp, #32]
  405844:	ldr	x0, [sp, #96]
  405848:	bl	4017f0 <snprintf@plt>
  40584c:	str	w0, [sp, #88]
  405850:	b	4058d4 <ferror@plt+0x3d54>
  405854:	ldr	x0, [sp, #72]
  405858:	cmp	x0, #0x1
  40585c:	b.ne	405898 <ferror@plt+0x3d18>  // b.any
  405860:	ldr	x0, [sp, #104]
  405864:	add	x0, x0, #0x1
  405868:	mov	x4, x0
  40586c:	ldr	x3, [sp, #104]
  405870:	adrp	x0, 407000 <ferror@plt+0x5480>
  405874:	add	x2, x0, #0x3d8
  405878:	ldr	x1, [sp, #32]
  40587c:	ldr	x0, [sp, #96]
  405880:	bl	4017f0 <snprintf@plt>
  405884:	str	w0, [sp, #88]
  405888:	ldr	x0, [sp, #104]
  40588c:	add	x0, x0, #0x1
  405890:	str	x0, [sp, #104]
  405894:	b	4058d4 <ferror@plt+0x3d54>
  405898:	ldr	x1, [sp, #104]
  40589c:	ldr	x0, [sp, #72]
  4058a0:	add	x0, x1, x0
  4058a4:	mov	x4, x0
  4058a8:	ldr	x3, [sp, #104]
  4058ac:	adrp	x0, 407000 <ferror@plt+0x5480>
  4058b0:	add	x2, x0, #0x3e8
  4058b4:	ldr	x1, [sp, #32]
  4058b8:	ldr	x0, [sp, #96]
  4058bc:	bl	4017f0 <snprintf@plt>
  4058c0:	str	w0, [sp, #88]
  4058c4:	ldr	x1, [sp, #104]
  4058c8:	ldr	x0, [sp, #72]
  4058cc:	add	x0, x1, x0
  4058d0:	str	x0, [sp, #104]
  4058d4:	ldr	w0, [sp, #88]
  4058d8:	cmp	w0, #0x0
  4058dc:	b.lt	4058f0 <ferror@plt+0x3d70>  // b.tstop
  4058e0:	ldrsw	x0, [sp, #88]
  4058e4:	ldr	x1, [sp, #32]
  4058e8:	cmp	x1, x0
  4058ec:	b.hi	4058f8 <ferror@plt+0x3d78>  // b.pmore
  4058f0:	mov	x0, #0x0                   	// #0
  4058f4:	b	405954 <ferror@plt+0x3dd4>
  4058f8:	ldrsw	x0, [sp, #88]
  4058fc:	ldr	x1, [sp, #96]
  405900:	add	x0, x1, x0
  405904:	str	x0, [sp, #96]
  405908:	ldrsw	x0, [sp, #88]
  40590c:	ldr	x1, [sp, #32]
  405910:	sub	x0, x1, x0
  405914:	str	x0, [sp, #32]
  405918:	ldr	x0, [sp, #104]
  40591c:	add	x0, x0, #0x1
  405920:	str	x0, [sp, #104]
  405924:	ldr	x1, [sp, #104]
  405928:	ldr	x0, [sp, #64]
  40592c:	cmp	x1, x0
  405930:	b.cc	40571c <ferror@plt+0x3b9c>  // b.lo, b.ul, b.last
  405934:	ldrsw	x0, [sp, #92]
  405938:	neg	x0, x0
  40593c:	ldr	x1, [sp, #96]
  405940:	add	x0, x1, x0
  405944:	str	x0, [sp, #96]
  405948:	ldr	x0, [sp, #96]
  40594c:	strb	wzr, [x0]
  405950:	ldr	x0, [sp, #40]
  405954:	ldp	x29, x30, [sp], #112
  405958:	ret
  40595c:	stp	x29, x30, [sp, #-112]!
  405960:	mov	x29, sp
  405964:	str	x0, [sp, #40]
  405968:	str	x1, [sp, #32]
  40596c:	str	x2, [sp, #24]
  405970:	str	x3, [sp, #16]
  405974:	ldr	x0, [sp, #40]
  405978:	str	x0, [sp, #104]
  40597c:	str	xzr, [sp, #96]
  405980:	ldr	x0, [sp, #16]
  405984:	lsl	w0, w0, #3
  405988:	sub	w0, w0, #0x4
  40598c:	str	w0, [sp, #92]
  405990:	b	405bc4 <ferror@plt+0x4044>
  405994:	strb	wzr, [sp, #91]
  405998:	ldr	x1, [sp, #104]
  40599c:	ldr	x0, [sp, #40]
  4059a0:	sub	x1, x1, x0
  4059a4:	ldr	x0, [sp, #32]
  4059a8:	cmp	x1, x0
  4059ac:	b.eq	405bd4 <ferror@plt+0x4054>  // b.none
  4059b0:	ldrsw	x0, [sp, #92]
  4059b4:	str	x0, [sp, #80]
  4059b8:	ldr	x0, [sp, #80]
  4059bc:	lsr	x0, x0, #3
  4059c0:	ldr	x1, [sp, #16]
  4059c4:	cmp	x1, x0
  4059c8:	b.ls	405a04 <ferror@plt+0x3e84>  // b.plast
  4059cc:	ldr	x1, [sp, #24]
  4059d0:	ldr	x0, [sp, #80]
  4059d4:	lsr	x0, x0, #6
  4059d8:	lsl	x0, x0, #3
  4059dc:	add	x0, x1, x0
  4059e0:	ldr	x1, [x0]
  4059e4:	ldr	x0, [sp, #80]
  4059e8:	and	w0, w0, #0x3f
  4059ec:	lsr	x0, x1, x0
  4059f0:	and	x0, x0, #0x1
  4059f4:	cmp	x0, #0x0
  4059f8:	b.eq	405a04 <ferror@plt+0x3e84>  // b.none
  4059fc:	mov	w0, #0x1                   	// #1
  405a00:	b	405a08 <ferror@plt+0x3e88>
  405a04:	mov	w0, #0x0                   	// #0
  405a08:	cmp	w0, #0x0
  405a0c:	b.eq	405a1c <ferror@plt+0x3e9c>  // b.none
  405a10:	ldrb	w0, [sp, #91]
  405a14:	orr	w0, w0, #0x1
  405a18:	strb	w0, [sp, #91]
  405a1c:	ldr	w0, [sp, #92]
  405a20:	add	w0, w0, #0x1
  405a24:	sxtw	x0, w0
  405a28:	str	x0, [sp, #72]
  405a2c:	ldr	x0, [sp, #72]
  405a30:	lsr	x0, x0, #3
  405a34:	ldr	x1, [sp, #16]
  405a38:	cmp	x1, x0
  405a3c:	b.ls	405a78 <ferror@plt+0x3ef8>  // b.plast
  405a40:	ldr	x1, [sp, #24]
  405a44:	ldr	x0, [sp, #72]
  405a48:	lsr	x0, x0, #6
  405a4c:	lsl	x0, x0, #3
  405a50:	add	x0, x1, x0
  405a54:	ldr	x1, [x0]
  405a58:	ldr	x0, [sp, #72]
  405a5c:	and	w0, w0, #0x3f
  405a60:	lsr	x0, x1, x0
  405a64:	and	x0, x0, #0x1
  405a68:	cmp	x0, #0x0
  405a6c:	b.eq	405a78 <ferror@plt+0x3ef8>  // b.none
  405a70:	mov	w0, #0x1                   	// #1
  405a74:	b	405a7c <ferror@plt+0x3efc>
  405a78:	mov	w0, #0x0                   	// #0
  405a7c:	cmp	w0, #0x0
  405a80:	b.eq	405a90 <ferror@plt+0x3f10>  // b.none
  405a84:	ldrb	w0, [sp, #91]
  405a88:	orr	w0, w0, #0x2
  405a8c:	strb	w0, [sp, #91]
  405a90:	ldr	w0, [sp, #92]
  405a94:	add	w0, w0, #0x2
  405a98:	sxtw	x0, w0
  405a9c:	str	x0, [sp, #64]
  405aa0:	ldr	x0, [sp, #64]
  405aa4:	lsr	x0, x0, #3
  405aa8:	ldr	x1, [sp, #16]
  405aac:	cmp	x1, x0
  405ab0:	b.ls	405aec <ferror@plt+0x3f6c>  // b.plast
  405ab4:	ldr	x1, [sp, #24]
  405ab8:	ldr	x0, [sp, #64]
  405abc:	lsr	x0, x0, #6
  405ac0:	lsl	x0, x0, #3
  405ac4:	add	x0, x1, x0
  405ac8:	ldr	x1, [x0]
  405acc:	ldr	x0, [sp, #64]
  405ad0:	and	w0, w0, #0x3f
  405ad4:	lsr	x0, x1, x0
  405ad8:	and	x0, x0, #0x1
  405adc:	cmp	x0, #0x0
  405ae0:	b.eq	405aec <ferror@plt+0x3f6c>  // b.none
  405ae4:	mov	w0, #0x1                   	// #1
  405ae8:	b	405af0 <ferror@plt+0x3f70>
  405aec:	mov	w0, #0x0                   	// #0
  405af0:	cmp	w0, #0x0
  405af4:	b.eq	405b04 <ferror@plt+0x3f84>  // b.none
  405af8:	ldrb	w0, [sp, #91]
  405afc:	orr	w0, w0, #0x4
  405b00:	strb	w0, [sp, #91]
  405b04:	ldr	w0, [sp, #92]
  405b08:	add	w0, w0, #0x3
  405b0c:	sxtw	x0, w0
  405b10:	str	x0, [sp, #56]
  405b14:	ldr	x0, [sp, #56]
  405b18:	lsr	x0, x0, #3
  405b1c:	ldr	x1, [sp, #16]
  405b20:	cmp	x1, x0
  405b24:	b.ls	405b60 <ferror@plt+0x3fe0>  // b.plast
  405b28:	ldr	x1, [sp, #24]
  405b2c:	ldr	x0, [sp, #56]
  405b30:	lsr	x0, x0, #6
  405b34:	lsl	x0, x0, #3
  405b38:	add	x0, x1, x0
  405b3c:	ldr	x1, [x0]
  405b40:	ldr	x0, [sp, #56]
  405b44:	and	w0, w0, #0x3f
  405b48:	lsr	x0, x1, x0
  405b4c:	and	x0, x0, #0x1
  405b50:	cmp	x0, #0x0
  405b54:	b.eq	405b60 <ferror@plt+0x3fe0>  // b.none
  405b58:	mov	w0, #0x1                   	// #1
  405b5c:	b	405b64 <ferror@plt+0x3fe4>
  405b60:	mov	w0, #0x0                   	// #0
  405b64:	cmp	w0, #0x0
  405b68:	b.eq	405b78 <ferror@plt+0x3ff8>  // b.none
  405b6c:	ldrb	w0, [sp, #91]
  405b70:	orr	w0, w0, #0x8
  405b74:	strb	w0, [sp, #91]
  405b78:	ldr	x0, [sp, #96]
  405b7c:	cmp	x0, #0x0
  405b80:	b.ne	405b98 <ferror@plt+0x4018>  // b.any
  405b84:	ldrsb	w0, [sp, #91]
  405b88:	cmp	w0, #0x0
  405b8c:	b.eq	405b98 <ferror@plt+0x4018>  // b.none
  405b90:	ldr	x0, [sp, #104]
  405b94:	str	x0, [sp, #96]
  405b98:	ldrsb	w0, [sp, #91]
  405b9c:	bl	405430 <ferror@plt+0x38b0>
  405ba0:	mov	w2, w0
  405ba4:	ldr	x0, [sp, #104]
  405ba8:	add	x1, x0, #0x1
  405bac:	str	x1, [sp, #104]
  405bb0:	sxtb	w1, w2
  405bb4:	strb	w1, [x0]
  405bb8:	ldr	w0, [sp, #92]
  405bbc:	sub	w0, w0, #0x4
  405bc0:	str	w0, [sp, #92]
  405bc4:	ldr	w0, [sp, #92]
  405bc8:	cmp	w0, #0x0
  405bcc:	b.ge	405994 <ferror@plt+0x3e14>  // b.tcont
  405bd0:	b	405bd8 <ferror@plt+0x4058>
  405bd4:	nop
  405bd8:	ldr	x0, [sp, #104]
  405bdc:	strb	wzr, [x0]
  405be0:	ldr	x0, [sp, #96]
  405be4:	cmp	x0, #0x0
  405be8:	b.ne	405bf8 <ferror@plt+0x4078>  // b.any
  405bec:	ldr	x0, [sp, #104]
  405bf0:	sub	x0, x0, #0x1
  405bf4:	b	405bfc <ferror@plt+0x407c>
  405bf8:	ldr	x0, [sp, #96]
  405bfc:	ldp	x29, x30, [sp], #112
  405c00:	ret
  405c04:	stp	x29, x30, [sp, #-112]!
  405c08:	mov	x29, sp
  405c0c:	str	x0, [sp, #40]
  405c10:	str	x1, [sp, #32]
  405c14:	str	x2, [sp, #24]
  405c18:	ldr	x0, [sp, #40]
  405c1c:	bl	401740 <strlen@plt>
  405c20:	str	w0, [sp, #96]
  405c24:	ldrsw	x0, [sp, #96]
  405c28:	sub	x0, x0, #0x1
  405c2c:	ldr	x1, [sp, #40]
  405c30:	add	x0, x1, x0
  405c34:	str	x0, [sp, #104]
  405c38:	str	wzr, [sp, #100]
  405c3c:	ldr	w0, [sp, #96]
  405c40:	cmp	w0, #0x1
  405c44:	b.le	405c70 <ferror@plt+0x40f0>
  405c48:	mov	x2, #0x2                   	// #2
  405c4c:	adrp	x0, 407000 <ferror@plt+0x5480>
  405c50:	add	x1, x0, #0x3f8
  405c54:	ldr	x0, [sp, #40]
  405c58:	bl	401960 <memcmp@plt>
  405c5c:	cmp	w0, #0x0
  405c60:	b.ne	405c70 <ferror@plt+0x40f0>  // b.any
  405c64:	ldr	x0, [sp, #40]
  405c68:	add	x0, x0, #0x2
  405c6c:	str	x0, [sp, #40]
  405c70:	ldr	x0, [sp, #32]
  405c74:	mov	x3, x0
  405c78:	ldr	x0, [sp, #24]
  405c7c:	mov	x2, x0
  405c80:	mov	w1, #0x0                   	// #0
  405c84:	mov	x0, x3
  405c88:	bl	4018a0 <memset@plt>
  405c8c:	b	405ea0 <ferror@plt+0x4320>
  405c90:	ldr	x0, [sp, #104]
  405c94:	ldrsb	w0, [x0]
  405c98:	cmp	w0, #0x2c
  405c9c:	b.ne	405cac <ferror@plt+0x412c>  // b.any
  405ca0:	ldr	x0, [sp, #104]
  405ca4:	sub	x0, x0, #0x1
  405ca8:	str	x0, [sp, #104]
  405cac:	ldr	x0, [sp, #104]
  405cb0:	ldrsb	w0, [x0]
  405cb4:	bl	40548c <ferror@plt+0x390c>
  405cb8:	strb	w0, [sp, #95]
  405cbc:	ldrsb	w0, [sp, #95]
  405cc0:	cmn	w0, #0x1
  405cc4:	b.ne	405cd0 <ferror@plt+0x4150>  // b.any
  405cc8:	mov	w0, #0xffffffff            	// #-1
  405ccc:	b	405eb4 <ferror@plt+0x4334>
  405cd0:	ldrb	w0, [sp, #95]
  405cd4:	and	w0, w0, #0x1
  405cd8:	cmp	w0, #0x0
  405cdc:	b.eq	405d38 <ferror@plt+0x41b8>  // b.none
  405ce0:	ldrsw	x0, [sp, #100]
  405ce4:	str	x0, [sp, #80]
  405ce8:	ldr	x0, [sp, #80]
  405cec:	lsr	x0, x0, #3
  405cf0:	ldr	x1, [sp, #24]
  405cf4:	cmp	x1, x0
  405cf8:	b.ls	405d38 <ferror@plt+0x41b8>  // b.plast
  405cfc:	ldr	x2, [sp, #32]
  405d00:	ldr	x0, [sp, #80]
  405d04:	lsr	x0, x0, #6
  405d08:	lsl	x1, x0, #3
  405d0c:	add	x1, x2, x1
  405d10:	ldr	x2, [x1]
  405d14:	ldr	x1, [sp, #80]
  405d18:	and	w1, w1, #0x3f
  405d1c:	mov	x3, #0x1                   	// #1
  405d20:	lsl	x1, x3, x1
  405d24:	ldr	x3, [sp, #32]
  405d28:	lsl	x0, x0, #3
  405d2c:	add	x0, x3, x0
  405d30:	orr	x1, x2, x1
  405d34:	str	x1, [x0]
  405d38:	ldrb	w0, [sp, #95]
  405d3c:	and	w0, w0, #0x2
  405d40:	cmp	w0, #0x0
  405d44:	b.eq	405da8 <ferror@plt+0x4228>  // b.none
  405d48:	ldr	w0, [sp, #100]
  405d4c:	add	w0, w0, #0x1
  405d50:	sxtw	x0, w0
  405d54:	str	x0, [sp, #72]
  405d58:	ldr	x0, [sp, #72]
  405d5c:	lsr	x0, x0, #3
  405d60:	ldr	x1, [sp, #24]
  405d64:	cmp	x1, x0
  405d68:	b.ls	405da8 <ferror@plt+0x4228>  // b.plast
  405d6c:	ldr	x2, [sp, #32]
  405d70:	ldr	x0, [sp, #72]
  405d74:	lsr	x0, x0, #6
  405d78:	lsl	x1, x0, #3
  405d7c:	add	x1, x2, x1
  405d80:	ldr	x2, [x1]
  405d84:	ldr	x1, [sp, #72]
  405d88:	and	w1, w1, #0x3f
  405d8c:	mov	x3, #0x1                   	// #1
  405d90:	lsl	x1, x3, x1
  405d94:	ldr	x3, [sp, #32]
  405d98:	lsl	x0, x0, #3
  405d9c:	add	x0, x3, x0
  405da0:	orr	x1, x2, x1
  405da4:	str	x1, [x0]
  405da8:	ldrb	w0, [sp, #95]
  405dac:	and	w0, w0, #0x4
  405db0:	cmp	w0, #0x0
  405db4:	b.eq	405e18 <ferror@plt+0x4298>  // b.none
  405db8:	ldr	w0, [sp, #100]
  405dbc:	add	w0, w0, #0x2
  405dc0:	sxtw	x0, w0
  405dc4:	str	x0, [sp, #64]
  405dc8:	ldr	x0, [sp, #64]
  405dcc:	lsr	x0, x0, #3
  405dd0:	ldr	x1, [sp, #24]
  405dd4:	cmp	x1, x0
  405dd8:	b.ls	405e18 <ferror@plt+0x4298>  // b.plast
  405ddc:	ldr	x2, [sp, #32]
  405de0:	ldr	x0, [sp, #64]
  405de4:	lsr	x0, x0, #6
  405de8:	lsl	x1, x0, #3
  405dec:	add	x1, x2, x1
  405df0:	ldr	x2, [x1]
  405df4:	ldr	x1, [sp, #64]
  405df8:	and	w1, w1, #0x3f
  405dfc:	mov	x3, #0x1                   	// #1
  405e00:	lsl	x1, x3, x1
  405e04:	ldr	x3, [sp, #32]
  405e08:	lsl	x0, x0, #3
  405e0c:	add	x0, x3, x0
  405e10:	orr	x1, x2, x1
  405e14:	str	x1, [x0]
  405e18:	ldrb	w0, [sp, #95]
  405e1c:	and	w0, w0, #0x8
  405e20:	cmp	w0, #0x0
  405e24:	b.eq	405e88 <ferror@plt+0x4308>  // b.none
  405e28:	ldr	w0, [sp, #100]
  405e2c:	add	w0, w0, #0x3
  405e30:	sxtw	x0, w0
  405e34:	str	x0, [sp, #56]
  405e38:	ldr	x0, [sp, #56]
  405e3c:	lsr	x0, x0, #3
  405e40:	ldr	x1, [sp, #24]
  405e44:	cmp	x1, x0
  405e48:	b.ls	405e88 <ferror@plt+0x4308>  // b.plast
  405e4c:	ldr	x2, [sp, #32]
  405e50:	ldr	x0, [sp, #56]
  405e54:	lsr	x0, x0, #6
  405e58:	lsl	x1, x0, #3
  405e5c:	add	x1, x2, x1
  405e60:	ldr	x2, [x1]
  405e64:	ldr	x1, [sp, #56]
  405e68:	and	w1, w1, #0x3f
  405e6c:	mov	x3, #0x1                   	// #1
  405e70:	lsl	x1, x3, x1
  405e74:	ldr	x3, [sp, #32]
  405e78:	lsl	x0, x0, #3
  405e7c:	add	x0, x3, x0
  405e80:	orr	x1, x2, x1
  405e84:	str	x1, [x0]
  405e88:	ldr	x0, [sp, #104]
  405e8c:	sub	x0, x0, #0x1
  405e90:	str	x0, [sp, #104]
  405e94:	ldr	w0, [sp, #100]
  405e98:	add	w0, w0, #0x4
  405e9c:	str	w0, [sp, #100]
  405ea0:	ldr	x1, [sp, #104]
  405ea4:	ldr	x0, [sp, #40]
  405ea8:	cmp	x1, x0
  405eac:	b.cs	405c90 <ferror@plt+0x4110>  // b.hs, b.nlast
  405eb0:	mov	w0, #0x0                   	// #0
  405eb4:	ldp	x29, x30, [sp], #112
  405eb8:	ret
  405ebc:	stp	x29, x30, [sp, #-48]!
  405ec0:	mov	x29, sp
  405ec4:	str	x0, [sp, #40]
  405ec8:	str	x1, [sp, #32]
  405ecc:	str	x2, [sp, #24]
  405ed0:	bl	401af0 <__errno_location@plt>
  405ed4:	str	wzr, [x0]
  405ed8:	ldr	x0, [sp, #40]
  405edc:	cmp	x0, #0x0
  405ee0:	b.eq	405f20 <ferror@plt+0x43a0>  // b.none
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	ldrsb	w0, [x0]
  405eec:	cmp	w0, #0x0
  405ef0:	b.eq	405f20 <ferror@plt+0x43a0>  // b.none
  405ef4:	bl	4019c0 <__ctype_b_loc@plt>
  405ef8:	ldr	x1, [x0]
  405efc:	ldr	x0, [sp, #40]
  405f00:	ldrsb	w0, [x0]
  405f04:	sxtb	x0, w0
  405f08:	lsl	x0, x0, #1
  405f0c:	add	x0, x1, x0
  405f10:	ldrh	w0, [x0]
  405f14:	and	w0, w0, #0x800
  405f18:	cmp	w0, #0x0
  405f1c:	b.ne	405f28 <ferror@plt+0x43a8>  // b.any
  405f20:	mov	w0, #0xffffffea            	// #-22
  405f24:	b	405f84 <ferror@plt+0x4404>
  405f28:	mov	w2, #0xa                   	// #10
  405f2c:	ldr	x1, [sp, #32]
  405f30:	ldr	x0, [sp, #40]
  405f34:	bl	401730 <strtoul@plt>
  405f38:	mov	w1, w0
  405f3c:	ldr	x0, [sp, #24]
  405f40:	str	w1, [x0]
  405f44:	bl	401af0 <__errno_location@plt>
  405f48:	ldr	w0, [x0]
  405f4c:	cmp	w0, #0x0
  405f50:	b.eq	405f64 <ferror@plt+0x43e4>  // b.none
  405f54:	bl	401af0 <__errno_location@plt>
  405f58:	ldr	w0, [x0]
  405f5c:	neg	w0, w0
  405f60:	b	405f84 <ferror@plt+0x4404>
  405f64:	ldr	x0, [sp, #32]
  405f68:	ldr	x0, [x0]
  405f6c:	ldr	x1, [sp, #40]
  405f70:	cmp	x1, x0
  405f74:	b.ne	405f80 <ferror@plt+0x4400>  // b.any
  405f78:	mov	w0, #0xffffffea            	// #-22
  405f7c:	b	405f84 <ferror@plt+0x4404>
  405f80:	mov	w0, #0x0                   	// #0
  405f84:	ldp	x29, x30, [sp], #48
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-128]!
  405f90:	mov	x29, sp
  405f94:	str	x0, [sp, #40]
  405f98:	str	x1, [sp, #32]
  405f9c:	str	x2, [sp, #24]
  405fa0:	str	w3, [sp, #20]
  405fa4:	ldr	x0, [sp, #24]
  405fa8:	lsl	x0, x0, #3
  405fac:	str	x0, [sp, #112]
  405fb0:	str	xzr, [sp, #72]
  405fb4:	ldr	x0, [sp, #40]
  405fb8:	str	x0, [sp, #120]
  405fbc:	ldr	x0, [sp, #32]
  405fc0:	mov	x3, x0
  405fc4:	ldr	x0, [sp, #24]
  405fc8:	mov	x2, x0
  405fcc:	mov	w1, #0x0                   	// #0
  405fd0:	mov	x0, x3
  405fd4:	bl	4018a0 <memset@plt>
  405fd8:	b	4061e0 <ferror@plt+0x4660>
  405fdc:	add	x1, sp, #0x44
  405fe0:	add	x0, sp, #0x48
  405fe4:	mov	x2, x1
  405fe8:	mov	x1, x0
  405fec:	ldr	x0, [sp, #104]
  405ff0:	bl	405ebc <ferror@plt+0x433c>
  405ff4:	cmp	w0, #0x0
  405ff8:	b.eq	406004 <ferror@plt+0x4484>  // b.none
  405ffc:	mov	w0, #0x1                   	// #1
  406000:	b	40622c <ferror@plt+0x46ac>
  406004:	ldr	w0, [sp, #68]
  406008:	str	w0, [sp, #64]
  40600c:	mov	w0, #0x1                   	// #1
  406010:	str	w0, [sp, #60]
  406014:	ldr	x0, [sp, #72]
  406018:	str	x0, [sp, #104]
  40601c:	mov	w1, #0x2d                  	// #45
  406020:	ldr	x0, [sp, #104]
  406024:	bl	4054f8 <ferror@plt+0x3978>
  406028:	str	x0, [sp, #96]
  40602c:	mov	w1, #0x2c                  	// #44
  406030:	ldr	x0, [sp, #104]
  406034:	bl	4054f8 <ferror@plt+0x3978>
  406038:	str	x0, [sp, #88]
  40603c:	ldr	x0, [sp, #96]
  406040:	cmp	x0, #0x0
  406044:	b.eq	406124 <ferror@plt+0x45a4>  // b.none
  406048:	ldr	x0, [sp, #88]
  40604c:	cmp	x0, #0x0
  406050:	b.eq	406064 <ferror@plt+0x44e4>  // b.none
  406054:	ldr	x1, [sp, #96]
  406058:	ldr	x0, [sp, #88]
  40605c:	cmp	x1, x0
  406060:	b.cs	406124 <ferror@plt+0x45a4>  // b.hs, b.nlast
  406064:	add	x1, sp, #0x40
  406068:	add	x0, sp, #0x48
  40606c:	mov	x2, x1
  406070:	mov	x1, x0
  406074:	ldr	x0, [sp, #96]
  406078:	bl	405ebc <ferror@plt+0x433c>
  40607c:	cmp	w0, #0x0
  406080:	b.eq	40608c <ferror@plt+0x450c>  // b.none
  406084:	mov	w0, #0x1                   	// #1
  406088:	b	40622c <ferror@plt+0x46ac>
  40608c:	ldr	x0, [sp, #72]
  406090:	cmp	x0, #0x0
  406094:	b.eq	4060b8 <ferror@plt+0x4538>  // b.none
  406098:	ldr	x0, [sp, #72]
  40609c:	ldrsb	w0, [x0]
  4060a0:	cmp	w0, #0x0
  4060a4:	b.eq	4060b8 <ferror@plt+0x4538>  // b.none
  4060a8:	ldr	x0, [sp, #72]
  4060ac:	mov	w1, #0x3a                  	// #58
  4060b0:	bl	4054f8 <ferror@plt+0x3978>
  4060b4:	b	4060bc <ferror@plt+0x453c>
  4060b8:	mov	x0, #0x0                   	// #0
  4060bc:	str	x0, [sp, #96]
  4060c0:	ldr	x0, [sp, #96]
  4060c4:	cmp	x0, #0x0
  4060c8:	b.eq	406124 <ferror@plt+0x45a4>  // b.none
  4060cc:	ldr	x0, [sp, #88]
  4060d0:	cmp	x0, #0x0
  4060d4:	b.eq	4060e8 <ferror@plt+0x4568>  // b.none
  4060d8:	ldr	x1, [sp, #96]
  4060dc:	ldr	x0, [sp, #88]
  4060e0:	cmp	x1, x0
  4060e4:	b.cs	406124 <ferror@plt+0x45a4>  // b.hs, b.nlast
  4060e8:	add	x1, sp, #0x3c
  4060ec:	add	x0, sp, #0x48
  4060f0:	mov	x2, x1
  4060f4:	mov	x1, x0
  4060f8:	ldr	x0, [sp, #96]
  4060fc:	bl	405ebc <ferror@plt+0x433c>
  406100:	cmp	w0, #0x0
  406104:	b.eq	406110 <ferror@plt+0x4590>  // b.none
  406108:	mov	w0, #0x1                   	// #1
  40610c:	b	40622c <ferror@plt+0x46ac>
  406110:	ldr	w0, [sp, #60]
  406114:	cmp	w0, #0x0
  406118:	b.ne	406124 <ferror@plt+0x45a4>  // b.any
  40611c:	mov	w0, #0x1                   	// #1
  406120:	b	40622c <ferror@plt+0x46ac>
  406124:	ldr	w1, [sp, #68]
  406128:	ldr	w0, [sp, #64]
  40612c:	cmp	w1, w0
  406130:	b.ls	4061d0 <ferror@plt+0x4650>  // b.plast
  406134:	mov	w0, #0x1                   	// #1
  406138:	b	40622c <ferror@plt+0x46ac>
  40613c:	ldr	w0, [sp, #20]
  406140:	cmp	w0, #0x0
  406144:	b.eq	406164 <ferror@plt+0x45e4>  // b.none
  406148:	ldr	w0, [sp, #68]
  40614c:	mov	w0, w0
  406150:	ldr	x1, [sp, #112]
  406154:	cmp	x1, x0
  406158:	b.hi	406164 <ferror@plt+0x45e4>  // b.pmore
  40615c:	mov	w0, #0x2                   	// #2
  406160:	b	40622c <ferror@plt+0x46ac>
  406164:	ldr	w0, [sp, #68]
  406168:	mov	w0, w0
  40616c:	str	x0, [sp, #80]
  406170:	ldr	x0, [sp, #80]
  406174:	lsr	x0, x0, #3
  406178:	ldr	x1, [sp, #24]
  40617c:	cmp	x1, x0
  406180:	b.ls	4061c0 <ferror@plt+0x4640>  // b.plast
  406184:	ldr	x2, [sp, #32]
  406188:	ldr	x0, [sp, #80]
  40618c:	lsr	x0, x0, #6
  406190:	lsl	x1, x0, #3
  406194:	add	x1, x2, x1
  406198:	ldr	x2, [x1]
  40619c:	ldr	x1, [sp, #80]
  4061a0:	and	w1, w1, #0x3f
  4061a4:	mov	x3, #0x1                   	// #1
  4061a8:	lsl	x1, x3, x1
  4061ac:	ldr	x3, [sp, #32]
  4061b0:	lsl	x0, x0, #3
  4061b4:	add	x0, x3, x0
  4061b8:	orr	x1, x2, x1
  4061bc:	str	x1, [x0]
  4061c0:	ldr	w1, [sp, #68]
  4061c4:	ldr	w0, [sp, #60]
  4061c8:	add	w0, w1, w0
  4061cc:	str	w0, [sp, #68]
  4061d0:	ldr	w1, [sp, #68]
  4061d4:	ldr	w0, [sp, #64]
  4061d8:	cmp	w1, w0
  4061dc:	b.ls	40613c <ferror@plt+0x45bc>  // b.plast
  4061e0:	ldr	x0, [sp, #120]
  4061e4:	str	x0, [sp, #104]
  4061e8:	mov	w1, #0x2c                  	// #44
  4061ec:	ldr	x0, [sp, #120]
  4061f0:	bl	4054f8 <ferror@plt+0x3978>
  4061f4:	str	x0, [sp, #120]
  4061f8:	ldr	x0, [sp, #104]
  4061fc:	cmp	x0, #0x0
  406200:	b.ne	405fdc <ferror@plt+0x445c>  // b.any
  406204:	ldr	x0, [sp, #72]
  406208:	cmp	x0, #0x0
  40620c:	b.eq	406228 <ferror@plt+0x46a8>  // b.none
  406210:	ldr	x0, [sp, #72]
  406214:	ldrsb	w0, [x0]
  406218:	cmp	w0, #0x0
  40621c:	b.eq	406228 <ferror@plt+0x46a8>  // b.none
  406220:	mov	w0, #0x1                   	// #1
  406224:	b	40622c <ferror@plt+0x46ac>
  406228:	mov	w0, #0x0                   	// #0
  40622c:	ldp	x29, x30, [sp], #128
  406230:	ret
  406234:	stp	x29, x30, [sp, #-48]!
  406238:	mov	x29, sp
  40623c:	str	w0, [sp, #28]
  406240:	ldr	w1, [sp, #28]
  406244:	mov	w0, #0xde83                	// #56963
  406248:	movk	w0, #0x431b, lsl #16
  40624c:	umull	x0, w1, w0
  406250:	lsr	x0, x0, #32
  406254:	lsr	w0, w0, #18
  406258:	mov	w0, w0
  40625c:	str	x0, [sp, #32]
  406260:	ldr	w1, [sp, #28]
  406264:	mov	w0, #0xde83                	// #56963
  406268:	movk	w0, #0x431b, lsl #16
  40626c:	umull	x0, w1, w0
  406270:	lsr	x0, x0, #32
  406274:	lsr	w0, w0, #18
  406278:	mov	w2, #0x4240                	// #16960
  40627c:	movk	w2, #0xf, lsl #16
  406280:	mul	w0, w0, w2
  406284:	sub	w0, w1, w0
  406288:	mov	w1, w0
  40628c:	mov	x0, x1
  406290:	lsl	x0, x0, #5
  406294:	sub	x0, x0, x1
  406298:	lsl	x0, x0, #2
  40629c:	add	x0, x0, x1
  4062a0:	lsl	x0, x0, #3
  4062a4:	str	x0, [sp, #40]
  4062a8:	add	x0, sp, #0x20
  4062ac:	mov	x1, #0x0                   	// #0
  4062b0:	bl	401a00 <nanosleep@plt>
  4062b4:	ldp	x29, x30, [sp], #48
  4062b8:	ret
  4062bc:	stp	x29, x30, [sp, #-64]!
  4062c0:	mov	x29, sp
  4062c4:	str	w0, [sp, #44]
  4062c8:	str	x1, [sp, #32]
  4062cc:	str	w2, [sp, #40]
  4062d0:	str	x3, [sp, #24]
  4062d4:	ldr	w2, [sp, #40]
  4062d8:	ldr	x1, [sp, #32]
  4062dc:	ldr	w0, [sp, #44]
  4062e0:	bl	401ac0 <openat@plt>
  4062e4:	str	w0, [sp, #60]
  4062e8:	ldr	w0, [sp, #60]
  4062ec:	cmp	w0, #0x0
  4062f0:	b.ge	4062fc <ferror@plt+0x477c>  // b.tcont
  4062f4:	mov	x0, #0x0                   	// #0
  4062f8:	b	406308 <ferror@plt+0x4788>
  4062fc:	ldr	x1, [sp, #24]
  406300:	ldr	w0, [sp, #60]
  406304:	bl	4018b0 <fdopen@plt>
  406308:	ldp	x29, x30, [sp], #64
  40630c:	ret
  406310:	stp	x29, x30, [sp, #-80]!
  406314:	mov	x29, sp
  406318:	str	w0, [sp, #44]
  40631c:	str	x1, [sp, #32]
  406320:	str	x2, [sp, #24]
  406324:	str	xzr, [sp, #72]
  406328:	str	wzr, [sp, #68]
  40632c:	ldr	x2, [sp, #24]
  406330:	mov	w1, #0x0                   	// #0
  406334:	ldr	x0, [sp, #32]
  406338:	bl	4018a0 <memset@plt>
  40633c:	b	406400 <ferror@plt+0x4880>
  406340:	ldr	x2, [sp, #24]
  406344:	ldr	x1, [sp, #32]
  406348:	ldr	w0, [sp, #44]
  40634c:	bl	401a80 <read@plt>
  406350:	str	x0, [sp, #56]
  406354:	ldr	x0, [sp, #56]
  406358:	cmp	x0, #0x0
  40635c:	b.gt	4063cc <ferror@plt+0x484c>
  406360:	ldr	x0, [sp, #56]
  406364:	cmp	x0, #0x0
  406368:	b.ge	4063b0 <ferror@plt+0x4830>  // b.tcont
  40636c:	bl	401af0 <__errno_location@plt>
  406370:	ldr	w0, [x0]
  406374:	cmp	w0, #0xb
  406378:	b.eq	40638c <ferror@plt+0x480c>  // b.none
  40637c:	bl	401af0 <__errno_location@plt>
  406380:	ldr	w0, [x0]
  406384:	cmp	w0, #0x4
  406388:	b.ne	4063b0 <ferror@plt+0x4830>  // b.any
  40638c:	ldr	w0, [sp, #68]
  406390:	add	w1, w0, #0x1
  406394:	str	w1, [sp, #68]
  406398:	cmp	w0, #0x4
  40639c:	b.gt	4063b0 <ferror@plt+0x4830>
  4063a0:	mov	w0, #0xd090                	// #53392
  4063a4:	movk	w0, #0x3, lsl #16
  4063a8:	bl	406234 <ferror@plt+0x46b4>
  4063ac:	b	406400 <ferror@plt+0x4880>
  4063b0:	ldr	x0, [sp, #72]
  4063b4:	cmp	x0, #0x0
  4063b8:	b.eq	4063c4 <ferror@plt+0x4844>  // b.none
  4063bc:	ldr	x0, [sp, #72]
  4063c0:	b	406410 <ferror@plt+0x4890>
  4063c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4063c8:	b	406410 <ferror@plt+0x4890>
  4063cc:	str	wzr, [sp, #68]
  4063d0:	ldr	x0, [sp, #56]
  4063d4:	ldr	x1, [sp, #24]
  4063d8:	sub	x0, x1, x0
  4063dc:	str	x0, [sp, #24]
  4063e0:	ldr	x0, [sp, #56]
  4063e4:	ldr	x1, [sp, #32]
  4063e8:	add	x0, x1, x0
  4063ec:	str	x0, [sp, #32]
  4063f0:	ldr	x1, [sp, #72]
  4063f4:	ldr	x0, [sp, #56]
  4063f8:	add	x0, x1, x0
  4063fc:	str	x0, [sp, #72]
  406400:	ldr	x0, [sp, #24]
  406404:	cmp	x0, #0x0
  406408:	b.ne	406340 <ferror@plt+0x47c0>  // b.any
  40640c:	ldr	x0, [sp, #72]
  406410:	ldp	x29, x30, [sp], #80
  406414:	ret
  406418:	mov	x12, #0x1030                	// #4144
  40641c:	sub	sp, sp, x12
  406420:	stp	x29, x30, [sp]
  406424:	mov	x29, sp
  406428:	str	w0, [sp, #28]
  40642c:	add	x3, sp, #0x28
  406430:	ldr	w2, [sp, #28]
  406434:	adrp	x0, 407000 <ferror@plt+0x5480>
  406438:	add	x1, x0, #0x400
  40643c:	mov	x0, x3
  406440:	bl	4017b0 <sprintf@plt>
  406444:	mov	x0, #0x8                   	// #8
  406448:	bl	401840 <malloc@plt>
  40644c:	str	x0, [sp, #4136]
  406450:	ldr	x0, [sp, #4136]
  406454:	cmp	x0, #0x0
  406458:	b.eq	406488 <ferror@plt+0x4908>  // b.none
  40645c:	add	x0, sp, #0x28
  406460:	bl	4017c0 <opendir@plt>
  406464:	mov	x1, x0
  406468:	ldr	x0, [sp, #4136]
  40646c:	str	x1, [x0]
  406470:	ldr	x0, [sp, #4136]
  406474:	ldr	x0, [x0]
  406478:	cmp	x0, #0x0
  40647c:	b.eq	406488 <ferror@plt+0x4908>  // b.none
  406480:	ldr	x0, [sp, #4136]
  406484:	b	406494 <ferror@plt+0x4914>
  406488:	ldr	x0, [sp, #4136]
  40648c:	bl	4019f0 <free@plt>
  406490:	mov	x0, #0x0                   	// #0
  406494:	ldp	x29, x30, [sp]
  406498:	mov	x12, #0x1030                	// #4144
  40649c:	add	sp, sp, x12
  4064a0:	ret
  4064a4:	stp	x29, x30, [sp, #-32]!
  4064a8:	mov	x29, sp
  4064ac:	str	x0, [sp, #24]
  4064b0:	ldr	x0, [sp, #24]
  4064b4:	cmp	x0, #0x0
  4064b8:	b.eq	4064d8 <ferror@plt+0x4958>  // b.none
  4064bc:	ldr	x0, [sp, #24]
  4064c0:	ldr	x0, [x0]
  4064c4:	cmp	x0, #0x0
  4064c8:	b.eq	4064d8 <ferror@plt+0x4958>  // b.none
  4064cc:	ldr	x0, [sp, #24]
  4064d0:	ldr	x0, [x0]
  4064d4:	bl	4018f0 <closedir@plt>
  4064d8:	ldr	x0, [sp, #24]
  4064dc:	bl	4019f0 <free@plt>
  4064e0:	nop
  4064e4:	ldp	x29, x30, [sp], #32
  4064e8:	ret
  4064ec:	stp	x29, x30, [sp, #-48]!
  4064f0:	mov	x29, sp
  4064f4:	str	x0, [sp, #24]
  4064f8:	str	x1, [sp, #16]
  4064fc:	ldr	x0, [sp, #24]
  406500:	cmp	x0, #0x0
  406504:	b.eq	406514 <ferror@plt+0x4994>  // b.none
  406508:	ldr	x0, [sp, #16]
  40650c:	cmp	x0, #0x0
  406510:	b.ne	40651c <ferror@plt+0x499c>  // b.any
  406514:	mov	w0, #0xffffffea            	// #-22
  406518:	b	406620 <ferror@plt+0x4aa0>
  40651c:	ldr	x0, [sp, #16]
  406520:	str	wzr, [x0]
  406524:	bl	401af0 <__errno_location@plt>
  406528:	str	wzr, [x0]
  40652c:	ldr	x0, [sp, #24]
  406530:	ldr	x0, [x0]
  406534:	bl	4018d0 <readdir@plt>
  406538:	str	x0, [sp, #40]
  40653c:	ldr	x0, [sp, #40]
  406540:	cmp	x0, #0x0
  406544:	b.ne	406568 <ferror@plt+0x49e8>  // b.any
  406548:	bl	401af0 <__errno_location@plt>
  40654c:	ldr	w0, [x0]
  406550:	cmp	w0, #0x0
  406554:	b.eq	406560 <ferror@plt+0x49e0>  // b.none
  406558:	mov	w0, #0xffffffff            	// #-1
  40655c:	b	406620 <ferror@plt+0x4aa0>
  406560:	mov	w0, #0x1                   	// #1
  406564:	b	406620 <ferror@plt+0x4aa0>
  406568:	bl	4019c0 <__ctype_b_loc@plt>
  40656c:	ldr	x1, [x0]
  406570:	ldr	x0, [sp, #40]
  406574:	ldrsb	w0, [x0, #19]
  406578:	and	w0, w0, #0xff
  40657c:	and	x0, x0, #0xff
  406580:	lsl	x0, x0, #1
  406584:	add	x0, x1, x0
  406588:	ldrh	w0, [x0]
  40658c:	and	w0, w0, #0x800
  406590:	cmp	w0, #0x0
  406594:	b.eq	406608 <ferror@plt+0x4a88>  // b.none
  406598:	bl	401af0 <__errno_location@plt>
  40659c:	str	wzr, [x0]
  4065a0:	ldr	x0, [sp, #40]
  4065a4:	add	x0, x0, #0x13
  4065a8:	add	x1, sp, #0x20
  4065ac:	mov	w2, #0xa                   	// #10
  4065b0:	bl	4019d0 <strtol@plt>
  4065b4:	mov	w1, w0
  4065b8:	ldr	x0, [sp, #16]
  4065bc:	str	w1, [x0]
  4065c0:	bl	401af0 <__errno_location@plt>
  4065c4:	ldr	w0, [x0]
  4065c8:	cmp	w0, #0x0
  4065cc:	b.ne	406600 <ferror@plt+0x4a80>  // b.any
  4065d0:	ldr	x0, [sp, #40]
  4065d4:	add	x1, x0, #0x13
  4065d8:	ldr	x0, [sp, #32]
  4065dc:	cmp	x1, x0
  4065e0:	b.eq	406600 <ferror@plt+0x4a80>  // b.none
  4065e4:	ldr	x0, [sp, #32]
  4065e8:	cmp	x0, #0x0
  4065ec:	b.eq	40660c <ferror@plt+0x4a8c>  // b.none
  4065f0:	ldr	x0, [sp, #32]
  4065f4:	ldrsb	w0, [x0]
  4065f8:	cmp	w0, #0x0
  4065fc:	b.eq	40660c <ferror@plt+0x4a8c>  // b.none
  406600:	mov	w0, #0xffffffff            	// #-1
  406604:	b	406620 <ferror@plt+0x4aa0>
  406608:	nop
  40660c:	ldr	x0, [sp, #16]
  406610:	ldr	w0, [x0]
  406614:	cmp	w0, #0x0
  406618:	b.eq	40652c <ferror@plt+0x49ac>  // b.none
  40661c:	mov	w0, #0x0                   	// #0
  406620:	ldp	x29, x30, [sp], #48
  406624:	ret
  406628:	mov	x12, #0x2040                	// #8256
  40662c:	sub	sp, sp, x12
  406630:	stp	x29, x30, [sp]
  406634:	mov	x29, sp
  406638:	str	w0, [sp, #28]
  40663c:	str	x1, [sp, #16]
  406640:	str	xzr, [sp, #8248]
  406644:	str	xzr, [sp, #8232]
  406648:	add	x5, sp, #0x20
  40664c:	ldr	x4, [sp, #16]
  406650:	ldr	w3, [sp, #28]
  406654:	adrp	x0, 407000 <ferror@plt+0x5480>
  406658:	add	x2, x0, #0x410
  40665c:	mov	x1, #0x2000                	// #8192
  406660:	mov	x0, x5
  406664:	bl	4017f0 <snprintf@plt>
  406668:	add	x0, sp, #0x20
  40666c:	mov	w1, #0x0                   	// #0
  406670:	bl	401850 <open@plt>
  406674:	str	w0, [sp, #8228]
  406678:	ldr	w0, [sp, #8228]
  40667c:	cmp	w0, #0x0
  406680:	b.lt	406710 <ferror@plt+0x4b90>  // b.tstop
  406684:	add	x0, sp, #0x20
  406688:	mov	x2, #0x2000                	// #8192
  40668c:	mov	x1, x0
  406690:	ldr	w0, [sp, #8228]
  406694:	bl	406310 <ferror@plt+0x4790>
  406698:	str	x0, [sp, #8232]
  40669c:	ldr	x0, [sp, #8232]
  4066a0:	cmp	x0, #0x0
  4066a4:	b.le	406718 <ferror@plt+0x4b98>
  4066a8:	str	xzr, [sp, #8240]
  4066ac:	b	4066e0 <ferror@plt+0x4b60>
  4066b0:	ldr	x0, [sp, #8240]
  4066b4:	add	x1, sp, #0x20
  4066b8:	ldrsb	w0, [x1, x0]
  4066bc:	cmp	w0, #0x0
  4066c0:	b.ne	4066d4 <ferror@plt+0x4b54>  // b.any
  4066c4:	ldr	x0, [sp, #8240]
  4066c8:	add	x1, sp, #0x20
  4066cc:	mov	w2, #0x20                  	// #32
  4066d0:	strb	w2, [x1, x0]
  4066d4:	ldr	x0, [sp, #8240]
  4066d8:	add	x0, x0, #0x1
  4066dc:	str	x0, [sp, #8240]
  4066e0:	ldr	x0, [sp, #8232]
  4066e4:	ldr	x1, [sp, #8240]
  4066e8:	cmp	x1, x0
  4066ec:	b.cc	4066b0 <ferror@plt+0x4b30>  // b.lo, b.ul, b.last
  4066f0:	ldr	x0, [sp, #8232]
  4066f4:	sub	x0, x0, #0x1
  4066f8:	add	x1, sp, #0x20
  4066fc:	strb	wzr, [x1, x0]
  406700:	add	x0, sp, #0x20
  406704:	bl	4018e0 <strdup@plt>
  406708:	str	x0, [sp, #8248]
  40670c:	b	40671c <ferror@plt+0x4b9c>
  406710:	nop
  406714:	b	40671c <ferror@plt+0x4b9c>
  406718:	nop
  40671c:	ldr	w0, [sp, #8228]
  406720:	cmp	w0, #0x0
  406724:	b.lt	406730 <ferror@plt+0x4bb0>  // b.tstop
  406728:	ldr	w0, [sp, #8228]
  40672c:	bl	401900 <close@plt>
  406730:	ldr	x0, [sp, #8248]
  406734:	ldp	x29, x30, [sp]
  406738:	mov	x12, #0x2040                	// #8256
  40673c:	add	sp, sp, x12
  406740:	ret
  406744:	stp	x29, x30, [sp, #-32]!
  406748:	mov	x29, sp
  40674c:	str	w0, [sp, #28]
  406750:	adrp	x0, 407000 <ferror@plt+0x5480>
  406754:	add	x1, x0, #0x420
  406758:	ldr	w0, [sp, #28]
  40675c:	bl	406628 <ferror@plt+0x4aa8>
  406760:	ldp	x29, x30, [sp], #32
  406764:	ret
  406768:	stp	x29, x30, [sp, #-32]!
  40676c:	mov	x29, sp
  406770:	str	w0, [sp, #28]
  406774:	adrp	x0, 407000 <ferror@plt+0x5480>
  406778:	add	x1, x0, #0x428
  40677c:	ldr	w0, [sp, #28]
  406780:	bl	406628 <ferror@plt+0x4aa8>
  406784:	ldp	x29, x30, [sp], #32
  406788:	ret
  40678c:	stp	x29, x30, [sp, #-32]!
  406790:	mov	x29, sp
  406794:	mov	x1, #0x18                  	// #24
  406798:	mov	x0, #0x1                   	// #1
  40679c:	bl	4018c0 <calloc@plt>
  4067a0:	str	x0, [sp, #24]
  4067a4:	ldr	x0, [sp, #24]
  4067a8:	cmp	x0, #0x0
  4067ac:	b.eq	4067e0 <ferror@plt+0x4c60>  // b.none
  4067b0:	adrp	x0, 407000 <ferror@plt+0x5480>
  4067b4:	add	x0, x0, #0x430
  4067b8:	bl	4017c0 <opendir@plt>
  4067bc:	mov	x1, x0
  4067c0:	ldr	x0, [sp, #24]
  4067c4:	str	x1, [x0]
  4067c8:	ldr	x0, [sp, #24]
  4067cc:	ldr	x0, [x0]
  4067d0:	cmp	x0, #0x0
  4067d4:	b.eq	4067e0 <ferror@plt+0x4c60>  // b.none
  4067d8:	ldr	x0, [sp, #24]
  4067dc:	b	4067ec <ferror@plt+0x4c6c>
  4067e0:	ldr	x0, [sp, #24]
  4067e4:	bl	4019f0 <free@plt>
  4067e8:	mov	x0, #0x0                   	// #0
  4067ec:	ldp	x29, x30, [sp], #32
  4067f0:	ret
  4067f4:	stp	x29, x30, [sp, #-32]!
  4067f8:	mov	x29, sp
  4067fc:	str	x0, [sp, #24]
  406800:	ldr	x0, [sp, #24]
  406804:	cmp	x0, #0x0
  406808:	b.eq	406828 <ferror@plt+0x4ca8>  // b.none
  40680c:	ldr	x0, [sp, #24]
  406810:	ldr	x0, [x0]
  406814:	cmp	x0, #0x0
  406818:	b.eq	406828 <ferror@plt+0x4ca8>  // b.none
  40681c:	ldr	x0, [sp, #24]
  406820:	ldr	x0, [x0]
  406824:	bl	4018f0 <closedir@plt>
  406828:	ldr	x0, [sp, #24]
  40682c:	bl	4019f0 <free@plt>
  406830:	nop
  406834:	ldp	x29, x30, [sp], #32
  406838:	ret
  40683c:	sub	sp, sp, #0x10
  406840:	str	x0, [sp, #8]
  406844:	str	x1, [sp]
  406848:	ldr	x0, [sp, #8]
  40684c:	ldr	x1, [sp]
  406850:	str	x1, [x0, #8]
  406854:	ldr	x0, [sp]
  406858:	cmp	x0, #0x0
  40685c:	cset	w0, ne  // ne = any
  406860:	and	w2, w0, #0xff
  406864:	ldr	x1, [sp, #8]
  406868:	ldrb	w0, [x1, #20]
  40686c:	bfxil	w0, w2, #0, #1
  406870:	strb	w0, [x1, #20]
  406874:	nop
  406878:	add	sp, sp, #0x10
  40687c:	ret
  406880:	sub	sp, sp, #0x10
  406884:	str	x0, [sp, #8]
  406888:	str	w1, [sp, #4]
  40688c:	ldr	x0, [sp, #8]
  406890:	ldr	w1, [sp, #4]
  406894:	str	w1, [x0, #16]
  406898:	ldr	x0, [sp, #8]
  40689c:	ldrb	w1, [x0, #20]
  4068a0:	orr	w1, w1, #0x2
  4068a4:	strb	w1, [x0, #20]
  4068a8:	nop
  4068ac:	add	sp, sp, #0x10
  4068b0:	ret
  4068b4:	mov	x12, #0x2140                	// #8512
  4068b8:	sub	sp, sp, x12
  4068bc:	stp	x29, x30, [sp]
  4068c0:	mov	x29, sp
  4068c4:	str	x0, [sp, #24]
  4068c8:	str	x1, [sp, #16]
  4068cc:	ldr	x0, [sp, #24]
  4068d0:	cmp	x0, #0x0
  4068d4:	b.eq	4068e4 <ferror@plt+0x4d64>  // b.none
  4068d8:	ldr	x0, [sp, #16]
  4068dc:	cmp	x0, #0x0
  4068e0:	b.ne	4068ec <ferror@plt+0x4d6c>  // b.any
  4068e4:	mov	w0, #0xffffffea            	// #-22
  4068e8:	b	406b84 <ferror@plt+0x5004>
  4068ec:	ldr	x0, [sp, #16]
  4068f0:	str	wzr, [x0]
  4068f4:	bl	401af0 <__errno_location@plt>
  4068f8:	str	wzr, [x0]
  4068fc:	bl	401af0 <__errno_location@plt>
  406900:	str	wzr, [x0]
  406904:	ldr	x0, [sp, #24]
  406908:	ldr	x0, [x0]
  40690c:	bl	4018d0 <readdir@plt>
  406910:	str	x0, [sp, #8504]
  406914:	ldr	x0, [sp, #8504]
  406918:	cmp	x0, #0x0
  40691c:	b.ne	406940 <ferror@plt+0x4dc0>  // b.any
  406920:	bl	401af0 <__errno_location@plt>
  406924:	ldr	w0, [x0]
  406928:	cmp	w0, #0x0
  40692c:	b.eq	406938 <ferror@plt+0x4db8>  // b.none
  406930:	mov	w0, #0xffffffff            	// #-1
  406934:	b	406b84 <ferror@plt+0x5004>
  406938:	mov	w0, #0x1                   	// #1
  40693c:	b	406b84 <ferror@plt+0x5004>
  406940:	bl	4019c0 <__ctype_b_loc@plt>
  406944:	ldr	x1, [x0]
  406948:	ldr	x0, [sp, #8504]
  40694c:	ldrsb	w0, [x0, #19]
  406950:	and	w0, w0, #0xff
  406954:	and	x0, x0, #0xff
  406958:	lsl	x0, x0, #1
  40695c:	add	x0, x1, x0
  406960:	ldrh	w0, [x0]
  406964:	and	w0, w0, #0x800
  406968:	cmp	w0, #0x0
  40696c:	b.eq	406b4c <ferror@plt+0x4fcc>  // b.none
  406970:	ldr	x0, [sp, #24]
  406974:	ldrb	w0, [x0, #20]
  406978:	and	w0, w0, #0x2
  40697c:	and	w0, w0, #0xff
  406980:	cmp	w0, #0x0
  406984:	b.eq	4069d4 <ferror@plt+0x4e54>  // b.none
  406988:	ldr	x0, [sp, #24]
  40698c:	ldr	x0, [x0]
  406990:	bl	401a60 <dirfd@plt>
  406994:	mov	w4, w0
  406998:	ldr	x0, [sp, #8504]
  40699c:	add	x0, x0, #0x13
  4069a0:	add	x1, sp, #0x128
  4069a4:	mov	w3, #0x0                   	// #0
  4069a8:	mov	x2, x1
  4069ac:	mov	x1, x0
  4069b0:	mov	w0, w4
  4069b4:	bl	406c30 <ferror@plt+0x50b0>
  4069b8:	cmp	w0, #0x0
  4069bc:	b.ne	406b54 <ferror@plt+0x4fd4>  // b.any
  4069c0:	ldr	x0, [sp, #24]
  4069c4:	ldr	w1, [x0, #16]
  4069c8:	ldr	w0, [sp, #320]
  4069cc:	cmp	w1, w0
  4069d0:	b.ne	406b5c <ferror@plt+0x4fdc>  // b.any
  4069d4:	ldr	x0, [sp, #24]
  4069d8:	ldrb	w0, [x0, #20]
  4069dc:	and	w0, w0, #0x1
  4069e0:	and	w0, w0, #0xff
  4069e4:	cmp	w0, #0x0
  4069e8:	b.eq	406aac <ferror@plt+0x4f2c>  // b.none
  4069ec:	ldr	x0, [sp, #8504]
  4069f0:	add	x0, x0, #0x13
  4069f4:	add	x4, sp, #0x128
  4069f8:	mov	x3, x0
  4069fc:	adrp	x0, 407000 <ferror@plt+0x5480>
  406a00:	add	x2, x0, #0x438
  406a04:	mov	x1, #0x2000                	// #8192
  406a08:	mov	x0, x4
  406a0c:	bl	4017f0 <snprintf@plt>
  406a10:	ldr	x0, [sp, #24]
  406a14:	ldr	x0, [x0]
  406a18:	bl	401a60 <dirfd@plt>
  406a1c:	mov	w4, w0
  406a20:	add	x1, sp, #0x128
  406a24:	adrp	x0, 407000 <ferror@plt+0x5480>
  406a28:	add	x3, x0, #0x440
  406a2c:	mov	w2, #0x80000               	// #524288
  406a30:	mov	w0, w4
  406a34:	bl	4062bc <ferror@plt+0x473c>
  406a38:	str	x0, [sp, #8496]
  406a3c:	ldr	x0, [sp, #8496]
  406a40:	cmp	x0, #0x0
  406a44:	b.eq	406b64 <ferror@plt+0x4fe4>  // b.none
  406a48:	add	x0, sp, #0x128
  406a4c:	ldr	x2, [sp, #8496]
  406a50:	mov	w1, #0x2000                	// #8192
  406a54:	bl	401b40 <fgets@plt>
  406a58:	str	x0, [sp, #8488]
  406a5c:	ldr	x0, [sp, #8496]
  406a60:	bl	401820 <fclose@plt>
  406a64:	ldr	x0, [sp, #8488]
  406a68:	cmp	x0, #0x0
  406a6c:	b.eq	406b6c <ferror@plt+0x4fec>  // b.none
  406a70:	add	x0, sp, #0x28
  406a74:	add	x3, sp, #0x128
  406a78:	mov	x2, x0
  406a7c:	adrp	x0, 407000 <ferror@plt+0x5480>
  406a80:	add	x1, x0, #0x448
  406a84:	mov	x0, x3
  406a88:	bl	401a90 <__isoc99_sscanf@plt>
  406a8c:	cmp	w0, #0x1
  406a90:	b.ne	406b74 <ferror@plt+0x4ff4>  // b.any
  406a94:	ldr	x0, [sp, #24]
  406a98:	ldr	x1, [x0, #8]
  406a9c:	add	x0, sp, #0x28
  406aa0:	bl	4019a0 <strcmp@plt>
  406aa4:	cmp	w0, #0x0
  406aa8:	b.ne	406b7c <ferror@plt+0x4ffc>  // b.any
  406aac:	str	xzr, [sp, #8488]
  406ab0:	bl	401af0 <__errno_location@plt>
  406ab4:	str	wzr, [x0]
  406ab8:	ldr	x0, [sp, #8504]
  406abc:	add	x0, x0, #0x13
  406ac0:	add	x1, sp, #0x2, lsl #12
  406ac4:	add	x1, x1, #0x128
  406ac8:	mov	w2, #0xa                   	// #10
  406acc:	bl	4019d0 <strtol@plt>
  406ad0:	mov	w1, w0
  406ad4:	ldr	x0, [sp, #16]
  406ad8:	str	w1, [x0]
  406adc:	bl	401af0 <__errno_location@plt>
  406ae0:	ldr	w0, [x0]
  406ae4:	cmp	w0, #0x0
  406ae8:	b.ne	406b1c <ferror@plt+0x4f9c>  // b.any
  406aec:	ldr	x0, [sp, #8504]
  406af0:	add	x1, x0, #0x13
  406af4:	ldr	x0, [sp, #8488]
  406af8:	cmp	x1, x0
  406afc:	b.eq	406b1c <ferror@plt+0x4f9c>  // b.none
  406b00:	ldr	x0, [sp, #8488]
  406b04:	cmp	x0, #0x0
  406b08:	b.eq	406b44 <ferror@plt+0x4fc4>  // b.none
  406b0c:	ldr	x0, [sp, #8488]
  406b10:	ldrsb	w0, [x0]
  406b14:	cmp	w0, #0x0
  406b18:	b.eq	406b44 <ferror@plt+0x4fc4>  // b.none
  406b1c:	bl	401af0 <__errno_location@plt>
  406b20:	ldr	w0, [x0]
  406b24:	cmp	w0, #0x0
  406b28:	b.eq	406b3c <ferror@plt+0x4fbc>  // b.none
  406b2c:	bl	401af0 <__errno_location@plt>
  406b30:	ldr	w0, [x0]
  406b34:	neg	w0, w0
  406b38:	b	406b84 <ferror@plt+0x5004>
  406b3c:	mov	w0, #0xffffffff            	// #-1
  406b40:	b	406b84 <ferror@plt+0x5004>
  406b44:	mov	w0, #0x0                   	// #0
  406b48:	b	406b84 <ferror@plt+0x5004>
  406b4c:	nop
  406b50:	b	4068fc <ferror@plt+0x4d7c>
  406b54:	nop
  406b58:	b	4068fc <ferror@plt+0x4d7c>
  406b5c:	nop
  406b60:	b	4068fc <ferror@plt+0x4d7c>
  406b64:	nop
  406b68:	b	4068fc <ferror@plt+0x4d7c>
  406b6c:	nop
  406b70:	b	4068fc <ferror@plt+0x4d7c>
  406b74:	nop
  406b78:	b	4068fc <ferror@plt+0x4d7c>
  406b7c:	nop
  406b80:	b	4068fc <ferror@plt+0x4d7c>
  406b84:	ldp	x29, x30, [sp]
  406b88:	mov	x12, #0x2140                	// #8512
  406b8c:	add	sp, sp, x12
  406b90:	ret
  406b94:	nop
  406b98:	stp	x29, x30, [sp, #-64]!
  406b9c:	mov	x29, sp
  406ba0:	stp	x19, x20, [sp, #16]
  406ba4:	adrp	x20, 418000 <ferror@plt+0x16480>
  406ba8:	add	x20, x20, #0xdf0
  406bac:	stp	x21, x22, [sp, #32]
  406bb0:	adrp	x21, 418000 <ferror@plt+0x16480>
  406bb4:	add	x21, x21, #0xde8
  406bb8:	sub	x20, x20, x21
  406bbc:	mov	w22, w0
  406bc0:	stp	x23, x24, [sp, #48]
  406bc4:	mov	x23, x1
  406bc8:	mov	x24, x2
  406bcc:	bl	4016d8 <memcpy@plt-0x38>
  406bd0:	cmp	xzr, x20, asr #3
  406bd4:	b.eq	406c00 <ferror@plt+0x5080>  // b.none
  406bd8:	asr	x20, x20, #3
  406bdc:	mov	x19, #0x0                   	// #0
  406be0:	ldr	x3, [x21, x19, lsl #3]
  406be4:	mov	x2, x24
  406be8:	add	x19, x19, #0x1
  406bec:	mov	x1, x23
  406bf0:	mov	w0, w22
  406bf4:	blr	x3
  406bf8:	cmp	x20, x19
  406bfc:	b.ne	406be0 <ferror@plt+0x5060>  // b.any
  406c00:	ldp	x19, x20, [sp, #16]
  406c04:	ldp	x21, x22, [sp, #32]
  406c08:	ldp	x23, x24, [sp, #48]
  406c0c:	ldp	x29, x30, [sp], #64
  406c10:	ret
  406c14:	nop
  406c18:	ret
  406c1c:	nop
  406c20:	adrp	x2, 419000 <ferror@plt+0x17480>
  406c24:	mov	x1, #0x0                   	// #0
  406c28:	ldr	x2, [x2, #584]
  406c2c:	b	4017d0 <__cxa_atexit@plt>
  406c30:	mov	x4, x1
  406c34:	mov	x5, x2
  406c38:	mov	w1, w0
  406c3c:	mov	x2, x4
  406c40:	mov	w0, #0x0                   	// #0
  406c44:	mov	w4, w3
  406c48:	mov	x3, x5
  406c4c:	b	401b70 <__fxstatat@plt>

Disassembly of section .fini:

0000000000406c50 <.fini>:
  406c50:	stp	x29, x30, [sp, #-16]!
  406c54:	mov	x29, sp
  406c58:	ldp	x29, x30, [sp], #16
  406c5c:	ret
