Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 25 16:36:20 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_tb_control_sets_placed.rpt
| Design       : CPU_tb
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1174 |          461 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |              59 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------+------------------------------------+------------------+----------------+
|                      Clock Signal                     |            Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------+------------------------------------+------------------+----------------+
|  CPU/i_execute/i_alu/flags_out_reg[Z]/G0              |                                     |                                    |                1 |              1 |
|  CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10 |                                     |                                    |                1 |              1 |
|  PLL/CLK_CPU                                          |                                     |                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                                  |                                     |                                    |                1 |              1 |
| ~clk2                                                 | CPU/i_decode/E[0]                   |                                    |                2 |              4 |
|  PLL/CLK_CPU                                          | download_program_reg_n_10           |                                    |                2 |              8 |
| ~clk2                                                 |                                     |                                    |                2 |              8 |
|  PLL/CLK_CPU                                          | program_in                          |                                    |                3 |             15 |
| ~clk2                                                 |                                     | CPU/i_execute/i_bcc/global_disable |               10 |             31 |
|  CLK100MHZ_IBUF_BUFG                                  |                                     | PLL/clear                          |                8 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_2[0]                  |                                     |                                    |               10 |             32 |
| ~clk2                                                 | CPU/i_execute/i_alu/uop_reg[2]_1[0] |                                    |               15 |             32 |
|  n_7_259_BUFG                                         |                                     |                                    |               13 |             32 |
|  n_9_305_BUFG                                         |                                     |                                    |               14 |             32 |
|  n_2_316_BUFG                                         |                                     |                                    |               12 |             32 |
|  n_3_315_BUFG                                         |                                     |                                    |               13 |             32 |
|  n_1_319_BUFG                                         |                                     |                                    |               18 |             32 |
|  n_5_313_BUFG                                         |                                     |                                    |               14 |             32 |
|  n_6_261_BUFG                                         |                                     |                                    |               11 |             32 |
|  n_8_304_BUFG                                         |                                     |                                    |               16 |             32 |
|  CPU/i_execute/i_alu/E[0]                             |                                     |                                    |               11 |             32 |
|  n_4_309_BUFG                                         |                                     |                                    |               12 |             32 |
|  CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10     |                                     |                                    |                9 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_0[0]                  |                                     |                                    |               13 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_1[0]                  |                                     |                                    |               11 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_3[0]                  |                                     |                                    |               11 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_2[0]                  |                                     |                                    |               12 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_4[0]                  |                                     |                                    |               14 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_3[0]                  |                                     |                                    |                9 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_7[0]                  |                                     |                                    |               19 |             32 |
|  CPU/i_execute/i_alu/uop_reg[1][0]                    |                                     |                                    |                9 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_6[0]                  |                                     |                                    |               10 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_0[0]                  |                                     |                                    |               17 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3]_0[0]                  |                                     |                                    |                9 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_5[0]                  |                                     |                                    |               13 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_6[0]                  |                                     |                                    |               10 |             32 |
|  CPU/i_execute/i_alu/uop_reg[0]_4[0]                  |                                     |                                    |               14 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3]_2[0]                  |                                     |                                    |               10 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3][0]                    |                                     |                                    |               11 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3]_3[0]                  |                                     |                                    |                9 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3]_4[0]                  |                                     |                                    |               11 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2]_5[0]                  |                                     |                                    |               12 |             32 |
|  CPU/i_execute/i_alu/uop_reg[3]_1[0]                  |                                     |                                    |               15 |             32 |
|  CPU/i_execute/i_alu/uop_reg[2][0]                    |                                     |                                    |                9 |             32 |
|  n_0_251_BUFG                                         |                                     |                                    |               30 |             41 |
|  clk2                                                 |                                     |                                    |               24 |             65 |
|  CPU/i_execute/i_/i_/regs_reg_r1_0_15_0_5_i_1_n_10    | CPU/i_decode/p_0_in0_out            |                                    |               12 |             96 |
+-------------------------------------------------------+-------------------------------------+------------------------------------+------------------+----------------+


