{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:01:19 2021 " "Info: Processing started: Thu Apr 01 21:01:19 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registr -c registr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off registr -c registr" {  } {  } 0}
{ "Info" "IVRFX_VERI_VAR_DIF_ONLY_IN_CASE" "Res res reg.v(51) " "Info: (10281) Verilog HDL information at reg.v(51): variable name \"Res\" and variable name \"res\" should not differ only in case" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 51 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Info: Found entity 1: DTrigger" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 2 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 MainRegister " "Info: Found entity 2: MainRegister" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainRegister " "Info: Elaborating entity \"MainRegister\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reg.v(67) " "Warning: Verilog HDL assignment warning at reg.v(67): truncated value with size 32 to match size of target (1)" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 67 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg.v(76) " "Warning: Verilog HDL assignment warning at reg.v(76): truncated value with size 32 to match size of target (8)" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 76 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrigger DTrigger:Dtrig0 " "Info: Elaborating entity \"DTrigger\" for hierarchy \"DTrigger:Dtrig0\"" {  } { { "reg.v" "Dtrig0" { Text "Z:/lab25/registr/reg.v" 53 -1 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reg.v(16) " "Warning: Verilog HDL assignment warning at reg.v(16): truncated value with size 32 to match size of target (1)" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 16 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "52 " "Info: Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:01:21 2021 " "Info: Processing ended: Thu Apr 01 21:01:21 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
