Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit top_regUni
    Number of input ports   : 5
    Number of output ports  : 2
    Number of bidir ports   : 0
    Number of instances     : 343
    Number of nets          : 359

No design errors found in circuit top_regUni

WriteBLIF ended normally.
