// Seed: 3050875947
module module_0;
  assign id_1 = 1;
  reg id_2 = id_2;
  always @(negedge 1'b0) begin
    if ((1) && 1 == 0) begin
      id_1 = id_2;
      id_2 = 1'h0;
    end
    id_2 <= {id_2} < 1;
    id_2 <= !id_1;
  end
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  module_0();
  always @(negedge id_2 or posedge id_1) id_3 = #1 id_3 && 1 && id_3;
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  initial id_33 = #1 1;
endmodule
