$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Thu Apr 17 16:25:16 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # ENA $end
$var reg 1 $ ENB $end
$var reg 1 % F0 $end
$var reg 1 & F1 $end
$var reg 1 ' INVA $end
$var wire 1 ( carry $end
$var wire 1 ) out $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 B~combout $end
$var wire 1 2 ENB~combout $end
$var wire 1 3 BENB~combout $end
$var wire 1 4 INVA~combout $end
$var wire 1 5 ENA~combout $end
$var wire 1 6 A~combout $end
$var wire 1 7 XOR~combout $end
$var wire 1 8 F0~combout $end
$var wire 1 9 F1~combout $end
$var wire 1 : adder|inst2~0_combout $end
$var wire 1 ; or~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
0&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
01
12
03
04
15
06
07
08
09
0:
0;
$end
#80000
1"
11
0*
13
1;
1)
#160000
1!
16
1*
17
1:
1(
#240000
1%
0"
0!
18
01
06
0*
0;
03
07
1;
0:
0)
1)
0(
#320000
1"
11
1*
13
#400000
1!
16
0*
17
0;
1:
0)
1(
#480000
1&
0%
0"
0!
19
08
01
06
1*
1;
03
07
0;
0:
1)
0)
0(
#560000
1"
11
0*
13
1;
1)
#640000
1!
16
1*
17
1:
1(
#720000
1'
1%
0"
0!
14
18
01
06
0*
03
0;
0)
#800000
1"
11
1*
13
1;
1)
#880000
1!
16
0*
07
0;
0)
#960000
0#
0$
0&
0'
0%
0"
0!
05
02
09
04
08
01
06
1*
03
1;
0:
0;
1)
0(
0)
#1000000
