# Benchmark "faults\fault_U69__true_8_frames" written by ABC on Tue Dec 06 01:11:10 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
CC_MUX_REG_1__WFCIRCUIT_01 = vdd
n74         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n75         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n74 )
n76         = LUT 0x1 ( CONT_EQL_00, n75 )
n77         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n78         = LUT 0x1 ( n76, n77 )
n79         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n80         = LUT 0x1 ( EQL_00, n79 )
n81         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n80 )
n82         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n83         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n82 )
n84         = LUT 0x4 ( EQL_00, n83 )
n85         = LUT 0x1 ( n81, n84 )
n86         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n87         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n86 )
n88         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n89         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n88 )
n90         = LUT 0x4 ( EQL_00, n89 )
n91         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n92         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, n87 )
n93         = LUT 0x4 ( n90, n92 )
n94         = LUT 0x4 ( n91, n93 )
n95         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n96         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n95 )
n97         = LUT 0x4 ( n80, n96 )
n98         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n91 )
n99         = LUT 0x1 ( n81, n83 )
n100        = LUT 0x4 ( n98, n99 )
n101        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n91 )
n102        = LUT 0x1 ( n90, n101 )
n103        = LUT 0x2 ( EQL_00, n74 )
n104        = LUT 0x8 ( n96, n103 )
n105        = LUT 0x1 ( n85, n94 )
n106        = LUT 0x4 ( n97, n105 )
n107        = LUT 0x1 ( CONT_EQL_01, n106 )
n108        = LUT 0x1 ( n94, EQL_01 )
n109        = LUT 0x1 ( n107, n108 )
n110        = LUT 0x8 ( n94, n97 )
n111        = LUT 0x1 ( EQL_01, n110 )
n112        = LUT 0x1 ( n85, n111 )
n113        = LUT 0x8 ( n85, n94 )
n114        = LUT 0x4 ( n97, n113 )
n115        = LUT 0x4 ( EQL_01, n114 )
n116        = LUT 0x1 ( n112, n115 )
n117        = LUT 0x8 ( n85, EQL_01 )
n118        = LUT 0x4 ( n97, n117 )
n119        = LUT 0x4 ( n85, n97 )
n120        = LUT 0x8 ( n94, n119 )
n121        = LUT 0x4 ( EQL_01, n120 )
n122        = LUT 0x4 ( n94, EQL_01 )
n123        = LUT 0x2 ( n94, n118 )
n124        = LUT 0x4 ( n121, n123 )
n125        = LUT 0x4 ( n122, n124 )
n126        = LUT 0x1 ( n94, n97 )
n127        = LUT 0x1 ( n94, n126 )
n128        = LUT 0x4 ( n111, n127 )
n129        = LUT 0x8 ( n97, n122 )
n130        = LUT 0x1 ( n112, n114 )
n131        = LUT 0x4 ( n129, n130 )
n132        = LUT 0x4 ( n85, n122 )
n133        = LUT 0x1 ( n121, n132 )
n134        = LUT 0x2 ( EQL_01, n105 )
n135        = LUT 0x8 ( n127, n134 )
n136        = LUT 0x1 ( n116, n125 )
n137        = LUT 0x4 ( n128, n136 )
n138        = LUT 0x1 ( CONT_EQL_02, n137 )
n139        = LUT 0x1 ( n125, EQL_02 )
n140        = LUT 0x1 ( n138, n139 )
n141        = LUT 0x8 ( n125, n128 )
n142        = LUT 0x1 ( EQL_02, n141 )
n143        = LUT 0x1 ( n116, n142 )
n144        = LUT 0x8 ( n116, n125 )
n145        = LUT 0x4 ( n128, n144 )
n146        = LUT 0x4 ( EQL_02, n145 )
n147        = LUT 0x1 ( n143, n146 )
n148        = LUT 0x8 ( n116, EQL_02 )
n149        = LUT 0x4 ( n128, n148 )
n150        = LUT 0x4 ( n116, n128 )
n151        = LUT 0x8 ( n125, n150 )
n152        = LUT 0x4 ( EQL_02, n151 )
n153        = LUT 0x4 ( n125, EQL_02 )
n154        = LUT 0x2 ( n125, n149 )
n155        = LUT 0x4 ( n152, n154 )
n156        = LUT 0x4 ( n153, n155 )
n157        = LUT 0x1 ( n125, n128 )
n158        = LUT 0x1 ( n125, n157 )
n159        = LUT 0x4 ( n142, n158 )
n160        = LUT 0x8 ( n128, n153 )
n161        = LUT 0x1 ( n143, n145 )
n162        = LUT 0x4 ( n160, n161 )
n163        = LUT 0x4 ( n116, n153 )
n164        = LUT 0x1 ( n152, n163 )
n165        = LUT 0x2 ( EQL_02, n136 )
n166        = LUT 0x8 ( n158, n165 )
n167        = LUT 0x1 ( n147, n156 )
n168        = LUT 0x4 ( n159, n167 )
n169        = LUT 0x1 ( CONT_EQL_03, n168 )
n170        = LUT 0x1 ( n156, EQL_03 )
n171        = LUT 0x1 ( n169, n170 )
n172        = LUT 0x8 ( n156, n159 )
n173        = LUT 0x1 ( EQL_03, n172 )
n174        = LUT 0x1 ( n147, n173 )
n175        = LUT 0x8 ( n147, n156 )
n176        = LUT 0x4 ( n159, n175 )
n177        = LUT 0x4 ( EQL_03, n176 )
n178        = LUT 0x1 ( n174, n177 )
n179        = LUT 0x8 ( n147, EQL_03 )
n180        = LUT 0x4 ( n159, n179 )
n181        = LUT 0x4 ( n147, n159 )
n182        = LUT 0x8 ( n156, n181 )
n183        = LUT 0x4 ( EQL_03, n182 )
n184        = LUT 0x4 ( n156, EQL_03 )
n185        = LUT 0x2 ( n156, n180 )
n186        = LUT 0x4 ( n183, n185 )
n187        = LUT 0x4 ( n184, n186 )
n188        = LUT 0x1 ( n156, n159 )
n189        = LUT 0x1 ( n156, n188 )
n190        = LUT 0x4 ( n173, n189 )
n191        = LUT 0x8 ( n159, n184 )
n192        = LUT 0x1 ( n174, n176 )
n193        = LUT 0x4 ( n191, n192 )
n194        = LUT 0x4 ( n147, n184 )
n195        = LUT 0x1 ( n183, n194 )
n196        = LUT 0x2 ( EQL_03, n167 )
n197        = LUT 0x8 ( n189, n196 )
n198        = LUT 0x1 ( n178, n187 )
n199        = LUT 0x4 ( n190, n198 )
n200        = LUT 0x1 ( CONT_EQL_04, n199 )
n201        = LUT 0x1 ( n187, EQL_04 )
n202        = LUT 0x1 ( n200, n201 )
n203        = LUT 0x8 ( n187, n190 )
n204        = LUT 0x1 ( EQL_04, n203 )
n205        = LUT 0x1 ( n178, n204 )
n206        = LUT 0x8 ( n178, n187 )
n207        = LUT 0x4 ( n190, n206 )
n208        = LUT 0x4 ( EQL_04, n207 )
n209        = LUT 0x1 ( n205, n208 )
n210        = LUT 0x8 ( n178, EQL_04 )
n211        = LUT 0x4 ( n190, n210 )
n212        = LUT 0x4 ( n178, n190 )
n213        = LUT 0x8 ( n187, n212 )
n214        = LUT 0x4 ( EQL_04, n213 )
n215        = LUT 0x4 ( n187, EQL_04 )
n216        = LUT 0x2 ( n187, n211 )
n217        = LUT 0x4 ( n214, n216 )
n218        = LUT 0x4 ( n215, n217 )
n219        = LUT 0x1 ( n187, n190 )
n220        = LUT 0x1 ( n187, n219 )
n221        = LUT 0x4 ( n204, n220 )
n222        = LUT 0x8 ( n190, n215 )
n223        = LUT 0x1 ( n205, n207 )
n224        = LUT 0x4 ( n222, n223 )
n225        = LUT 0x4 ( n178, n215 )
n226        = LUT 0x1 ( n214, n225 )
n227        = LUT 0x2 ( EQL_04, n198 )
n228        = LUT 0x8 ( n220, n227 )
n229        = LUT 0x1 ( n209, n218 )
n230        = LUT 0x4 ( n221, n229 )
n231        = LUT 0x1 ( CONT_EQL_05, n230 )
n232        = LUT 0x1 ( n218, EQL_05 )
n233        = LUT 0x1 ( n231, n232 )
n234        = LUT 0x8 ( n218, n221 )
n235        = LUT 0x1 ( EQL_05, n234 )
n236        = LUT 0x1 ( n209, n235 )
n237        = LUT 0x8 ( n209, n218 )
n238        = LUT 0x4 ( n221, n237 )
n239        = LUT 0x4 ( EQL_05, n238 )
n240        = LUT 0x1 ( n236, n239 )
n241        = LUT 0x8 ( n209, EQL_05 )
n242        = LUT 0x4 ( n221, n241 )
n243        = LUT 0x4 ( n209, n221 )
n244        = LUT 0x8 ( n218, n243 )
n245        = LUT 0x4 ( EQL_05, n244 )
n246        = LUT 0x4 ( n218, EQL_05 )
n247        = LUT 0x2 ( n218, n242 )
n248        = LUT 0x4 ( n245, n247 )
n249        = LUT 0x4 ( n246, n248 )
n250        = LUT 0x1 ( n218, n221 )
n251        = LUT 0x1 ( n218, n250 )
n252        = LUT 0x4 ( n235, n251 )
n253        = LUT 0x8 ( n221, n246 )
n254        = LUT 0x1 ( n236, n238 )
n255        = LUT 0x4 ( n253, n254 )
n256        = LUT 0x4 ( n209, n246 )
n257        = LUT 0x1 ( n245, n256 )
n258        = LUT 0x2 ( EQL_05, n229 )
n259        = LUT 0x8 ( n251, n258 )
n260        = LUT 0x1 ( n240, n249 )
n261        = LUT 0x4 ( n252, n260 )
n262        = LUT 0x1 ( CONT_EQL_06, n261 )
n263        = LUT 0x1 ( n249, EQL_06 )
n264        = LUT 0x1 ( n262, n263 )
n265        = LUT 0x8 ( n249, n252 )
n266        = LUT 0x1 ( EQL_06, n265 )
n267        = LUT 0x1 ( n240, n266 )
n268        = LUT 0x8 ( n240, n249 )
n269        = LUT 0x4 ( n252, n268 )
n270        = LUT 0x4 ( n240, n252 )
n271        = LUT 0x8 ( n249, n270 )
n272        = LUT 0x4 ( EQL_06, n271 )
n273        = LUT 0x4 ( n249, EQL_06 )
n274        = LUT 0x1 ( n249, n252 )
n275        = LUT 0x1 ( n249, n274 )
n276        = LUT 0x8 ( n252, n273 )
n277        = LUT 0x1 ( n267, n269 )
n278        = LUT 0x4 ( n276, n277 )
n279        = LUT 0x4 ( n240, n273 )
n280        = LUT 0x1 ( n272, n279 )
n281        = LUT 0x2 ( EQL_06, n260 )
n282        = LUT 0x8 ( n275, n281 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n100 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n102 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n104 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n78 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n78 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n131 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n133 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n135 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n109 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n109 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n162 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n164 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n166 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n140 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n140 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n193 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n195 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n197 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n171 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n171 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n224 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n226 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n228 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n202 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n202 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n255 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n257 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n259 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n233 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n233 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n278 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT_01 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n280 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n282 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n264 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n264 )
