INFO:sim:172 - Generating IP...
Resolving generics for 'bombip'...
Applying external generics to 'bombip'...
Delivering associated files for 'bombip'...
Delivering EJava files for 'bombip'...
Generating implementation netlist for 'bombip'...
INFO:sim - Pre-processing HDL files for 'bombip'...
Running synthesis for 'bombip'
Running ngcbuild...
Writing VEO instantiation template for 'bombip'...
Writing Verilog behavioral simulation model for 'bombip'...
WARNING:sim - Overwriting existing file C:/Users/zjuwyd/Desktop/slp-master/New
   folder - Copy - Copy - Copy5/New folder - Copy - Copy - Copy/New folder -
   Copy - Copy - Copy/ipcore_dir/tmp/_cg/bombip/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory C:/Users/zjuwyd/Desktop/slp-master/New folder -
Copy - Copy - Copy5/New folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bombip'...
Generating metadata file...
Generating ISE project file for 'bombip'...
Generating ISE project...
XCO file found: bombip.xco
XMDF file found: bombip_xmdf.tcl
Adding C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.asy -view all -origin_type imported
Adding C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.ngc -view all -origin_type created
Checking file "C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy -
Copy5/New folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.ngc" for project device match ...
File "C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.ngc" device information matches project device.
Adding C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.sym -view all -origin_type imported
Adding C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
   folder - Copy - Copy - Copy/New folder - Copy - Copy -
   Copy/ipcore_dir/tmp/_cg/bombip.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/zjuwyd/Desktop/slp-master/New folder - Copy - Copy - Copy5/New
folder - Copy - Copy - Copy/New folder - Copy - Copy -
Copy/ipcore_dir/tmp/_cg/bombip.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bombip"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bombip'.
